<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="pwrseq__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">lpcn</a>;                 </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">lpwkst0</a>;              </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">lpwken0</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">lpwkst1</a>;              </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">lpwken1</a>;              </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    __R  uint32_t rsv_0x14_0x2f[7];</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">lppwst</a>;               </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">lppwen</a>;               </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    __R  uint32_t rsv_0x38_0x3f[2];</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">lpmemsd</a>;              </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a353e3d1c8b8962e9eab1d10366fbc4b8">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a353e3d1c8b8962e9eab1d10366fbc4b8">lpvddpd</a>;              </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#aad4bb03c392e29b04036866d1d4f1135">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#aad4bb03c392e29b04036866d1d4f1135">buretvec</a>;             </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__pwrseq__registers.html#a2c0c030881fbd2b028d335266631e848">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__pwrseq__registers.html#a2c0c030881fbd2b028d335266631e848">buaod</a>;                </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;} <a class="code" href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaf8c2b11606fbb27db53a94550588c114">   99</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPCN                  ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga983fffe86f6bf2507240984507b0eedf">  100</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST0               ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga9d02050422bbde2399a294d16e379ecd">  101</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN0               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga6fd3ae151d4daab6523e20e240182b94">  102</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKST1               ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaeab920c7ff9518b03f53fe72ef503782">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPWKEN1               ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga261f3bc5075aa2b742ad94e2b2a74528">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWST                ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gaaf7833587e750d94ef8caa2f7608e1c6">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPPWEN                ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gab9037c3f57d36953a518da17d47f29f6">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPMEMSD               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gae3553e68300164d9e059aa72f72d7643">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_LPVDDPD               ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#ga0cba11b6c61c42fb64b29e1a56fb9d6c">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_BURETVEC              ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___register___offsets.html#gacadc8aa1a940e5c882afc80f05114eb3">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_PWRSEQ_BUAOD                 ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga3c3d1577d8578d6d68b76f0300ddb64e">  118</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET_POS                   0 </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaca33471fa15c3428406d64d3ce47a421">  119</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_RAMRET                       ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS)) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga12528bfd2c077fc0353cf2d998d4fdc3">  120</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCN_RAMRET_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga811ef7a873711a33eddeba4d8128d97b">  121</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCN_RAMRET_DIS                   (MXC_V_PWRSEQ_LPCN_RAMRET_DIS &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaed1d0ac6c4d536f4036a1817b2bac77e">  122</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCN_RAMRET_EN1                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga66ecb773cefefc1c878762e1983f18d4">  123</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCN_RAMRET_EN1                   (MXC_V_PWRSEQ_LPCN_RAMRET_EN1 &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaab7eb051c1b7cea1ba2b39f5f603aa15">  124</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCN_RAMRET_EN2                   ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaadc00f2c77465b203150b142ffbaff2b">  125</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCN_RAMRET_EN2                   (MXC_V_PWRSEQ_LPCN_RAMRET_EN2 &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaa71c18567497dc26c94a422e06a06a45">  126</a></span>&#160;<span class="preprocessor">#define MXC_V_PWRSEQ_LPCN_RAMRET_EN3                   ((uint32_t)0x3UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga3e61e0ce45ce806cb40284401b0c4e5c">  127</a></span>&#160;<span class="preprocessor">#define MXC_S_PWRSEQ_LPCN_RAMRET_EN3                   (MXC_V_PWRSEQ_LPCN_RAMRET_EN3 &lt;&lt; MXC_F_PWRSEQ_LPCN_RAMRET_POS) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga6d528e7dea9af6e84714e789b8ea8f13">  129</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BCKGRND_POS                  9 </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gae0fd2c1fab8883b1e27189914936dcf5">  130</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BCKGRND                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BCKGRND_POS)) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gab5c258fed2adfac08320c698e2857b09">  132</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_FWKM_POS                     10 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaabdf2cec53a548c4a0b33823facad9cc">  133</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_FWKM                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_FWKM_POS)) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga549513920ac8a481a5747dcea703e86e">  135</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BGOFF_POS                    11 </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga9b00be7c27b216d54e8a341646bb2cf9">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_BGOFF                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_BGOFF_POS)) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga4c10c6419e800d626982912542a70d63">  138</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREMD_POS                  20 </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga8e4721e5ea519e50881082d219edbfca">  139</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VCOREMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VCOREMD_POS)) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf8b909d598274c6b1f750234cb366071">  141</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VREGIMD_POS                  21 </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0735cb716683bda8da97a5e1a9db367c">  142</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VREGIMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VREGIMD_POS)) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga5910bfbadd1c937cac80aa73dec03007">  144</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDAMD_POS                   22 </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaefb789358c91c395a894b1f7aadbc961">  145</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDAMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDAMD_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gada549e5a44da7dedf803c8cee9ff5d5f">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDIOMD_POS                  23 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga7fa1f965d46d8edb6379a377c824612e">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDIOMD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDIOMD_POS)) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga6228bfa6e5ba7a9cff57bc231b2e4356">  150</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDIOHMD_POS                 24 </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga7573f690db8251accbd6b1895b5256be">  151</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDIOHMD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDIOHMD_POS)) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga442ea077e09d9246f138fd4e24116ecb">  153</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PORVDDIOMD_POS               25 </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga4e4c0cd82f190c39684589ce283c51b6">  154</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PORVDDIOMD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDIOMD_POS)) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga73712db1e794c516ca595422623d6d00">  156</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PORVDDIOHMD_POS              26 </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga426e155ee65a4d402f04e23150fe9376">  157</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PORVDDIOHMD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PORVDDIOHMD_POS)) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga0a347b9cdb63bbf33536c22f0230789c">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDBMD_POS                   27 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga010c1595d047e92bcab7f22ce339053a">  160</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VDDBMD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VDDBMD_POS)) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga74bef05c987e44b1f08c91849d83472b">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VRXOUTMD_POS                 28 </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga145e0a9e21a29d4b64fc05d051aa4fe3">  163</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VRXOUTMD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VRXOUTMD_POS)) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga204ce9ceaa89526b817510fd21c668c6">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VTXOUTMD_POS                 29 </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga10e983981dfd431b72d0aeeb02c6fff1">  166</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_VTXOUTMD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_VTXOUTMD_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#ga1ddd068aa04a42652a52f7118fa4b4cf">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PDOWNDSLEN_POS               30 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_c_n.html#gaf0680d34bcd04607fd8ec78ca83ebf7a">  169</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPCN_PDOWNDSLEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPCN_PDOWNDSLEN_POS)) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#ga58e9a7862dcd82b541359b4c84b0cedc">  180</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_WAKEST_POS                0 </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t0.html#gab8407322634f2b12d88123b3a93dfa8e">  181</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST0_WAKEST                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKST0_WAKEST_POS)) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga683e2434efe558a688605b7600369c65">  192</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS                0 </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n0.html#ga8fa11fa07a7e63481935e2b5251ecc7a">  193</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN0_WAKEEN                    ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN0_WAKEEN_POS)) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html#gad18b6f40b1cf3519067d521f671ce904">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST1_WAKEST_POS                0 </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_s_t1.html#ga892e5b881f116b1dc635bc6cfec92f0d">  205</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKST1_WAKEST                    ((uint32_t)(0x3FFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKST1_WAKEST_POS)) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html#ga61416acd550a69437cb40bb4c48b32ed">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN1_WAKEEN_POS                0 </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_w_k_e_n1.html#gab1631819e3a4f2e2e82f36c90ea1dd49">  217</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPWKEN1_WAKEEN                    ((uint32_t)(0x7FFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_LPWKEN1_WAKEEN_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gabf8d0f24e4c5dbbb5dcb4f4eae48a124">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_USBLSWKST_POS              0 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga7229d10e5860b2c0805b68552bcc2fdf">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_USBLSWKST                  ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_USBLSWKST_POS)) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga00ea72b436d6bd8920dfab8cc8b6873b">  230</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_USBVBUSWKST_POS            2 </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gade9b3591fec2237d30e6c955a475d8f3">  231</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_USBVBUSWKST                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_USBVBUSWKST_POS)) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga864bddb08ba3102a71114cc4e1711bb9">  233</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_SDMAWKST_POS               3 </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gacd2b9fa1c65425e376174eec57fb0f2d">  234</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_SDMAWKST                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_SDMAWKST_POS)) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gaab902ef4826bb180e0ec1c2fc9cfef6a">  236</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP0WKST_POS           4 </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gaeb84f8321de38264191e501d9d037085">  237</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP0WKST               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP0WKST_POS)) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gad7e266a3d29ca296af14050529d40f3c">  239</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP1WKST_POS           5 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gaf2b348ad1edfec50c42b3000433efec4">  240</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP1WKST               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP1WKST_POS)) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga0fa055057f1eda6378ec85453545e2ad">  242</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP2WKST_POS           6 </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga62265771b9ee2e8eebfb45fe5fde0821">  243</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP2WKST               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP2WKST_POS)) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gac74b373d7451eb5a060771068fa41ad7">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP3WKST_POS           7 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga182106750f065d3f8415fd510db73c74">  246</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP3WKST               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP3WKST_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga9258124c280f080ef32f979d4b22b45e">  248</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP0ST_POS             8 </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga64634426ded9603ac914bda78acb4757">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP0ST                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP0ST_POS)) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga0bfcd0a78fcc66c407d75499eb72d549">  251</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP1ST_POS             9 </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga2f52edbc3990b59cfeca642e5a348352">  252</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP1ST                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP1ST_POS)) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga2b49dd89bbd91b5fe3b12f287d01cb51">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP2ST_POS             10 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga2f953a4efd514d9fc6e9e91256c18af7">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP2ST                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP2ST_POS)) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga55e8f79fc521fc9ebdaa279d5cf85dab">  257</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP3ST_POS             11 </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gaf0b7aabdbf6ea5bce083a43b144ef2be">  258</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_AINCOMP3ST                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_AINCOMP3ST_POS)) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga4daff3bfee387e4c19b10dfb89bfe012">  260</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_BBMODEST_POS               16 </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga265bcf65921017a6d552182724768e7b">  261</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_BBMODEST                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_BBMODEST_POS)) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#gad10f933fd52e1f7b3f4b575342334a9f">  263</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_RSTWKST_POS                17 </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_s_t.html#ga16c20f5cb3a9785640dba3ea0be83e81">  264</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWST_RSTWKST                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWST_RSTWKST_POS)) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gae9803d372fbbdf493fc666ab3b23fe68">  274</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBLSWKEN_POS              0 </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga6837c87d6fd0198b5d2585449ba889fd">  275</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBLSWKEN                  ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_USBLSWKEN_POS)) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga3ee22c70d22ce81a62b98aa18a52216d">  277</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBVBUSWKEN_POS            2 </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gaee3102ee85cd6f169dcebb5b3c2fc5f1">  278</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_USBVBUSWKEN                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_USBVBUSWKEN_POS)) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga703adc2738eadd76777396260c960b8d">  280</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SDMAWKEN_POS               3 </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga41f9b241dd49a5a0dede2a628c680c58">  281</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_SDMAWKEN                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_SDMAWKEN_POS)) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga4e60730c6636457f94d88442944bc7fe">  283</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP0WKEN_POS           4 </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga82c2e0b89c6c72f2c5ae4f99df2e42b4">  284</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP0WKEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_AINCOMP0WKEN_POS)) </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga77e45fe3fe3713fa7f79ffddd5385dae">  286</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP1WKEN_POS           5 </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga0a410750c4850fcbc700eaac8ea06ff3">  287</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP1WKEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_AINCOMP1WKEN_POS)) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#gae6222b68ca89ed3de252803366782134">  289</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP2WKEN_POS           6 </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga48d7752da30f40f9fa3b998ea5c2a80a">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP2WKEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_AINCOMP2WKEN_POS)) </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga63a527fdaeb29c88c6a17cebdbd5e095">  292</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP3WKEN_POS           7 </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_p_w_e_n.html#ga840a927217ab02648ca076ecab511f21">  293</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPPWEN_AINCOMP3WKEN               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPPWEN_AINCOMP3WKEN_POS)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga5b0e971a88bdfafa427060dbffeb72a3">  303</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM0SD_POS               0 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac1476f813b4d9a41e01396eab4c72c07">  304</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM0SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM0SD_POS)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac1b57b781df69f06b5841ebb7f4f101f">  306</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM1SD_POS               1 </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaf4f3353f1b872fb02088af539c8b79dc">  307</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM1SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM1SD_POS)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga5460943bd0edd6dcb24a4ea5bb7d6a61">  309</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM2SD_POS               2 </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga93e76f4e691f6b0c58c3fa15f6ee0f11">  310</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM2SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM2SD_POS)) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaf24afc1a23c6632dee81067bba07b3da">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM3SD_POS               3 </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga9fb4afe965840e49627fcd828f520fa2">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM3SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM3SD_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga6724874ba967d3e256bb90cc611da746">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM4SD_POS               4 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga4b2b0ab27c061954e9ef42e4e92ba14b">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM4SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM4SD_POS)) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga6c0005bd9957204108fb839915eca403">  318</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM5SD_POS               5 </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga6eb62d9b453108166fc4398cb262bbc6">  319</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRAM5SD                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM5SD_POS)) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaa8765e2510eff852c4aed995dcf6485b">  321</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHESD_POS              7 </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga8a666504dc38fd7505b2ad0df741a742">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHESD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ICACHESD_POS)) </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga6a829671bd3ed8887eccf7462202b362">  324</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHEXIPSD_POS           8 </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga8a66bf492a3d46b6ca5c886c9b2fe923">  325</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ICACHEXIPSD               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ICACHEXIPSD_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga373224f4cf1f22cb51aff4e6f862a78a">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRCCSD_POS                9 </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga8c08de18549d779f7d1062013c5845bc">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_SRCCSD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRCCSD_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga12da57a5c1798b11eb52d6b727eea80e">  330</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_CRYPTOSD_POS              10 </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga1b51cd5ee768ac2b4b5c6183b00bf687">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_CRYPTOSD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_CRYPTOSD_POS)) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga0a5a21f75b160e89a78dfed75e7441c2">  333</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_USBFIFOSD_POS             11 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga675abb6e7ef535d4e8d3cdce0509d1bd">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_USBFIFOSD                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_USBFIFOSD_POS)) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gab68149d0317b2cbeee58bb5b92f8ee0c">  336</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ROMSD_POS                 12 </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gae729502d7422f8eae9f773b154a7aaec">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ROMSD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ROMSD_POS)) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gabff350e2f1668ad7b3632a3ba6b22b31">  339</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ROM1SD_POS                13 </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gaec8fb41043ae7275a866b367a15298c9">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_ROM1SD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_ROM1SD_POS)) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#ga67dabdfba44dc70979ca5a46a2326ddf">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_IC1SD_POS                 14 </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_m_e_m_s_d.html#gac5b7b6d873b261b155d83fe07f8df3fd">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPMEMSD_IC1SD                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_IC1SD_POS)) </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga2cd9529af653c684a8d5989e9dbcf532">  353</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VREGOBPD_POS              0 </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga80779d4edf5e8649685bd07b4fea142e">  354</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VREGOBPD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VREGOBPD_POS)) </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#gaccbfdbcd79ba9a6cb2db24e55a17b6b8">  356</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VREGODPD_POS              1 </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga60b491decd273323f00ccf067ba06d64">  357</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VREGODPD                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VREGODPD_POS)) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga264b640648c3173ee7d6dead7c702111">  359</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD2PD_POS                8 </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#gaaf136d6321cf24f012da49bfd9d024b8">  360</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD2PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD2PD_POS)) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga6f571e0f1c16bcbae403da0abbecc2b8">  362</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD3PD_POS                9 </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga220ff06972328bb819b00d8ddb168ce1">  363</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD3PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD3PD_POS)) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga118385431c823e3d01eedbec3ae10cc7">  365</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD4PD_POS                10 </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#gaa95e05af02e96f3eb747cdb4f7c1d7b6">  366</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD4PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD4PD_POS)) </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga7253f786de8993a9e885f961dd88889b">  368</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD5PD_POS                11 </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___l_p_v_d_d_p_d.html#ga617a89d97c16d85649e5a1214ee451db">  369</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_LPVDDPD_VDD5PD                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPVDDPD_VDD5PD_POS)) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___b_u_r_e_t_v_e_c.html#ga008381dd49e0669e77bf86643e8e847d">  379</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_BURETVEC_GPR0_POS                 0 </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___b_u_r_e_t_v_e_c.html#ga242b3bb082012f5dcd0508f9a4ffa208">  380</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_BURETVEC_GPR0                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_BURETVEC_GPR0_POS)) </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___b_u_a_o_d.html#ga66ff9bacbaa960bb56c24f1bf4b4d55a">  390</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_BUAOD_GPR1_POS                    0 </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___p_w_r_s_e_q___b_u_a_o_d.html#gaa4ec77fd70502fd8b6b4a4530b81af59">  391</a></span>&#160;<span class="preprocessor">#define MXC_F_PWRSEQ_BUAOD_GPR1                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_PWRSEQ_BUAOD_GPR1_POS)) </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_PWRSEQ_REGS_H_</span></div><div class="ttc" id="group__pwrseq__registers_html_a6e4ead1f458c574666a6299e006fd54a"><div class="ttname"><a href="group__pwrseq__registers.html#a6e4ead1f458c574666a6299e006fd54a">mxc_pwrseq_regs_t::lppwst</a></div><div class="ttdeci">__IO uint32_t lppwst</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:83</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a97f282caf7d5e2e5915beeb9c503c65d"><div class="ttname"><a href="group__pwrseq__registers.html#a97f282caf7d5e2e5915beeb9c503c65d">mxc_pwrseq_regs_t::lpwken0</a></div><div class="ttdeci">__IO uint32_t lpwken0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:79</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aab82b8078892065f37a081bea2db84d6"><div class="ttname"><a href="group__pwrseq__registers.html#aab82b8078892065f37a081bea2db84d6">mxc_pwrseq_regs_t::lppwen</a></div><div class="ttdeci">__IO uint32_t lppwen</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:84</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a2c0c030881fbd2b028d335266631e848"><div class="ttname"><a href="group__pwrseq__registers.html#a2c0c030881fbd2b028d335266631e848">mxc_pwrseq_regs_t::buaod</a></div><div class="ttdeci">__IO uint32_t buaod</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:89</div></div>
<div class="ttc" id="group__pwrseq__registers_html_structmxc__pwrseq__regs__t"><div class="ttname"><a href="group__pwrseq__registers.html#structmxc__pwrseq__regs__t">mxc_pwrseq_regs_t</a></div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:76</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af424cdcc2f16dc202d60854373e9c114"><div class="ttname"><a href="group__pwrseq__registers.html#af424cdcc2f16dc202d60854373e9c114">mxc_pwrseq_regs_t::lpwkst1</a></div><div class="ttdeci">__IO uint32_t lpwkst1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:80</div></div>
<div class="ttc" id="group__pwrseq__registers_html_af888e712772d38e0435de7296365e579"><div class="ttname"><a href="group__pwrseq__registers.html#af888e712772d38e0435de7296365e579">mxc_pwrseq_regs_t::lpcn</a></div><div class="ttdeci">__IO uint32_t lpcn</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:77</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a353e3d1c8b8962e9eab1d10366fbc4b8"><div class="ttname"><a href="group__pwrseq__registers.html#a353e3d1c8b8962e9eab1d10366fbc4b8">mxc_pwrseq_regs_t::lpvddpd</a></div><div class="ttdeci">__IO uint32_t lpvddpd</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:87</div></div>
<div class="ttc" id="group__pwrseq__registers_html_a9c0479fb0841c945e045251f39489958"><div class="ttname"><a href="group__pwrseq__registers.html#a9c0479fb0841c945e045251f39489958">mxc_pwrseq_regs_t::lpwkst0</a></div><div class="ttdeci">__IO uint32_t lpwkst0</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:78</div></div>
<div class="ttc" id="group__pwrseq__registers_html_ae172155029f5978c0e1ac48d015b233a"><div class="ttname"><a href="group__pwrseq__registers.html#ae172155029f5978c0e1ac48d015b233a">mxc_pwrseq_regs_t::lpmemsd</a></div><div class="ttdeci">__IO uint32_t lpmemsd</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:86</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aa98efb241bc464987d610087c2f162cf"><div class="ttname"><a href="group__pwrseq__registers.html#aa98efb241bc464987d610087c2f162cf">mxc_pwrseq_regs_t::lpwken1</a></div><div class="ttdeci">__IO uint32_t lpwken1</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:81</div></div>
<div class="ttc" id="group__pwrseq__registers_html_aad4bb03c392e29b04036866d1d4f1135"><div class="ttname"><a href="group__pwrseq__registers.html#aad4bb03c392e29b04036866d1d4f1135">mxc_pwrseq_regs_t::buretvec</a></div><div class="ttdeci">__IO uint32_t buretvec</div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:88</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_47adca39a28ae90518c1c01efa52461b.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2e01352d2a686e5c19314f8e02092ed6.html">Include</a></li><li class="navelem"><a class="el" href="pwrseq__regs_8h.html">pwrseq_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 15:04:59 for MAX32665 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
