# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 13:45:54 on Nov 24,2024
# Loading work.tb
# Loading work.top
# Loading work.display
# Loading work.ram19200x3
# Loading altera_mf_ver.altsyncram
# Loading work.seven_seg_decoder
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "ram19200x3.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1/U1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ram19200x3.mif.
# ** Warning: (vsim-7) Failed to open readmem file "ram19200x3.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/U1/U1/altsyncram_component/m_default/altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 867490000  Instance: tb.DUT.U1.U1.altsyncram_component.m_default.altsyncram_inst
# ** Note: $finish    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(50266)
#    Time: 2363634040 ns  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 17:56:08 on Nov 24,2024, Elapsed time: 4:10:14
# Errors: 0, Warnings: 2
