<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/x86/x86_traits.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/x86/x86_traits.hh</h1><code>#include &lt;cassert&gt;</code><br/>
<code>#include &quot;<a class="el" href="base_2types_8hh_source.html">base/types.hh</a>&quot;</code><br/>

<p><a href="x86__traits_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html">X86ISA</a></td></tr>
<tr><td colspan="2"><h2>関数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afaa9240a3523dc80cfb1ecfba872f27e">x86IOAddress</a> (const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> port)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a5b68d0901ef27939565621f528be9b94">x86PciConfigAddress</a> (const <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#afe1cfa1e015d1bc9a1aaa13453e9af92">x86LocalAPICAddress</a> (const uint8_t id, const uint16_t addr)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a2f44ed2c4b9c14c0eab6bdc3b8b95c03">x86InterruptAddress</a> (const uint8_t id, const uint16_t addr)</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a985912475a96ec00a4ff48b39004d43a">NumMicroIntRegs</a> = 16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a7e051dc96074ceadda53ac54735a2181">NumImplicitIntRegs</a> = 6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af6bd57cad3e7e95416c76157823cde61">NumMMXRegs</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a4961e4eef414c898b4b4f69546f882f7">NumXMMRegs</a> = 16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa4e351caf21c98a06534828e60df47fc">NumMicroFpRegs</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aa7b00e7134e61bbf5bb84a64b1897ede">NumCRegs</a> = 16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad71fd402e58f9dee6b8ded9632536fcd">NumDRegs</a> = 8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a0bb4140ad1f63c813ff9ca7ef9fc1381">NumSegments</a> = 6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#adffcd07c42288f846041830051e26bd8">NumSysSegments</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a62621fac9b93ee845449884ed6837442">IntAddrPrefixMask</a> = ULL(0xffffffff00000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a19b7531b77e7cc62c0f9fc6ef2d533ff">IntAddrPrefixCPUID</a> = ULL(0x100000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#ad4c44000b725a32955ce5a71dd748d6c">IntAddrPrefixMSR</a> = ULL(0x200000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#af68ed0db853c56ca0bc7d0761c54d275">IntAddrPrefixIO</a> = ULL(0x300000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a170b5c7d48662ed4dbde16baa5f663ca">PhysAddrPrefixIO</a> = ULL(0x8000000000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a384097e1e4d30dd3d5e988b21511cb1f">PhysAddrPrefixPciConfig</a> = ULL(0xC000000000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a6e6995725a6652599b0ea37948213257">PhysAddrPrefixLocalAPIC</a> = ULL(0x2000000000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#a414f8fb2b512b76d435158e58038b0f8">PhysAddrPrefixInterrupts</a> = ULL(0xA000000000000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespaceX86ISA.html#aca8409c60aba3dab705c6fa5fb51d987">PhysAddrAPICRangeSize</a> = 1 &lt;&lt; 12</td></tr>
</table>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
