SIM ?= icarus
TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES = ../../cores/transpose.sv ../../cores/delayline.sv
MODULE = tb_transpose

include $(shell cocotb-config --makefiles)/Makefile.sim
