19:29:34 INFO  : Registering command handlers for SDK TCF services
19:29:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
19:29:36 INFO  : XSCT server has started successfully.
19:29:36 INFO  : Successfully done setting XSCT server connection channel  
19:29:37 INFO  : Successfully done setting SDK workspace  
19:29:37 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
19:40:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
19:40:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
19:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
19:40:18 INFO  : 'fpga -state' command is executed.
19:40:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:18 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
19:40:18 INFO  : 'jtag frequency' command is executed.
19:40:18 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:18 INFO  : Context for 'APU' is selected.
19:40:18 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
19:40:18 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:18 INFO  : Context for 'APU' is selected.
19:40:18 INFO  : 'stop' command is executed.
19:40:19 INFO  : 'ps7_init' command is executed.
19:40:19 INFO  : 'ps7_post_config' command is executed.
19:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:19 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545623975677,  Project:1545621754315
20:00:34 INFO  : Project TestMultiReg_wrapper_hw_platform_0's source hardware specification located at C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:00:39 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
20:00:42 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:00:47 INFO  : 
20:00:47 INFO  : Updating hardware inferred compiler options for TestMultiReg.
20:00:47 INFO  : Clearing existing target manager status.
20:00:47 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
20:00:48 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
20:00:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:00:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:01:55 INFO  : Disconnected from the channel tcfchan#1.
20:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:02:17 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:02:25 INFO  : 'fpga -state' command is executed.
20:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:26 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:02:26 INFO  : 'jtag frequency' command is executed.
20:02:26 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:26 INFO  : Context for 'APU' is selected.
20:02:26 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:26 INFO  : Context for 'APU' is selected.
20:02:26 INFO  : 'stop' command is executed.
20:02:26 INFO  : 'ps7_init' command is executed.
20:02:26 INFO  : 'ps7_post_config' command is executed.
20:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:26 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545624866266,  Project:1545623975677
20:14:42 INFO  : Project TestMultiReg_wrapper_hw_platform_0's source hardware specification located at C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:14:44 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
20:14:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:14:50 INFO  : 
20:14:50 INFO  : Updating hardware inferred compiler options for TestMultiReg.
20:14:50 INFO  : Clearing existing target manager status.
20:14:50 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
20:14:51 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
20:14:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:14:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:15:19 INFO  : Disconnected from the channel tcfchan#2.
20:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:16:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:16:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:16:32 INFO  : 'fpga -state' command is executed.
20:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:32 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:16:32 INFO  : 'jtag frequency' command is executed.
20:16:32 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:32 INFO  : Context for 'APU' is selected.
20:16:32 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:32 INFO  : Context for 'APU' is selected.
20:16:33 INFO  : 'stop' command is executed.
20:16:34 INFO  : 'ps7_init' command is executed.
20:16:34 INFO  : 'ps7_post_config' command is executed.
20:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:36 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:16:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
----------------End of Script----------------

20:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:16:44 INFO  : 'fpga -state' command is executed.
20:16:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:45 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:16:45 INFO  : 'jtag frequency' command is executed.
20:16:45 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:45 INFO  : Context for 'APU' is selected.
20:16:45 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:45 INFO  : Context for 'APU' is selected.
20:16:45 INFO  : 'stop' command is executed.
20:16:45 ERROR : AP transaction error, DAP status f0000021
20:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
----------------End of Script----------------

20:17:12 INFO  : Registering command handlers for SDK TCF services
20:17:13 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
20:17:16 INFO  : XSCT server has started successfully.
20:17:16 INFO  : Successfully done setting XSCT server connection channel  
20:17:18 INFO  : Successfully done setting SDK workspace  
20:17:18 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
20:17:22 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
20:17:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:17:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:17:39 INFO  : 'fpga -state' command is executed.
20:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:39 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:17:39 INFO  : 'jtag frequency' command is executed.
20:17:39 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:42 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z010
20:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
----------------End of Script----------------

20:17:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:18:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:18:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:18:07 INFO  : 'fpga -state' command is executed.
20:18:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:08 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:18:08 INFO  : 'jtag frequency' command is executed.
20:18:08 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:08 INFO  : Context for 'APU' is selected.
20:18:08 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:08 INFO  : Context for 'APU' is selected.
20:18:08 INFO  : 'stop' command is executed.
20:18:08 INFO  : 'ps7_init' command is executed.
20:18:08 INFO  : 'ps7_post_config' command is executed.
20:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:08 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:24:17 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:24:26 INFO  : Disconnected from the channel tcfchan#1.
20:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:24:28 INFO  : 'fpga -state' command is executed.
20:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:29 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:24:29 INFO  : 'jtag frequency' command is executed.
20:24:29 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:29 INFO  : Context for 'APU' is selected.
20:24:31 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:31 INFO  : Context for 'APU' is selected.
20:24:31 INFO  : 'stop' command is executed.
20:24:32 INFO  : 'ps7_init' command is executed.
20:24:32 INFO  : 'ps7_post_config' command is executed.
20:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:35 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
----------------End of Script----------------

20:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:24:47 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:24:54 INFO  : 'fpga -state' command is executed.
20:24:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:55 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:24:55 INFO  : 'jtag frequency' command is executed.
20:24:55 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:24:55 INFO  : Context for 'APU' is selected.
20:24:55 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:55 INFO  : Context for 'APU' is selected.
20:24:55 INFO  : 'stop' command is executed.
20:24:55 INFO  : 'ps7_init' command is executed.
20:24:55 INFO  : 'ps7_post_config' command is executed.
20:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:55 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:19 INFO  : Disconnected from the channel tcfchan#2.
20:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:25:47 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:25:56 INFO  : 'fpga -state' command is executed.
20:25:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:57 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:25:57 INFO  : 'jtag frequency' command is executed.
20:25:57 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:57 INFO  : Context for 'APU' is selected.
20:25:57 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:57 INFO  : Context for 'APU' is selected.
20:25:57 INFO  : 'stop' command is executed.
20:25:57 INFO  : 'ps7_init' command is executed.
20:25:57 INFO  : 'ps7_post_config' command is executed.
20:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:57 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:26:13 INFO  : Disconnected from the channel tcfchan#3.
20:26:39 INFO  : Registering command handlers for SDK TCF services
20:26:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
20:26:41 INFO  : XSCT server has started successfully.
20:26:41 INFO  : Successfully done setting XSCT server connection channel  
20:26:42 INFO  : Successfully done setting SDK workspace  
20:26:42 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
20:26:42 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
20:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:26:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:27:09 INFO  : 'fpga -state' command is executed.
20:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:09 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:27:09 INFO  : 'jtag frequency' command is executed.
20:27:09 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:09 INFO  : Context for 'APU' is selected.
20:27:09 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:27:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:09 INFO  : Context for 'APU' is selected.
20:27:09 INFO  : 'stop' command is executed.
20:27:09 INFO  : 'ps7_init' command is executed.
20:27:09 INFO  : 'ps7_post_config' command is executed.
20:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:10 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:27:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:31 INFO  : Disconnected from the channel tcfchan#1.
20:30:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:30:33 INFO  : 'fpga -state' command is executed.
20:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:33 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:30:33 INFO  : 'jtag frequency' command is executed.
20:30:33 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:33 INFO  : Context for 'APU' is selected.
20:30:33 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:33 INFO  : Context for 'APU' is selected.
20:30:33 INFO  : 'stop' command is executed.
20:30:33 INFO  : 'ps7_init' command is executed.
20:30:33 INFO  : 'ps7_post_config' command is executed.
20:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:34 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:36 INFO  : Disconnected from the channel tcfchan#2.
20:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:32:48 INFO  : 'fpga -state' command is executed.
20:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:48 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:32:48 INFO  : 'jtag frequency' command is executed.
20:32:48 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:48 INFO  : Context for 'APU' is selected.
20:32:48 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:48 INFO  : Context for 'APU' is selected.
20:32:48 INFO  : 'stop' command is executed.
20:32:48 INFO  : 'ps7_init' command is executed.
20:32:48 INFO  : 'ps7_post_config' command is executed.
20:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:49 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:07 INFO  : Disconnected from the channel tcfchan#3.
20:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:34:24 INFO  : 'fpga -state' command is executed.
20:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:34:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:34:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:34:40 INFO  : 'fpga -state' command is executed.
20:34:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:41 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:34:41 INFO  : 'jtag frequency' command is executed.
20:34:41 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:41 INFO  : Context for 'APU' is selected.
20:34:41 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:34:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:41 INFO  : Context for 'APU' is selected.
20:34:41 INFO  : 'stop' command is executed.
20:34:41 INFO  : 'ps7_init' command is executed.
20:34:41 INFO  : 'ps7_post_config' command is executed.
20:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:41 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:55 INFO  : Disconnected from the channel tcfchan#4.
20:48:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:48:17 INFO  : 'fpga -state' command is executed.
20:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:17 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:48:17 INFO  : 'jtag frequency' command is executed.
20:48:17 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:18 INFO  : Context for 'APU' is selected.
20:48:18 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:48:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:18 INFO  : Context for 'APU' is selected.
20:48:18 INFO  : 'stop' command is executed.
20:48:18 INFO  : 'ps7_init' command is executed.
20:48:18 INFO  : 'ps7_post_config' command is executed.
20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:18 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:51 INFO  : Disconnected from the channel tcfchan#5.
20:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:50:17 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:50:25 INFO  : 'fpga -state' command is executed.
20:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:25 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:50:25 INFO  : 'jtag frequency' command is executed.
20:50:25 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:25 INFO  : Context for 'APU' is selected.
20:50:25 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:50:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:25 INFO  : Context for 'APU' is selected.
20:50:25 INFO  : 'stop' command is executed.
20:50:26 INFO  : 'ps7_init' command is executed.
20:50:26 INFO  : 'ps7_post_config' command is executed.
20:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:26 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:54 INFO  : Disconnected from the channel tcfchan#6.
20:53:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:53:54 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:54:02 INFO  : 'fpga -state' command is executed.
20:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:03 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:54:03 INFO  : 'jtag frequency' command is executed.
20:54:03 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:03 INFO  : Context for 'APU' is selected.
20:54:03 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:54:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:03 INFO  : Context for 'APU' is selected.
20:54:03 INFO  : 'stop' command is executed.
20:54:03 INFO  : 'ps7_init' command is executed.
20:54:03 INFO  : 'ps7_post_config' command is executed.
20:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:03 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:14 INFO  : Disconnected from the channel tcfchan#7.
20:55:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:55:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:55:46 INFO  : 'fpga -state' command is executed.
20:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:47 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:55:47 INFO  : 'jtag frequency' command is executed.
20:55:47 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:47 INFO  : Context for 'APU' is selected.
20:55:47 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:55:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:47 INFO  : Context for 'APU' is selected.
20:55:47 INFO  : 'stop' command is executed.
20:55:47 INFO  : 'ps7_init' command is executed.
20:55:47 INFO  : 'ps7_post_config' command is executed.
20:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:47 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:40 INFO  : Disconnected from the channel tcfchan#8.
20:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:58:41 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
20:59:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
20:59:54 INFO  : 'fpga -state' command is executed.
20:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:54 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
20:59:54 INFO  : 'jtag frequency' command is executed.
20:59:54 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:54 INFO  : Context for 'APU' is selected.
20:59:54 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
20:59:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:54 INFO  : Context for 'APU' is selected.
20:59:54 INFO  : 'stop' command is executed.
20:59:55 INFO  : 'ps7_init' command is executed.
20:59:55 INFO  : 'ps7_post_config' command is executed.
20:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:55 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:10 INFO  : Disconnected from the channel tcfchan#9.
21:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:01:29 INFO  : 'fpga -state' command is executed.
21:01:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:30 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:01:30 INFO  : 'jtag frequency' command is executed.
21:01:30 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:30 INFO  : Context for 'APU' is selected.
21:01:30 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:30 INFO  : Context for 'APU' is selected.
21:01:30 INFO  : 'stop' command is executed.
21:01:30 INFO  : 'ps7_init' command is executed.
21:01:30 INFO  : 'ps7_post_config' command is executed.
21:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:30 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:49 INFO  : Disconnected from the channel tcfchan#10.
21:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:13:20 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
21:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:13:27 INFO  : 'fpga -state' command is executed.
21:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:28 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:13:28 INFO  : 'jtag frequency' command is executed.
21:13:28 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:28 INFO  : Context for 'APU' is selected.
21:13:28 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:28 INFO  : Context for 'APU' is selected.
21:13:28 INFO  : 'stop' command is executed.
21:13:28 INFO  : 'ps7_init' command is executed.
21:13:28 INFO  : 'ps7_post_config' command is executed.
21:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:28 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:56 INFO  : Disconnected from the channel tcfchan#11.
21:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:14:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
21:15:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:15:01 INFO  : 'fpga -state' command is executed.
21:15:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:01 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:15:01 INFO  : 'jtag frequency' command is executed.
21:15:01 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:01 INFO  : Context for 'APU' is selected.
21:15:01 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:15:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:01 INFO  : Context for 'APU' is selected.
21:15:01 INFO  : 'stop' command is executed.
21:15:02 INFO  : 'ps7_init' command is executed.
21:15:02 INFO  : 'ps7_post_config' command is executed.
21:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:02 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:16 INFO  : Disconnected from the channel tcfchan#12.
21:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:16:29 INFO  : 'fpga -state' command is executed.
21:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:29 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:16:29 INFO  : 'jtag frequency' command is executed.
21:16:29 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:29 INFO  : Context for 'APU' is selected.
21:16:29 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:16:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:29 INFO  : Context for 'APU' is selected.
21:16:29 INFO  : 'stop' command is executed.
21:16:30 INFO  : 'ps7_init' command is executed.
21:16:30 INFO  : 'ps7_post_config' command is executed.
21:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:30 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:26 INFO  : Disconnected from the channel tcfchan#13.
21:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:17:39 INFO  : 'fpga -state' command is executed.
21:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:40 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:17:40 INFO  : 'jtag frequency' command is executed.
21:17:40 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:17:40 INFO  : Context for 'APU' is selected.
21:17:40 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:40 INFO  : Context for 'APU' is selected.
21:17:40 INFO  : 'stop' command is executed.
21:17:40 INFO  : 'ps7_init' command is executed.
21:17:40 INFO  : 'ps7_post_config' command is executed.
21:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:40 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:42 INFO  : Disconnected from the channel tcfchan#14.
21:19:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:19:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
21:19:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:19:28 INFO  : 'fpga -state' command is executed.
21:19:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:28 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:19:28 INFO  : 'jtag frequency' command is executed.
21:19:28 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:28 INFO  : Context for 'APU' is selected.
21:19:28 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:19:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:28 INFO  : Context for 'APU' is selected.
21:19:28 INFO  : 'stop' command is executed.
21:19:29 INFO  : 'ps7_init' command is executed.
21:19:29 INFO  : 'ps7_post_config' command is executed.
21:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:29 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:03 INFO  : Disconnected from the channel tcfchan#15.
21:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:25:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
21:26:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:26:09 INFO  : 'fpga -state' command is executed.
21:26:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:10 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:26:10 INFO  : 'jtag frequency' command is executed.
21:26:10 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:10 INFO  : Context for 'APU' is selected.
21:26:10 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:26:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:10 INFO  : Context for 'APU' is selected.
21:26:10 INFO  : 'stop' command is executed.
21:26:10 INFO  : 'ps7_init' command is executed.
21:26:10 INFO  : 'ps7_post_config' command is executed.
21:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:10 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:16 INFO  : Disconnected from the channel tcfchan#16.
21:28:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:28:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
21:28:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:28:56 INFO  : 'fpga -state' command is executed.
21:28:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:56 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:28:56 INFO  : 'jtag frequency' command is executed.
21:28:56 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:56 INFO  : Context for 'APU' is selected.
21:28:56 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:56 INFO  : Context for 'APU' is selected.
21:28:56 INFO  : 'stop' command is executed.
21:28:56 INFO  : 'ps7_init' command is executed.
21:28:56 INFO  : 'ps7_post_config' command is executed.
21:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:57 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:01 INFO  : Disconnected from the channel tcfchan#17.
21:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:32:23 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
21:32:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:32:30 INFO  : 'fpga -state' command is executed.
21:32:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:30 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:32:30 INFO  : 'jtag frequency' command is executed.
21:32:30 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:31 INFO  : Context for 'APU' is selected.
21:32:31 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:31 INFO  : Context for 'APU' is selected.
21:32:31 INFO  : 'stop' command is executed.
21:32:31 INFO  : 'ps7_init' command is executed.
21:32:31 INFO  : 'ps7_post_config' command is executed.
21:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:31 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:43 INFO  : Disconnected from the channel tcfchan#18.
21:36:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:36:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
21:37:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
21:37:06 INFO  : 'fpga -state' command is executed.
21:37:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:07 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
21:37:07 INFO  : 'jtag frequency' command is executed.
21:37:07 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:07 INFO  : Context for 'APU' is selected.
21:37:07 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
21:37:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:07 INFO  : Context for 'APU' is selected.
21:37:07 INFO  : 'stop' command is executed.
21:37:07 INFO  : 'ps7_init' command is executed.
21:37:07 INFO  : 'ps7_post_config' command is executed.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:08 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:53 INFO  : Disconnected from the channel tcfchan#19.
14:07:22 INFO  : Registering command handlers for SDK TCF services
14:07:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
14:07:27 INFO  : XSCT server has started successfully.
14:07:32 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
14:07:32 INFO  : Successfully done setting XSCT server connection channel  
14:07:32 INFO  : Successfully done setting SDK workspace  
14:07:32 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
14:25:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545690268368,  Project:1545624866266
14:25:50 INFO  : Project TestMultiReg_wrapper_hw_platform_0's source hardware specification located at C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:25:54 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
14:25:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:26:08 INFO  : 
14:26:09 INFO  : Updating hardware inferred compiler options for TestMultiReg.
14:26:09 INFO  : Clearing existing target manager status.
14:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:28:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:28:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:28:50 INFO  : 'fpga -state' command is executed.
14:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:51 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:28:51 INFO  : 'jtag frequency' command is executed.
14:28:51 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:51 INFO  : Context for 'APU' is selected.
14:28:51 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:51 INFO  : Context for 'APU' is selected.
14:28:51 INFO  : 'stop' command is executed.
14:28:51 INFO  : 'ps7_init' command is executed.
14:28:51 INFO  : 'ps7_post_config' command is executed.
14:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:51 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:57 INFO  : Disconnected from the channel tcfchan#1.
14:31:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:31:13 INFO  : 'fpga -state' command is executed.
14:31:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:14 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:31:14 INFO  : 'jtag frequency' command is executed.
14:31:14 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:31:14 INFO  : Context for 'APU' is selected.
14:31:14 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:31:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:14 INFO  : Context for 'APU' is selected.
14:31:14 INFO  : 'stop' command is executed.
14:31:14 INFO  : 'ps7_init' command is executed.
14:31:14 INFO  : 'ps7_post_config' command is executed.
14:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:31:15 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:52 INFO  : Disconnected from the channel tcfchan#2.
14:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:34:53 INFO  : 'fpga -state' command is executed.
14:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:53 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:34:53 INFO  : 'jtag frequency' command is executed.
14:34:53 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:53 INFO  : Context for 'APU' is selected.
14:34:53 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:34:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:53 INFO  : Context for 'APU' is selected.
14:34:53 INFO  : 'stop' command is executed.
14:34:54 INFO  : 'ps7_init' command is executed.
14:34:54 INFO  : 'ps7_post_config' command is executed.
14:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:54 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:59 INFO  : Disconnected from the channel tcfchan#3.
14:35:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:35:09 INFO  : 'fpga -state' command is executed.
14:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:09 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:35:09 INFO  : 'jtag frequency' command is executed.
14:35:09 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:09 INFO  : Context for 'APU' is selected.
14:35:09 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:09 INFO  : Context for 'APU' is selected.
14:35:09 INFO  : 'stop' command is executed.
14:35:10 INFO  : 'ps7_init' command is executed.
14:35:10 INFO  : 'ps7_post_config' command is executed.
14:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:10 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:16 INFO  : Disconnected from the channel tcfchan#4.
14:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:35:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:35:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:35:58 INFO  : 'fpga -state' command is executed.
14:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:58 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:35:58 INFO  : 'jtag frequency' command is executed.
14:35:58 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:58 INFO  : Context for 'APU' is selected.
14:35:58 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:35:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:58 INFO  : Context for 'APU' is selected.
14:35:58 INFO  : 'stop' command is executed.
14:35:58 INFO  : 'ps7_init' command is executed.
14:35:58 INFO  : 'ps7_post_config' command is executed.
14:35:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:59 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:33 INFO  : Disconnected from the channel tcfchan#5.
14:39:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:39:04 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:39:12 INFO  : 'fpga -state' command is executed.
14:39:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:12 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:39:12 INFO  : 'jtag frequency' command is executed.
14:39:12 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:12 INFO  : Context for 'APU' is selected.
14:39:12 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:39:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:12 INFO  : Context for 'APU' is selected.
14:39:12 INFO  : 'stop' command is executed.
14:39:12 INFO  : 'ps7_init' command is executed.
14:39:12 INFO  : 'ps7_post_config' command is executed.
14:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:13 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:24 INFO  : Disconnected from the channel tcfchan#6.
14:39:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:39:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:39:47 INFO  : 'fpga -state' command is executed.
14:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:48 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:39:48 INFO  : 'jtag frequency' command is executed.
14:39:48 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:39:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:48 INFO  : Context for 'APU' is selected.
14:39:48 INFO  : 'stop' command is executed.
14:39:48 INFO  : 'ps7_init' command is executed.
14:39:48 INFO  : 'ps7_post_config' command is executed.
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:49 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:00 INFO  : Disconnected from the channel tcfchan#7.
14:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:42:19 INFO  : 'fpga -state' command is executed.
14:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:19 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:42:19 INFO  : 'jtag frequency' command is executed.
14:42:20 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:20 INFO  : Context for 'APU' is selected.
14:42:20 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:42:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:20 INFO  : Context for 'APU' is selected.
14:42:20 INFO  : 'stop' command is executed.
14:42:20 INFO  : 'ps7_init' command is executed.
14:42:20 INFO  : 'ps7_post_config' command is executed.
14:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:20 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:54 INFO  : Disconnected from the channel tcfchan#8.
14:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:43:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:43:52 INFO  : 'fpga -state' command is executed.
14:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:53 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:43:53 INFO  : 'jtag frequency' command is executed.
14:43:53 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:53 INFO  : Context for 'APU' is selected.
14:43:53 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:53 INFO  : Context for 'APU' is selected.
14:43:53 INFO  : 'stop' command is executed.
14:43:53 INFO  : 'ps7_init' command is executed.
14:43:53 INFO  : 'ps7_post_config' command is executed.
14:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:53 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:32 INFO  : Disconnected from the channel tcfchan#9.
14:45:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:45:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:46:03 INFO  : 'fpga -state' command is executed.
14:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:04 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:46:04 INFO  : 'jtag frequency' command is executed.
14:46:04 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:04 INFO  : Context for 'APU' is selected.
14:46:04 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:46:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:04 INFO  : Context for 'APU' is selected.
14:46:04 INFO  : 'stop' command is executed.
14:46:04 INFO  : 'ps7_init' command is executed.
14:46:04 INFO  : 'ps7_post_config' command is executed.
14:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:04 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:54 INFO  : Disconnected from the channel tcfchan#10.
14:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:47:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:48:09 INFO  : 'fpga -state' command is executed.
14:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:10 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:48:10 INFO  : 'jtag frequency' command is executed.
14:48:10 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:10 INFO  : Context for 'APU' is selected.
14:48:10 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:10 INFO  : Context for 'APU' is selected.
14:48:10 INFO  : 'stop' command is executed.
14:48:10 INFO  : 'ps7_init' command is executed.
14:48:10 INFO  : 'ps7_post_config' command is executed.
14:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:10 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:32 INFO  : Disconnected from the channel tcfchan#11.
14:50:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:50:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:51:00 INFO  : 'fpga -state' command is executed.
14:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:00 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:51:00 INFO  : 'jtag frequency' command is executed.
14:51:00 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : 'stop' command is executed.
14:51:00 INFO  : 'ps7_init' command is executed.
14:51:00 INFO  : 'ps7_post_config' command is executed.
14:51:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:01 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:32 INFO  : Disconnected from the channel tcfchan#12.
14:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:52:12 INFO  : 'fpga -state' command is executed.
14:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:13 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:52:13 INFO  : 'jtag frequency' command is executed.
14:52:13 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:13 INFO  : Context for 'APU' is selected.
14:52:13 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:52:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:13 INFO  : Context for 'APU' is selected.
14:52:13 INFO  : 'stop' command is executed.
14:52:13 INFO  : 'ps7_init' command is executed.
14:52:13 INFO  : 'ps7_post_config' command is executed.
14:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:13 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:00 INFO  : Disconnected from the channel tcfchan#13.
14:53:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:53:09 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:53:20 INFO  : 'fpga -state' command is executed.
14:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:20 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:53:20 INFO  : 'jtag frequency' command is executed.
14:53:20 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:20 INFO  : Context for 'APU' is selected.
14:53:20 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:53:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:20 INFO  : Context for 'APU' is selected.
14:53:20 INFO  : 'stop' command is executed.
14:53:21 INFO  : 'ps7_init' command is executed.
14:53:21 INFO  : 'ps7_post_config' command is executed.
14:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:21 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:07 INFO  : Disconnected from the channel tcfchan#14.
14:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:54:14 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:54:23 INFO  : 'fpga -state' command is executed.
14:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:23 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:54:23 INFO  : 'jtag frequency' command is executed.
14:54:23 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:23 INFO  : Context for 'APU' is selected.
14:54:23 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:23 INFO  : Context for 'APU' is selected.
14:54:23 INFO  : 'stop' command is executed.
14:54:23 INFO  : 'ps7_init' command is executed.
14:54:23 INFO  : 'ps7_post_config' command is executed.
14:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:24 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:27 INFO  : Disconnected from the channel tcfchan#15.
14:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:54:44 INFO  : 'fpga -state' command is executed.
14:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:45 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:54:45 INFO  : 'jtag frequency' command is executed.
14:54:45 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:45 INFO  : Context for 'APU' is selected.
14:54:45 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:54:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:45 INFO  : Context for 'APU' is selected.
14:54:45 INFO  : 'stop' command is executed.
14:54:45 INFO  : 'ps7_init' command is executed.
14:54:45 INFO  : 'ps7_post_config' command is executed.
14:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:45 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:12 INFO  : Disconnected from the channel tcfchan#16.
14:55:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:56:00 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:56:12 INFO  : 'fpga -state' command is executed.
14:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:12 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:56:12 INFO  : 'jtag frequency' command is executed.
14:56:12 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:12 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:12 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : 'stop' command is executed.
14:56:12 INFO  : 'ps7_init' command is executed.
14:56:13 INFO  : 'ps7_post_config' command is executed.
14:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:13 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:44 INFO  : Disconnected from the channel tcfchan#17.
14:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:57:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:57:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:57:29 INFO  : 'fpga -state' command is executed.
14:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:29 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:57:29 INFO  : 'jtag frequency' command is executed.
14:57:29 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:30 INFO  : Context for 'APU' is selected.
14:57:30 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:30 INFO  : Context for 'APU' is selected.
14:57:30 INFO  : 'stop' command is executed.
14:57:30 INFO  : 'ps7_init' command is executed.
14:57:30 INFO  : 'ps7_post_config' command is executed.
14:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:30 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:23 INFO  : Disconnected from the channel tcfchan#18.
14:59:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:59:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:00:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:00:04 INFO  : 'fpga -state' command is executed.
15:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:04 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:00:04 INFO  : 'jtag frequency' command is executed.
15:00:04 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:04 INFO  : Context for 'APU' is selected.
15:00:04 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:00:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:04 INFO  : Context for 'APU' is selected.
15:00:04 INFO  : 'stop' command is executed.
15:00:04 INFO  : 'ps7_init' command is executed.
15:00:04 INFO  : 'ps7_post_config' command is executed.
15:00:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:05 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:30 INFO  : Disconnected from the channel tcfchan#19.
15:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:01:11 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:01:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:01:26 INFO  : 'fpga -state' command is executed.
15:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:26 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:01:26 INFO  : 'jtag frequency' command is executed.
15:01:26 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:26 INFO  : Context for 'APU' is selected.
15:01:26 INFO  : 'stop' command is executed.
15:01:27 INFO  : 'ps7_init' command is executed.
15:01:27 INFO  : 'ps7_post_config' command is executed.
15:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:27 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:59 INFO  : Disconnected from the channel tcfchan#20.
15:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:02:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:03:04 INFO  : 'fpga -state' command is executed.
15:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:04 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:03:04 INFO  : 'jtag frequency' command is executed.
15:03:04 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:04 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:04 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : 'stop' command is executed.
15:03:04 INFO  : 'ps7_init' command is executed.
15:03:04 INFO  : 'ps7_post_config' command is executed.
15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:05 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:27 INFO  : Disconnected from the channel tcfchan#21.
15:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:03:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:04:08 INFO  : 'fpga -state' command is executed.
15:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:08 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:04:08 INFO  : 'jtag frequency' command is executed.
15:04:08 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:08 INFO  : Context for 'APU' is selected.
15:04:08 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:04:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:09 INFO  : Context for 'APU' is selected.
15:04:09 INFO  : 'stop' command is executed.
15:04:09 INFO  : 'ps7_init' command is executed.
15:04:09 INFO  : 'ps7_post_config' command is executed.
15:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:09 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:29 INFO  : Disconnected from the channel tcfchan#22.
15:05:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:05:02 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:05:10 INFO  : 'fpga -state' command is executed.
15:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:11 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:05:11 INFO  : 'jtag frequency' command is executed.
15:05:11 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:05:11 INFO  : Context for 'APU' is selected.
15:05:11 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:05:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:11 INFO  : Context for 'APU' is selected.
15:05:11 INFO  : 'stop' command is executed.
15:05:11 INFO  : 'ps7_init' command is executed.
15:05:11 INFO  : 'ps7_post_config' command is executed.
15:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:11 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:33 INFO  : Disconnected from the channel tcfchan#23.
16:32:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545697811152,  Project:1545690268368
16:32:11 INFO  : Project TestMultiReg_wrapper_hw_platform_0's source hardware specification located at C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:32:16 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
16:32:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:32:24 INFO  : 
16:32:24 INFO  : Updating hardware inferred compiler options for TestMultiReg.
16:32:24 INFO  : Clearing existing target manager status.
16:32:24 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
16:32:25 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
16:32:25 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
16:32:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:32:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:00:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:00:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
17:00:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:00:37 INFO  : 'fpga -state' command is executed.
17:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:37 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:00:37 INFO  : 'jtag frequency' command is executed.
17:00:37 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:37 INFO  : Context for 'APU' is selected.
17:00:37 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:00:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:37 INFO  : Context for 'APU' is selected.
17:00:37 INFO  : 'stop' command is executed.
17:00:37 INFO  : 'ps7_init' command is executed.
17:00:37 INFO  : 'ps7_post_config' command is executed.
17:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:38 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:00 INFO  : Disconnected from the channel tcfchan#24.
17:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:07:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
17:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:07:31 INFO  : 'fpga -state' command is executed.
17:07:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:32 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:07:32 INFO  : 'jtag frequency' command is executed.
17:07:32 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:07:32 INFO  : Context for 'APU' is selected.
17:07:32 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:32 INFO  : Context for 'APU' is selected.
17:07:32 INFO  : 'stop' command is executed.
17:07:32 INFO  : 'ps7_init' command is executed.
17:07:32 INFO  : 'ps7_post_config' command is executed.
17:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:32 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:57 INFO  : Disconnected from the channel tcfchan#25.
17:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:08:09 INFO  : 'fpga -state' command is executed.
17:08:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:10 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:08:10 INFO  : 'jtag frequency' command is executed.
17:08:10 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:10 INFO  : Context for 'APU' is selected.
17:08:10 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:10 INFO  : Context for 'APU' is selected.
17:08:10 INFO  : 'stop' command is executed.
17:08:10 INFO  : 'ps7_init' command is executed.
17:08:10 INFO  : 'ps7_post_config' command is executed.
17:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:10 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:21 INFO  : Disconnected from the channel tcfchan#26.
17:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:09:38 INFO  : 'fpga -state' command is executed.
17:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:39 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:09:39 INFO  : 'jtag frequency' command is executed.
17:09:39 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:39 INFO  : Context for 'APU' is selected.
17:09:39 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:39 INFO  : Context for 'APU' is selected.
17:09:39 INFO  : 'stop' command is executed.
17:09:39 INFO  : 'ps7_init' command is executed.
17:09:39 INFO  : 'ps7_post_config' command is executed.
17:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:39 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:53 INFO  : Disconnected from the channel tcfchan#27.
17:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:10:26 INFO  : 'fpga -state' command is executed.
17:10:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:26 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:10:26 INFO  : 'jtag frequency' command is executed.
17:10:26 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:26 INFO  : Context for 'APU' is selected.
17:10:26 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:26 INFO  : Context for 'APU' is selected.
17:10:26 INFO  : 'stop' command is executed.
17:10:26 INFO  : 'ps7_init' command is executed.
17:10:26 INFO  : 'ps7_post_config' command is executed.
17:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:27 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:34 INFO  : Disconnected from the channel tcfchan#28.
17:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:10:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
17:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:10:58 INFO  : 'fpga -state' command is executed.
17:10:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:58 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:10:58 INFO  : 'jtag frequency' command is executed.
17:10:58 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:10:58 INFO  : Context for 'APU' is selected.
17:10:58 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:10:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:58 INFO  : Context for 'APU' is selected.
17:10:58 INFO  : 'stop' command is executed.
17:10:58 INFO  : 'ps7_init' command is executed.
17:10:58 INFO  : 'ps7_post_config' command is executed.
17:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:59 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:36 INFO  : Disconnected from the channel tcfchan#29.
17:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:12:45 INFO  : 'fpga -state' command is executed.
17:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:45 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:12:45 INFO  : 'jtag frequency' command is executed.
17:12:45 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:45 INFO  : Context for 'APU' is selected.
17:12:45 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:45 INFO  : Context for 'APU' is selected.
17:12:45 INFO  : 'stop' command is executed.
17:12:46 INFO  : 'ps7_init' command is executed.
17:12:46 INFO  : 'ps7_post_config' command is executed.
17:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:46 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:19 INFO  : Disconnected from the channel tcfchan#30.
17:14:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:14:29 INFO  : 'fpga -state' command is executed.
17:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:29 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:14:29 INFO  : 'jtag frequency' command is executed.
17:14:29 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:29 INFO  : Context for 'APU' is selected.
17:14:29 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:14:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:29 INFO  : Context for 'APU' is selected.
17:14:29 INFO  : 'stop' command is executed.
17:14:30 INFO  : 'ps7_init' command is executed.
17:14:30 INFO  : 'ps7_post_config' command is executed.
17:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:30 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:07 INFO  : Disconnected from the channel tcfchan#31.
17:15:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:15:15 INFO  : 'fpga -state' command is executed.
17:15:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:15 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:15:15 INFO  : 'jtag frequency' command is executed.
17:15:15 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:15 INFO  : Context for 'APU' is selected.
17:15:15 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:15:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:15 INFO  : Context for 'APU' is selected.
17:15:15 INFO  : 'stop' command is executed.
17:15:16 INFO  : 'ps7_init' command is executed.
17:15:16 INFO  : 'ps7_post_config' command is executed.
17:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:16 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:52 INFO  : Disconnected from the channel tcfchan#32.
17:16:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:16:01 INFO  : 'fpga -state' command is executed.
17:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:01 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:16:01 INFO  : 'jtag frequency' command is executed.
17:16:01 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:01 INFO  : Context for 'APU' is selected.
17:16:01 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:01 INFO  : Context for 'APU' is selected.
17:16:01 INFO  : 'stop' command is executed.
17:16:01 INFO  : 'ps7_init' command is executed.
17:16:01 INFO  : 'ps7_post_config' command is executed.
17:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:02 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:52 INFO  : Disconnected from the channel tcfchan#33.
17:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:18:00 INFO  : 'fpga -state' command is executed.
17:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:01 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:18:01 INFO  : 'jtag frequency' command is executed.
17:18:01 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:01 INFO  : Context for 'APU' is selected.
17:18:01 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:01 INFO  : Context for 'APU' is selected.
17:18:01 INFO  : 'stop' command is executed.
17:18:01 INFO  : 'ps7_init' command is executed.
17:18:01 INFO  : 'ps7_post_config' command is executed.
17:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:01 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:24 INFO  : Disconnected from the channel tcfchan#34.
17:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:37:34 INFO  : 'fpga -state' command is executed.
17:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:34 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:37:34 INFO  : 'jtag frequency' command is executed.
17:37:34 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:37:34 INFO  : Context for 'APU' is selected.
17:37:34 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:34 INFO  : Context for 'APU' is selected.
17:37:34 INFO  : 'stop' command is executed.
17:37:34 INFO  : 'ps7_init' command is executed.
17:37:34 INFO  : 'ps7_post_config' command is executed.
17:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:37:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:37:35 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:35 INFO  : Disconnected from the channel tcfchan#35.
17:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:38:45 INFO  : 'fpga -state' command is executed.
17:38:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:46 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:38:46 INFO  : 'jtag frequency' command is executed.
17:38:46 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:46 INFO  : Context for 'APU' is selected.
17:38:46 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:38:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:46 INFO  : Context for 'APU' is selected.
17:38:46 INFO  : 'stop' command is executed.
17:38:46 INFO  : 'ps7_init' command is executed.
17:38:46 INFO  : 'ps7_post_config' command is executed.
17:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:46 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:16 INFO  : Disconnected from the channel tcfchan#36.
17:39:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:39:22 INFO  : 'fpga -state' command is executed.
17:39:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:22 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:39:22 INFO  : 'jtag frequency' command is executed.
17:39:22 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:22 INFO  : Context for 'APU' is selected.
17:39:22 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:22 INFO  : Context for 'APU' is selected.
17:39:22 INFO  : 'stop' command is executed.
17:39:22 INFO  : 'ps7_init' command is executed.
17:39:22 INFO  : 'ps7_post_config' command is executed.
17:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:23 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:24 INFO  : Disconnected from the channel tcfchan#37.
17:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:47:46 INFO  : 'fpga -state' command is executed.
17:47:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:47 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:47:47 INFO  : 'jtag frequency' command is executed.
17:47:47 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:47 INFO  : Context for 'APU' is selected.
17:47:47 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:47:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:47 INFO  : Context for 'APU' is selected.
17:47:47 INFO  : 'stop' command is executed.
17:47:47 INFO  : 'ps7_init' command is executed.
17:47:47 INFO  : 'ps7_post_config' command is executed.
17:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:47:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:47 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:50 INFO  : Disconnected from the channel tcfchan#38.
17:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:48:59 INFO  : 'fpga -state' command is executed.
17:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:00 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:49:00 INFO  : 'jtag frequency' command is executed.
17:49:00 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:49:00 INFO  : Context for 'APU' is selected.
17:49:00 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:00 INFO  : Context for 'APU' is selected.
17:49:00 INFO  : 'stop' command is executed.
17:49:00 INFO  : 'ps7_init' command is executed.
17:49:00 INFO  : 'ps7_post_config' command is executed.
17:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:00 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:52 INFO  : Disconnected from the channel tcfchan#39.
17:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:51:05 INFO  : 'fpga -state' command is executed.
17:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:05 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:51:05 INFO  : 'jtag frequency' command is executed.
17:51:05 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:05 INFO  : Context for 'APU' is selected.
17:51:05 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:51:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:05 INFO  : Context for 'APU' is selected.
17:51:05 INFO  : 'stop' command is executed.
17:51:05 INFO  : 'ps7_init' command is executed.
17:51:05 INFO  : 'ps7_post_config' command is executed.
17:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:05 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:52 INFO  : Disconnected from the channel tcfchan#40.
17:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:51:59 INFO  : 'fpga -state' command is executed.
17:51:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:00 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:52:00 INFO  : 'jtag frequency' command is executed.
17:52:00 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:00 INFO  : Context for 'APU' is selected.
17:52:00 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:52:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:00 INFO  : Context for 'APU' is selected.
17:52:00 INFO  : 'stop' command is executed.
17:52:00 INFO  : 'ps7_init' command is executed.
17:52:00 INFO  : 'ps7_post_config' command is executed.
17:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:00 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:30 INFO  : Disconnected from the channel tcfchan#41.
17:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:52:39 INFO  : 'fpga -state' command is executed.
17:52:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:39 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:52:39 INFO  : 'jtag frequency' command is executed.
17:52:39 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:39 INFO  : Context for 'APU' is selected.
17:52:39 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:39 INFO  : Context for 'APU' is selected.
17:52:39 INFO  : 'stop' command is executed.
17:52:40 INFO  : 'ps7_init' command is executed.
17:52:40 INFO  : 'ps7_post_config' command is executed.
17:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:40 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:50 INFO  : Disconnected from the channel tcfchan#42.
17:52:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:52:54 INFO  : 'fpga -state' command is executed.
17:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:54 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:52:54 INFO  : 'jtag frequency' command is executed.
17:52:54 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:52:54 INFO  : Context for 'APU' is selected.
17:52:54 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:52:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:54 INFO  : Context for 'APU' is selected.
17:52:54 INFO  : 'stop' command is executed.
17:52:55 INFO  : 'ps7_init' command is executed.
17:52:55 INFO  : 'ps7_post_config' command is executed.
17:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:52:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:52:55 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:52:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:07 INFO  : Disconnected from the channel tcfchan#43.
17:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:53:44 INFO  : 'fpga -state' command is executed.
17:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:44 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:53:44 INFO  : 'jtag frequency' command is executed.
17:53:44 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:44 INFO  : Context for 'APU' is selected.
17:53:44 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:53:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:44 INFO  : Context for 'APU' is selected.
17:53:44 INFO  : 'stop' command is executed.
17:53:44 INFO  : 'ps7_init' command is executed.
17:53:44 INFO  : 'ps7_post_config' command is executed.
17:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:45 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:35 INFO  : Disconnected from the channel tcfchan#44.
17:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:56:43 INFO  : 'fpga -state' command is executed.
17:56:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:43 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:56:43 INFO  : 'jtag frequency' command is executed.
17:56:43 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:43 INFO  : Context for 'APU' is selected.
17:56:43 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:56:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:43 INFO  : Context for 'APU' is selected.
17:56:43 INFO  : 'stop' command is executed.
17:56:43 INFO  : 'ps7_init' command is executed.
17:56:43 INFO  : 'ps7_post_config' command is executed.
17:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:44 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:50 INFO  : Disconnected from the channel tcfchan#45.
17:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:57:19 INFO  : 'fpga -state' command is executed.
17:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:20 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:57:20 INFO  : 'jtag frequency' command is executed.
17:57:20 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:20 INFO  : Context for 'APU' is selected.
17:57:20 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:57:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:20 INFO  : Context for 'APU' is selected.
17:57:20 INFO  : 'stop' command is executed.
17:57:20 INFO  : 'ps7_init' command is executed.
17:57:20 INFO  : 'ps7_post_config' command is executed.
17:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:20 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:25 INFO  : Disconnected from the channel tcfchan#46.
17:57:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:57:44 INFO  : 'fpga -state' command is executed.
17:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:44 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:57:44 INFO  : 'jtag frequency' command is executed.
17:57:44 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:57:44 INFO  : Context for 'APU' is selected.
17:57:44 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:57:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:44 INFO  : Context for 'APU' is selected.
17:57:44 INFO  : 'stop' command is executed.
17:57:44 INFO  : 'ps7_init' command is executed.
17:57:44 INFO  : 'ps7_post_config' command is executed.
17:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:45 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:55 INFO  : Disconnected from the channel tcfchan#47.
17:58:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:58:55 INFO  : 'fpga -state' command is executed.
17:58:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:55 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:58:55 INFO  : 'jtag frequency' command is executed.
17:58:56 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:56 INFO  : Context for 'APU' is selected.
17:58:56 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:58:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:56 INFO  : Context for 'APU' is selected.
17:58:56 INFO  : 'stop' command is executed.
17:58:56 INFO  : 'ps7_init' command is executed.
17:58:56 INFO  : 'ps7_post_config' command is executed.
17:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:56 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:13 INFO  : Disconnected from the channel tcfchan#48.
17:59:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:59:35 INFO  : 'fpga -state' command is executed.
17:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:35 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:59:35 INFO  : 'jtag frequency' command is executed.
17:59:35 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:59:35 INFO  : Context for 'APU' is selected.
17:59:35 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:35 INFO  : Context for 'APU' is selected.
17:59:35 INFO  : 'stop' command is executed.
17:59:36 INFO  : 'ps7_init' command is executed.
17:59:36 INFO  : 'ps7_post_config' command is executed.
17:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:36 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:04 INFO  : Disconnected from the channel tcfchan#49.
12:47:19 INFO  : Registering command handlers for SDK TCF services
12:47:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
12:47:25 INFO  : XSCT server has started successfully.
12:47:32 INFO  : Successfully done setting XSCT server connection channel  
12:47:32 INFO  : Successfully done setting SDK workspace  
12:47:32 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
12:47:32 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
12:49:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
12:49:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
12:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
12:50:12 INFO  : 'fpga -state' command is executed.
12:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:13 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
12:50:13 INFO  : 'jtag frequency' command is executed.
12:50:13 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:13 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
12:50:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:13 INFO  : Context for 'APU' is selected.
12:50:13 INFO  : 'stop' command is executed.
12:50:13 INFO  : 'ps7_init' command is executed.
12:50:13 INFO  : 'ps7_post_config' command is executed.
12:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:13 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:01 INFO  : Disconnected from the channel tcfchan#1.
13:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
13:18:49 INFO  : 'fpga -state' command is executed.
13:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:49 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
13:18:49 INFO  : 'jtag frequency' command is executed.
13:18:49 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:49 INFO  : Context for 'APU' is selected.
13:18:49 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
13:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:49 INFO  : Context for 'APU' is selected.
13:18:49 INFO  : 'stop' command is executed.
13:18:50 INFO  : 'ps7_init' command is executed.
13:18:50 INFO  : 'ps7_post_config' command is executed.
13:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:50 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:58 INFO  : Disconnected from the channel tcfchan#2.
13:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
13:48:12 INFO  : 'fpga -state' command is executed.
13:48:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:13 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
13:48:13 INFO  : 'jtag frequency' command is executed.
13:48:13 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:13 INFO  : Context for 'APU' is selected.
13:48:13 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
13:48:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:13 INFO  : Context for 'APU' is selected.
13:48:13 INFO  : 'stop' command is executed.
13:48:13 INFO  : 'ps7_init' command is executed.
13:48:13 INFO  : 'ps7_post_config' command is executed.
13:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:14 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:34 INFO  : Disconnected from the channel tcfchan#3.
14:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:22:01 INFO  : 'fpga -state' command is executed.
14:22:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:02 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:22:02 INFO  : 'jtag frequency' command is executed.
14:22:02 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:02 INFO  : Context for 'APU' is selected.
14:22:02 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:22:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:02 INFO  : Context for 'APU' is selected.
14:22:02 INFO  : 'stop' command is executed.
14:22:02 INFO  : 'ps7_init' command is executed.
14:22:02 INFO  : 'ps7_post_config' command is executed.
14:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:02 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:10 INFO  : Disconnected from the channel tcfchan#4.
14:25:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:25:29 INFO  : 'fpga -state' command is executed.
14:25:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:29 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:25:29 INFO  : 'jtag frequency' command is executed.
14:25:29 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:29 INFO  : Context for 'APU' is selected.
14:25:29 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:25:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:29 INFO  : Context for 'APU' is selected.
14:25:29 INFO  : 'stop' command is executed.
14:25:30 INFO  : 'ps7_init' command is executed.
14:25:30 INFO  : 'ps7_post_config' command is executed.
14:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:30 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:50 INFO  : Disconnected from the channel tcfchan#5.
14:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:27:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:28:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:28:32 INFO  : 'fpga -state' command is executed.
14:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:33 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:28:33 INFO  : 'jtag frequency' command is executed.
14:28:33 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:33 INFO  : Context for 'APU' is selected.
14:28:33 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:33 INFO  : Context for 'APU' is selected.
14:28:33 INFO  : 'stop' command is executed.
14:28:33 INFO  : 'ps7_init' command is executed.
14:28:33 INFO  : 'ps7_post_config' command is executed.
14:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:28:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:33 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:25 INFO  : Disconnected from the channel tcfchan#6.
14:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:32:19 INFO  : 'fpga -state' command is executed.
14:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:19 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:32:19 INFO  : 'jtag frequency' command is executed.
14:32:19 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:19 INFO  : Context for 'APU' is selected.
14:32:19 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:32:19 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:19 INFO  : Context for 'APU' is selected.
14:32:19 INFO  : 'stop' command is executed.
14:32:20 INFO  : 'ps7_init' command is executed.
14:32:20 INFO  : 'ps7_post_config' command is executed.
14:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:20 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:46 INFO  : Disconnected from the channel tcfchan#7.
16:09:15 INFO  : Registering command handlers for SDK TCF services
16:09:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
16:09:18 INFO  : XSCT server has started successfully.
16:09:18 INFO  : Successfully done setting XSCT server connection channel  
16:09:18 INFO  : Successfully done setting SDK workspace  
16:09:18 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
16:09:18 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
13:17:39 INFO  : Registering command handlers for SDK TCF services
13:17:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
13:17:46 INFO  : XSCT server has started successfully.
13:17:46 INFO  : Successfully done setting XSCT server connection channel  
13:17:55 INFO  : Successfully done setting SDK workspace  
13:17:55 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
13:17:55 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
13:18:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545858909020,  Project:1545697811152
13:18:05 INFO  : The hardware specification for project 'TestMultiReg_wrapper_hw_platform_0' is different from C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
13:18:06 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
13:18:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:18:46 INFO  : 
13:18:47 INFO  : Updating hardware inferred compiler options for TestMultiReg.
13:18:47 INFO  : Clearing existing target manager status.
13:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
13:46:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
13:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
13:47:30 INFO  : 'fpga -state' command is executed.
13:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:30 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
13:47:30 INFO  : 'jtag frequency' command is executed.
13:47:30 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:30 INFO  : Context for 'APU' is selected.
13:47:30 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
13:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:31 INFO  : Context for 'APU' is selected.
13:47:31 INFO  : 'stop' command is executed.
13:47:31 INFO  : 'ps7_init' command is executed.
13:47:31 INFO  : 'ps7_post_config' command is executed.
13:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:31 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:59 INFO  : Disconnected from the channel tcfchan#1.
14:07:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:07:28 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:07:37 INFO  : 'fpga -state' command is executed.
14:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:37 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:07:37 INFO  : 'jtag frequency' command is executed.
14:07:37 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:07:37 INFO  : Context for 'APU' is selected.
14:07:37 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:07:37 INFO  : Context for 'APU' is selected.
14:07:37 INFO  : 'stop' command is executed.
14:07:37 INFO  : 'ps7_init' command is executed.
14:07:37 INFO  : 'ps7_post_config' command is executed.
14:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:07:38 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:07:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:13 INFO  : Disconnected from the channel tcfchan#2.
14:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:14:41 INFO  : 'fpga -state' command is executed.
14:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:41 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:14:41 INFO  : 'jtag frequency' command is executed.
14:14:41 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:41 INFO  : Context for 'APU' is selected.
14:14:41 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:14:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:41 INFO  : Context for 'APU' is selected.
14:14:41 INFO  : 'stop' command is executed.
14:14:41 INFO  : 'ps7_init' command is executed.
14:14:41 INFO  : 'ps7_post_config' command is executed.
14:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:42 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:24:46 INFO  : Disconnected from the channel tcfchan#3.
14:32:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545863353061,  Project:1545858909020
14:32:01 INFO  : Project TestMultiReg_wrapper_hw_platform_0's source hardware specification located at C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:32:07 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
14:32:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:32:14 INFO  : 
14:32:14 INFO  : Updating hardware inferred compiler options for TestMultiReg.
14:32:14 INFO  : Clearing existing target manager status.
14:32:14 INFO  : Closing and re-opening the MSS file of ther project TestMultiReg_bsp
14:33:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:33:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:33:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:33:52 INFO  : 'fpga -state' command is executed.
14:33:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:53 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:33:53 INFO  : 'jtag frequency' command is executed.
14:33:53 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:33:53 INFO  : Context for 'APU' is selected.
14:33:53 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:33:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:53 INFO  : Context for 'APU' is selected.
14:33:53 INFO  : 'stop' command is executed.
14:33:53 INFO  : 'ps7_init' command is executed.
14:33:53 INFO  : 'ps7_post_config' command is executed.
14:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:53 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:42 INFO  : Disconnected from the channel tcfchan#4.
14:36:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:36:57 INFO  : 'fpga -state' command is executed.
14:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:58 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:36:58 INFO  : 'jtag frequency' command is executed.
14:36:58 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:58 INFO  : Context for 'APU' is selected.
14:36:58 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:36:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:58 INFO  : Context for 'APU' is selected.
14:36:58 INFO  : 'stop' command is executed.
14:36:58 INFO  : 'ps7_init' command is executed.
14:36:58 INFO  : 'ps7_post_config' command is executed.
14:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:58 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:05 INFO  : Disconnected from the channel tcfchan#5.
14:57:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545864680998,  Project:1545863353061
14:57:27 INFO  : Project TestMultiReg_wrapper_hw_platform_0's source hardware specification located at C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:57:29 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
14:57:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:57:35 INFO  : 
14:57:35 INFO  : Updating hardware inferred compiler options for TestMultiReg.
14:57:35 INFO  : Clearing existing target manager status.
14:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:58:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
14:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
14:59:04 INFO  : 'fpga -state' command is executed.
14:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:04 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
14:59:04 INFO  : 'jtag frequency' command is executed.
14:59:04 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:04 INFO  : Context for 'APU' is selected.
14:59:04 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
14:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:04 INFO  : Context for 'APU' is selected.
14:59:05 INFO  : 'stop' command is executed.
14:59:05 INFO  : 'ps7_init' command is executed.
14:59:05 INFO  : 'ps7_post_config' command is executed.
14:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:05 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:25 INFO  : Disconnected from the channel tcfchan#6.
15:19:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545866334803,  Project:1545864680998
15:19:44 INFO  : Project TestMultiReg_wrapper_hw_platform_0's source hardware specification located at C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:20:26 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
15:20:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:20:31 INFO  : 
15:20:32 INFO  : Updating hardware inferred compiler options for TestMultiReg.
15:20:32 INFO  : Clearing existing target manager status.
15:23:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:23:57 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:24:07 INFO  : 'fpga -state' command is executed.
15:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:08 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:24:08 INFO  : 'jtag frequency' command is executed.
15:24:08 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:08 INFO  : Context for 'APU' is selected.
15:24:08 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:24:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:08 INFO  : Context for 'APU' is selected.
15:24:08 INFO  : 'stop' command is executed.
15:24:08 INFO  : 'ps7_init' command is executed.
15:24:08 INFO  : 'ps7_post_config' command is executed.
15:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:08 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:19 INFO  : Disconnected from the channel tcfchan#7.
15:26:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:26:46 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:26:57 INFO  : 'fpga -state' command is executed.
15:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:57 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:26:57 INFO  : 'jtag frequency' command is executed.
15:26:57 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:57 INFO  : Context for 'APU' is selected.
15:26:57 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:57 INFO  : Context for 'APU' is selected.
15:26:57 INFO  : 'stop' command is executed.
15:26:58 INFO  : 'ps7_init' command is executed.
15:26:58 INFO  : 'ps7_post_config' command is executed.
15:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:00 INFO  : Disconnected from the channel tcfchan#8.
15:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:28:43 INFO  : 'fpga -state' command is executed.
15:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:43 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:28:43 INFO  : 'jtag frequency' command is executed.
15:28:43 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:43 INFO  : Context for 'APU' is selected.
15:28:43 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:43 INFO  : Context for 'APU' is selected.
15:28:43 INFO  : 'stop' command is executed.
15:28:44 INFO  : 'ps7_init' command is executed.
15:28:44 INFO  : 'ps7_post_config' command is executed.
15:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:44 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:11 INFO  : Disconnected from the channel tcfchan#9.
15:29:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:29:26 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
15:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
15:29:34 INFO  : 'fpga -state' command is executed.
15:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:35 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
15:29:35 INFO  : 'jtag frequency' command is executed.
15:29:35 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:35 INFO  : Context for 'APU' is selected.
15:29:35 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
15:29:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:35 INFO  : Context for 'APU' is selected.
15:29:35 INFO  : 'stop' command is executed.
15:29:35 INFO  : 'ps7_init' command is executed.
15:29:35 INFO  : 'ps7_post_config' command is executed.
15:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:35 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

15:39:54 INFO  : Disconnected from the channel tcfchan#10.
17:12:06 INFO  : Registering command handlers for SDK TCF services
17:12:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
17:12:10 INFO  : XSCT server has started successfully.
17:12:10 INFO  : Successfully done setting XSCT server connection channel  
17:12:12 INFO  : Successfully done setting SDK workspace  
17:12:12 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
17:12:12 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
17:12:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545873007961,  Project:1545866334803
17:12:17 INFO  : The hardware specification for project 'TestMultiReg_wrapper_hw_platform_0' is different from C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
17:12:17 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
17:12:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:12:25 INFO  : 
17:12:26 INFO  : Updating hardware inferred compiler options for TestMultiReg.
17:12:26 INFO  : Clearing existing target manager status.
17:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:12:52 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
17:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:16:14 INFO  : 'fpga -state' command is executed.
17:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:15 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:16:15 INFO  : 'jtag frequency' command is executed.
17:16:15 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:15 INFO  : Context for 'APU' is selected.
17:16:15 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:15 INFO  : Context for 'APU' is selected.
17:16:15 INFO  : 'stop' command is executed.
17:16:15 INFO  : 'ps7_init' command is executed.
17:16:15 INFO  : 'ps7_post_config' command is executed.
17:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:15 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:44 INFO  : Disconnected from the channel tcfchan#1.
17:28:40 INFO  : Registering command handlers for SDK TCF services
17:28:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
17:28:47 INFO  : XSCT server has started successfully.
17:28:52 INFO  : Successfully done setting XSCT server connection channel  
17:28:52 INFO  : Successfully done setting SDK workspace  
17:28:52 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
17:28:52 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
17:29:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545960352881,  Project:1545873007961
17:29:03 INFO  : The hardware specification for project 'TestMultiReg_wrapper_hw_platform_0' is different from C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
17:29:03 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
17:29:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:29:20 INFO  : 
17:29:21 INFO  : Updating hardware inferred compiler options for TestMultiReg.
17:29:21 INFO  : Clearing existing target manager status.
17:29:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:29:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
17:32:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:32:47 INFO  : 'fpga -state' command is executed.
17:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:48 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:32:48 INFO  : 'jtag frequency' command is executed.
17:32:48 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:48 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:48 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : 'stop' command is executed.
17:32:48 INFO  : 'ps7_init' command is executed.
17:32:48 INFO  : 'ps7_post_config' command is executed.
17:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:49 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:46 INFO  : Disconnected from the channel tcfchan#1.
17:50:49 INFO  : Registering command handlers for SDK TCF services
17:50:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
17:50:53 INFO  : XSCT server has started successfully.
17:50:53 INFO  : Successfully done setting XSCT server connection channel  
17:50:53 INFO  : Successfully done setting SDK workspace  
17:50:53 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
17:50:53 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
17:50:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545961770592,  Project:1545960352881
17:50:58 INFO  : The hardware specification for project 'TestMultiReg_wrapper_hw_platform_0' is different from C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
17:50:58 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
17:51:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:51:06 INFO  : 
17:51:07 INFO  : Updating hardware inferred compiler options for TestMultiReg.
17:51:07 INFO  : Clearing existing target manager status.
17:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:56:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
17:56:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:56:30 INFO  : 'fpga -state' command is executed.
17:56:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:31 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:56:31 INFO  : 'jtag frequency' command is executed.
17:56:31 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:31 INFO  : Context for 'APU' is selected.
17:56:31 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:31 INFO  : Context for 'APU' is selected.
17:56:31 INFO  : 'stop' command is executed.
17:56:31 INFO  : 'ps7_init' command is executed.
17:56:31 INFO  : 'ps7_post_config' command is executed.
17:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:31 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:08 INFO  : Disconnected from the channel tcfchan#1.
17:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:57:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/TestMultiReg_wrapper.bit"
17:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772227A" && level==0} -index 1' command is executed.
17:58:01 INFO  : 'fpga -state' command is executed.
17:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:01 INFO  : Jtag cable 'Digilent Zybo 210279772227A' is selected.
17:58:01 INFO  : 'jtag frequency' command is executed.
17:58:01 INFO  : Sourcing of 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:02 INFO  : Context for 'APU' is selected.
17:58:02 INFO  : Hardware design information is loaded from 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf'.
17:58:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:02 INFO  : Context for 'APU' is selected.
17:58:02 INFO  : 'stop' command is executed.
17:58:02 INFO  : 'ps7_init' command is executed.
17:58:02 INFO  : 'ps7_post_config' command is executed.
17:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:58:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:02 INFO  : The application 'C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
loadhw -hw C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772227A"} -index 0
dow C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg/Debug/TestMultiReg.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:59 INFO  : Disconnected from the channel tcfchan#2.
16:13:11 INFO  : Registering command handlers for SDK TCF services
16:13:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
16:13:14 INFO  : XSCT server has started successfully.
16:13:14 INFO  : Successfully done setting XSCT server connection channel  
16:13:14 INFO  : Successfully done setting SDK workspace  
16:13:14 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
16:13:14 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
16:13:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1545968943775,  Project:1545961770592
16:13:17 INFO  : The hardware specification for project 'TestMultiReg_wrapper_hw_platform_0' is different from C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
16:13:17 INFO  : Copied contents of C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf into \TestMultiReg_wrapper_hw_platform_0\system.hdf.
16:13:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:13:24 INFO  : 
16:13:25 INFO  : Updating hardware inferred compiler options for TestMultiReg.
16:13:25 INFO  : Clearing existing target manager status.
01:12:32 INFO  : Registering command handlers for SDK TCF services
01:12:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
01:12:35 INFO  : XSCT server has started successfully.
01:12:35 INFO  : Successfully done setting XSCT server connection channel  
01:12:35 INFO  : Successfully done setting SDK workspace  
01:12:35 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
01:12:35 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
15:47:29 INFO  : Registering command handlers for SDK TCF services
15:47:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Robert\xilinx_projects\TestMultiReg\TestMultiReg.sdk\temp_xsdb_launch_script.tcl
15:47:33 INFO  : XSCT server has started successfully.
15:47:36 INFO  : Successfully done setting XSCT server connection channel  
15:47:36 INFO  : Processing command line option -hwspec C:/Users/Robert/xilinx_projects/TestMultiReg/TestMultiReg.sdk/TestMultiReg_wrapper.hdf.
15:47:36 INFO  : Successfully done setting SDK workspace  
15:47:36 INFO  : Checking for hwspec changes in the project TestMultiReg_wrapper_hw_platform_0.
