ISim log file
Running: /media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
DIFF: 0
DIFF: -128
DIFF: 81
DIFF: -104
DIFF: -163
DIFF: -125
DIFF: 176
DIFF: 59
DIFF: -149
DIFF: -149
DIFF: -149
DIFF: -149
DIFF: -149
DIFF: -149
Stopped at time : 60 ns :  in File "/media/juliana/LinFiles/Documents/GitHub/SATD-research/ISE/SATD/SATD_tb.v" Line 63 
# exit 0
