#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 04 23:21:29 2017
# Process ID: 10632
# Current directory: E:/COD/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7892 E:\COD\lab2\lab2.xpr
# Log file: E:/COD/lab2/vivado.log
# Journal file: E:/COD/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/COD/lab2/lab2.xpr
create_bd_design "lab2_tb"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {local_mem "8KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "New Clocking Wizard (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_intf_nets diff_clock_rtl_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock ( System clock ) " }  [get_bd_pins clk_wiz_1/clk_in1]
endgroup
delete_bd_objs [get_bd_intf_ports diff_clock_rtl]
delete_bd_objs [get_bd_ports reset_rtl]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:compute_sad:1.0 compute_sad_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" Clk "Auto" }  [get_bd_intf_pins compute_sad_0/S00_AXI]
make_wrapper -files [get_files E:/COD/lab2/lab2.srcs/sources_1/bd/lab2_tb/lab2_tb.bd] -top
add_files -norecurse E:/COD/lab2/lab2.srcs/sources_1/bd/lab2_tb/hdl/lab2_tb_wrapper.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_tb_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
write_hwdef -force  -file E:/COD/lab2/lab2.sdk/lab2_tb_wrapper.hdf
launch_sdk -workspace E:/COD/lab2/lab2.sdk -hwspec E:/COD/lab2/lab2.sdk/lab2_tb_wrapper.hdf
launch_simulation -noclean_dir
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf
add_files -norecurse E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf
set_property used_in_simulation 0 [get_files E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf]
set_property SCOPED_TO_REF lab2_tb [get_files -all -of_objects [get_fileset sources_1] {E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf}]
file mkdir E:/COD/lab2/lab2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/COD/lab2/lab2.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 E:/COD/lab2/lab2.srcs/sim_1/new/tb.v
launch_simulation -noclean_dir
source lab2_wrapper.tcl
close_sim
remove_files  -fileset sim_1 E:/COD/lab2/lab2.srcs/sim_1/new/tb.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_tb_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
set_property SCOPED_TO_REF "" [get_files -all -of_objects [get_fileset sources_1] {E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf}]
set_property SCOPED_TO_CELLS { } [get_files -all -of_objects [get_fileset sources_1] {E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf}]
set_property SCOPED_TO_REF lab2_tb [get_files -all -of_objects [get_fileset sim_1] {E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {E:/COD/lab2/lab2.sdk/lab2_tb/Release/lab2_tb.elf}]
open_bd_design {E:/COD/lab2/lab2.srcs/sources_1/bd/lab2_tb/lab2_tb.bd}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/COD/lab2/lab2.srcs/sim_1/new/test.v w ]
add_files -fileset sim_1 E:/COD/lab2/lab2.srcs/sim_1/new/test.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top AddSim_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation -noclean_dir
remove_files  -fileset sim_1 E:/COD/lab2/lab2.srcs/sim_1/new/test.v
file delete -force E:/COD/lab2/lab2.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
launch_simulation -noclean_dir
source lab2_tb_wrapper.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/COD/lab2/lab2.srcs/sim_1/new/lab2_tb.v w ]
add_files -fileset sim_1 E:/COD/lab2/lab2.srcs/sim_1/new/lab2_tb.v
remove_files  -fileset sim_1 E:/COD/lab2/lab2.srcs/sim_1/new/lab2_tb.v
file delete -force E:/COD/lab2/lab2.srcs/sim_1/new/lab2_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/COD/lab2/lab2.srcs/sim_1/new/lab2_testbench.v w ]
add_files -fileset sim_1 E:/COD/lab2/lab2.srcs/sim_1/new/lab2_testbench.v
update_compile_order -fileset sim_1
launch_simulation -noclean_dir
source AddSim_tb.tcl
run
rerun
run 10 us
close_sim
launch_simulation -noclean_dir
source AddSim_tb.tcl
restart
run 10 us
run 10 us
run 10 us
restart
run 10 us
run 10 us
close_sim
launch_simulation -noclean_dir
source AddSim_tb.tcl
restart
run 10 us
run 10 us
run 10 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation -noclean_dir
source lab2_testbench.tcl
restart
run 10 us
run 10 us
run 10 us
close_sim
