
Temp_Prueba.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009520  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08009630  08009630  0000a630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009adc  08009adc  0000b1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009adc  08009adc  0000aadc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ae4  08009ae4  0000b1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ae4  08009ae4  0000aae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ae8  08009ae8  0000aae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08009aec  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001dc  08009cc8  0000b1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000430  08009cc8  0000b430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e238  00000000  00000000  0000b205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002910  00000000  00000000  0001943d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f40  00000000  00000000  0001bd50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bcc  00000000  00000000  0001cc90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d78  00000000  00000000  0001d85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000135e4  00000000  00000000  000375d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091fb7  00000000  00000000  0004abb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcb6f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055e4  00000000  00000000  000dcbb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000e2198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009618 	.word	0x08009618

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009618 	.word	0x08009618

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_d2lz>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	2200      	movs	r2, #0
 8001140:	2300      	movs	r3, #0
 8001142:	4604      	mov	r4, r0
 8001144:	460d      	mov	r5, r1
 8001146:	f7ff fc39 	bl	80009bc <__aeabi_dcmplt>
 800114a:	b928      	cbnz	r0, 8001158 <__aeabi_d2lz+0x1c>
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001154:	f000 b80a 	b.w	800116c <__aeabi_d2ulz>
 8001158:	4620      	mov	r0, r4
 800115a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800115e:	f000 f805 	bl	800116c <__aeabi_d2ulz>
 8001162:	4240      	negs	r0, r0
 8001164:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001168:	bd38      	pop	{r3, r4, r5, pc}
 800116a:	bf00      	nop

0800116c <__aeabi_d2ulz>:
 800116c:	b5d0      	push	{r4, r6, r7, lr}
 800116e:	2200      	movs	r2, #0
 8001170:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <__aeabi_d2ulz+0x34>)
 8001172:	4606      	mov	r6, r0
 8001174:	460f      	mov	r7, r1
 8001176:	f7ff f9af 	bl	80004d8 <__aeabi_dmul>
 800117a:	f7ff fc85 	bl	8000a88 <__aeabi_d2uiz>
 800117e:	4604      	mov	r4, r0
 8001180:	f7ff f930 	bl	80003e4 <__aeabi_ui2d>
 8001184:	2200      	movs	r2, #0
 8001186:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <__aeabi_d2ulz+0x38>)
 8001188:	f7ff f9a6 	bl	80004d8 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4630      	mov	r0, r6
 8001192:	4639      	mov	r1, r7
 8001194:	f7fe ffe8 	bl	8000168 <__aeabi_dsub>
 8001198:	f7ff fc76 	bl	8000a88 <__aeabi_d2uiz>
 800119c:	4621      	mov	r1, r4
 800119e:	bdd0      	pop	{r4, r6, r7, pc}
 80011a0:	3df00000 	.word	0x3df00000
 80011a4:	41f00000 	.word	0x41f00000

080011a8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_ADC1_Init+0x74>)
 80011ba:	4a19      	ldr	r2, [pc, #100]	@ (8001220 <MX_ADC1_Init+0x78>)
 80011bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011be:	4b17      	ldr	r3, [pc, #92]	@ (800121c <MX_ADC1_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011c4:	4b15      	ldr	r3, [pc, #84]	@ (800121c <MX_ADC1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_ADC1_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_ADC1_Init+0x74>)
 80011d2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80011d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d8:	4b10      	ldr	r3, [pc, #64]	@ (800121c <MX_ADC1_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_ADC1_Init+0x74>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011e4:	480d      	ldr	r0, [pc, #52]	@ (800121c <MX_ADC1_Init+0x74>)
 80011e6:	f000 ff77 	bl	80020d8 <HAL_ADC_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011f0:	f000 fd1c 	bl	8001c2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011f8:	2301      	movs	r3, #1
 80011fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80011fc:	2307      	movs	r3, #7
 80011fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_ADC1_Init+0x74>)
 8001206:	f001 fa2b 	bl	8002660 <HAL_ADC_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001210:	f000 fd0c 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200001f8 	.word	0x200001f8
 8001220:	40012400 	.word	0x40012400

08001224 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a14      	ldr	r2, [pc, #80]	@ (8001290 <HAL_ADC_MspInit+0x6c>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d121      	bne.n	8001288 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001244:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a12      	ldr	r2, [pc, #72]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800124a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125c:	4b0d      	ldr	r3, [pc, #52]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	4a0c      	ldr	r2, [pc, #48]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001262:	f043 0304 	orr.w	r3, r3, #4
 8001266:	6193      	str	r3, [r2, #24]
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	f003 0304 	and.w	r3, r3, #4
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001274:	2301      	movs	r3, #1
 8001276:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001278:	2303      	movs	r3, #3
 800127a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	4619      	mov	r1, r3
 8001282:	4805      	ldr	r0, [pc, #20]	@ (8001298 <HAL_ADC_MspInit+0x74>)
 8001284:	f001 fd3c 	bl	8002d00 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001288:	bf00      	nop
 800128a:	3720      	adds	r7, #32
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40012400 	.word	0x40012400
 8001294:	40021000 	.word	0x40021000
 8001298:	40010800 	.word	0x40010800

0800129c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b088      	sub	sp, #32
 80012a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 0310 	add.w	r3, r7, #16
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012b6:	f043 0320 	orr.w	r3, r3, #32
 80012ba:	6193      	str	r3, [r2, #24]
 80012bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0320 	and.w	r3, r3, #32
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c8:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	4a16      	ldr	r2, [pc, #88]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012ce:	f043 0304 	orr.w	r3, r3, #4
 80012d2:	6193      	str	r3, [r2, #24]
 80012d4:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012d6:	699b      	ldr	r3, [r3, #24]
 80012d8:	f003 0304 	and.w	r3, r3, #4
 80012dc:	60bb      	str	r3, [r7, #8]
 80012de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e0:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012e2:	699b      	ldr	r3, [r3, #24]
 80012e4:	4a10      	ldr	r2, [pc, #64]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012e6:	f043 0308 	orr.w	r3, r3, #8
 80012ea:	6193      	str	r3, [r2, #24]
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_GPIO_Init+0x8c>)
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	f003 0308 	and.w	r3, r3, #8
 80012f4:	607b      	str	r3, [r7, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HEATER_EN_GPIO_Port, HEATER_EN_Pin, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2120      	movs	r1, #32
 80012fc:	480b      	ldr	r0, [pc, #44]	@ (800132c <MX_GPIO_Init+0x90>)
 80012fe:	f001 fe83 	bl	8003008 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : HEATER_EN_Pin */
  GPIO_InitStruct.Pin = HEATER_EN_Pin;
 8001302:	2320      	movs	r3, #32
 8001304:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001306:	2301      	movs	r3, #1
 8001308:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130e:	2302      	movs	r3, #2
 8001310:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HEATER_EN_GPIO_Port, &GPIO_InitStruct);
 8001312:	f107 0310 	add.w	r3, r7, #16
 8001316:	4619      	mov	r1, r3
 8001318:	4804      	ldr	r0, [pc, #16]	@ (800132c <MX_GPIO_Init+0x90>)
 800131a:	f001 fcf1 	bl	8002d00 <HAL_GPIO_Init>

}
 800131e:	bf00      	nop
 8001320:	3720      	adds	r7, #32
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40021000 	.word	0x40021000
 800132c:	40010c00 	.word	0x40010c00

08001330 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b086      	sub	sp, #24
 8001334:	af02      	add	r7, sp, #8
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	f023 030f 	bic.w	r3, r3, #15
 8001340:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	f043 030c 	orr.w	r3, r3, #12
 800134e:	b2db      	uxtb	r3, r3
 8001350:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8001352:	7bfb      	ldrb	r3, [r7, #15]
 8001354:	f043 0308 	orr.w	r3, r3, #8
 8001358:	b2db      	uxtb	r3, r3
 800135a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	f043 030c 	orr.w	r3, r3, #12
 8001362:	b2db      	uxtb	r3, r3
 8001364:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8001366:	7bbb      	ldrb	r3, [r7, #14]
 8001368:	f043 0308 	orr.w	r3, r3, #8
 800136c:	b2db      	uxtb	r3, r3
 800136e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001370:	f107 0208 	add.w	r2, r7, #8
 8001374:	2364      	movs	r3, #100	@ 0x64
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	2304      	movs	r3, #4
 800137a:	214e      	movs	r1, #78	@ 0x4e
 800137c:	4803      	ldr	r0, [pc, #12]	@ (800138c <lcd_send_cmd+0x5c>)
 800137e:	f001 ff9f 	bl	80032c0 <HAL_I2C_Master_Transmit>
}
 8001382:	bf00      	nop
 8001384:	3710      	adds	r7, #16
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000228 	.word	0x20000228

08001390 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af02      	add	r7, sp, #8
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	f023 030f 	bic.w	r3, r3, #15
 80013a0:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	011b      	lsls	r3, r3, #4
 80013a6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 80013a8:	7bfb      	ldrb	r3, [r7, #15]
 80013aa:	f043 030d 	orr.w	r3, r3, #13
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
 80013b4:	f043 0309 	orr.w	r3, r3, #9
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 80013bc:	7bbb      	ldrb	r3, [r7, #14]
 80013be:	f043 030d 	orr.w	r3, r3, #13
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 80013c6:	7bbb      	ldrb	r3, [r7, #14]
 80013c8:	f043 0309 	orr.w	r3, r3, #9
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013d0:	f107 0208 	add.w	r2, r7, #8
 80013d4:	2364      	movs	r3, #100	@ 0x64
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2304      	movs	r3, #4
 80013da:	214e      	movs	r1, #78	@ 0x4e
 80013dc:	4803      	ldr	r0, [pc, #12]	@ (80013ec <lcd_send_data+0x5c>)
 80013de:	f001 ff6f 	bl	80032c0 <HAL_I2C_Master_Transmit>
}
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000228 	.word	0x20000228

080013f0 <lcd_clear>:

void lcd_clear (void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80013f6:	2080      	movs	r0, #128	@ 0x80
 80013f8:	f7ff ff9a 	bl	8001330 <lcd_send_cmd>
	for (int i=0; i<70; i++)
 80013fc:	2300      	movs	r3, #0
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	e005      	b.n	800140e <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 8001402:	2020      	movs	r0, #32
 8001404:	f7ff ffc4 	bl	8001390 <lcd_send_data>
	for (int i=0; i<70; i++)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	3301      	adds	r3, #1
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2b45      	cmp	r3, #69	@ 0x45
 8001412:	ddf6      	ble.n	8001402 <lcd_clear+0x12>
	}
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b082      	sub	sp, #8
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	6039      	str	r1, [r7, #0]
    switch (row)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <lcd_put_cur+0x18>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d005      	beq.n	8001440 <lcd_put_cur+0x22>
 8001434:	e009      	b.n	800144a <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800143c:	603b      	str	r3, [r7, #0]
            break;
 800143e:	e004      	b.n	800144a <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001446:	603b      	str	r3, [r7, #0]
            break;
 8001448:	bf00      	nop
    }

    lcd_send_cmd (col);
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff ff6e 	bl	8001330 <lcd_send_cmd>
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <lcd_init>:


void lcd_init (void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001460:	2032      	movs	r0, #50	@ 0x32
 8001462:	f000 fe15 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001466:	2030      	movs	r0, #48	@ 0x30
 8001468:	f7ff ff62 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800146c:	2005      	movs	r0, #5
 800146e:	f000 fe0f 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001472:	2030      	movs	r0, #48	@ 0x30
 8001474:	f7ff ff5c 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001478:	2001      	movs	r0, #1
 800147a:	f000 fe09 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x30);
 800147e:	2030      	movs	r0, #48	@ 0x30
 8001480:	f7ff ff56 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(10);
 8001484:	200a      	movs	r0, #10
 8001486:	f000 fe03 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800148a:	2020      	movs	r0, #32
 800148c:	f7ff ff50 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(10);
 8001490:	200a      	movs	r0, #10
 8001492:	f000 fdfd 	bl	8002090 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001496:	2028      	movs	r0, #40	@ 0x28
 8001498:	f7ff ff4a 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(1);
 800149c:	2001      	movs	r0, #1
 800149e:	f000 fdf7 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80014a2:	2008      	movs	r0, #8
 80014a4:	f7ff ff44 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(1);
 80014a8:	2001      	movs	r0, #1
 80014aa:	f000 fdf1 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80014ae:	2001      	movs	r0, #1
 80014b0:	f7ff ff3e 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(1);
 80014b4:	2001      	movs	r0, #1
 80014b6:	f000 fdeb 	bl	8002090 <HAL_Delay>
	HAL_Delay(1);
 80014ba:	2001      	movs	r0, #1
 80014bc:	f000 fde8 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80014c0:	2006      	movs	r0, #6
 80014c2:	f7ff ff35 	bl	8001330 <lcd_send_cmd>
	HAL_Delay(1);
 80014c6:	2001      	movs	r0, #1
 80014c8:	f000 fde2 	bl	8002090 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80014cc:	200c      	movs	r0, #12
 80014ce:	f7ff ff2f 	bl	8001330 <lcd_send_cmd>
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80014de:	e006      	b.n	80014ee <lcd_send_string+0x18>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	1c5a      	adds	r2, r3, #1
 80014e4:	607a      	str	r2, [r7, #4]
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff51 	bl	8001390 <lcd_send_data>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f4      	bne.n	80014e0 <lcd_send_string+0xa>
}
 80014f6:	bf00      	nop
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001504:	4b12      	ldr	r3, [pc, #72]	@ (8001550 <MX_I2C1_Init+0x50>)
 8001506:	4a13      	ldr	r2, [pc, #76]	@ (8001554 <MX_I2C1_Init+0x54>)
 8001508:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800150a:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <MX_I2C1_Init+0x50>)
 800150c:	4a12      	ldr	r2, [pc, #72]	@ (8001558 <MX_I2C1_Init+0x58>)
 800150e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001510:	4b0f      	ldr	r3, [pc, #60]	@ (8001550 <MX_I2C1_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001516:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <MX_I2C1_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800151c:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <MX_I2C1_Init+0x50>)
 800151e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001522:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001524:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800152a:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001530:	4b07      	ldr	r3, [pc, #28]	@ (8001550 <MX_I2C1_Init+0x50>)
 8001532:	2200      	movs	r2, #0
 8001534:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001536:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <MX_I2C1_Init+0x50>)
 8001538:	2200      	movs	r2, #0
 800153a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800153c:	4804      	ldr	r0, [pc, #16]	@ (8001550 <MX_I2C1_Init+0x50>)
 800153e:	f001 fd7b 	bl	8003038 <HAL_I2C_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001548:	f000 fb70 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000228 	.word	0x20000228
 8001554:	40005400 	.word	0x40005400
 8001558:	000186a0 	.word	0x000186a0

0800155c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	f107 0310 	add.w	r3, r7, #16
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a15      	ldr	r2, [pc, #84]	@ (80015cc <HAL_I2C_MspInit+0x70>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d123      	bne.n	80015c4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157c:	4b14      	ldr	r3, [pc, #80]	@ (80015d0 <HAL_I2C_MspInit+0x74>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	4a13      	ldr	r2, [pc, #76]	@ (80015d0 <HAL_I2C_MspInit+0x74>)
 8001582:	f043 0308 	orr.w	r3, r3, #8
 8001586:	6193      	str	r3, [r2, #24]
 8001588:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <HAL_I2C_MspInit+0x74>)
 800158a:	699b      	ldr	r3, [r3, #24]
 800158c:	f003 0308 	and.w	r3, r3, #8
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001594:	23c0      	movs	r3, #192	@ 0xc0
 8001596:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001598:	2312      	movs	r3, #18
 800159a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a0:	f107 0310 	add.w	r3, r7, #16
 80015a4:	4619      	mov	r1, r3
 80015a6:	480b      	ldr	r0, [pc, #44]	@ (80015d4 <HAL_I2C_MspInit+0x78>)
 80015a8:	f001 fbaa 	bl	8002d00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ac:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <HAL_I2C_MspInit+0x74>)
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	4a07      	ldr	r2, [pc, #28]	@ (80015d0 <HAL_I2C_MspInit+0x74>)
 80015b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015b6:	61d3      	str	r3, [r2, #28]
 80015b8:	4b05      	ldr	r3, [pc, #20]	@ (80015d0 <HAL_I2C_MspInit+0x74>)
 80015ba:	69db      	ldr	r3, [r3, #28]
 80015bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015c4:	bf00      	nop
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40005400 	.word	0x40005400
 80015d0:	40021000 	.word	0x40021000
 80015d4:	40010c00 	.word	0x40010c00

080015d8 <adc_to_voltage>:
#define T_MAX_C     270.0f    // Corte por seguridad (C)
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
static inline float adc_to_voltage(uint16_t adc) { return (adc * VREF) / ADCMAX; }
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	80fb      	strh	r3, [r7, #6]
 80015e2:	88fb      	ldrh	r3, [r7, #6]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fb79 	bl	8000cdc <__aeabi_i2f>
 80015ea:	4603      	mov	r3, r0
 80015ec:	4906      	ldr	r1, [pc, #24]	@ (8001608 <adc_to_voltage+0x30>)
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fbc8 	bl	8000d84 <__aeabi_fmul>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4905      	ldr	r1, [pc, #20]	@ (800160c <adc_to_voltage+0x34>)
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff fc77 	bl	8000eec <__aeabi_fdiv>
 80015fe:	4603      	mov	r3, r0
 8001600:	4618      	mov	r0, r3
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40533333 	.word	0x40533333
 800160c:	457ff000 	.word	0x457ff000

08001610 <heater_set>:
static inline void heater_set(bool on) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(HEATER_EN_GPIO_Port, HEATER_EN_Pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	461a      	mov	r2, r3
 800161e:	2120      	movs	r1, #32
 8001620:	4803      	ldr	r0, [pc, #12]	@ (8001630 <heater_set+0x20>)
 8001622:	f001 fcf1 	bl	8003008 <HAL_GPIO_WritePin>
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40010c00 	.word	0x40010c00

08001634 <adc_read_once>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Lee 1 vez ADC
static uint16_t adc_read_once(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 800163a:	480a      	ldr	r0, [pc, #40]	@ (8001664 <adc_read_once+0x30>)
 800163c:	f000 fe24 	bl	8002288 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001640:	f04f 31ff 	mov.w	r1, #4294967295
 8001644:	4807      	ldr	r0, [pc, #28]	@ (8001664 <adc_read_once+0x30>)
 8001646:	f000 fef9 	bl	800243c <HAL_ADC_PollForConversion>
  uint16_t v = (uint16_t)HAL_ADC_GetValue(&hadc1);
 800164a:	4806      	ldr	r0, [pc, #24]	@ (8001664 <adc_read_once+0x30>)
 800164c:	f000 fffc 	bl	8002648 <HAL_ADC_GetValue>
 8001650:	4603      	mov	r3, r0
 8001652:	80fb      	strh	r3, [r7, #6]
  HAL_ADC_Stop(&hadc1);
 8001654:	4803      	ldr	r0, [pc, #12]	@ (8001664 <adc_read_once+0x30>)
 8001656:	f000 fec5 	bl	80023e4 <HAL_ADC_Stop>
  return v;
 800165a:	88fb      	ldrh	r3, [r7, #6]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200001f8 	.word	0x200001f8

08001668 <adc_read_avg>:

// Promedio robusto con descarte min/max
static uint16_t adc_read_avg(uint8_t n) {
 8001668:	b580      	push	{r7, lr}
 800166a:	b086      	sub	sp, #24
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	71fb      	strb	r3, [r7, #7]
  uint32_t acc = 0; uint16_t vmin = 0xFFFF, vmax = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	617b      	str	r3, [r7, #20]
 8001676:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800167a:	827b      	strh	r3, [r7, #18]
 800167c:	2300      	movs	r3, #0
 800167e:	823b      	strh	r3, [r7, #16]
  for (uint8_t i = 0; i < n; i++) {
 8001680:	2300      	movs	r3, #0
 8001682:	73fb      	strb	r3, [r7, #15]
 8001684:	e016      	b.n	80016b4 <adc_read_avg+0x4c>
    uint16_t v = adc_read_once();
 8001686:	f7ff ffd5 	bl	8001634 <adc_read_once>
 800168a:	4603      	mov	r3, r0
 800168c:	81bb      	strh	r3, [r7, #12]
    if (v < vmin) vmin = v;
 800168e:	89ba      	ldrh	r2, [r7, #12]
 8001690:	8a7b      	ldrh	r3, [r7, #18]
 8001692:	429a      	cmp	r2, r3
 8001694:	d201      	bcs.n	800169a <adc_read_avg+0x32>
 8001696:	89bb      	ldrh	r3, [r7, #12]
 8001698:	827b      	strh	r3, [r7, #18]
    if (v > vmax) vmax = v;
 800169a:	89ba      	ldrh	r2, [r7, #12]
 800169c:	8a3b      	ldrh	r3, [r7, #16]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d901      	bls.n	80016a6 <adc_read_avg+0x3e>
 80016a2:	89bb      	ldrh	r3, [r7, #12]
 80016a4:	823b      	strh	r3, [r7, #16]
    acc += v;
 80016a6:	89bb      	ldrh	r3, [r7, #12]
 80016a8:	697a      	ldr	r2, [r7, #20]
 80016aa:	4413      	add	r3, r2
 80016ac:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < n; i++) {
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	3301      	adds	r3, #1
 80016b2:	73fb      	strb	r3, [r7, #15]
 80016b4:	7bfa      	ldrb	r2, [r7, #15]
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d3e4      	bcc.n	8001686 <adc_read_avg+0x1e>
  }
  if (n > 2) { acc -= vmin + vmax; return (uint16_t)(acc / (n - 2)); }
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	2b02      	cmp	r3, #2
 80016c0:	d90e      	bls.n	80016e0 <adc_read_avg+0x78>
 80016c2:	8a7a      	ldrh	r2, [r7, #18]
 80016c4:	8a3b      	ldrh	r3, [r7, #16]
 80016c6:	4413      	add	r3, r2
 80016c8:	461a      	mov	r2, r3
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	1a9b      	subs	r3, r3, r2
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	3b02      	subs	r3, #2
 80016d4:	461a      	mov	r2, r3
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80016dc:	b29b      	uxth	r3, r3
 80016de:	e004      	b.n	80016ea <adc_read_avg+0x82>
  return (uint16_t)(acc / n);
 80016e0:	79fb      	ldrb	r3, [r7, #7]
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e8:	b29b      	uxth	r3, r3
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <ntc_temp_c_from_adc>:

// ADC -> Voltaje -> R_NTC -> Temperatura (modelo Beta)
static float ntc_temp_c_from_adc(uint16_t adc) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	80fb      	strh	r3, [r7, #6]
  float v = adc_to_voltage(adc);
 80016fe:	88fb      	ldrh	r3, [r7, #6]
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff ff69 	bl	80015d8 <adc_to_voltage>
 8001706:	6178      	str	r0, [r7, #20]
  if (v <= 0.0f || v >= VREF) return NAN;         // fuera de rango  sensor invlido
 8001708:	f04f 0100 	mov.w	r1, #0
 800170c:	6978      	ldr	r0, [r7, #20]
 800170e:	f7ff fce1 	bl	80010d4 <__aeabi_fcmple>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d106      	bne.n	8001726 <ntc_temp_c_from_adc+0x32>
 8001718:	491e      	ldr	r1, [pc, #120]	@ (8001794 <ntc_temp_c_from_adc+0xa0>)
 800171a:	6978      	ldr	r0, [r7, #20]
 800171c:	f7ff fce4 	bl	80010e8 <__aeabi_fcmpge>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <ntc_temp_c_from_adc+0x36>
 8001726:	4b1c      	ldr	r3, [pc, #112]	@ (8001798 <ntc_temp_c_from_adc+0xa4>)
 8001728:	e02f      	b.n	800178a <ntc_temp_c_from_adc+0x96>
  float r_ntc = RFIX * (v / (VREF - v));
 800172a:	6979      	ldr	r1, [r7, #20]
 800172c:	4819      	ldr	r0, [pc, #100]	@ (8001794 <ntc_temp_c_from_adc+0xa0>)
 800172e:	f7ff fa1f 	bl	8000b70 <__aeabi_fsub>
 8001732:	4603      	mov	r3, r0
 8001734:	4619      	mov	r1, r3
 8001736:	6978      	ldr	r0, [r7, #20]
 8001738:	f7ff fbd8 	bl	8000eec <__aeabi_fdiv>
 800173c:	4603      	mov	r3, r0
 800173e:	4917      	ldr	r1, [pc, #92]	@ (800179c <ntc_temp_c_from_adc+0xa8>)
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fb1f 	bl	8000d84 <__aeabi_fmul>
 8001746:	4603      	mov	r3, r0
 8001748:	613b      	str	r3, [r7, #16]
  float invT  = (1.0f / T0_K) + (1.0f / BETA) * logf(r_ntc / R0_NTC);
 800174a:	4915      	ldr	r1, [pc, #84]	@ (80017a0 <ntc_temp_c_from_adc+0xac>)
 800174c:	6938      	ldr	r0, [r7, #16]
 800174e:	f7ff fbcd 	bl	8000eec <__aeabi_fdiv>
 8001752:	4603      	mov	r3, r0
 8001754:	4618      	mov	r0, r3
 8001756:	f007 fe09 	bl	800936c <logf>
 800175a:	4603      	mov	r3, r0
 800175c:	4911      	ldr	r1, [pc, #68]	@ (80017a4 <ntc_temp_c_from_adc+0xb0>)
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff fb10 	bl	8000d84 <__aeabi_fmul>
 8001764:	4603      	mov	r3, r0
 8001766:	4910      	ldr	r1, [pc, #64]	@ (80017a8 <ntc_temp_c_from_adc+0xb4>)
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fa03 	bl	8000b74 <__addsf3>
 800176e:	4603      	mov	r3, r0
 8001770:	60fb      	str	r3, [r7, #12]
  float Tkelvin = 1.0f / invT;
 8001772:	68f9      	ldr	r1, [r7, #12]
 8001774:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001778:	f7ff fbb8 	bl	8000eec <__aeabi_fdiv>
 800177c:	4603      	mov	r3, r0
 800177e:	60bb      	str	r3, [r7, #8]
  return Tkelvin - 273.15f;
 8001780:	490a      	ldr	r1, [pc, #40]	@ (80017ac <ntc_temp_c_from_adc+0xb8>)
 8001782:	68b8      	ldr	r0, [r7, #8]
 8001784:	f7ff f9f4 	bl	8000b70 <__aeabi_fsub>
 8001788:	4603      	mov	r3, r0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3718      	adds	r7, #24
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	40533333 	.word	0x40533333
 8001798:	7fc00000 	.word	0x7fc00000
 800179c:	461c4000 	.word	0x461c4000
 80017a0:	47c35000 	.word	0x47c35000
 80017a4:	3984bb2c 	.word	0x3984bb2c
 80017a8:	3b5bcf0f 	.word	0x3b5bcf0f
 80017ac:	43889333 	.word	0x43889333

080017b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b095      	sub	sp, #84	@ 0x54
 80017b4:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 80017b6:	f000 fc09 	bl	8001fcc <HAL_Init>
  SystemClock_Config();
 80017ba:	f000 f98d 	bl	8001ad8 <SystemClock_Config>

  MX_GPIO_Init();
 80017be:	f7ff fd6d 	bl	800129c <MX_GPIO_Init>
  MX_ADC1_Init();
 80017c2:	f7ff fcf1 	bl	80011a8 <MX_ADC1_Init>
  MX_I2C1_Init();
 80017c6:	f7ff fe9b 	bl	8001500 <MX_I2C1_Init>
  MX_TIM3_Init();
 80017ca:	f000 fb65 	bl	8001e98 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
  // Calibracin del ADC (F103): una vez antes de medir
  HAL_ADCEx_Calibration_Start(&hadc1);
 80017ce:	4896      	ldr	r0, [pc, #600]	@ (8001a28 <main+0x278>)
 80017d0:	f001 f8da 	bl	8002988 <HAL_ADCEx_Calibration_Start>

  // LCD
  lcd_init();
 80017d4:	f7ff fe42 	bl	800145c <lcd_init>
  lcd_clear();
 80017d8:	f7ff fe0a 	bl	80013f0 <lcd_clear>
  lcd_put_cur(0,0); lcd_send_string("NTC Bluepill");
 80017dc:	2100      	movs	r1, #0
 80017de:	2000      	movs	r0, #0
 80017e0:	f7ff fe1d 	bl	800141e <lcd_put_cur>
 80017e4:	4891      	ldr	r0, [pc, #580]	@ (8001a2c <main+0x27c>)
 80017e6:	f7ff fe76 	bl	80014d6 <lcd_send_string>
  lcd_put_cur(1,0); lcd_send_string("Init...");
 80017ea:	2100      	movs	r1, #0
 80017ec:	2001      	movs	r0, #1
 80017ee:	f7ff fe16 	bl	800141e <lcd_put_cur>
 80017f2:	488f      	ldr	r0, [pc, #572]	@ (8001a30 <main+0x280>)
 80017f4:	f7ff fe6f 	bl	80014d6 <lcd_send_string>
  HAL_Delay(800);               // nico delay de arranque
 80017f8:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80017fc:	f000 fc48 	bl	8002090 <HAL_Delay>
  lcd_clear();
 8001800:	f7ff fdf6 	bl	80013f0 <lcd_clear>

  // Timer base con interrupcin (tick 1 ms)
  HAL_TIM_Base_Start_IT(&htim3);
 8001804:	488b      	ldr	r0, [pc, #556]	@ (8001a34 <main+0x284>)
 8001806:	f002 fe7f 	bl	8004508 <HAL_TIM_Base_Start_IT>
  char line1[17], line2[17];
  static float tc_filt = NAN;   // EMA temperatura
  static float tc_disp = NAN;   // ltimo valor mostrado
  static uint32_t t_last = 0;   // ltimo refresh LCD
  static bool heater_on = false;
  v_filt = 0.0f;
 800180a:	4b8b      	ldr	r3, [pc, #556]	@ (8001a38 <main+0x288>)
 800180c:	f04f 0200 	mov.w	r2, #0
 8001810:	601a      	str	r2, [r3, #0]

  while (1)
  {
    if (flag_100ms) {
 8001812:	4b8a      	ldr	r3, [pc, #552]	@ (8001a3c <main+0x28c>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d0fa      	beq.n	8001812 <main+0x62>
      flag_100ms = 0;
 800181c:	4b87      	ldr	r3, [pc, #540]	@ (8001a3c <main+0x28c>)
 800181e:	2200      	movs	r2, #0
 8001820:	701a      	strb	r2, [r3, #0]

      // 1) Lectura estable del ADC
      uint16_t adc = adc_read_avg(32);
 8001822:	2020      	movs	r0, #32
 8001824:	f7ff ff20 	bl	8001668 <adc_read_avg>
 8001828:	4603      	mov	r3, r0
 800182a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

      // 2) Voltaje + EMA (presentacin)
      float v  = adc_to_voltage(adc);
 800182e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff fed0 	bl	80015d8 <adc_to_voltage>
 8001838:	6438      	str	r0, [r7, #64]	@ 0x40
      const float alpha_V = 0.10f;          // 0.080.12
 800183a:	4b81      	ldr	r3, [pc, #516]	@ (8001a40 <main+0x290>)
 800183c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      v_filt = (1.0f - alpha_V) * v_filt + alpha_V * v;
 800183e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001840:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001844:	f7ff f994 	bl	8000b70 <__aeabi_fsub>
 8001848:	4603      	mov	r3, r0
 800184a:	461a      	mov	r2, r3
 800184c:	4b7a      	ldr	r3, [pc, #488]	@ (8001a38 <main+0x288>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4619      	mov	r1, r3
 8001852:	4610      	mov	r0, r2
 8001854:	f7ff fa96 	bl	8000d84 <__aeabi_fmul>
 8001858:	4603      	mov	r3, r0
 800185a:	461c      	mov	r4, r3
 800185c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800185e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001860:	f7ff fa90 	bl	8000d84 <__aeabi_fmul>
 8001864:	4603      	mov	r3, r0
 8001866:	4619      	mov	r1, r3
 8001868:	4620      	mov	r0, r4
 800186a:	f7ff f983 	bl	8000b74 <__addsf3>
 800186e:	4603      	mov	r3, r0
 8001870:	461a      	mov	r2, r3
 8001872:	4b71      	ldr	r3, [pc, #452]	@ (8001a38 <main+0x288>)
 8001874:	601a      	str	r2, [r3, #0]

      // 3) Convertir a C
      float tc = ntc_temp_c_from_adc(adc);
 8001876:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff ff3a 	bl	80016f4 <ntc_temp_c_from_adc>
 8001880:	63b8      	str	r0, [r7, #56]	@ 0x38

      // 4) EMA de temperatura
      const float alpha_T = 0.10f;          // 0.08 si quers ms calma
 8001882:	4b6f      	ldr	r3, [pc, #444]	@ (8001a40 <main+0x290>)
 8001884:	637b      	str	r3, [r7, #52]	@ 0x34
      if (isnan(tc_filt)) tc_filt = tc; else tc_filt += alpha_T * (tc - tc_filt);
 8001886:	4b6f      	ldr	r3, [pc, #444]	@ (8001a44 <main+0x294>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4619      	mov	r1, r3
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff fc3f 	bl	8001110 <__aeabi_fcmpun>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <main+0xf0>
 8001898:	4a6a      	ldr	r2, [pc, #424]	@ (8001a44 <main+0x294>)
 800189a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	e016      	b.n	80018ce <main+0x11e>
 80018a0:	4b68      	ldr	r3, [pc, #416]	@ (8001a44 <main+0x294>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4619      	mov	r1, r3
 80018a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80018a8:	f7ff f962 	bl	8000b70 <__aeabi_fsub>
 80018ac:	4603      	mov	r3, r0
 80018ae:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fa67 	bl	8000d84 <__aeabi_fmul>
 80018b6:	4603      	mov	r3, r0
 80018b8:	461a      	mov	r2, r3
 80018ba:	4b62      	ldr	r3, [pc, #392]	@ (8001a44 <main+0x294>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4619      	mov	r1, r3
 80018c0:	4610      	mov	r0, r2
 80018c2:	f7ff f957 	bl	8000b74 <__addsf3>
 80018c6:	4603      	mov	r3, r0
 80018c8:	461a      	mov	r2, r3
 80018ca:	4b5e      	ldr	r3, [pc, #376]	@ (8001a44 <main+0x294>)
 80018cc:	601a      	str	r2, [r3, #0]

      // 5) Control ON/OFF con histresis + seguridad
      bool sensor_ok = !isnan(tc_filt);
 80018ce:	4b5d      	ldr	r3, [pc, #372]	@ (8001a44 <main+0x294>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2200      	movs	r2, #0
 80018d4:	4614      	mov	r4, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fc19 	bl	8001110 <__aeabi_fcmpun>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <main+0x138>
 80018e4:	2301      	movs	r3, #1
 80018e6:	461c      	mov	r4, r3
 80018e8:	f887 4033 	strb.w	r4, [r7, #51]	@ 0x33
      bool overtemp  = sensor_ok && (tc_filt > T_MAX_C);
 80018ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d00a      	beq.n	800190a <main+0x15a>
 80018f4:	4b53      	ldr	r3, [pc, #332]	@ (8001a44 <main+0x294>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4953      	ldr	r1, [pc, #332]	@ (8001a48 <main+0x298>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fbfe 	bl	80010fc <__aeabi_fcmpgt>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d001      	beq.n	800190a <main+0x15a>
 8001906:	2301      	movs	r3, #1
 8001908:	e000      	b.n	800190c <main+0x15c>
 800190a:	2300      	movs	r3, #0
 800190c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001910:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001914:	f003 0301 	and.w	r3, r3, #1
 8001918:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      if (!sensor_ok || overtemp) {
 800191c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001920:	f083 0301 	eor.w	r3, r3, #1
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d103      	bne.n	8001932 <main+0x182>
 800192a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <main+0x18a>
        heater_on = false;                  // seguridad
 8001932:	4b46      	ldr	r3, [pc, #280]	@ (8001a4c <main+0x29c>)
 8001934:	2200      	movs	r2, #0
 8001936:	701a      	strb	r2, [r3, #0]
 8001938:	e023      	b.n	8001982 <main+0x1d2>
      } else {
        if (!heater_on && (tc_filt <= (T_SET_C - T_HYST_C))) heater_on = true;
 800193a:	4b44      	ldr	r3, [pc, #272]	@ (8001a4c <main+0x29c>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	f083 0301 	eor.w	r3, r3, #1
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	d00c      	beq.n	8001962 <main+0x1b2>
 8001948:	4b3e      	ldr	r3, [pc, #248]	@ (8001a44 <main+0x294>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4940      	ldr	r1, [pc, #256]	@ (8001a50 <main+0x2a0>)
 800194e:	4618      	mov	r0, r3
 8001950:	f7ff fbc0 	bl	80010d4 <__aeabi_fcmple>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d003      	beq.n	8001962 <main+0x1b2>
 800195a:	4b3c      	ldr	r3, [pc, #240]	@ (8001a4c <main+0x29c>)
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]
 8001960:	e00f      	b.n	8001982 <main+0x1d2>
        else if (heater_on && (tc_filt >= (T_SET_C + T_HYST_C))) heater_on = false;
 8001962:	4b3a      	ldr	r3, [pc, #232]	@ (8001a4c <main+0x29c>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00b      	beq.n	8001982 <main+0x1d2>
 800196a:	4b36      	ldr	r3, [pc, #216]	@ (8001a44 <main+0x294>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4939      	ldr	r1, [pc, #228]	@ (8001a54 <main+0x2a4>)
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff fbb9 	bl	80010e8 <__aeabi_fcmpge>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d002      	beq.n	8001982 <main+0x1d2>
 800197c:	4b33      	ldr	r3, [pc, #204]	@ (8001a4c <main+0x29c>)
 800197e:	2200      	movs	r2, #0
 8001980:	701a      	strb	r2, [r3, #0]
      }
      heater_set(heater_on);
 8001982:	4b32      	ldr	r3, [pc, #200]	@ (8001a4c <main+0x29c>)
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fe42 	bl	8001610 <heater_set>

      // 6) Display con deadband 0.10 C y rate-limit 1 s
      uint32_t now = HAL_GetTick();
 800198c:	f000 fb76 	bl	800207c <HAL_GetTick>
 8001990:	62f8      	str	r0, [r7, #44]	@ 0x2c
      bool debe_refrescar = isnan(tc_disp)
 8001992:	4b31      	ldr	r3, [pc, #196]	@ (8001a58 <main+0x2a8>)
 8001994:	681b      	ldr	r3, [r3, #0]
                         || fabsf(tc_filt - tc_disp) >= 0.10f
                         || (now - t_last) >= 1000;
 8001996:	4619      	mov	r1, r3
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fbb9 	bl	8001110 <__aeabi_fcmpun>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d118      	bne.n	80019d6 <main+0x226>
                         || fabsf(tc_filt - tc_disp) >= 0.10f
 80019a4:	4b27      	ldr	r3, [pc, #156]	@ (8001a44 <main+0x294>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a2b      	ldr	r2, [pc, #172]	@ (8001a58 <main+0x2a8>)
 80019aa:	6812      	ldr	r2, [r2, #0]
 80019ac:	4611      	mov	r1, r2
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f8de 	bl	8000b70 <__aeabi_fsub>
 80019b4:	4603      	mov	r3, r0
 80019b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80019ba:	4921      	ldr	r1, [pc, #132]	@ (8001a40 <main+0x290>)
 80019bc:	4618      	mov	r0, r3
 80019be:	f7ff fb93 	bl	80010e8 <__aeabi_fcmpge>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d106      	bne.n	80019d6 <main+0x226>
                         || (now - t_last) >= 1000;
 80019c8:	4b24      	ldr	r3, [pc, #144]	@ (8001a5c <main+0x2ac>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80019d4:	d301      	bcc.n	80019da <main+0x22a>
 80019d6:	2301      	movs	r3, #1
 80019d8:	e000      	b.n	80019dc <main+0x22c>
 80019da:	2300      	movs	r3, #0
      bool debe_refrescar = isnan(tc_disp)
 80019dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80019e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80019e4:	f003 0301 	and.w	r3, r3, #1
 80019e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
      if (debe_refrescar) {
 80019ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	f43f af0e 	beq.w	8001812 <main+0x62>
        tc_disp = tc_filt; t_last = now;
 80019f6:	4b13      	ldr	r3, [pc, #76]	@ (8001a44 <main+0x294>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a17      	ldr	r2, [pc, #92]	@ (8001a58 <main+0x2a8>)
 80019fc:	6013      	str	r3, [r2, #0]
 80019fe:	4a17      	ldr	r2, [pc, #92]	@ (8001a5c <main+0x2ac>)
 8001a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a02:	6013      	str	r3, [r2, #0]
        if (isnan(tc_disp)) snprintf(line1, sizeof(line1), "T:  ---.- C   ");
 8001a04:	4b14      	ldr	r3, [pc, #80]	@ (8001a58 <main+0x2a8>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fb80 	bl	8001110 <__aeabi_fcmpun>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d026      	beq.n	8001a64 <main+0x2b4>
 8001a16:	f107 0318 	add.w	r3, r7, #24
 8001a1a:	4a11      	ldr	r2, [pc, #68]	@ (8001a60 <main+0x2b0>)
 8001a1c:	2111      	movs	r1, #17
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f004 f83a 	bl	8005a98 <sniprintf>
 8001a24:	e02d      	b.n	8001a82 <main+0x2d2>
 8001a26:	bf00      	nop
 8001a28:	200001f8 	.word	0x200001f8
 8001a2c:	08009630 	.word	0x08009630
 8001a30:	08009640 	.word	0x08009640
 8001a34:	20000298 	.word	0x20000298
 8001a38:	20000280 	.word	0x20000280
 8001a3c:	2000027d 	.word	0x2000027d
 8001a40:	3dcccccd 	.word	0x3dcccccd
 8001a44:	20000000 	.word	0x20000000
 8001a48:	43870000 	.word	0x43870000
 8001a4c:	20000284 	.word	0x20000284
 8001a50:	43730000 	.word	0x43730000
 8001a54:	43770000 	.word	0x43770000
 8001a58:	20000004 	.word	0x20000004
 8001a5c:	20000288 	.word	0x20000288
 8001a60:	08009648 	.word	0x08009648
        else                snprintf(line1, sizeof(line1), "T:%7.1f C   ", tc_disp);
 8001a64:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <main+0x318>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7fe fcdd 	bl	8000428 <__aeabi_f2d>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	f107 0018 	add.w	r0, r7, #24
 8001a76:	e9cd 2300 	strd	r2, r3, [sp]
 8001a7a:	4a14      	ldr	r2, [pc, #80]	@ (8001acc <main+0x31c>)
 8001a7c:	2111      	movs	r1, #17
 8001a7e:	f004 f80b 	bl	8005a98 <sniprintf>
        snprintf(line2, sizeof(line2), "ADC:%4u  %.2fV", adc, v_filt);
 8001a82:	f8b7 4046 	ldrh.w	r4, [r7, #70]	@ 0x46
 8001a86:	4b12      	ldr	r3, [pc, #72]	@ (8001ad0 <main+0x320>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f7fe fccc 	bl	8000428 <__aeabi_f2d>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	1d38      	adds	r0, r7, #4
 8001a96:	e9cd 2300 	strd	r2, r3, [sp]
 8001a9a:	4623      	mov	r3, r4
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad4 <main+0x324>)
 8001a9e:	2111      	movs	r1, #17
 8001aa0:	f003 fffa 	bl	8005a98 <sniprintf>
        lcd_put_cur(0,0); lcd_send_string(line1);
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	f7ff fcb9 	bl	800141e <lcd_put_cur>
 8001aac:	f107 0318 	add.w	r3, r7, #24
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff fd10 	bl	80014d6 <lcd_send_string>
        lcd_put_cur(1,0); lcd_send_string(line2);
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f7ff fcb0 	bl	800141e <lcd_put_cur>
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff fd08 	bl	80014d6 <lcd_send_string>
    if (flag_100ms) {
 8001ac6:	e6a4      	b.n	8001812 <main+0x62>
 8001ac8:	20000004 	.word	0x20000004
 8001acc:	08009658 	.word	0x08009658
 8001ad0:	20000280 	.word	0x20000280
 8001ad4:	08009668 	.word	0x08009668

08001ad8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b094      	sub	sp, #80	@ 0x50
 8001adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ade:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ae2:	2228      	movs	r2, #40	@ 0x28
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f004 f871 	bl	8005bce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aec:	f107 0314 	add.w	r3, r7, #20
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001afc:	1d3b      	adds	r3, r7, #4
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001b12:	2300      	movs	r3, #0
 8001b14:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b16:	2301      	movs	r3, #1
 8001b18:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001b22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b24:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001b2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f001 ff1e 	bl	8003970 <HAL_RCC_OscConfig>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <SystemClock_Config+0x66>
 8001b3a:	f000 f877 	bl	8001c2c <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b3e:	230f      	movs	r3, #15
 8001b40:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b42:	2302      	movs	r3, #2
 8001b44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b4e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b50:	2300      	movs	r3, #0
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	2102      	movs	r1, #2
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f002 f98a 	bl	8003e74 <HAL_RCC_ClockConfig>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <SystemClock_Config+0x92>
 8001b66:	f000 f861 	bl	8001c2c <Error_Handler>

  // ADC clock = PCLK2 / 6  (<=14 MHz OK para F1)
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b72:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) { Error_Handler(); }
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	4618      	mov	r0, r3
 8001b78:	f002 fb0a 	bl	8004190 <HAL_RCCEx_PeriphCLKConfig>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <SystemClock_Config+0xae>
 8001b82:	f000 f853 	bl	8001c2c <Error_Handler>
}
 8001b86:	bf00      	nop
 8001b88:	3750      	adds	r7, #80	@ 0x50
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) {        // tick = 1 ms (PSC=7199, ARR=9 con 72 MHz)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8001c10 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d130      	bne.n	8001c04 <HAL_TIM_PeriodElapsedCallback+0x74>
    static uint16_t d10=0, d100=0, d1000=0;
    if (++d10   >= 10)   { d10=0;   flag_10ms  = 1; }  // 10 ms
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c14 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001ba4:	881b      	ldrh	r3, [r3, #0]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	4b1a      	ldr	r3, [pc, #104]	@ (8001c14 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001bac:	801a      	strh	r2, [r3, #0]
 8001bae:	4b19      	ldr	r3, [pc, #100]	@ (8001c14 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	2b09      	cmp	r3, #9
 8001bb4:	d905      	bls.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0x32>
 8001bb6:	4b17      	ldr	r3, [pc, #92]	@ (8001c14 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	801a      	strh	r2, [r3, #0]
 8001bbc:	4b16      	ldr	r3, [pc, #88]	@ (8001c18 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	701a      	strb	r2, [r3, #0]
    if (++d100  >= 100)  { d100=0;  flag_100ms = 1; }  // 100 ms
 8001bc2:	4b16      	ldr	r3, [pc, #88]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001bc4:	881b      	ldrh	r3, [r3, #0]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001bcc:	801a      	strh	r2, [r3, #0]
 8001bce:	4b13      	ldr	r3, [pc, #76]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	2b63      	cmp	r3, #99	@ 0x63
 8001bd4:	d905      	bls.n	8001be2 <HAL_TIM_PeriodElapsedCallback+0x52>
 8001bd6:	4b11      	ldr	r3, [pc, #68]	@ (8001c1c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	801a      	strh	r2, [r3, #0]
 8001bdc:	4b10      	ldr	r3, [pc, #64]	@ (8001c20 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	701a      	strb	r2, [r3, #0]
    if (++d1000 >= 1000) { d1000=0; flag_1s    = 1; }  // 1 s
 8001be2:	4b10      	ldr	r3, [pc, #64]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	3301      	adds	r3, #1
 8001be8:	b29a      	uxth	r2, r3
 8001bea:	4b0e      	ldr	r3, [pc, #56]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001bec:	801a      	strh	r2, [r3, #0]
 8001bee:	4b0d      	ldr	r3, [pc, #52]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001bf0:	881b      	ldrh	r3, [r3, #0]
 8001bf2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bf6:	d305      	bcc.n	8001c04 <HAL_TIM_PeriodElapsedCallback+0x74>
 8001bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8001c24 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	801a      	strh	r2, [r3, #0]
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	701a      	strb	r2, [r3, #0]
  }
}
 8001c04:	bf00      	nop
 8001c06:	370c      	adds	r7, #12
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bc80      	pop	{r7}
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40000400 	.word	0x40000400
 8001c14:	2000028c 	.word	0x2000028c
 8001c18:	2000027c 	.word	0x2000027c
 8001c1c:	2000028e 	.word	0x2000028e
 8001c20:	2000027d 	.word	0x2000027d
 8001c24:	20000290 	.word	0x20000290
 8001c28:	2000027e 	.word	0x2000027e

08001c2c <Error_Handler>:
/* USER CODE END 4 */

void Error_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c30:	b672      	cpsid	i
}
 8001c32:	bf00      	nop
  __disable_irq();
  while (1) { }
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <Error_Handler+0x8>

08001c38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <HAL_MspInit+0x5c>)
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	4a14      	ldr	r2, [pc, #80]	@ (8001c94 <HAL_MspInit+0x5c>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6193      	str	r3, [r2, #24]
 8001c4a:	4b12      	ldr	r3, [pc, #72]	@ (8001c94 <HAL_MspInit+0x5c>)
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c56:	4b0f      	ldr	r3, [pc, #60]	@ (8001c94 <HAL_MspInit+0x5c>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001c94 <HAL_MspInit+0x5c>)
 8001c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c60:	61d3      	str	r3, [r2, #28]
 8001c62:	4b0c      	ldr	r3, [pc, #48]	@ (8001c94 <HAL_MspInit+0x5c>)
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001c98 <HAL_MspInit+0x60>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	4a04      	ldr	r2, [pc, #16]	@ (8001c98 <HAL_MspInit+0x60>)
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	40021000 	.word	0x40021000
 8001c98:	40010000 	.word	0x40010000

08001c9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <NMI_Handler+0x4>

08001ca4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ca8:	bf00      	nop
 8001caa:	e7fd      	b.n	8001ca8 <HardFault_Handler+0x4>

08001cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <MemManage_Handler+0x4>

08001cb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <BusFault_Handler+0x4>

08001cbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <UsageFault_Handler+0x4>

08001cc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr

08001cdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr

08001ce8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cec:	f000 f9b4 	bl	8002058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001cf8:	4802      	ldr	r0, [pc, #8]	@ (8001d04 <TIM3_IRQHandler+0x10>)
 8001cfa:	f002 fc57 	bl	80045ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	20000298 	.word	0x20000298

08001d08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  return 1;
 8001d0c:	2301      	movs	r3, #1
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <_kill>:

int _kill(int pid, int sig)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b082      	sub	sp, #8
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d20:	f003 ffa8 	bl	8005c74 <__errno>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2216      	movs	r2, #22
 8001d28:	601a      	str	r2, [r3, #0]
  return -1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <_exit>:

void _exit (int status)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d3e:	f04f 31ff 	mov.w	r1, #4294967295
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff ffe7 	bl	8001d16 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <_exit+0x12>

08001d4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b086      	sub	sp, #24
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	60f8      	str	r0, [r7, #12]
 8001d54:	60b9      	str	r1, [r7, #8]
 8001d56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
 8001d5c:	e00a      	b.n	8001d74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d5e:	f3af 8000 	nop.w
 8001d62:	4601      	mov	r1, r0
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	1c5a      	adds	r2, r3, #1
 8001d68:	60ba      	str	r2, [r7, #8]
 8001d6a:	b2ca      	uxtb	r2, r1
 8001d6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	3301      	adds	r3, #1
 8001d72:	617b      	str	r3, [r7, #20]
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	dbf0      	blt.n	8001d5e <_read+0x12>
  }

  return len;
 8001d7c:	687b      	ldr	r3, [r7, #4]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b086      	sub	sp, #24
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d92:	2300      	movs	r3, #0
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	e009      	b.n	8001dac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	1c5a      	adds	r2, r3, #1
 8001d9c:	60ba      	str	r2, [r7, #8]
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	3301      	adds	r3, #1
 8001daa:	617b      	str	r3, [r7, #20]
 8001dac:	697a      	ldr	r2, [r7, #20]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	dbf1      	blt.n	8001d98 <_write+0x12>
  }
  return len;
 8001db4:	687b      	ldr	r3, [r7, #4]
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3718      	adds	r7, #24
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <_close>:

int _close(int file)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr

08001dd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001de4:	605a      	str	r2, [r3, #4]
  return 0;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr

08001df2 <_isatty>:

int _isatty(int file)
{
 8001df2:	b480      	push	{r7}
 8001df4:	b083      	sub	sp, #12
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dfa:	2301      	movs	r3, #1
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr

08001e06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b085      	sub	sp, #20
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	60f8      	str	r0, [r7, #12]
 8001e0e:	60b9      	str	r1, [r7, #8]
 8001e10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bc80      	pop	{r7}
 8001e1c:	4770      	bx	lr
	...

08001e20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e28:	4a14      	ldr	r2, [pc, #80]	@ (8001e7c <_sbrk+0x5c>)
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <_sbrk+0x60>)
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e34:	4b13      	ldr	r3, [pc, #76]	@ (8001e84 <_sbrk+0x64>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d102      	bne.n	8001e42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e3c:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <_sbrk+0x64>)
 8001e3e:	4a12      	ldr	r2, [pc, #72]	@ (8001e88 <_sbrk+0x68>)
 8001e40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e42:	4b10      	ldr	r3, [pc, #64]	@ (8001e84 <_sbrk+0x64>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4413      	add	r3, r2
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d207      	bcs.n	8001e60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e50:	f003 ff10 	bl	8005c74 <__errno>
 8001e54:	4603      	mov	r3, r0
 8001e56:	220c      	movs	r2, #12
 8001e58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e5e:	e009      	b.n	8001e74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e60:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <_sbrk+0x64>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e66:	4b07      	ldr	r3, [pc, #28]	@ (8001e84 <_sbrk+0x64>)
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4413      	add	r3, r2
 8001e6e:	4a05      	ldr	r2, [pc, #20]	@ (8001e84 <_sbrk+0x64>)
 8001e70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e72:	68fb      	ldr	r3, [r7, #12]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20005000 	.word	0x20005000
 8001e80:	00000400 	.word	0x00000400
 8001e84:	20000294 	.word	0x20000294
 8001e88:	20000430 	.word	0x20000430

08001e8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e90:	bf00      	nop
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9e:	f107 0308 	add.w	r3, r7, #8
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	463b      	mov	r3, r7
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001eb6:	4a1e      	ldr	r2, [pc, #120]	@ (8001f30 <MX_TIM3_Init+0x98>)
 8001eb8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8001eba:	4b1c      	ldr	r3, [pc, #112]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001ebc:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001ec0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 8001ec8:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001eca:	2209      	movs	r2, #9
 8001ecc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ece:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed4:	4b15      	ldr	r3, [pc, #84]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001eda:	4814      	ldr	r0, [pc, #80]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001edc:	f002 fac4 	bl	8004468 <HAL_TIM_Base_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001ee6:	f7ff fea1 	bl	8001c2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ef0:	f107 0308 	add.w	r3, r7, #8
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480d      	ldr	r0, [pc, #52]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001ef8:	f002 fc48 	bl	800478c <HAL_TIM_ConfigClockSource>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001f02:	f7ff fe93 	bl	8001c2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f06:	2300      	movs	r3, #0
 8001f08:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f0e:	463b      	mov	r3, r7
 8001f10:	4619      	mov	r1, r3
 8001f12:	4806      	ldr	r0, [pc, #24]	@ (8001f2c <MX_TIM3_Init+0x94>)
 8001f14:	f002 fe2a 	bl	8004b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001f1e:	f7ff fe85 	bl	8001c2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f22:	bf00      	nop
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000298 	.word	0x20000298
 8001f30:	40000400 	.word	0x40000400

08001f34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0d      	ldr	r2, [pc, #52]	@ (8001f78 <HAL_TIM_Base_MspInit+0x44>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d113      	bne.n	8001f6e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f46:	4b0d      	ldr	r3, [pc, #52]	@ (8001f7c <HAL_TIM_Base_MspInit+0x48>)
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	4a0c      	ldr	r2, [pc, #48]	@ (8001f7c <HAL_TIM_Base_MspInit+0x48>)
 8001f4c:	f043 0302 	orr.w	r3, r3, #2
 8001f50:	61d3      	str	r3, [r2, #28]
 8001f52:	4b0a      	ldr	r3, [pc, #40]	@ (8001f7c <HAL_TIM_Base_MspInit+0x48>)
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2100      	movs	r1, #0
 8001f62:	201d      	movs	r0, #29
 8001f64:	f000 fe95 	bl	8002c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f68:	201d      	movs	r0, #29
 8001f6a:	f000 feae 	bl	8002cca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001f6e:	bf00      	nop
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40000400 	.word	0x40000400
 8001f7c:	40021000 	.word	0x40021000

08001f80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001f80:	f7ff ff84 	bl	8001e8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001f84:	480b      	ldr	r0, [pc, #44]	@ (8001fb4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001f86:	490c      	ldr	r1, [pc, #48]	@ (8001fb8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001f88:	4a0c      	ldr	r2, [pc, #48]	@ (8001fbc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001f8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f8c:	e002      	b.n	8001f94 <LoopCopyDataInit>

08001f8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f92:	3304      	adds	r3, #4

08001f94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f98:	d3f9      	bcc.n	8001f8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f9a:	4a09      	ldr	r2, [pc, #36]	@ (8001fc0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001f9c:	4c09      	ldr	r4, [pc, #36]	@ (8001fc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fa0:	e001      	b.n	8001fa6 <LoopFillZerobss>

08001fa2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fa2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fa4:	3204      	adds	r2, #4

08001fa6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fa6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fa8:	d3fb      	bcc.n	8001fa2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001faa:	f003 fe69 	bl	8005c80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001fae:	f7ff fbff 	bl	80017b0 <main>
  bx lr
 8001fb2:	4770      	bx	lr
  ldr r0, =_sdata
 8001fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fb8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001fbc:	08009aec 	.word	0x08009aec
  ldr r2, =_sbss
 8001fc0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001fc4:	20000430 	.word	0x20000430

08001fc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001fc8:	e7fe      	b.n	8001fc8 <ADC1_2_IRQHandler>
	...

08001fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd0:	4b08      	ldr	r3, [pc, #32]	@ (8001ff4 <HAL_Init+0x28>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a07      	ldr	r2, [pc, #28]	@ (8001ff4 <HAL_Init+0x28>)
 8001fd6:	f043 0310 	orr.w	r3, r3, #16
 8001fda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fdc:	2003      	movs	r0, #3
 8001fde:	f000 fe4d 	bl	8002c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fe2:	200f      	movs	r0, #15
 8001fe4:	f000 f808 	bl	8001ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fe8:	f7ff fe26 	bl	8001c38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	40022000 	.word	0x40022000

08001ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002000:	4b12      	ldr	r3, [pc, #72]	@ (800204c <HAL_InitTick+0x54>)
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_InitTick+0x58>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	4619      	mov	r1, r3
 800200a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800200e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	4618      	mov	r0, r3
 8002018:	f000 fe65 	bl	8002ce6 <HAL_SYSTICK_Config>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e00e      	b.n	8002044 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b0f      	cmp	r3, #15
 800202a:	d80a      	bhi.n	8002042 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800202c:	2200      	movs	r2, #0
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	f04f 30ff 	mov.w	r0, #4294967295
 8002034:	f000 fe2d 	bl	8002c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002038:	4a06      	ldr	r2, [pc, #24]	@ (8002054 <HAL_InitTick+0x5c>)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
 8002040:	e000      	b.n	8002044 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
}
 8002044:	4618      	mov	r0, r3
 8002046:	3708      	adds	r7, #8
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	20000008 	.word	0x20000008
 8002050:	20000010 	.word	0x20000010
 8002054:	2000000c 	.word	0x2000000c

08002058 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800205c:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_IncTick+0x1c>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	461a      	mov	r2, r3
 8002062:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <HAL_IncTick+0x20>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4413      	add	r3, r2
 8002068:	4a03      	ldr	r2, [pc, #12]	@ (8002078 <HAL_IncTick+0x20>)
 800206a:	6013      	str	r3, [r2, #0]
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr
 8002074:	20000010 	.word	0x20000010
 8002078:	200002e0 	.word	0x200002e0

0800207c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return uwTick;
 8002080:	4b02      	ldr	r3, [pc, #8]	@ (800208c <HAL_GetTick+0x10>)
 8002082:	681b      	ldr	r3, [r3, #0]
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr
 800208c:	200002e0 	.word	0x200002e0

08002090 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002098:	f7ff fff0 	bl	800207c <HAL_GetTick>
 800209c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020a8:	d005      	beq.n	80020b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020aa:	4b0a      	ldr	r3, [pc, #40]	@ (80020d4 <HAL_Delay+0x44>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	461a      	mov	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4413      	add	r3, r2
 80020b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80020b6:	bf00      	nop
 80020b8:	f7ff ffe0 	bl	800207c <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d8f7      	bhi.n	80020b8 <HAL_Delay+0x28>
  {
  }
}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000010 	.word	0x20000010

080020d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020e0:	2300      	movs	r3, #0
 80020e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e0be      	b.n	8002278 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002104:	2b00      	cmp	r3, #0
 8002106:	d109      	bne.n	800211c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f7ff f884 	bl	8001224 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 fbf1 	bl	8002904 <ADC_ConversionStop_Disable>
 8002122:	4603      	mov	r3, r0
 8002124:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212a:	f003 0310 	and.w	r3, r3, #16
 800212e:	2b00      	cmp	r3, #0
 8002130:	f040 8099 	bne.w	8002266 <HAL_ADC_Init+0x18e>
 8002134:	7dfb      	ldrb	r3, [r7, #23]
 8002136:	2b00      	cmp	r3, #0
 8002138:	f040 8095 	bne.w	8002266 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002140:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002144:	f023 0302 	bic.w	r3, r3, #2
 8002148:	f043 0202 	orr.w	r2, r3, #2
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002158:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	7b1b      	ldrb	r3, [r3, #12]
 800215e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002160:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	4313      	orrs	r3, r2
 8002166:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002170:	d003      	beq.n	800217a <HAL_ADC_Init+0xa2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d102      	bne.n	8002180 <HAL_ADC_Init+0xa8>
 800217a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800217e:	e000      	b.n	8002182 <HAL_ADC_Init+0xaa>
 8002180:	2300      	movs	r3, #0
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	7d1b      	ldrb	r3, [r3, #20]
 800218c:	2b01      	cmp	r3, #1
 800218e:	d119      	bne.n	80021c4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	7b1b      	ldrb	r3, [r3, #12]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d109      	bne.n	80021ac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	699b      	ldr	r3, [r3, #24]
 800219c:	3b01      	subs	r3, #1
 800219e:	035a      	lsls	r2, r3, #13
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	e00b      	b.n	80021c4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b0:	f043 0220 	orr.w	r2, r3, #32
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021bc:	f043 0201 	orr.w	r2, r3, #1
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	430a      	orrs	r2, r1
 80021d6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	4b28      	ldr	r3, [pc, #160]	@ (8002280 <HAL_ADC_Init+0x1a8>)
 80021e0:	4013      	ands	r3, r2
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	6812      	ldr	r2, [r2, #0]
 80021e6:	68b9      	ldr	r1, [r7, #8]
 80021e8:	430b      	orrs	r3, r1
 80021ea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80021f4:	d003      	beq.n	80021fe <HAL_ADC_Init+0x126>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	d104      	bne.n	8002208 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	3b01      	subs	r3, #1
 8002204:	051b      	lsls	r3, r3, #20
 8002206:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800220e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	430a      	orrs	r2, r1
 800221a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689a      	ldr	r2, [r3, #8]
 8002222:	4b18      	ldr	r3, [pc, #96]	@ (8002284 <HAL_ADC_Init+0x1ac>)
 8002224:	4013      	ands	r3, r2
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	429a      	cmp	r2, r3
 800222a:	d10b      	bne.n	8002244 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002236:	f023 0303 	bic.w	r3, r3, #3
 800223a:	f043 0201 	orr.w	r2, r3, #1
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002242:	e018      	b.n	8002276 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002248:	f023 0312 	bic.w	r3, r3, #18
 800224c:	f043 0210 	orr.w	r2, r3, #16
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002258:	f043 0201 	orr.w	r2, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002264:	e007      	b.n	8002276 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800226a:	f043 0210 	orr.w	r2, r3, #16
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002276:	7dfb      	ldrb	r3, [r7, #23]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3718      	adds	r7, #24
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	ffe1f7fd 	.word	0xffe1f7fd
 8002284:	ff1f0efe 	.word	0xff1f0efe

08002288 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002290:	2300      	movs	r3, #0
 8002292:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <HAL_ADC_Start+0x1a>
 800229e:	2302      	movs	r3, #2
 80022a0:	e098      	b.n	80023d4 <HAL_ADC_Start+0x14c>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 fad0 	bl	8002850 <ADC_Enable>
 80022b0:	4603      	mov	r3, r0
 80022b2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f040 8087 	bne.w	80023ca <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022c4:	f023 0301 	bic.w	r3, r3, #1
 80022c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a41      	ldr	r2, [pc, #260]	@ (80023dc <HAL_ADC_Start+0x154>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d105      	bne.n	80022e6 <HAL_ADC_Start+0x5e>
 80022da:	4b41      	ldr	r3, [pc, #260]	@ (80023e0 <HAL_ADC_Start+0x158>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d115      	bne.n	8002312 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ea:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d026      	beq.n	800234e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002304:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002308:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002310:	e01d      	b.n	800234e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002316:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a2f      	ldr	r2, [pc, #188]	@ (80023e0 <HAL_ADC_Start+0x158>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d004      	beq.n	8002332 <HAL_ADC_Start+0xaa>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	4a2b      	ldr	r2, [pc, #172]	@ (80023dc <HAL_ADC_Start+0x154>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d10d      	bne.n	800234e <HAL_ADC_Start+0xc6>
 8002332:	4b2b      	ldr	r3, [pc, #172]	@ (80023e0 <HAL_ADC_Start+0x158>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800233a:	2b00      	cmp	r3, #0
 800233c:	d007      	beq.n	800234e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002342:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002346:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002352:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d006      	beq.n	8002368 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800235e:	f023 0206 	bic.w	r2, r3, #6
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002366:	e002      	b.n	800236e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f06f 0202 	mvn.w	r2, #2
 800237e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800238a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800238e:	d113      	bne.n	80023b8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002394:	4a11      	ldr	r2, [pc, #68]	@ (80023dc <HAL_ADC_Start+0x154>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d105      	bne.n	80023a6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <HAL_ADC_Start+0x158>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d108      	bne.n	80023b8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80023b4:	609a      	str	r2, [r3, #8]
 80023b6:	e00c      	b.n	80023d2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	e003      	b.n	80023d2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80023d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40012800 	.word	0x40012800
 80023e0:	40012400 	.word	0x40012400

080023e4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023ec:	2300      	movs	r3, #0
 80023ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d101      	bne.n	80023fe <HAL_ADC_Stop+0x1a>
 80023fa:	2302      	movs	r3, #2
 80023fc:	e01a      	b.n	8002434 <HAL_ADC_Stop+0x50>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2201      	movs	r2, #1
 8002402:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 fa7c 	bl	8002904 <ADC_ConversionStop_Disable>
 800240c:	4603      	mov	r3, r0
 800240e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d109      	bne.n	800242a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800241e:	f023 0301 	bic.w	r3, r3, #1
 8002422:	f043 0201 	orr.w	r2, r3, #1
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002432:	7bfb      	ldrb	r3, [r7, #15]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800243c:	b590      	push	{r4, r7, lr}
 800243e:	b087      	sub	sp, #28
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800244a:	2300      	movs	r3, #0
 800244c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002452:	f7ff fe13 	bl	800207c <HAL_GetTick>
 8002456:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00b      	beq.n	800247e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800246a:	f043 0220 	orr.w	r2, r3, #32
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e0d3      	b.n	8002626 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002488:	2b00      	cmp	r3, #0
 800248a:	d131      	bne.n	80024f0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002492:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002496:	2b00      	cmp	r3, #0
 8002498:	d12a      	bne.n	80024f0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800249a:	e021      	b.n	80024e0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a2:	d01d      	beq.n	80024e0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d007      	beq.n	80024ba <HAL_ADC_PollForConversion+0x7e>
 80024aa:	f7ff fde7 	bl	800207c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d212      	bcs.n	80024e0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0302 	and.w	r3, r3, #2
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d10b      	bne.n	80024e0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024cc:	f043 0204 	orr.w	r2, r3, #4
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e0a2      	b.n	8002626 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0d6      	beq.n	800249c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80024ee:	e070      	b.n	80025d2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80024f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002630 <HAL_ADC_PollForConversion+0x1f4>)
 80024f2:	681c      	ldr	r4, [r3, #0]
 80024f4:	2002      	movs	r0, #2
 80024f6:	f001 ff01 	bl	80042fc <HAL_RCCEx_GetPeriphCLKFreq>
 80024fa:	4603      	mov	r3, r0
 80024fc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6919      	ldr	r1, [r3, #16]
 8002506:	4b4b      	ldr	r3, [pc, #300]	@ (8002634 <HAL_ADC_PollForConversion+0x1f8>)
 8002508:	400b      	ands	r3, r1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d118      	bne.n	8002540 <HAL_ADC_PollForConversion+0x104>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68d9      	ldr	r1, [r3, #12]
 8002514:	4b48      	ldr	r3, [pc, #288]	@ (8002638 <HAL_ADC_PollForConversion+0x1fc>)
 8002516:	400b      	ands	r3, r1
 8002518:	2b00      	cmp	r3, #0
 800251a:	d111      	bne.n	8002540 <HAL_ADC_PollForConversion+0x104>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6919      	ldr	r1, [r3, #16]
 8002522:	4b46      	ldr	r3, [pc, #280]	@ (800263c <HAL_ADC_PollForConversion+0x200>)
 8002524:	400b      	ands	r3, r1
 8002526:	2b00      	cmp	r3, #0
 8002528:	d108      	bne.n	800253c <HAL_ADC_PollForConversion+0x100>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68d9      	ldr	r1, [r3, #12]
 8002530:	4b43      	ldr	r3, [pc, #268]	@ (8002640 <HAL_ADC_PollForConversion+0x204>)
 8002532:	400b      	ands	r3, r1
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_ADC_PollForConversion+0x100>
 8002538:	2314      	movs	r3, #20
 800253a:	e020      	b.n	800257e <HAL_ADC_PollForConversion+0x142>
 800253c:	2329      	movs	r3, #41	@ 0x29
 800253e:	e01e      	b.n	800257e <HAL_ADC_PollForConversion+0x142>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6919      	ldr	r1, [r3, #16]
 8002546:	4b3d      	ldr	r3, [pc, #244]	@ (800263c <HAL_ADC_PollForConversion+0x200>)
 8002548:	400b      	ands	r3, r1
 800254a:	2b00      	cmp	r3, #0
 800254c:	d106      	bne.n	800255c <HAL_ADC_PollForConversion+0x120>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	68d9      	ldr	r1, [r3, #12]
 8002554:	4b3a      	ldr	r3, [pc, #232]	@ (8002640 <HAL_ADC_PollForConversion+0x204>)
 8002556:	400b      	ands	r3, r1
 8002558:	2b00      	cmp	r3, #0
 800255a:	d00d      	beq.n	8002578 <HAL_ADC_PollForConversion+0x13c>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	6919      	ldr	r1, [r3, #16]
 8002562:	4b38      	ldr	r3, [pc, #224]	@ (8002644 <HAL_ADC_PollForConversion+0x208>)
 8002564:	400b      	ands	r3, r1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d108      	bne.n	800257c <HAL_ADC_PollForConversion+0x140>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68d9      	ldr	r1, [r3, #12]
 8002570:	4b34      	ldr	r3, [pc, #208]	@ (8002644 <HAL_ADC_PollForConversion+0x208>)
 8002572:	400b      	ands	r3, r1
 8002574:	2b00      	cmp	r3, #0
 8002576:	d101      	bne.n	800257c <HAL_ADC_PollForConversion+0x140>
 8002578:	2354      	movs	r3, #84	@ 0x54
 800257a:	e000      	b.n	800257e <HAL_ADC_PollForConversion+0x142>
 800257c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800257e:	fb02 f303 	mul.w	r3, r2, r3
 8002582:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002584:	e021      	b.n	80025ca <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800258c:	d01a      	beq.n	80025c4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d007      	beq.n	80025a4 <HAL_ADC_PollForConversion+0x168>
 8002594:	f7ff fd72 	bl	800207c <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d20f      	bcs.n	80025c4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	693a      	ldr	r2, [r7, #16]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d90b      	bls.n	80025c4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	f043 0204 	orr.w	r2, r3, #4
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80025c0:	2303      	movs	r3, #3
 80025c2:	e030      	b.n	8002626 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	3301      	adds	r3, #1
 80025c8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d8d9      	bhi.n	8002586 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f06f 0212 	mvn.w	r2, #18
 80025da:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025e0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025f2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80025f6:	d115      	bne.n	8002624 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d111      	bne.n	8002624 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002604:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002610:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002614:	2b00      	cmp	r3, #0
 8002616:	d105      	bne.n	8002624 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261c:	f043 0201 	orr.w	r2, r3, #1
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	371c      	adds	r7, #28
 800262a:	46bd      	mov	sp, r7
 800262c:	bd90      	pop	{r4, r7, pc}
 800262e:	bf00      	nop
 8002630:	20000008 	.word	0x20000008
 8002634:	24924924 	.word	0x24924924
 8002638:	00924924 	.word	0x00924924
 800263c:	12492492 	.word	0x12492492
 8002640:	00492492 	.word	0x00492492
 8002644:	00249249 	.word	0x00249249

08002648 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002656:	4618      	mov	r0, r3
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr

08002660 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800266a:	2300      	movs	r3, #0
 800266c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x20>
 800267c:	2302      	movs	r3, #2
 800267e:	e0dc      	b.n	800283a <HAL_ADC_ConfigChannel+0x1da>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	2b06      	cmp	r3, #6
 800268e:	d81c      	bhi.n	80026ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	3b05      	subs	r3, #5
 80026a2:	221f      	movs	r2, #31
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	4019      	ands	r1, r3
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6818      	ldr	r0, [r3, #0]
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	4413      	add	r3, r2
 80026ba:	3b05      	subs	r3, #5
 80026bc:	fa00 f203 	lsl.w	r2, r0, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	430a      	orrs	r2, r1
 80026c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80026c8:	e03c      	b.n	8002744 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b0c      	cmp	r3, #12
 80026d0:	d81c      	bhi.n	800270c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	3b23      	subs	r3, #35	@ 0x23
 80026e4:	221f      	movs	r2, #31
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43db      	mvns	r3, r3
 80026ec:	4019      	ands	r1, r3
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	6818      	ldr	r0, [r3, #0]
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685a      	ldr	r2, [r3, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	3b23      	subs	r3, #35	@ 0x23
 80026fe:	fa00 f203 	lsl.w	r2, r0, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	430a      	orrs	r2, r1
 8002708:	631a      	str	r2, [r3, #48]	@ 0x30
 800270a:	e01b      	b.n	8002744 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	3b41      	subs	r3, #65	@ 0x41
 800271e:	221f      	movs	r2, #31
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	4019      	ands	r1, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	6818      	ldr	r0, [r3, #0]
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	4613      	mov	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	3b41      	subs	r3, #65	@ 0x41
 8002738:	fa00 f203 	lsl.w	r2, r0, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	430a      	orrs	r2, r1
 8002742:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b09      	cmp	r3, #9
 800274a:	d91c      	bls.n	8002786 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68d9      	ldr	r1, [r3, #12]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	4613      	mov	r3, r2
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	4413      	add	r3, r2
 800275c:	3b1e      	subs	r3, #30
 800275e:	2207      	movs	r2, #7
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	43db      	mvns	r3, r3
 8002766:	4019      	ands	r1, r3
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	6898      	ldr	r0, [r3, #8]
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4613      	mov	r3, r2
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	3b1e      	subs	r3, #30
 8002778:	fa00 f203 	lsl.w	r2, r0, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	60da      	str	r2, [r3, #12]
 8002784:	e019      	b.n	80027ba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	6919      	ldr	r1, [r3, #16]
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4613      	mov	r3, r2
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	4413      	add	r3, r2
 8002796:	2207      	movs	r2, #7
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	43db      	mvns	r3, r3
 800279e:	4019      	ands	r1, r3
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	6898      	ldr	r0, [r3, #8]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	4613      	mov	r3, r2
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	4413      	add	r3, r2
 80027ae:	fa00 f203 	lsl.w	r2, r0, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b10      	cmp	r3, #16
 80027c0:	d003      	beq.n	80027ca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027c6:	2b11      	cmp	r3, #17
 80027c8:	d132      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002844 <HAL_ADC_ConfigChannel+0x1e4>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d125      	bne.n	8002820 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d126      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80027f0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2b10      	cmp	r3, #16
 80027f8:	d11a      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027fa:	4b13      	ldr	r3, [pc, #76]	@ (8002848 <HAL_ADC_ConfigChannel+0x1e8>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a13      	ldr	r2, [pc, #76]	@ (800284c <HAL_ADC_ConfigChannel+0x1ec>)
 8002800:	fba2 2303 	umull	r2, r3, r2, r3
 8002804:	0c9a      	lsrs	r2, r3, #18
 8002806:	4613      	mov	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	4413      	add	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002810:	e002      	b.n	8002818 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	3b01      	subs	r3, #1
 8002816:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f9      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x1b2>
 800281e:	e007      	b.n	8002830 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002824:	f043 0220 	orr.w	r2, r3, #32
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002838:	7bfb      	ldrb	r3, [r7, #15]
}
 800283a:	4618      	mov	r0, r3
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	40012400 	.word	0x40012400
 8002848:	20000008 	.word	0x20000008
 800284c:	431bde83 	.word	0x431bde83

08002850 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800285c:	2300      	movs	r3, #0
 800285e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 0301 	and.w	r3, r3, #1
 800286a:	2b01      	cmp	r3, #1
 800286c:	d040      	beq.n	80028f0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f042 0201 	orr.w	r2, r2, #1
 800287c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800287e:	4b1f      	ldr	r3, [pc, #124]	@ (80028fc <ADC_Enable+0xac>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a1f      	ldr	r2, [pc, #124]	@ (8002900 <ADC_Enable+0xb0>)
 8002884:	fba2 2303 	umull	r2, r3, r2, r3
 8002888:	0c9b      	lsrs	r3, r3, #18
 800288a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800288c:	e002      	b.n	8002894 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800288e:	68bb      	ldr	r3, [r7, #8]
 8002890:	3b01      	subs	r3, #1
 8002892:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f9      	bne.n	800288e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800289a:	f7ff fbef 	bl	800207c <HAL_GetTick>
 800289e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028a0:	e01f      	b.n	80028e2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028a2:	f7ff fbeb 	bl	800207c <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d918      	bls.n	80028e2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d011      	beq.n	80028e2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c2:	f043 0210 	orr.w	r2, r3, #16
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ce:	f043 0201 	orr.w	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e007      	b.n	80028f2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d1d8      	bne.n	80028a2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	20000008 	.word	0x20000008
 8002900:	431bde83 	.word	0x431bde83

08002904 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800290c:	2300      	movs	r3, #0
 800290e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b01      	cmp	r3, #1
 800291c:	d12e      	bne.n	800297c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 0201 	bic.w	r2, r2, #1
 800292c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800292e:	f7ff fba5 	bl	800207c <HAL_GetTick>
 8002932:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002934:	e01b      	b.n	800296e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002936:	f7ff fba1 	bl	800207c <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d914      	bls.n	800296e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b01      	cmp	r3, #1
 8002950:	d10d      	bne.n	800296e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002956:	f043 0210 	orr.w	r2, r3, #16
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002962:	f043 0201 	orr.w	r2, r3, #1
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e007      	b.n	800297e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b01      	cmp	r3, #1
 800297a:	d0dc      	beq.n	8002936 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3710      	adds	r7, #16
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002988:	b590      	push	{r4, r7, lr}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d101      	bne.n	80029a6 <HAL_ADCEx_Calibration_Start+0x1e>
 80029a2:	2302      	movs	r3, #2
 80029a4:	e097      	b.n	8002ad6 <HAL_ADCEx_Calibration_Start+0x14e>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ffa8 	bl	8002904 <ADC_ConversionStop_Disable>
 80029b4:	4603      	mov	r3, r0
 80029b6:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff ff49 	bl	8002850 <ADC_Enable>
 80029be:	4603      	mov	r3, r0
 80029c0:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80029c2:	7dfb      	ldrb	r3, [r7, #23]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f040 8081 	bne.w	8002acc <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ce:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029d2:	f023 0302 	bic.w	r3, r3, #2
 80029d6:	f043 0202 	orr.w	r2, r3, #2
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80029de:	4b40      	ldr	r3, [pc, #256]	@ (8002ae0 <HAL_ADCEx_Calibration_Start+0x158>)
 80029e0:	681c      	ldr	r4, [r3, #0]
 80029e2:	2002      	movs	r0, #2
 80029e4:	f001 fc8a 	bl	80042fc <HAL_RCCEx_GetPeriphCLKFreq>
 80029e8:	4603      	mov	r3, r0
 80029ea:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80029ee:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80029f0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80029f2:	e002      	b.n	80029fa <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1f9      	bne.n	80029f4 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0208 	orr.w	r2, r2, #8
 8002a0e:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002a10:	f7ff fb34 	bl	800207c <HAL_GetTick>
 8002a14:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a16:	e01b      	b.n	8002a50 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002a18:	f7ff fb30 	bl	800207c <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b0a      	cmp	r3, #10
 8002a24:	d914      	bls.n	8002a50 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f003 0308 	and.w	r3, r3, #8
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d00d      	beq.n	8002a50 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a38:	f023 0312 	bic.w	r3, r3, #18
 8002a3c:	f043 0210 	orr.w	r2, r3, #16
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e042      	b.n	8002ad6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f003 0308 	and.w	r3, r3, #8
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1dc      	bne.n	8002a18 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	689a      	ldr	r2, [r3, #8]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 0204 	orr.w	r2, r2, #4
 8002a6c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002a6e:	f7ff fb05 	bl	800207c <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002a74:	e01b      	b.n	8002aae <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002a76:	f7ff fb01 	bl	800207c <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b0a      	cmp	r3, #10
 8002a82:	d914      	bls.n	8002aae <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d00d      	beq.n	8002aae <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a96:	f023 0312 	bic.w	r3, r3, #18
 8002a9a:	f043 0210 	orr.w	r2, r3, #16
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e013      	b.n	8002ad6 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d1dc      	bne.n	8002a76 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac0:	f023 0303 	bic.w	r3, r3, #3
 8002ac4:	f043 0201 	orr.w	r2, r3, #1
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ad4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	371c      	adds	r7, #28
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd90      	pop	{r4, r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000008 	.word	0x20000008

08002ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f003 0307 	and.w	r3, r3, #7
 8002af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002af4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b28 <__NVIC_SetPriorityGrouping+0x44>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b00:	4013      	ands	r3, r2
 8002b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b16:	4a04      	ldr	r2, [pc, #16]	@ (8002b28 <__NVIC_SetPriorityGrouping+0x44>)
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	60d3      	str	r3, [r2, #12]
}
 8002b1c:	bf00      	nop
 8002b1e:	3714      	adds	r7, #20
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	e000ed00 	.word	0xe000ed00

08002b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b30:	4b04      	ldr	r3, [pc, #16]	@ (8002b44 <__NVIC_GetPriorityGrouping+0x18>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	0a1b      	lsrs	r3, r3, #8
 8002b36:	f003 0307 	and.w	r3, r3, #7
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bc80      	pop	{r7}
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	e000ed00 	.word	0xe000ed00

08002b48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	db0b      	blt.n	8002b72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	f003 021f 	and.w	r2, r3, #31
 8002b60:	4906      	ldr	r1, [pc, #24]	@ (8002b7c <__NVIC_EnableIRQ+0x34>)
 8002b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b66:	095b      	lsrs	r3, r3, #5
 8002b68:	2001      	movs	r0, #1
 8002b6a:	fa00 f202 	lsl.w	r2, r0, r2
 8002b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b72:	bf00      	nop
 8002b74:	370c      	adds	r7, #12
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bc80      	pop	{r7}
 8002b7a:	4770      	bx	lr
 8002b7c:	e000e100 	.word	0xe000e100

08002b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	6039      	str	r1, [r7, #0]
 8002b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	db0a      	blt.n	8002baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	490c      	ldr	r1, [pc, #48]	@ (8002bcc <__NVIC_SetPriority+0x4c>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	0112      	lsls	r2, r2, #4
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba8:	e00a      	b.n	8002bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4908      	ldr	r1, [pc, #32]	@ (8002bd0 <__NVIC_SetPriority+0x50>)
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	3b04      	subs	r3, #4
 8002bb8:	0112      	lsls	r2, r2, #4
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	761a      	strb	r2, [r3, #24]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bc80      	pop	{r7}
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000e100 	.word	0xe000e100
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b089      	sub	sp, #36	@ 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f1c3 0307 	rsb	r3, r3, #7
 8002bee:	2b04      	cmp	r3, #4
 8002bf0:	bf28      	it	cs
 8002bf2:	2304      	movcs	r3, #4
 8002bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	2b06      	cmp	r3, #6
 8002bfc:	d902      	bls.n	8002c04 <NVIC_EncodePriority+0x30>
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3b03      	subs	r3, #3
 8002c02:	e000      	b.n	8002c06 <NVIC_EncodePriority+0x32>
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c08:	f04f 32ff 	mov.w	r2, #4294967295
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43da      	mvns	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	401a      	ands	r2, r3
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	43d9      	mvns	r1, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	4313      	orrs	r3, r2
         );
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3724      	adds	r7, #36	@ 0x24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3b01      	subs	r3, #1
 8002c44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c48:	d301      	bcc.n	8002c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e00f      	b.n	8002c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c78 <SysTick_Config+0x40>)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c56:	210f      	movs	r1, #15
 8002c58:	f04f 30ff 	mov.w	r0, #4294967295
 8002c5c:	f7ff ff90 	bl	8002b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c60:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <SysTick_Config+0x40>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c66:	4b04      	ldr	r3, [pc, #16]	@ (8002c78 <SysTick_Config+0x40>)
 8002c68:	2207      	movs	r2, #7
 8002c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	e000e010 	.word	0xe000e010

08002c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f7ff ff2d 	bl	8002ae4 <__NVIC_SetPriorityGrouping>
}
 8002c8a:	bf00      	nop
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b086      	sub	sp, #24
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	4603      	mov	r3, r0
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607a      	str	r2, [r7, #4]
 8002c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca4:	f7ff ff42 	bl	8002b2c <__NVIC_GetPriorityGrouping>
 8002ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	68b9      	ldr	r1, [r7, #8]
 8002cae:	6978      	ldr	r0, [r7, #20]
 8002cb0:	f7ff ff90 	bl	8002bd4 <NVIC_EncodePriority>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cba:	4611      	mov	r1, r2
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff ff5f 	bl	8002b80 <__NVIC_SetPriority>
}
 8002cc2:	bf00      	nop
 8002cc4:	3718      	adds	r7, #24
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ff35 	bl	8002b48 <__NVIC_EnableIRQ>
}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b082      	sub	sp, #8
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7ff ffa2 	bl	8002c38 <SysTick_Config>
 8002cf4:	4603      	mov	r3, r0
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
	...

08002d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b08b      	sub	sp, #44	@ 0x2c
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d12:	e169      	b.n	8002fe8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d14:	2201      	movs	r2, #1
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	69fa      	ldr	r2, [r7, #28]
 8002d24:	4013      	ands	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	f040 8158 	bne.w	8002fe2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	4a9a      	ldr	r2, [pc, #616]	@ (8002fa0 <HAL_GPIO_Init+0x2a0>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d05e      	beq.n	8002dfa <HAL_GPIO_Init+0xfa>
 8002d3c:	4a98      	ldr	r2, [pc, #608]	@ (8002fa0 <HAL_GPIO_Init+0x2a0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d875      	bhi.n	8002e2e <HAL_GPIO_Init+0x12e>
 8002d42:	4a98      	ldr	r2, [pc, #608]	@ (8002fa4 <HAL_GPIO_Init+0x2a4>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d058      	beq.n	8002dfa <HAL_GPIO_Init+0xfa>
 8002d48:	4a96      	ldr	r2, [pc, #600]	@ (8002fa4 <HAL_GPIO_Init+0x2a4>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d86f      	bhi.n	8002e2e <HAL_GPIO_Init+0x12e>
 8002d4e:	4a96      	ldr	r2, [pc, #600]	@ (8002fa8 <HAL_GPIO_Init+0x2a8>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d052      	beq.n	8002dfa <HAL_GPIO_Init+0xfa>
 8002d54:	4a94      	ldr	r2, [pc, #592]	@ (8002fa8 <HAL_GPIO_Init+0x2a8>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d869      	bhi.n	8002e2e <HAL_GPIO_Init+0x12e>
 8002d5a:	4a94      	ldr	r2, [pc, #592]	@ (8002fac <HAL_GPIO_Init+0x2ac>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d04c      	beq.n	8002dfa <HAL_GPIO_Init+0xfa>
 8002d60:	4a92      	ldr	r2, [pc, #584]	@ (8002fac <HAL_GPIO_Init+0x2ac>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d863      	bhi.n	8002e2e <HAL_GPIO_Init+0x12e>
 8002d66:	4a92      	ldr	r2, [pc, #584]	@ (8002fb0 <HAL_GPIO_Init+0x2b0>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d046      	beq.n	8002dfa <HAL_GPIO_Init+0xfa>
 8002d6c:	4a90      	ldr	r2, [pc, #576]	@ (8002fb0 <HAL_GPIO_Init+0x2b0>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d85d      	bhi.n	8002e2e <HAL_GPIO_Init+0x12e>
 8002d72:	2b12      	cmp	r3, #18
 8002d74:	d82a      	bhi.n	8002dcc <HAL_GPIO_Init+0xcc>
 8002d76:	2b12      	cmp	r3, #18
 8002d78:	d859      	bhi.n	8002e2e <HAL_GPIO_Init+0x12e>
 8002d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8002d80 <HAL_GPIO_Init+0x80>)
 8002d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d80:	08002dfb 	.word	0x08002dfb
 8002d84:	08002dd5 	.word	0x08002dd5
 8002d88:	08002de7 	.word	0x08002de7
 8002d8c:	08002e29 	.word	0x08002e29
 8002d90:	08002e2f 	.word	0x08002e2f
 8002d94:	08002e2f 	.word	0x08002e2f
 8002d98:	08002e2f 	.word	0x08002e2f
 8002d9c:	08002e2f 	.word	0x08002e2f
 8002da0:	08002e2f 	.word	0x08002e2f
 8002da4:	08002e2f 	.word	0x08002e2f
 8002da8:	08002e2f 	.word	0x08002e2f
 8002dac:	08002e2f 	.word	0x08002e2f
 8002db0:	08002e2f 	.word	0x08002e2f
 8002db4:	08002e2f 	.word	0x08002e2f
 8002db8:	08002e2f 	.word	0x08002e2f
 8002dbc:	08002e2f 	.word	0x08002e2f
 8002dc0:	08002e2f 	.word	0x08002e2f
 8002dc4:	08002ddd 	.word	0x08002ddd
 8002dc8:	08002df1 	.word	0x08002df1
 8002dcc:	4a79      	ldr	r2, [pc, #484]	@ (8002fb4 <HAL_GPIO_Init+0x2b4>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d013      	beq.n	8002dfa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002dd2:	e02c      	b.n	8002e2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	623b      	str	r3, [r7, #32]
          break;
 8002dda:	e029      	b.n	8002e30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	3304      	adds	r3, #4
 8002de2:	623b      	str	r3, [r7, #32]
          break;
 8002de4:	e024      	b.n	8002e30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	3308      	adds	r3, #8
 8002dec:	623b      	str	r3, [r7, #32]
          break;
 8002dee:	e01f      	b.n	8002e30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	330c      	adds	r3, #12
 8002df6:	623b      	str	r3, [r7, #32]
          break;
 8002df8:	e01a      	b.n	8002e30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d102      	bne.n	8002e08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e02:	2304      	movs	r3, #4
 8002e04:	623b      	str	r3, [r7, #32]
          break;
 8002e06:	e013      	b.n	8002e30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d105      	bne.n	8002e1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e10:	2308      	movs	r3, #8
 8002e12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	69fa      	ldr	r2, [r7, #28]
 8002e18:	611a      	str	r2, [r3, #16]
          break;
 8002e1a:	e009      	b.n	8002e30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e1c:	2308      	movs	r3, #8
 8002e1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	69fa      	ldr	r2, [r7, #28]
 8002e24:	615a      	str	r2, [r3, #20]
          break;
 8002e26:	e003      	b.n	8002e30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	623b      	str	r3, [r7, #32]
          break;
 8002e2c:	e000      	b.n	8002e30 <HAL_GPIO_Init+0x130>
          break;
 8002e2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	2bff      	cmp	r3, #255	@ 0xff
 8002e34:	d801      	bhi.n	8002e3a <HAL_GPIO_Init+0x13a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	e001      	b.n	8002e3e <HAL_GPIO_Init+0x13e>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	2bff      	cmp	r3, #255	@ 0xff
 8002e44:	d802      	bhi.n	8002e4c <HAL_GPIO_Init+0x14c>
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	e002      	b.n	8002e52 <HAL_GPIO_Init+0x152>
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4e:	3b08      	subs	r3, #8
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	210f      	movs	r1, #15
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e60:	43db      	mvns	r3, r3
 8002e62:	401a      	ands	r2, r3
 8002e64:	6a39      	ldr	r1, [r7, #32]
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6c:	431a      	orrs	r2, r3
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	f000 80b1 	beq.w	8002fe2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e80:	4b4d      	ldr	r3, [pc, #308]	@ (8002fb8 <HAL_GPIO_Init+0x2b8>)
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	4a4c      	ldr	r2, [pc, #304]	@ (8002fb8 <HAL_GPIO_Init+0x2b8>)
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	6193      	str	r3, [r2, #24]
 8002e8c:	4b4a      	ldr	r3, [pc, #296]	@ (8002fb8 <HAL_GPIO_Init+0x2b8>)
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	60bb      	str	r3, [r7, #8]
 8002e96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002e98:	4a48      	ldr	r2, [pc, #288]	@ (8002fbc <HAL_GPIO_Init+0x2bc>)
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	089b      	lsrs	r3, r3, #2
 8002e9e:	3302      	adds	r3, #2
 8002ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ea4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	f003 0303 	and.w	r3, r3, #3
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	220f      	movs	r2, #15
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	68fa      	ldr	r2, [r7, #12]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4a40      	ldr	r2, [pc, #256]	@ (8002fc0 <HAL_GPIO_Init+0x2c0>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d013      	beq.n	8002eec <HAL_GPIO_Init+0x1ec>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8002fc4 <HAL_GPIO_Init+0x2c4>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d00d      	beq.n	8002ee8 <HAL_GPIO_Init+0x1e8>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a3e      	ldr	r2, [pc, #248]	@ (8002fc8 <HAL_GPIO_Init+0x2c8>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d007      	beq.n	8002ee4 <HAL_GPIO_Init+0x1e4>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	4a3d      	ldr	r2, [pc, #244]	@ (8002fcc <HAL_GPIO_Init+0x2cc>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d101      	bne.n	8002ee0 <HAL_GPIO_Init+0x1e0>
 8002edc:	2303      	movs	r3, #3
 8002ede:	e006      	b.n	8002eee <HAL_GPIO_Init+0x1ee>
 8002ee0:	2304      	movs	r3, #4
 8002ee2:	e004      	b.n	8002eee <HAL_GPIO_Init+0x1ee>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e002      	b.n	8002eee <HAL_GPIO_Init+0x1ee>
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e000      	b.n	8002eee <HAL_GPIO_Init+0x1ee>
 8002eec:	2300      	movs	r3, #0
 8002eee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ef0:	f002 0203 	and.w	r2, r2, #3
 8002ef4:	0092      	lsls	r2, r2, #2
 8002ef6:	4093      	lsls	r3, r2
 8002ef8:	68fa      	ldr	r2, [r7, #12]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002efe:	492f      	ldr	r1, [pc, #188]	@ (8002fbc <HAL_GPIO_Init+0x2bc>)
 8002f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f02:	089b      	lsrs	r3, r3, #2
 8002f04:	3302      	adds	r3, #2
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d006      	beq.n	8002f26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f18:	4b2d      	ldr	r3, [pc, #180]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	492c      	ldr	r1, [pc, #176]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	608b      	str	r3, [r1, #8]
 8002f24:	e006      	b.n	8002f34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f26:	4b2a      	ldr	r3, [pc, #168]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	43db      	mvns	r3, r3
 8002f2e:	4928      	ldr	r1, [pc, #160]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d006      	beq.n	8002f4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002f40:	4b23      	ldr	r3, [pc, #140]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f42:	68da      	ldr	r2, [r3, #12]
 8002f44:	4922      	ldr	r1, [pc, #136]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f46:	69bb      	ldr	r3, [r7, #24]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	60cb      	str	r3, [r1, #12]
 8002f4c:	e006      	b.n	8002f5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002f4e:	4b20      	ldr	r3, [pc, #128]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	491e      	ldr	r1, [pc, #120]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d006      	beq.n	8002f76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f68:	4b19      	ldr	r3, [pc, #100]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	4918      	ldr	r1, [pc, #96]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	604b      	str	r3, [r1, #4]
 8002f74:	e006      	b.n	8002f84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f76:	4b16      	ldr	r3, [pc, #88]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f78:	685a      	ldr	r2, [r3, #4]
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	4914      	ldr	r1, [pc, #80]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f80:	4013      	ands	r3, r2
 8002f82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d021      	beq.n	8002fd4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f90:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	490e      	ldr	r1, [pc, #56]	@ (8002fd0 <HAL_GPIO_Init+0x2d0>)
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	600b      	str	r3, [r1, #0]
 8002f9c:	e021      	b.n	8002fe2 <HAL_GPIO_Init+0x2e2>
 8002f9e:	bf00      	nop
 8002fa0:	10320000 	.word	0x10320000
 8002fa4:	10310000 	.word	0x10310000
 8002fa8:	10220000 	.word	0x10220000
 8002fac:	10210000 	.word	0x10210000
 8002fb0:	10120000 	.word	0x10120000
 8002fb4:	10110000 	.word	0x10110000
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	40010000 	.word	0x40010000
 8002fc0:	40010800 	.word	0x40010800
 8002fc4:	40010c00 	.word	0x40010c00
 8002fc8:	40011000 	.word	0x40011000
 8002fcc:	40011400 	.word	0x40011400
 8002fd0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	43db      	mvns	r3, r3
 8002fdc:	4909      	ldr	r1, [pc, #36]	@ (8003004 <HAL_GPIO_Init+0x304>)
 8002fde:	4013      	ands	r3, r2
 8002fe0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fee:	fa22 f303 	lsr.w	r3, r2, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f47f ae8e 	bne.w	8002d14 <HAL_GPIO_Init+0x14>
  }
}
 8002ff8:	bf00      	nop
 8002ffa:	bf00      	nop
 8002ffc:	372c      	adds	r7, #44	@ 0x2c
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bc80      	pop	{r7}
 8003002:	4770      	bx	lr
 8003004:	40010400 	.word	0x40010400

08003008 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	807b      	strh	r3, [r7, #2]
 8003014:	4613      	mov	r3, r2
 8003016:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003018:	787b      	ldrb	r3, [r7, #1]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003024:	e003      	b.n	800302e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003026:	887b      	ldrh	r3, [r7, #2]
 8003028:	041a      	lsls	r2, r3, #16
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	611a      	str	r2, [r3, #16]
}
 800302e:	bf00      	nop
 8003030:	370c      	adds	r7, #12
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr

08003038 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e12b      	b.n	80032a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fe fa7c 	bl	800155c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2224      	movs	r2, #36	@ 0x24
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 0201 	bic.w	r2, r2, #1
 800307a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800308a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800309a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800309c:	f001 f832 	bl	8004104 <HAL_RCC_GetPCLK1Freq>
 80030a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	4a81      	ldr	r2, [pc, #516]	@ (80032ac <HAL_I2C_Init+0x274>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d807      	bhi.n	80030bc <HAL_I2C_Init+0x84>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4a80      	ldr	r2, [pc, #512]	@ (80032b0 <HAL_I2C_Init+0x278>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	bf94      	ite	ls
 80030b4:	2301      	movls	r3, #1
 80030b6:	2300      	movhi	r3, #0
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	e006      	b.n	80030ca <HAL_I2C_Init+0x92>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4a7d      	ldr	r2, [pc, #500]	@ (80032b4 <HAL_I2C_Init+0x27c>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	bf94      	ite	ls
 80030c4:	2301      	movls	r3, #1
 80030c6:	2300      	movhi	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e0e7      	b.n	80032a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	4a78      	ldr	r2, [pc, #480]	@ (80032b8 <HAL_I2C_Init+0x280>)
 80030d6:	fba2 2303 	umull	r2, r3, r2, r3
 80030da:	0c9b      	lsrs	r3, r3, #18
 80030dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	6a1b      	ldr	r3, [r3, #32]
 80030f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	4a6a      	ldr	r2, [pc, #424]	@ (80032ac <HAL_I2C_Init+0x274>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d802      	bhi.n	800310c <HAL_I2C_Init+0xd4>
 8003106:	68bb      	ldr	r3, [r7, #8]
 8003108:	3301      	adds	r3, #1
 800310a:	e009      	b.n	8003120 <HAL_I2C_Init+0xe8>
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003112:	fb02 f303 	mul.w	r3, r2, r3
 8003116:	4a69      	ldr	r2, [pc, #420]	@ (80032bc <HAL_I2C_Init+0x284>)
 8003118:	fba2 2303 	umull	r2, r3, r2, r3
 800311c:	099b      	lsrs	r3, r3, #6
 800311e:	3301      	adds	r3, #1
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	430b      	orrs	r3, r1
 8003126:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003132:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	495c      	ldr	r1, [pc, #368]	@ (80032ac <HAL_I2C_Init+0x274>)
 800313c:	428b      	cmp	r3, r1
 800313e:	d819      	bhi.n	8003174 <HAL_I2C_Init+0x13c>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	1e59      	subs	r1, r3, #1
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	fbb1 f3f3 	udiv	r3, r1, r3
 800314e:	1c59      	adds	r1, r3, #1
 8003150:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003154:	400b      	ands	r3, r1
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00a      	beq.n	8003170 <HAL_I2C_Init+0x138>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	1e59      	subs	r1, r3, #1
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	fbb1 f3f3 	udiv	r3, r1, r3
 8003168:	3301      	adds	r3, #1
 800316a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800316e:	e051      	b.n	8003214 <HAL_I2C_Init+0x1dc>
 8003170:	2304      	movs	r3, #4
 8003172:	e04f      	b.n	8003214 <HAL_I2C_Init+0x1dc>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d111      	bne.n	80031a0 <HAL_I2C_Init+0x168>
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	1e58      	subs	r0, r3, #1
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6859      	ldr	r1, [r3, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	440b      	add	r3, r1
 800318a:	fbb0 f3f3 	udiv	r3, r0, r3
 800318e:	3301      	adds	r3, #1
 8003190:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003194:	2b00      	cmp	r3, #0
 8003196:	bf0c      	ite	eq
 8003198:	2301      	moveq	r3, #1
 800319a:	2300      	movne	r3, #0
 800319c:	b2db      	uxtb	r3, r3
 800319e:	e012      	b.n	80031c6 <HAL_I2C_Init+0x18e>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	1e58      	subs	r0, r3, #1
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6859      	ldr	r1, [r3, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	440b      	add	r3, r1
 80031ae:	0099      	lsls	r1, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80031b6:	3301      	adds	r3, #1
 80031b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031bc:	2b00      	cmp	r3, #0
 80031be:	bf0c      	ite	eq
 80031c0:	2301      	moveq	r3, #1
 80031c2:	2300      	movne	r3, #0
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <HAL_I2C_Init+0x196>
 80031ca:	2301      	movs	r3, #1
 80031cc:	e022      	b.n	8003214 <HAL_I2C_Init+0x1dc>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10e      	bne.n	80031f4 <HAL_I2C_Init+0x1bc>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	1e58      	subs	r0, r3, #1
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6859      	ldr	r1, [r3, #4]
 80031de:	460b      	mov	r3, r1
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	440b      	add	r3, r1
 80031e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80031e8:	3301      	adds	r3, #1
 80031ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031f2:	e00f      	b.n	8003214 <HAL_I2C_Init+0x1dc>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	1e58      	subs	r0, r3, #1
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6859      	ldr	r1, [r3, #4]
 80031fc:	460b      	mov	r3, r1
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	440b      	add	r3, r1
 8003202:	0099      	lsls	r1, r3, #2
 8003204:	440b      	add	r3, r1
 8003206:	fbb0 f3f3 	udiv	r3, r0, r3
 800320a:	3301      	adds	r3, #1
 800320c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003210:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	6809      	ldr	r1, [r1, #0]
 8003218:	4313      	orrs	r3, r2
 800321a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	69da      	ldr	r2, [r3, #28]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	431a      	orrs	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003242:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6911      	ldr	r1, [r2, #16]
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	68d2      	ldr	r2, [r2, #12]
 800324e:	4311      	orrs	r1, r2
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	430b      	orrs	r3, r1
 8003256:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	695a      	ldr	r2, [r3, #20]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f042 0201 	orr.w	r2, r2, #1
 8003282:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2220      	movs	r2, #32
 800328e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	000186a0 	.word	0x000186a0
 80032b0:	001e847f 	.word	0x001e847f
 80032b4:	003d08ff 	.word	0x003d08ff
 80032b8:	431bde83 	.word	0x431bde83
 80032bc:	10624dd3 	.word	0x10624dd3

080032c0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b088      	sub	sp, #32
 80032c4:	af02      	add	r7, sp, #8
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	607a      	str	r2, [r7, #4]
 80032ca:	461a      	mov	r2, r3
 80032cc:	460b      	mov	r3, r1
 80032ce:	817b      	strh	r3, [r7, #10]
 80032d0:	4613      	mov	r3, r2
 80032d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032d4:	f7fe fed2 	bl	800207c <HAL_GetTick>
 80032d8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b20      	cmp	r3, #32
 80032e4:	f040 80e0 	bne.w	80034a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	2319      	movs	r3, #25
 80032ee:	2201      	movs	r2, #1
 80032f0:	4970      	ldr	r1, [pc, #448]	@ (80034b4 <HAL_I2C_Master_Transmit+0x1f4>)
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 f964 	bl	80035c0 <I2C_WaitOnFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80032fe:	2302      	movs	r3, #2
 8003300:	e0d3      	b.n	80034aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_I2C_Master_Transmit+0x50>
 800330c:	2302      	movs	r3, #2
 800330e:	e0cc      	b.n	80034aa <HAL_I2C_Master_Transmit+0x1ea>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b01      	cmp	r3, #1
 8003324:	d007      	beq.n	8003336 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f042 0201 	orr.w	r2, r2, #1
 8003334:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003344:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2221      	movs	r2, #33	@ 0x21
 800334a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2210      	movs	r2, #16
 8003352:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	893a      	ldrh	r2, [r7, #8]
 8003366:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	4a50      	ldr	r2, [pc, #320]	@ (80034b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003376:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003378:	8979      	ldrh	r1, [r7, #10]
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	6a3a      	ldr	r2, [r7, #32]
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 f89c 	bl	80034bc <I2C_MasterRequestWrite>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e08d      	b.n	80034aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338e:	2300      	movs	r3, #0
 8003390:	613b      	str	r3, [r7, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	613b      	str	r3, [r7, #16]
 80033a2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80033a4:	e066      	b.n	8003474 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	6a39      	ldr	r1, [r7, #32]
 80033aa:	68f8      	ldr	r0, [r7, #12]
 80033ac:	f000 fa22 	bl	80037f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d00d      	beq.n	80033d2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d107      	bne.n	80033ce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e06b      	b.n	80034aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	781a      	ldrb	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e2:	1c5a      	adds	r2, r3, #1
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	3b01      	subs	r3, #1
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033fa:	3b01      	subs	r3, #1
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	695b      	ldr	r3, [r3, #20]
 8003408:	f003 0304 	and.w	r3, r3, #4
 800340c:	2b04      	cmp	r3, #4
 800340e:	d11b      	bne.n	8003448 <HAL_I2C_Master_Transmit+0x188>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003414:	2b00      	cmp	r3, #0
 8003416:	d017      	beq.n	8003448 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341c:	781a      	ldrb	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	1c5a      	adds	r2, r3, #1
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003432:	b29b      	uxth	r3, r3
 8003434:	3b01      	subs	r3, #1
 8003436:	b29a      	uxth	r2, r3
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003440:	3b01      	subs	r3, #1
 8003442:	b29a      	uxth	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	6a39      	ldr	r1, [r7, #32]
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fa19 	bl	8003884 <I2C_WaitOnBTFFlagUntilTimeout>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d00d      	beq.n	8003474 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345c:	2b04      	cmp	r3, #4
 800345e:	d107      	bne.n	8003470 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800346e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e01a      	b.n	80034aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003478:	2b00      	cmp	r3, #0
 800347a:	d194      	bne.n	80033a6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800348a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034a4:	2300      	movs	r3, #0
 80034a6:	e000      	b.n	80034aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80034a8:	2302      	movs	r3, #2
  }
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3718      	adds	r7, #24
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	00100002 	.word	0x00100002
 80034b8:	ffff0000 	.word	0xffff0000

080034bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b088      	sub	sp, #32
 80034c0:	af02      	add	r7, sp, #8
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	607a      	str	r2, [r7, #4]
 80034c6:	603b      	str	r3, [r7, #0]
 80034c8:	460b      	mov	r3, r1
 80034ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2b08      	cmp	r3, #8
 80034d6:	d006      	beq.n	80034e6 <I2C_MasterRequestWrite+0x2a>
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d003      	beq.n	80034e6 <I2C_MasterRequestWrite+0x2a>
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034e4:	d108      	bne.n	80034f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034f4:	601a      	str	r2, [r3, #0]
 80034f6:	e00b      	b.n	8003510 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fc:	2b12      	cmp	r3, #18
 80034fe:	d107      	bne.n	8003510 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800350e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 f84f 	bl	80035c0 <I2C_WaitOnFlagUntilTimeout>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00d      	beq.n	8003544 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003532:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003536:	d103      	bne.n	8003540 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800353e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e035      	b.n	80035b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800354c:	d108      	bne.n	8003560 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800354e:	897b      	ldrh	r3, [r7, #10]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800355c:	611a      	str	r2, [r3, #16]
 800355e:	e01b      	b.n	8003598 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003560:	897b      	ldrh	r3, [r7, #10]
 8003562:	11db      	asrs	r3, r3, #7
 8003564:	b2db      	uxtb	r3, r3
 8003566:	f003 0306 	and.w	r3, r3, #6
 800356a:	b2db      	uxtb	r3, r3
 800356c:	f063 030f 	orn	r3, r3, #15
 8003570:	b2da      	uxtb	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	490e      	ldr	r1, [pc, #56]	@ (80035b8 <I2C_MasterRequestWrite+0xfc>)
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f898 	bl	80036b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e010      	b.n	80035b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800358e:	897b      	ldrh	r3, [r7, #10]
 8003590:	b2da      	uxtb	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	4907      	ldr	r1, [pc, #28]	@ (80035bc <I2C_MasterRequestWrite+0x100>)
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f888 	bl	80036b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e000      	b.n	80035b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	00010008 	.word	0x00010008
 80035bc:	00010002 	.word	0x00010002

080035c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	603b      	str	r3, [r7, #0]
 80035cc:	4613      	mov	r3, r2
 80035ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035d0:	e048      	b.n	8003664 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035d8:	d044      	beq.n	8003664 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035da:	f7fe fd4f 	bl	800207c <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d302      	bcc.n	80035f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d139      	bne.n	8003664 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	0c1b      	lsrs	r3, r3, #16
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d10d      	bne.n	8003616 <I2C_WaitOnFlagUntilTimeout+0x56>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	43da      	mvns	r2, r3
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	4013      	ands	r3, r2
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf0c      	ite	eq
 800360c:	2301      	moveq	r3, #1
 800360e:	2300      	movne	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	e00c      	b.n	8003630 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	699b      	ldr	r3, [r3, #24]
 800361c:	43da      	mvns	r2, r3
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	4013      	ands	r3, r2
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	bf0c      	ite	eq
 8003628:	2301      	moveq	r3, #1
 800362a:	2300      	movne	r3, #0
 800362c:	b2db      	uxtb	r3, r3
 800362e:	461a      	mov	r2, r3
 8003630:	79fb      	ldrb	r3, [r7, #7]
 8003632:	429a      	cmp	r2, r3
 8003634:	d116      	bne.n	8003664 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2220      	movs	r2, #32
 8003640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	f043 0220 	orr.w	r2, r3, #32
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e023      	b.n	80036ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	0c1b      	lsrs	r3, r3, #16
 8003668:	b2db      	uxtb	r3, r3
 800366a:	2b01      	cmp	r3, #1
 800366c:	d10d      	bne.n	800368a <I2C_WaitOnFlagUntilTimeout+0xca>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	43da      	mvns	r2, r3
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	4013      	ands	r3, r2
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	bf0c      	ite	eq
 8003680:	2301      	moveq	r3, #1
 8003682:	2300      	movne	r3, #0
 8003684:	b2db      	uxtb	r3, r3
 8003686:	461a      	mov	r2, r3
 8003688:	e00c      	b.n	80036a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	43da      	mvns	r2, r3
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	bf0c      	ite	eq
 800369c:	2301      	moveq	r3, #1
 800369e:	2300      	movne	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	461a      	mov	r2, r3
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d093      	beq.n	80035d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3710      	adds	r7, #16
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	60f8      	str	r0, [r7, #12]
 80036bc:	60b9      	str	r1, [r7, #8]
 80036be:	607a      	str	r2, [r7, #4]
 80036c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80036c2:	e071      	b.n	80037a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036d2:	d123      	bne.n	800371c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003708:	f043 0204 	orr.w	r2, r3, #4
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e067      	b.n	80037ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003722:	d041      	beq.n	80037a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003724:	f7fe fcaa 	bl	800207c <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	429a      	cmp	r2, r3
 8003732:	d302      	bcc.n	800373a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d136      	bne.n	80037a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	0c1b      	lsrs	r3, r3, #16
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b01      	cmp	r3, #1
 8003742:	d10c      	bne.n	800375e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	43da      	mvns	r2, r3
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	4013      	ands	r3, r2
 8003750:	b29b      	uxth	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	bf14      	ite	ne
 8003756:	2301      	movne	r3, #1
 8003758:	2300      	moveq	r3, #0
 800375a:	b2db      	uxtb	r3, r3
 800375c:	e00b      	b.n	8003776 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	43da      	mvns	r2, r3
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	4013      	ands	r3, r2
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	bf14      	ite	ne
 8003770:	2301      	movne	r3, #1
 8003772:	2300      	moveq	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d016      	beq.n	80037a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003794:	f043 0220 	orr.w	r2, r3, #32
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e021      	b.n	80037ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	0c1b      	lsrs	r3, r3, #16
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d10c      	bne.n	80037cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	695b      	ldr	r3, [r3, #20]
 80037b8:	43da      	mvns	r2, r3
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	4013      	ands	r3, r2
 80037be:	b29b      	uxth	r3, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	bf14      	ite	ne
 80037c4:	2301      	movne	r3, #1
 80037c6:	2300      	moveq	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	e00b      	b.n	80037e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	43da      	mvns	r2, r3
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	4013      	ands	r3, r2
 80037d8:	b29b      	uxth	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	bf14      	ite	ne
 80037de:	2301      	movne	r3, #1
 80037e0:	2300      	moveq	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f47f af6d 	bne.w	80036c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80037ea:	2300      	movs	r3, #0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	3710      	adds	r7, #16
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bd80      	pop	{r7, pc}

080037f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003800:	e034      	b.n	800386c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f886 	bl	8003914 <I2C_IsAcknowledgeFailed>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e034      	b.n	800387c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003818:	d028      	beq.n	800386c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800381a:	f7fe fc2f 	bl	800207c <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	429a      	cmp	r2, r3
 8003828:	d302      	bcc.n	8003830 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d11d      	bne.n	800386c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800383a:	2b80      	cmp	r3, #128	@ 0x80
 800383c:	d016      	beq.n	800386c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003858:	f043 0220 	orr.w	r2, r3, #32
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e007      	b.n	800387c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003876:	2b80      	cmp	r3, #128	@ 0x80
 8003878:	d1c3      	bne.n	8003802 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003890:	e034      	b.n	80038fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 f83e 	bl	8003914 <I2C_IsAcknowledgeFailed>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e034      	b.n	800390c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a8:	d028      	beq.n	80038fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038aa:	f7fe fbe7 	bl	800207c <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d11d      	bne.n	80038fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	f003 0304 	and.w	r3, r3, #4
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d016      	beq.n	80038fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e8:	f043 0220 	orr.w	r2, r3, #32
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e007      	b.n	800390c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b04      	cmp	r3, #4
 8003908:	d1c3      	bne.n	8003892 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003926:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800392a:	d11b      	bne.n	8003964 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003934:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2220      	movs	r2, #32
 8003940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003950:	f043 0204 	orr.w	r2, r3, #4
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2200      	movs	r2, #0
 800395c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e000      	b.n	8003966 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	bc80      	pop	{r7}
 800396e:	4770      	bx	lr

08003970 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b086      	sub	sp, #24
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e272      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	f000 8087 	beq.w	8003a9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003990:	4b92      	ldr	r3, [pc, #584]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 030c 	and.w	r3, r3, #12
 8003998:	2b04      	cmp	r3, #4
 800399a:	d00c      	beq.n	80039b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800399c:	4b8f      	ldr	r3, [pc, #572]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 030c 	and.w	r3, r3, #12
 80039a4:	2b08      	cmp	r3, #8
 80039a6:	d112      	bne.n	80039ce <HAL_RCC_OscConfig+0x5e>
 80039a8:	4b8c      	ldr	r3, [pc, #560]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039b4:	d10b      	bne.n	80039ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b6:	4b89      	ldr	r3, [pc, #548]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d06c      	beq.n	8003a9c <HAL_RCC_OscConfig+0x12c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d168      	bne.n	8003a9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e24c      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039d6:	d106      	bne.n	80039e6 <HAL_RCC_OscConfig+0x76>
 80039d8:	4b80      	ldr	r3, [pc, #512]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a7f      	ldr	r2, [pc, #508]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 80039de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	e02e      	b.n	8003a44 <HAL_RCC_OscConfig+0xd4>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10c      	bne.n	8003a08 <HAL_RCC_OscConfig+0x98>
 80039ee:	4b7b      	ldr	r3, [pc, #492]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a7a      	ldr	r2, [pc, #488]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 80039f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	4b78      	ldr	r3, [pc, #480]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a77      	ldr	r2, [pc, #476]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a00:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a04:	6013      	str	r3, [r2, #0]
 8003a06:	e01d      	b.n	8003a44 <HAL_RCC_OscConfig+0xd4>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a10:	d10c      	bne.n	8003a2c <HAL_RCC_OscConfig+0xbc>
 8003a12:	4b72      	ldr	r3, [pc, #456]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a71      	ldr	r2, [pc, #452]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	4b6f      	ldr	r3, [pc, #444]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a6e      	ldr	r2, [pc, #440]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	e00b      	b.n	8003a44 <HAL_RCC_OscConfig+0xd4>
 8003a2c:	4b6b      	ldr	r3, [pc, #428]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a6a      	ldr	r2, [pc, #424]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a36:	6013      	str	r3, [r2, #0]
 8003a38:	4b68      	ldr	r3, [pc, #416]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a67      	ldr	r2, [pc, #412]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d013      	beq.n	8003a74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a4c:	f7fe fb16 	bl	800207c <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a52:	e008      	b.n	8003a66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a54:	f7fe fb12 	bl	800207c <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	2b64      	cmp	r3, #100	@ 0x64
 8003a60:	d901      	bls.n	8003a66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	e200      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a66:	4b5d      	ldr	r3, [pc, #372]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d0f0      	beq.n	8003a54 <HAL_RCC_OscConfig+0xe4>
 8003a72:	e014      	b.n	8003a9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a74:	f7fe fb02 	bl	800207c <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a7c:	f7fe fafe 	bl	800207c <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b64      	cmp	r3, #100	@ 0x64
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e1ec      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a8e:	4b53      	ldr	r3, [pc, #332]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1f0      	bne.n	8003a7c <HAL_RCC_OscConfig+0x10c>
 8003a9a:	e000      	b.n	8003a9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0302 	and.w	r3, r3, #2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d063      	beq.n	8003b72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003aaa:	4b4c      	ldr	r3, [pc, #304]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f003 030c 	and.w	r3, r3, #12
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00b      	beq.n	8003ace <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ab6:	4b49      	ldr	r3, [pc, #292]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b08      	cmp	r3, #8
 8003ac0:	d11c      	bne.n	8003afc <HAL_RCC_OscConfig+0x18c>
 8003ac2:	4b46      	ldr	r3, [pc, #280]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d116      	bne.n	8003afc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ace:	4b43      	ldr	r3, [pc, #268]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d005      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x176>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d001      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e1c0      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae6:	4b3d      	ldr	r3, [pc, #244]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	4939      	ldr	r1, [pc, #228]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003afa:	e03a      	b.n	8003b72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	691b      	ldr	r3, [r3, #16]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d020      	beq.n	8003b46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b04:	4b36      	ldr	r3, [pc, #216]	@ (8003be0 <HAL_RCC_OscConfig+0x270>)
 8003b06:	2201      	movs	r2, #1
 8003b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0a:	f7fe fab7 	bl	800207c <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b10:	e008      	b.n	8003b24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b12:	f7fe fab3 	bl	800207c <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e1a1      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b24:	4b2d      	ldr	r3, [pc, #180]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0f0      	beq.n	8003b12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b30:	4b2a      	ldr	r3, [pc, #168]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	00db      	lsls	r3, r3, #3
 8003b3e:	4927      	ldr	r1, [pc, #156]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003b40:	4313      	orrs	r3, r2
 8003b42:	600b      	str	r3, [r1, #0]
 8003b44:	e015      	b.n	8003b72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b46:	4b26      	ldr	r3, [pc, #152]	@ (8003be0 <HAL_RCC_OscConfig+0x270>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b4c:	f7fe fa96 	bl	800207c <HAL_GetTick>
 8003b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b54:	f7fe fa92 	bl	800207c <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e180      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b66:	4b1d      	ldr	r3, [pc, #116]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d1f0      	bne.n	8003b54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0308 	and.w	r3, r3, #8
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d03a      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d019      	beq.n	8003bba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b86:	4b17      	ldr	r3, [pc, #92]	@ (8003be4 <HAL_RCC_OscConfig+0x274>)
 8003b88:	2201      	movs	r2, #1
 8003b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b8c:	f7fe fa76 	bl	800207c <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b92:	e008      	b.n	8003ba6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b94:	f7fe fa72 	bl	800207c <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e160      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bdc <HAL_RCC_OscConfig+0x26c>)
 8003ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003baa:	f003 0302 	and.w	r3, r3, #2
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d0f0      	beq.n	8003b94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bb2:	2001      	movs	r0, #1
 8003bb4:	f000 face 	bl	8004154 <RCC_Delay>
 8003bb8:	e01c      	b.n	8003bf4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bba:	4b0a      	ldr	r3, [pc, #40]	@ (8003be4 <HAL_RCC_OscConfig+0x274>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc0:	f7fe fa5c 	bl	800207c <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bc6:	e00f      	b.n	8003be8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc8:	f7fe fa58 	bl	800207c <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d908      	bls.n	8003be8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e146      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
 8003bda:	bf00      	nop
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	42420000 	.word	0x42420000
 8003be4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be8:	4b92      	ldr	r3, [pc, #584]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1e9      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0304 	and.w	r3, r3, #4
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 80a6 	beq.w	8003d4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c02:	2300      	movs	r3, #0
 8003c04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c06:	4b8b      	ldr	r3, [pc, #556]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c08:	69db      	ldr	r3, [r3, #28]
 8003c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10d      	bne.n	8003c2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c12:	4b88      	ldr	r3, [pc, #544]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	4a87      	ldr	r2, [pc, #540]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c1c:	61d3      	str	r3, [r2, #28]
 8003c1e:	4b85      	ldr	r3, [pc, #532]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c26:	60bb      	str	r3, [r7, #8]
 8003c28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2e:	4b82      	ldr	r3, [pc, #520]	@ (8003e38 <HAL_RCC_OscConfig+0x4c8>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d118      	bne.n	8003c6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8003e38 <HAL_RCC_OscConfig+0x4c8>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a7e      	ldr	r2, [pc, #504]	@ (8003e38 <HAL_RCC_OscConfig+0x4c8>)
 8003c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c46:	f7fe fa19 	bl	800207c <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c4c:	e008      	b.n	8003c60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c4e:	f7fe fa15 	bl	800207c <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b64      	cmp	r3, #100	@ 0x64
 8003c5a:	d901      	bls.n	8003c60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e103      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c60:	4b75      	ldr	r3, [pc, #468]	@ (8003e38 <HAL_RCC_OscConfig+0x4c8>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d0f0      	beq.n	8003c4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d106      	bne.n	8003c82 <HAL_RCC_OscConfig+0x312>
 8003c74:	4b6f      	ldr	r3, [pc, #444]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c76:	6a1b      	ldr	r3, [r3, #32]
 8003c78:	4a6e      	ldr	r2, [pc, #440]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c7a:	f043 0301 	orr.w	r3, r3, #1
 8003c7e:	6213      	str	r3, [r2, #32]
 8003c80:	e02d      	b.n	8003cde <HAL_RCC_OscConfig+0x36e>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10c      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x334>
 8003c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
 8003c8e:	4a69      	ldr	r2, [pc, #420]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c90:	f023 0301 	bic.w	r3, r3, #1
 8003c94:	6213      	str	r3, [r2, #32]
 8003c96:	4b67      	ldr	r3, [pc, #412]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	4a66      	ldr	r2, [pc, #408]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003c9c:	f023 0304 	bic.w	r3, r3, #4
 8003ca0:	6213      	str	r3, [r2, #32]
 8003ca2:	e01c      	b.n	8003cde <HAL_RCC_OscConfig+0x36e>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	2b05      	cmp	r3, #5
 8003caa:	d10c      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x356>
 8003cac:	4b61      	ldr	r3, [pc, #388]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	4a60      	ldr	r2, [pc, #384]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003cb2:	f043 0304 	orr.w	r3, r3, #4
 8003cb6:	6213      	str	r3, [r2, #32]
 8003cb8:	4b5e      	ldr	r3, [pc, #376]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	4a5d      	ldr	r2, [pc, #372]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003cbe:	f043 0301 	orr.w	r3, r3, #1
 8003cc2:	6213      	str	r3, [r2, #32]
 8003cc4:	e00b      	b.n	8003cde <HAL_RCC_OscConfig+0x36e>
 8003cc6:	4b5b      	ldr	r3, [pc, #364]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	4a5a      	ldr	r2, [pc, #360]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003ccc:	f023 0301 	bic.w	r3, r3, #1
 8003cd0:	6213      	str	r3, [r2, #32]
 8003cd2:	4b58      	ldr	r3, [pc, #352]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	4a57      	ldr	r2, [pc, #348]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	f023 0304 	bic.w	r3, r3, #4
 8003cdc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d015      	beq.n	8003d12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ce6:	f7fe f9c9 	bl	800207c <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cec:	e00a      	b.n	8003d04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cee:	f7fe f9c5 	bl	800207c <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e0b1      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d04:	4b4b      	ldr	r3, [pc, #300]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0ee      	beq.n	8003cee <HAL_RCC_OscConfig+0x37e>
 8003d10:	e014      	b.n	8003d3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d12:	f7fe f9b3 	bl	800207c <HAL_GetTick>
 8003d16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d18:	e00a      	b.n	8003d30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d1a:	f7fe f9af 	bl	800207c <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e09b      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d30:	4b40      	ldr	r3, [pc, #256]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1ee      	bne.n	8003d1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d3c:	7dfb      	ldrb	r3, [r7, #23]
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d105      	bne.n	8003d4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d42:	4b3c      	ldr	r3, [pc, #240]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	4a3b      	ldr	r2, [pc, #236]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003d48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f000 8087 	beq.w	8003e66 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d58:	4b36      	ldr	r3, [pc, #216]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 030c 	and.w	r3, r3, #12
 8003d60:	2b08      	cmp	r3, #8
 8003d62:	d061      	beq.n	8003e28 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	69db      	ldr	r3, [r3, #28]
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d146      	bne.n	8003dfa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6c:	4b33      	ldr	r3, [pc, #204]	@ (8003e3c <HAL_RCC_OscConfig+0x4cc>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d72:	f7fe f983 	bl	800207c <HAL_GetTick>
 8003d76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d78:	e008      	b.n	8003d8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7a:	f7fe f97f 	bl	800207c <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e06d      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d8c:	4b29      	ldr	r3, [pc, #164]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1f0      	bne.n	8003d7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a1b      	ldr	r3, [r3, #32]
 8003d9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da0:	d108      	bne.n	8003db4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003da2:	4b24      	ldr	r3, [pc, #144]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	4921      	ldr	r1, [pc, #132]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003db4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6a19      	ldr	r1, [r3, #32]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc4:	430b      	orrs	r3, r1
 8003dc6:	491b      	ldr	r1, [pc, #108]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8003e3c <HAL_RCC_OscConfig+0x4cc>)
 8003dce:	2201      	movs	r2, #1
 8003dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd2:	f7fe f953 	bl	800207c <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dd8:	e008      	b.n	8003dec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dda:	f7fe f94f 	bl	800207c <HAL_GetTick>
 8003dde:	4602      	mov	r2, r0
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	2b02      	cmp	r3, #2
 8003de6:	d901      	bls.n	8003dec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003de8:	2303      	movs	r3, #3
 8003dea:	e03d      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dec:	4b11      	ldr	r3, [pc, #68]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d0f0      	beq.n	8003dda <HAL_RCC_OscConfig+0x46a>
 8003df8:	e035      	b.n	8003e66 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dfa:	4b10      	ldr	r3, [pc, #64]	@ (8003e3c <HAL_RCC_OscConfig+0x4cc>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e00:	f7fe f93c 	bl	800207c <HAL_GetTick>
 8003e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e08:	f7fe f938 	bl	800207c <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e026      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e1a:	4b06      	ldr	r3, [pc, #24]	@ (8003e34 <HAL_RCC_OscConfig+0x4c4>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1f0      	bne.n	8003e08 <HAL_RCC_OscConfig+0x498>
 8003e26:	e01e      	b.n	8003e66 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	2b01      	cmp	r3, #1
 8003e2e:	d107      	bne.n	8003e40 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e019      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
 8003e34:	40021000 	.word	0x40021000
 8003e38:	40007000 	.word	0x40007000
 8003e3c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e40:	4b0b      	ldr	r3, [pc, #44]	@ (8003e70 <HAL_RCC_OscConfig+0x500>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a1b      	ldr	r3, [r3, #32]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d106      	bne.n	8003e62 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d001      	beq.n	8003e66 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e000      	b.n	8003e68 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3718      	adds	r7, #24
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	40021000 	.word	0x40021000

08003e74 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e0d0      	b.n	800402a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e88:	4b6a      	ldr	r3, [pc, #424]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0307 	and.w	r3, r3, #7
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d910      	bls.n	8003eb8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e96:	4b67      	ldr	r3, [pc, #412]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f023 0207 	bic.w	r2, r3, #7
 8003e9e:	4965      	ldr	r1, [pc, #404]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ea6:	4b63      	ldr	r3, [pc, #396]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0307 	and.w	r3, r3, #7
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d001      	beq.n	8003eb8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	e0b8      	b.n	800402a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0302 	and.w	r3, r3, #2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d020      	beq.n	8003f06 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0304 	and.w	r3, r3, #4
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d005      	beq.n	8003edc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ed0:	4b59      	ldr	r3, [pc, #356]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	4a58      	ldr	r2, [pc, #352]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003eda:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0308 	and.w	r3, r3, #8
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ee8:	4b53      	ldr	r3, [pc, #332]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	4a52      	ldr	r2, [pc, #328]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003ef2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef4:	4b50      	ldr	r3, [pc, #320]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	494d      	ldr	r1, [pc, #308]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d040      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d107      	bne.n	8003f2a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f1a:	4b47      	ldr	r3, [pc, #284]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d115      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e07f      	b.n	800402a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d107      	bne.n	8003f42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f32:	4b41      	ldr	r3, [pc, #260]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d109      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e073      	b.n	800402a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f42:	4b3d      	ldr	r3, [pc, #244]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e06b      	b.n	800402a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f52:	4b39      	ldr	r3, [pc, #228]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f023 0203 	bic.w	r2, r3, #3
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	4936      	ldr	r1, [pc, #216]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f64:	f7fe f88a 	bl	800207c <HAL_GetTick>
 8003f68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f6a:	e00a      	b.n	8003f82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f6c:	f7fe f886 	bl	800207c <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d901      	bls.n	8003f82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e053      	b.n	800402a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f82:	4b2d      	ldr	r3, [pc, #180]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f003 020c 	and.w	r2, r3, #12
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d1eb      	bne.n	8003f6c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f94:	4b27      	ldr	r3, [pc, #156]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d210      	bcs.n	8003fc4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa2:	4b24      	ldr	r3, [pc, #144]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f023 0207 	bic.w	r2, r3, #7
 8003faa:	4922      	ldr	r1, [pc, #136]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb2:	4b20      	ldr	r3, [pc, #128]	@ (8004034 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e032      	b.n	800402a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d008      	beq.n	8003fe2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fd0:	4b19      	ldr	r3, [pc, #100]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	4916      	ldr	r1, [pc, #88]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0308 	and.w	r3, r3, #8
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d009      	beq.n	8004002 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fee:	4b12      	ldr	r3, [pc, #72]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	490e      	ldr	r1, [pc, #56]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004002:	f000 f821 	bl	8004048 <HAL_RCC_GetSysClockFreq>
 8004006:	4602      	mov	r2, r0
 8004008:	4b0b      	ldr	r3, [pc, #44]	@ (8004038 <HAL_RCC_ClockConfig+0x1c4>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	091b      	lsrs	r3, r3, #4
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	490a      	ldr	r1, [pc, #40]	@ (800403c <HAL_RCC_ClockConfig+0x1c8>)
 8004014:	5ccb      	ldrb	r3, [r1, r3]
 8004016:	fa22 f303 	lsr.w	r3, r2, r3
 800401a:	4a09      	ldr	r2, [pc, #36]	@ (8004040 <HAL_RCC_ClockConfig+0x1cc>)
 800401c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800401e:	4b09      	ldr	r3, [pc, #36]	@ (8004044 <HAL_RCC_ClockConfig+0x1d0>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4618      	mov	r0, r3
 8004024:	f7fd ffe8 	bl	8001ff8 <HAL_InitTick>

  return HAL_OK;
 8004028:	2300      	movs	r3, #0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3710      	adds	r7, #16
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
 8004032:	bf00      	nop
 8004034:	40022000 	.word	0x40022000
 8004038:	40021000 	.word	0x40021000
 800403c:	08009678 	.word	0x08009678
 8004040:	20000008 	.word	0x20000008
 8004044:	2000000c 	.word	0x2000000c

08004048 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004048:	b480      	push	{r7}
 800404a:	b087      	sub	sp, #28
 800404c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800404e:	2300      	movs	r3, #0
 8004050:	60fb      	str	r3, [r7, #12]
 8004052:	2300      	movs	r3, #0
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	2300      	movs	r3, #0
 8004058:	617b      	str	r3, [r7, #20]
 800405a:	2300      	movs	r3, #0
 800405c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800405e:	2300      	movs	r3, #0
 8004060:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004062:	4b1e      	ldr	r3, [pc, #120]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x94>)
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f003 030c 	and.w	r3, r3, #12
 800406e:	2b04      	cmp	r3, #4
 8004070:	d002      	beq.n	8004078 <HAL_RCC_GetSysClockFreq+0x30>
 8004072:	2b08      	cmp	r3, #8
 8004074:	d003      	beq.n	800407e <HAL_RCC_GetSysClockFreq+0x36>
 8004076:	e027      	b.n	80040c8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004078:	4b19      	ldr	r3, [pc, #100]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x98>)
 800407a:	613b      	str	r3, [r7, #16]
      break;
 800407c:	e027      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	0c9b      	lsrs	r3, r3, #18
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	4a17      	ldr	r2, [pc, #92]	@ (80040e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004088:	5cd3      	ldrb	r3, [r2, r3]
 800408a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d010      	beq.n	80040b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004096:	4b11      	ldr	r3, [pc, #68]	@ (80040dc <HAL_RCC_GetSysClockFreq+0x94>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	0c5b      	lsrs	r3, r3, #17
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	4a11      	ldr	r2, [pc, #68]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040a2:	5cd3      	ldrb	r3, [r2, r3]
 80040a4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a0d      	ldr	r2, [pc, #52]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80040aa:	fb03 f202 	mul.w	r2, r3, r2
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b4:	617b      	str	r3, [r7, #20]
 80040b6:	e004      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a0c      	ldr	r2, [pc, #48]	@ (80040ec <HAL_RCC_GetSysClockFreq+0xa4>)
 80040bc:	fb02 f303 	mul.w	r3, r2, r3
 80040c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	613b      	str	r3, [r7, #16]
      break;
 80040c6:	e002      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040c8:	4b05      	ldr	r3, [pc, #20]	@ (80040e0 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ca:	613b      	str	r3, [r7, #16]
      break;
 80040cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040ce:	693b      	ldr	r3, [r7, #16]
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	371c      	adds	r7, #28
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bc80      	pop	{r7}
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	40021000 	.word	0x40021000
 80040e0:	007a1200 	.word	0x007a1200
 80040e4:	08009690 	.word	0x08009690
 80040e8:	080096a0 	.word	0x080096a0
 80040ec:	003d0900 	.word	0x003d0900

080040f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040f4:	4b02      	ldr	r3, [pc, #8]	@ (8004100 <HAL_RCC_GetHCLKFreq+0x10>)
 80040f6:	681b      	ldr	r3, [r3, #0]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bc80      	pop	{r7}
 80040fe:	4770      	bx	lr
 8004100:	20000008 	.word	0x20000008

08004104 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004108:	f7ff fff2 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 800410c:	4602      	mov	r2, r0
 800410e:	4b05      	ldr	r3, [pc, #20]	@ (8004124 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	0a1b      	lsrs	r3, r3, #8
 8004114:	f003 0307 	and.w	r3, r3, #7
 8004118:	4903      	ldr	r1, [pc, #12]	@ (8004128 <HAL_RCC_GetPCLK1Freq+0x24>)
 800411a:	5ccb      	ldrb	r3, [r1, r3]
 800411c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004120:	4618      	mov	r0, r3
 8004122:	bd80      	pop	{r7, pc}
 8004124:	40021000 	.word	0x40021000
 8004128:	08009688 	.word	0x08009688

0800412c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004130:	f7ff ffde 	bl	80040f0 <HAL_RCC_GetHCLKFreq>
 8004134:	4602      	mov	r2, r0
 8004136:	4b05      	ldr	r3, [pc, #20]	@ (800414c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	0adb      	lsrs	r3, r3, #11
 800413c:	f003 0307 	and.w	r3, r3, #7
 8004140:	4903      	ldr	r1, [pc, #12]	@ (8004150 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004142:	5ccb      	ldrb	r3, [r1, r3]
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004148:	4618      	mov	r0, r3
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40021000 	.word	0x40021000
 8004150:	08009688 	.word	0x08009688

08004154 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004154:	b480      	push	{r7}
 8004156:	b085      	sub	sp, #20
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800415c:	4b0a      	ldr	r3, [pc, #40]	@ (8004188 <RCC_Delay+0x34>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a0a      	ldr	r2, [pc, #40]	@ (800418c <RCC_Delay+0x38>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	0a5b      	lsrs	r3, r3, #9
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	fb02 f303 	mul.w	r3, r2, r3
 800416e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004170:	bf00      	nop
  }
  while (Delay --);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	1e5a      	subs	r2, r3, #1
 8004176:	60fa      	str	r2, [r7, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1f9      	bne.n	8004170 <RCC_Delay+0x1c>
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	3714      	adds	r7, #20
 8004182:	46bd      	mov	sp, r7
 8004184:	bc80      	pop	{r7}
 8004186:	4770      	bx	lr
 8004188:	20000008 	.word	0x20000008
 800418c:	10624dd3 	.word	0x10624dd3

08004190 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004198:	2300      	movs	r3, #0
 800419a:	613b      	str	r3, [r7, #16]
 800419c:	2300      	movs	r3, #0
 800419e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d07d      	beq.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80041ac:	2300      	movs	r3, #0
 80041ae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041b0:	4b4f      	ldr	r3, [pc, #316]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d10d      	bne.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041bc:	4b4c      	ldr	r3, [pc, #304]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041be:	69db      	ldr	r3, [r3, #28]
 80041c0:	4a4b      	ldr	r2, [pc, #300]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041c6:	61d3      	str	r3, [r2, #28]
 80041c8:	4b49      	ldr	r3, [pc, #292]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041d0:	60bb      	str	r3, [r7, #8]
 80041d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041d4:	2301      	movs	r3, #1
 80041d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d8:	4b46      	ldr	r3, [pc, #280]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d118      	bne.n	8004216 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041e4:	4b43      	ldr	r3, [pc, #268]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a42      	ldr	r2, [pc, #264]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041f0:	f7fd ff44 	bl	800207c <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f6:	e008      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041f8:	f7fd ff40 	bl	800207c <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b64      	cmp	r3, #100	@ 0x64
 8004204:	d901      	bls.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e06d      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800420a:	4b3a      	ldr	r3, [pc, #232]	@ (80042f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004216:	4b36      	ldr	r3, [pc, #216]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800421e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d02e      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	429a      	cmp	r2, r3
 8004232:	d027      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004234:	4b2e      	ldr	r3, [pc, #184]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800423c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800423e:	4b2e      	ldr	r3, [pc, #184]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004240:	2201      	movs	r2, #1
 8004242:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004244:	4b2c      	ldr	r3, [pc, #176]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004246:	2200      	movs	r2, #0
 8004248:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800424a:	4a29      	ldr	r2, [pc, #164]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d014      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425a:	f7fd ff0f 	bl	800207c <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004260:	e00a      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fd ff0b 	bl	800207c <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e036      	b.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004278:	4b1d      	ldr	r3, [pc, #116]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0ee      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004284:	4b1a      	ldr	r3, [pc, #104]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	4917      	ldr	r1, [pc, #92]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004292:	4313      	orrs	r3, r2
 8004294:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004296:	7dfb      	ldrb	r3, [r7, #23]
 8004298:	2b01      	cmp	r3, #1
 800429a:	d105      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800429c:	4b14      	ldr	r3, [pc, #80]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	4a13      	ldr	r2, [pc, #76]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0302 	and.w	r3, r3, #2
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d008      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042b4:	4b0e      	ldr	r3, [pc, #56]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	490b      	ldr	r1, [pc, #44]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0310 	and.w	r3, r3, #16
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d008      	beq.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042d2:	4b07      	ldr	r3, [pc, #28]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	4904      	ldr	r1, [pc, #16]	@ (80042f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80042e4:	2300      	movs	r3, #0
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	40007000 	.word	0x40007000
 80042f8:	42420440 	.word	0x42420440

080042fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b088      	sub	sp, #32
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004304:	2300      	movs	r3, #0
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	2300      	movs	r3, #0
 800430a:	61fb      	str	r3, [r7, #28]
 800430c:	2300      	movs	r3, #0
 800430e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]
 8004314:	2300      	movs	r3, #0
 8004316:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b10      	cmp	r3, #16
 800431c:	d00a      	beq.n	8004334 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2b10      	cmp	r3, #16
 8004322:	f200 808a 	bhi.w	800443a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d045      	beq.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b02      	cmp	r3, #2
 8004330:	d075      	beq.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004332:	e082      	b.n	800443a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004334:	4b46      	ldr	r3, [pc, #280]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800433a:	4b45      	ldr	r3, [pc, #276]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d07b      	beq.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	0c9b      	lsrs	r3, r3, #18
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	4a41      	ldr	r2, [pc, #260]	@ (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004350:	5cd3      	ldrb	r3, [r2, r3]
 8004352:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d015      	beq.n	800438a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800435e:	4b3c      	ldr	r3, [pc, #240]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	0c5b      	lsrs	r3, r3, #17
 8004364:	f003 0301 	and.w	r3, r3, #1
 8004368:	4a3b      	ldr	r2, [pc, #236]	@ (8004458 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800436a:	5cd3      	ldrb	r3, [r2, r3]
 800436c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00d      	beq.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004378:	4a38      	ldr	r2, [pc, #224]	@ (800445c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	fb02 f303 	mul.w	r3, r2, r3
 8004386:	61fb      	str	r3, [r7, #28]
 8004388:	e004      	b.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	4a34      	ldr	r2, [pc, #208]	@ (8004460 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800438e:	fb02 f303 	mul.w	r3, r2, r3
 8004392:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004394:	4b2e      	ldr	r3, [pc, #184]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800439c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043a0:	d102      	bne.n	80043a8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	61bb      	str	r3, [r7, #24]
      break;
 80043a6:	e04a      	b.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	4a2d      	ldr	r2, [pc, #180]	@ (8004464 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	085b      	lsrs	r3, r3, #1
 80043b4:	61bb      	str	r3, [r7, #24]
      break;
 80043b6:	e042      	b.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80043b8:	4b25      	ldr	r3, [pc, #148]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043ba:	6a1b      	ldr	r3, [r3, #32]
 80043bc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043c8:	d108      	bne.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f003 0302 	and.w	r3, r3, #2
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80043d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043d8:	61bb      	str	r3, [r7, #24]
 80043da:	e01f      	b.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043e6:	d109      	bne.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80043e8:	4b19      	ldr	r3, [pc, #100]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80043f4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80043f8:	61bb      	str	r3, [r7, #24]
 80043fa:	e00f      	b.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004402:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004406:	d11c      	bne.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004408:	4b11      	ldr	r3, [pc, #68]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004410:	2b00      	cmp	r3, #0
 8004412:	d016      	beq.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004414:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004418:	61bb      	str	r3, [r7, #24]
      break;
 800441a:	e012      	b.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800441c:	e011      	b.n	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800441e:	f7ff fe85 	bl	800412c <HAL_RCC_GetPCLK2Freq>
 8004422:	4602      	mov	r2, r0
 8004424:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	0b9b      	lsrs	r3, r3, #14
 800442a:	f003 0303 	and.w	r3, r3, #3
 800442e:	3301      	adds	r3, #1
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	fbb2 f3f3 	udiv	r3, r2, r3
 8004436:	61bb      	str	r3, [r7, #24]
      break;
 8004438:	e004      	b.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800443a:	bf00      	nop
 800443c:	e002      	b.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800443e:	bf00      	nop
 8004440:	e000      	b.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004442:	bf00      	nop
    }
  }
  return (frequency);
 8004444:	69bb      	ldr	r3, [r7, #24]
}
 8004446:	4618      	mov	r0, r3
 8004448:	3720      	adds	r7, #32
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	40021000 	.word	0x40021000
 8004454:	080096a4 	.word	0x080096a4
 8004458:	080096b4 	.word	0x080096b4
 800445c:	007a1200 	.word	0x007a1200
 8004460:	003d0900 	.word	0x003d0900
 8004464:	aaaaaaab 	.word	0xaaaaaaab

08004468 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e041      	b.n	80044fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d106      	bne.n	8004494 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7fd fd50 	bl	8001f34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3304      	adds	r3, #4
 80044a4:	4619      	mov	r1, r3
 80044a6:	4610      	mov	r0, r2
 80044a8:	f000 fa5c 	bl	8004964 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
	...

08004508 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004508:	b480      	push	{r7}
 800450a:	b085      	sub	sp, #20
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b01      	cmp	r3, #1
 800451a:	d001      	beq.n	8004520 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e03a      	b.n	8004596 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68da      	ldr	r2, [r3, #12]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f042 0201 	orr.w	r2, r2, #1
 8004536:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a18      	ldr	r2, [pc, #96]	@ (80045a0 <HAL_TIM_Base_Start_IT+0x98>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d00e      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x58>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800454a:	d009      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x58>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a14      	ldr	r2, [pc, #80]	@ (80045a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d004      	beq.n	8004560 <HAL_TIM_Base_Start_IT+0x58>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a13      	ldr	r2, [pc, #76]	@ (80045a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d111      	bne.n	8004584 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 0307 	and.w	r3, r3, #7
 800456a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b06      	cmp	r3, #6
 8004570:	d010      	beq.n	8004594 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f042 0201 	orr.w	r2, r2, #1
 8004580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004582:	e007      	b.n	8004594 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f042 0201 	orr.w	r2, r2, #1
 8004592:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3714      	adds	r7, #20
 800459a:	46bd      	mov	sp, r7
 800459c:	bc80      	pop	{r7}
 800459e:	4770      	bx	lr
 80045a0:	40012c00 	.word	0x40012c00
 80045a4:	40000400 	.word	0x40000400
 80045a8:	40000800 	.word	0x40000800

080045ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d020      	beq.n	8004610 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01b      	beq.n	8004610 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f06f 0202 	mvn.w	r2, #2
 80045e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2201      	movs	r2, #1
 80045e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f998 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 80045fc:	e005      	b.n	800460a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f98b 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 f99a 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f003 0304 	and.w	r3, r3, #4
 8004616:	2b00      	cmp	r3, #0
 8004618:	d020      	beq.n	800465c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f003 0304 	and.w	r3, r3, #4
 8004620:	2b00      	cmp	r3, #0
 8004622:	d01b      	beq.n	800465c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f06f 0204 	mvn.w	r2, #4
 800462c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2202      	movs	r2, #2
 8004632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f000 f972 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 8004648:	e005      	b.n	8004656 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f965 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f000 f974 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f003 0308 	and.w	r3, r3, #8
 8004662:	2b00      	cmp	r3, #0
 8004664:	d020      	beq.n	80046a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f003 0308 	and.w	r3, r3, #8
 800466c:	2b00      	cmp	r3, #0
 800466e:	d01b      	beq.n	80046a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f06f 0208 	mvn.w	r2, #8
 8004678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2204      	movs	r2, #4
 800467e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	69db      	ldr	r3, [r3, #28]
 8004686:	f003 0303 	and.w	r3, r3, #3
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f94c 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 8004694:	e005      	b.n	80046a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 f93f 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f94e 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	f003 0310 	and.w	r3, r3, #16
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d020      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f003 0310 	and.w	r3, r3, #16
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d01b      	beq.n	80046f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f06f 0210 	mvn.w	r2, #16
 80046c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2208      	movs	r2, #8
 80046ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d003      	beq.n	80046e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f926 	bl	800492c <HAL_TIM_IC_CaptureCallback>
 80046e0:	e005      	b.n	80046ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 f919 	bl	800491a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 f928 	bl	800493e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f003 0301 	and.w	r3, r3, #1
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00c      	beq.n	8004718 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f003 0301 	and.w	r3, r3, #1
 8004704:	2b00      	cmp	r3, #0
 8004706:	d007      	beq.n	8004718 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 0201 	mvn.w	r2, #1
 8004710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fd fa3c 	bl	8001b90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800471e:	2b00      	cmp	r3, #0
 8004720:	d00c      	beq.n	800473c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004728:	2b00      	cmp	r3, #0
 800472a:	d007      	beq.n	800473c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 fa7f 	bl	8004c3a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00c      	beq.n	8004760 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474c:	2b00      	cmp	r3, #0
 800474e:	d007      	beq.n	8004760 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004758:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f8f8 	bl	8004950 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	f003 0320 	and.w	r3, r3, #32
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00c      	beq.n	8004784 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f003 0320 	and.w	r3, r3, #32
 8004770:	2b00      	cmp	r3, #0
 8004772:	d007      	beq.n	8004784 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f06f 0220 	mvn.w	r2, #32
 800477c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fa52 	bl	8004c28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004784:	bf00      	nop
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004796:	2300      	movs	r3, #0
 8004798:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	d101      	bne.n	80047a8 <HAL_TIM_ConfigClockSource+0x1c>
 80047a4:	2302      	movs	r3, #2
 80047a6:	e0b4      	b.n	8004912 <HAL_TIM_ConfigClockSource+0x186>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e0:	d03e      	beq.n	8004860 <HAL_TIM_ConfigClockSource+0xd4>
 80047e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047e6:	f200 8087 	bhi.w	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 80047ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ee:	f000 8086 	beq.w	80048fe <HAL_TIM_ConfigClockSource+0x172>
 80047f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047f6:	d87f      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 80047f8:	2b70      	cmp	r3, #112	@ 0x70
 80047fa:	d01a      	beq.n	8004832 <HAL_TIM_ConfigClockSource+0xa6>
 80047fc:	2b70      	cmp	r3, #112	@ 0x70
 80047fe:	d87b      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004800:	2b60      	cmp	r3, #96	@ 0x60
 8004802:	d050      	beq.n	80048a6 <HAL_TIM_ConfigClockSource+0x11a>
 8004804:	2b60      	cmp	r3, #96	@ 0x60
 8004806:	d877      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004808:	2b50      	cmp	r3, #80	@ 0x50
 800480a:	d03c      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0xfa>
 800480c:	2b50      	cmp	r3, #80	@ 0x50
 800480e:	d873      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004810:	2b40      	cmp	r3, #64	@ 0x40
 8004812:	d058      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x13a>
 8004814:	2b40      	cmp	r3, #64	@ 0x40
 8004816:	d86f      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004818:	2b30      	cmp	r3, #48	@ 0x30
 800481a:	d064      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 800481c:	2b30      	cmp	r3, #48	@ 0x30
 800481e:	d86b      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004820:	2b20      	cmp	r3, #32
 8004822:	d060      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004824:	2b20      	cmp	r3, #32
 8004826:	d867      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004828:	2b00      	cmp	r3, #0
 800482a:	d05c      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 800482c:	2b10      	cmp	r3, #16
 800482e:	d05a      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004830:	e062      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004842:	f000 f974 	bl	8004b2e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004854:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68ba      	ldr	r2, [r7, #8]
 800485c:	609a      	str	r2, [r3, #8]
      break;
 800485e:	e04f      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004870:	f000 f95d 	bl	8004b2e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689a      	ldr	r2, [r3, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004882:	609a      	str	r2, [r3, #8]
      break;
 8004884:	e03c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004892:	461a      	mov	r2, r3
 8004894:	f000 f8d4 	bl	8004a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2150      	movs	r1, #80	@ 0x50
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 f92b 	bl	8004afa <TIM_ITRx_SetConfig>
      break;
 80048a4:	e02c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048b2:	461a      	mov	r2, r3
 80048b4:	f000 f8f2 	bl	8004a9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2160      	movs	r1, #96	@ 0x60
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f91b 	bl	8004afa <TIM_ITRx_SetConfig>
      break;
 80048c4:	e01c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d2:	461a      	mov	r2, r3
 80048d4:	f000 f8b4 	bl	8004a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2140      	movs	r1, #64	@ 0x40
 80048de:	4618      	mov	r0, r3
 80048e0:	f000 f90b 	bl	8004afa <TIM_ITRx_SetConfig>
      break;
 80048e4:	e00c      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4619      	mov	r1, r3
 80048f0:	4610      	mov	r0, r2
 80048f2:	f000 f902 	bl	8004afa <TIM_ITRx_SetConfig>
      break;
 80048f6:	e003      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
      break;
 80048fc:	e000      	b.n	8004900 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004910:	7bfb      	ldrb	r3, [r7, #15]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}

0800491a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800491a:	b480      	push	{r7}
 800491c:	b083      	sub	sp, #12
 800491e:	af00      	add	r7, sp, #0
 8004920:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	bc80      	pop	{r7}
 800492a:	4770      	bx	lr

0800492c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr

0800493e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr

08004950 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004950:	b480      	push	{r7}
 8004952:	b083      	sub	sp, #12
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004958:	bf00      	nop
 800495a:	370c      	adds	r7, #12
 800495c:	46bd      	mov	sp, r7
 800495e:	bc80      	pop	{r7}
 8004960:	4770      	bx	lr
	...

08004964 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a2f      	ldr	r2, [pc, #188]	@ (8004a34 <TIM_Base_SetConfig+0xd0>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d00b      	beq.n	8004994 <TIM_Base_SetConfig+0x30>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004982:	d007      	beq.n	8004994 <TIM_Base_SetConfig+0x30>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a2c      	ldr	r2, [pc, #176]	@ (8004a38 <TIM_Base_SetConfig+0xd4>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d003      	beq.n	8004994 <TIM_Base_SetConfig+0x30>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a2b      	ldr	r2, [pc, #172]	@ (8004a3c <TIM_Base_SetConfig+0xd8>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d108      	bne.n	80049a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	68fa      	ldr	r2, [r7, #12]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a22      	ldr	r2, [pc, #136]	@ (8004a34 <TIM_Base_SetConfig+0xd0>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d00b      	beq.n	80049c6 <TIM_Base_SetConfig+0x62>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b4:	d007      	beq.n	80049c6 <TIM_Base_SetConfig+0x62>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a38 <TIM_Base_SetConfig+0xd4>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d003      	beq.n	80049c6 <TIM_Base_SetConfig+0x62>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a1e      	ldr	r2, [pc, #120]	@ (8004a3c <TIM_Base_SetConfig+0xd8>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d108      	bne.n	80049d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	68db      	ldr	r3, [r3, #12]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	695b      	ldr	r3, [r3, #20]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	689a      	ldr	r2, [r3, #8]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a0d      	ldr	r2, [pc, #52]	@ (8004a34 <TIM_Base_SetConfig+0xd0>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d103      	bne.n	8004a0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d005      	beq.n	8004a2a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	f023 0201 	bic.w	r2, r3, #1
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	611a      	str	r2, [r3, #16]
  }
}
 8004a2a:	bf00      	nop
 8004a2c:	3714      	adds	r7, #20
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bc80      	pop	{r7}
 8004a32:	4770      	bx	lr
 8004a34:	40012c00 	.word	0x40012c00
 8004a38:	40000400 	.word	0x40000400
 8004a3c:	40000800 	.word	0x40000800

08004a40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	f023 0201 	bic.w	r2, r3, #1
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	f023 030a 	bic.w	r3, r3, #10
 8004a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	697a      	ldr	r2, [r7, #20]
 8004a90:	621a      	str	r2, [r3, #32]
}
 8004a92:	bf00      	nop
 8004a94:	371c      	adds	r7, #28
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr

08004a9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b087      	sub	sp, #28
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	f023 0210 	bic.w	r2, r3, #16
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	031b      	lsls	r3, r3, #12
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ad8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	011b      	lsls	r3, r3, #4
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	693a      	ldr	r2, [r7, #16]
 8004ae8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	697a      	ldr	r2, [r7, #20]
 8004aee:	621a      	str	r2, [r3, #32]
}
 8004af0:	bf00      	nop
 8004af2:	371c      	adds	r7, #28
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bc80      	pop	{r7}
 8004af8:	4770      	bx	lr

08004afa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b085      	sub	sp, #20
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
 8004b02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b12:	683a      	ldr	r2, [r7, #0]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	f043 0307 	orr.w	r3, r3, #7
 8004b1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68fa      	ldr	r2, [r7, #12]
 8004b22:	609a      	str	r2, [r3, #8]
}
 8004b24:	bf00      	nop
 8004b26:	3714      	adds	r7, #20
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr

08004b2e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b087      	sub	sp, #28
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	60f8      	str	r0, [r7, #12]
 8004b36:	60b9      	str	r1, [r7, #8]
 8004b38:	607a      	str	r2, [r7, #4]
 8004b3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b48:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	021a      	lsls	r2, r3, #8
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	431a      	orrs	r2, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	609a      	str	r2, [r3, #8]
}
 8004b62:	bf00      	nop
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e046      	b.n	8004c12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004baa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a16      	ldr	r2, [pc, #88]	@ (8004c1c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d00e      	beq.n	8004be6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd0:	d009      	beq.n	8004be6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a12      	ldr	r2, [pc, #72]	@ (8004c20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d004      	beq.n	8004be6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a10      	ldr	r2, [pc, #64]	@ (8004c24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d10c      	bne.n	8004c00 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3714      	adds	r7, #20
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr
 8004c1c:	40012c00 	.word	0x40012c00
 8004c20:	40000400 	.word	0x40000400
 8004c24:	40000800 	.word	0x40000800

08004c28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b083      	sub	sp, #12
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	4770      	bx	lr

08004c3a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b083      	sub	sp, #12
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr

08004c4c <__cvt>:
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c52:	461d      	mov	r5, r3
 8004c54:	bfbb      	ittet	lt
 8004c56:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004c5a:	461d      	movlt	r5, r3
 8004c5c:	2300      	movge	r3, #0
 8004c5e:	232d      	movlt	r3, #45	@ 0x2d
 8004c60:	b088      	sub	sp, #32
 8004c62:	4614      	mov	r4, r2
 8004c64:	bfb8      	it	lt
 8004c66:	4614      	movlt	r4, r2
 8004c68:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004c6a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004c6c:	7013      	strb	r3, [r2, #0]
 8004c6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c70:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004c74:	f023 0820 	bic.w	r8, r3, #32
 8004c78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c7c:	d005      	beq.n	8004c8a <__cvt+0x3e>
 8004c7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004c82:	d100      	bne.n	8004c86 <__cvt+0x3a>
 8004c84:	3601      	adds	r6, #1
 8004c86:	2302      	movs	r3, #2
 8004c88:	e000      	b.n	8004c8c <__cvt+0x40>
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	aa07      	add	r2, sp, #28
 8004c8e:	9204      	str	r2, [sp, #16]
 8004c90:	aa06      	add	r2, sp, #24
 8004c92:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004c96:	e9cd 3600 	strd	r3, r6, [sp]
 8004c9a:	4622      	mov	r2, r4
 8004c9c:	462b      	mov	r3, r5
 8004c9e:	f001 f8b3 	bl	8005e08 <_dtoa_r>
 8004ca2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004ca6:	4607      	mov	r7, r0
 8004ca8:	d119      	bne.n	8004cde <__cvt+0x92>
 8004caa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004cac:	07db      	lsls	r3, r3, #31
 8004cae:	d50e      	bpl.n	8004cce <__cvt+0x82>
 8004cb0:	eb00 0906 	add.w	r9, r0, r6
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	4620      	mov	r0, r4
 8004cba:	4629      	mov	r1, r5
 8004cbc:	f7fb fe74 	bl	80009a8 <__aeabi_dcmpeq>
 8004cc0:	b108      	cbz	r0, 8004cc6 <__cvt+0x7a>
 8004cc2:	f8cd 901c 	str.w	r9, [sp, #28]
 8004cc6:	2230      	movs	r2, #48	@ 0x30
 8004cc8:	9b07      	ldr	r3, [sp, #28]
 8004cca:	454b      	cmp	r3, r9
 8004ccc:	d31e      	bcc.n	8004d0c <__cvt+0xc0>
 8004cce:	4638      	mov	r0, r7
 8004cd0:	9b07      	ldr	r3, [sp, #28]
 8004cd2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004cd4:	1bdb      	subs	r3, r3, r7
 8004cd6:	6013      	str	r3, [r2, #0]
 8004cd8:	b008      	add	sp, #32
 8004cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cde:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ce2:	eb00 0906 	add.w	r9, r0, r6
 8004ce6:	d1e5      	bne.n	8004cb4 <__cvt+0x68>
 8004ce8:	7803      	ldrb	r3, [r0, #0]
 8004cea:	2b30      	cmp	r3, #48	@ 0x30
 8004cec:	d10a      	bne.n	8004d04 <__cvt+0xb8>
 8004cee:	2200      	movs	r2, #0
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	4620      	mov	r0, r4
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	f7fb fe57 	bl	80009a8 <__aeabi_dcmpeq>
 8004cfa:	b918      	cbnz	r0, 8004d04 <__cvt+0xb8>
 8004cfc:	f1c6 0601 	rsb	r6, r6, #1
 8004d00:	f8ca 6000 	str.w	r6, [sl]
 8004d04:	f8da 3000 	ldr.w	r3, [sl]
 8004d08:	4499      	add	r9, r3
 8004d0a:	e7d3      	b.n	8004cb4 <__cvt+0x68>
 8004d0c:	1c59      	adds	r1, r3, #1
 8004d0e:	9107      	str	r1, [sp, #28]
 8004d10:	701a      	strb	r2, [r3, #0]
 8004d12:	e7d9      	b.n	8004cc8 <__cvt+0x7c>

08004d14 <__exponent>:
 8004d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d16:	2900      	cmp	r1, #0
 8004d18:	bfb6      	itet	lt
 8004d1a:	232d      	movlt	r3, #45	@ 0x2d
 8004d1c:	232b      	movge	r3, #43	@ 0x2b
 8004d1e:	4249      	neglt	r1, r1
 8004d20:	2909      	cmp	r1, #9
 8004d22:	7002      	strb	r2, [r0, #0]
 8004d24:	7043      	strb	r3, [r0, #1]
 8004d26:	dd29      	ble.n	8004d7c <__exponent+0x68>
 8004d28:	f10d 0307 	add.w	r3, sp, #7
 8004d2c:	461d      	mov	r5, r3
 8004d2e:	270a      	movs	r7, #10
 8004d30:	fbb1 f6f7 	udiv	r6, r1, r7
 8004d34:	461a      	mov	r2, r3
 8004d36:	fb07 1416 	mls	r4, r7, r6, r1
 8004d3a:	3430      	adds	r4, #48	@ 0x30
 8004d3c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d40:	460c      	mov	r4, r1
 8004d42:	2c63      	cmp	r4, #99	@ 0x63
 8004d44:	4631      	mov	r1, r6
 8004d46:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d4a:	dcf1      	bgt.n	8004d30 <__exponent+0x1c>
 8004d4c:	3130      	adds	r1, #48	@ 0x30
 8004d4e:	1e94      	subs	r4, r2, #2
 8004d50:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004d54:	4623      	mov	r3, r4
 8004d56:	1c41      	adds	r1, r0, #1
 8004d58:	42ab      	cmp	r3, r5
 8004d5a:	d30a      	bcc.n	8004d72 <__exponent+0x5e>
 8004d5c:	f10d 0309 	add.w	r3, sp, #9
 8004d60:	1a9b      	subs	r3, r3, r2
 8004d62:	42ac      	cmp	r4, r5
 8004d64:	bf88      	it	hi
 8004d66:	2300      	movhi	r3, #0
 8004d68:	3302      	adds	r3, #2
 8004d6a:	4403      	add	r3, r0
 8004d6c:	1a18      	subs	r0, r3, r0
 8004d6e:	b003      	add	sp, #12
 8004d70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d72:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004d76:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004d7a:	e7ed      	b.n	8004d58 <__exponent+0x44>
 8004d7c:	2330      	movs	r3, #48	@ 0x30
 8004d7e:	3130      	adds	r1, #48	@ 0x30
 8004d80:	7083      	strb	r3, [r0, #2]
 8004d82:	70c1      	strb	r1, [r0, #3]
 8004d84:	1d03      	adds	r3, r0, #4
 8004d86:	e7f1      	b.n	8004d6c <__exponent+0x58>

08004d88 <_printf_float>:
 8004d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d8c:	b091      	sub	sp, #68	@ 0x44
 8004d8e:	460c      	mov	r4, r1
 8004d90:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004d94:	4616      	mov	r6, r2
 8004d96:	461f      	mov	r7, r3
 8004d98:	4605      	mov	r5, r0
 8004d9a:	f000 ff21 	bl	8005be0 <_localeconv_r>
 8004d9e:	6803      	ldr	r3, [r0, #0]
 8004da0:	4618      	mov	r0, r3
 8004da2:	9308      	str	r3, [sp, #32]
 8004da4:	f7fb f9d4 	bl	8000150 <strlen>
 8004da8:	2300      	movs	r3, #0
 8004daa:	930e      	str	r3, [sp, #56]	@ 0x38
 8004dac:	f8d8 3000 	ldr.w	r3, [r8]
 8004db0:	9009      	str	r0, [sp, #36]	@ 0x24
 8004db2:	3307      	adds	r3, #7
 8004db4:	f023 0307 	bic.w	r3, r3, #7
 8004db8:	f103 0208 	add.w	r2, r3, #8
 8004dbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004dc0:	f8d4 b000 	ldr.w	fp, [r4]
 8004dc4:	f8c8 2000 	str.w	r2, [r8]
 8004dc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004dcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004dd0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004dd2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004dd6:	f04f 32ff 	mov.w	r2, #4294967295
 8004dda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004dde:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004de2:	4b9c      	ldr	r3, [pc, #624]	@ (8005054 <_printf_float+0x2cc>)
 8004de4:	f7fb fe12 	bl	8000a0c <__aeabi_dcmpun>
 8004de8:	bb70      	cbnz	r0, 8004e48 <_printf_float+0xc0>
 8004dea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004dee:	f04f 32ff 	mov.w	r2, #4294967295
 8004df2:	4b98      	ldr	r3, [pc, #608]	@ (8005054 <_printf_float+0x2cc>)
 8004df4:	f7fb fdec 	bl	80009d0 <__aeabi_dcmple>
 8004df8:	bb30      	cbnz	r0, 8004e48 <_printf_float+0xc0>
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	4640      	mov	r0, r8
 8004e00:	4649      	mov	r1, r9
 8004e02:	f7fb fddb 	bl	80009bc <__aeabi_dcmplt>
 8004e06:	b110      	cbz	r0, 8004e0e <_printf_float+0x86>
 8004e08:	232d      	movs	r3, #45	@ 0x2d
 8004e0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e0e:	4a92      	ldr	r2, [pc, #584]	@ (8005058 <_printf_float+0x2d0>)
 8004e10:	4b92      	ldr	r3, [pc, #584]	@ (800505c <_printf_float+0x2d4>)
 8004e12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e16:	bf8c      	ite	hi
 8004e18:	4690      	movhi	r8, r2
 8004e1a:	4698      	movls	r8, r3
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	f04f 0900 	mov.w	r9, #0
 8004e22:	6123      	str	r3, [r4, #16]
 8004e24:	f02b 0304 	bic.w	r3, fp, #4
 8004e28:	6023      	str	r3, [r4, #0]
 8004e2a:	4633      	mov	r3, r6
 8004e2c:	4621      	mov	r1, r4
 8004e2e:	4628      	mov	r0, r5
 8004e30:	9700      	str	r7, [sp, #0]
 8004e32:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004e34:	f000 f9d4 	bl	80051e0 <_printf_common>
 8004e38:	3001      	adds	r0, #1
 8004e3a:	f040 8090 	bne.w	8004f5e <_printf_float+0x1d6>
 8004e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e42:	b011      	add	sp, #68	@ 0x44
 8004e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e48:	4642      	mov	r2, r8
 8004e4a:	464b      	mov	r3, r9
 8004e4c:	4640      	mov	r0, r8
 8004e4e:	4649      	mov	r1, r9
 8004e50:	f7fb fddc 	bl	8000a0c <__aeabi_dcmpun>
 8004e54:	b148      	cbz	r0, 8004e6a <_printf_float+0xe2>
 8004e56:	464b      	mov	r3, r9
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	bfb8      	it	lt
 8004e5c:	232d      	movlt	r3, #45	@ 0x2d
 8004e5e:	4a80      	ldr	r2, [pc, #512]	@ (8005060 <_printf_float+0x2d8>)
 8004e60:	bfb8      	it	lt
 8004e62:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004e66:	4b7f      	ldr	r3, [pc, #508]	@ (8005064 <_printf_float+0x2dc>)
 8004e68:	e7d3      	b.n	8004e12 <_printf_float+0x8a>
 8004e6a:	6863      	ldr	r3, [r4, #4]
 8004e6c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	d13f      	bne.n	8004ef4 <_printf_float+0x16c>
 8004e74:	2306      	movs	r3, #6
 8004e76:	6063      	str	r3, [r4, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004e7e:	6023      	str	r3, [r4, #0]
 8004e80:	9206      	str	r2, [sp, #24]
 8004e82:	aa0e      	add	r2, sp, #56	@ 0x38
 8004e84:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004e88:	aa0d      	add	r2, sp, #52	@ 0x34
 8004e8a:	9203      	str	r2, [sp, #12]
 8004e8c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004e90:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004e94:	6863      	ldr	r3, [r4, #4]
 8004e96:	4642      	mov	r2, r8
 8004e98:	9300      	str	r3, [sp, #0]
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	464b      	mov	r3, r9
 8004e9e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004ea0:	f7ff fed4 	bl	8004c4c <__cvt>
 8004ea4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004ea6:	4680      	mov	r8, r0
 8004ea8:	2947      	cmp	r1, #71	@ 0x47
 8004eaa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004eac:	d128      	bne.n	8004f00 <_printf_float+0x178>
 8004eae:	1cc8      	adds	r0, r1, #3
 8004eb0:	db02      	blt.n	8004eb8 <_printf_float+0x130>
 8004eb2:	6863      	ldr	r3, [r4, #4]
 8004eb4:	4299      	cmp	r1, r3
 8004eb6:	dd40      	ble.n	8004f3a <_printf_float+0x1b2>
 8004eb8:	f1aa 0a02 	sub.w	sl, sl, #2
 8004ebc:	fa5f fa8a 	uxtb.w	sl, sl
 8004ec0:	4652      	mov	r2, sl
 8004ec2:	3901      	subs	r1, #1
 8004ec4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004ec8:	910d      	str	r1, [sp, #52]	@ 0x34
 8004eca:	f7ff ff23 	bl	8004d14 <__exponent>
 8004ece:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ed0:	4681      	mov	r9, r0
 8004ed2:	1813      	adds	r3, r2, r0
 8004ed4:	2a01      	cmp	r2, #1
 8004ed6:	6123      	str	r3, [r4, #16]
 8004ed8:	dc02      	bgt.n	8004ee0 <_printf_float+0x158>
 8004eda:	6822      	ldr	r2, [r4, #0]
 8004edc:	07d2      	lsls	r2, r2, #31
 8004ede:	d501      	bpl.n	8004ee4 <_printf_float+0x15c>
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	6123      	str	r3, [r4, #16]
 8004ee4:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d09e      	beq.n	8004e2a <_printf_float+0xa2>
 8004eec:	232d      	movs	r3, #45	@ 0x2d
 8004eee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ef2:	e79a      	b.n	8004e2a <_printf_float+0xa2>
 8004ef4:	2947      	cmp	r1, #71	@ 0x47
 8004ef6:	d1bf      	bne.n	8004e78 <_printf_float+0xf0>
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1bd      	bne.n	8004e78 <_printf_float+0xf0>
 8004efc:	2301      	movs	r3, #1
 8004efe:	e7ba      	b.n	8004e76 <_printf_float+0xee>
 8004f00:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f04:	d9dc      	bls.n	8004ec0 <_printf_float+0x138>
 8004f06:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f0a:	d118      	bne.n	8004f3e <_printf_float+0x1b6>
 8004f0c:	2900      	cmp	r1, #0
 8004f0e:	6863      	ldr	r3, [r4, #4]
 8004f10:	dd0b      	ble.n	8004f2a <_printf_float+0x1a2>
 8004f12:	6121      	str	r1, [r4, #16]
 8004f14:	b913      	cbnz	r3, 8004f1c <_printf_float+0x194>
 8004f16:	6822      	ldr	r2, [r4, #0]
 8004f18:	07d0      	lsls	r0, r2, #31
 8004f1a:	d502      	bpl.n	8004f22 <_printf_float+0x19a>
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	440b      	add	r3, r1
 8004f20:	6123      	str	r3, [r4, #16]
 8004f22:	f04f 0900 	mov.w	r9, #0
 8004f26:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f28:	e7dc      	b.n	8004ee4 <_printf_float+0x15c>
 8004f2a:	b913      	cbnz	r3, 8004f32 <_printf_float+0x1aa>
 8004f2c:	6822      	ldr	r2, [r4, #0]
 8004f2e:	07d2      	lsls	r2, r2, #31
 8004f30:	d501      	bpl.n	8004f36 <_printf_float+0x1ae>
 8004f32:	3302      	adds	r3, #2
 8004f34:	e7f4      	b.n	8004f20 <_printf_float+0x198>
 8004f36:	2301      	movs	r3, #1
 8004f38:	e7f2      	b.n	8004f20 <_printf_float+0x198>
 8004f3a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004f3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f40:	4299      	cmp	r1, r3
 8004f42:	db05      	blt.n	8004f50 <_printf_float+0x1c8>
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	6121      	str	r1, [r4, #16]
 8004f48:	07d8      	lsls	r0, r3, #31
 8004f4a:	d5ea      	bpl.n	8004f22 <_printf_float+0x19a>
 8004f4c:	1c4b      	adds	r3, r1, #1
 8004f4e:	e7e7      	b.n	8004f20 <_printf_float+0x198>
 8004f50:	2900      	cmp	r1, #0
 8004f52:	bfcc      	ite	gt
 8004f54:	2201      	movgt	r2, #1
 8004f56:	f1c1 0202 	rsble	r2, r1, #2
 8004f5a:	4413      	add	r3, r2
 8004f5c:	e7e0      	b.n	8004f20 <_printf_float+0x198>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	055a      	lsls	r2, r3, #21
 8004f62:	d407      	bmi.n	8004f74 <_printf_float+0x1ec>
 8004f64:	6923      	ldr	r3, [r4, #16]
 8004f66:	4642      	mov	r2, r8
 8004f68:	4631      	mov	r1, r6
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	47b8      	blx	r7
 8004f6e:	3001      	adds	r0, #1
 8004f70:	d12b      	bne.n	8004fca <_printf_float+0x242>
 8004f72:	e764      	b.n	8004e3e <_printf_float+0xb6>
 8004f74:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f78:	f240 80dc 	bls.w	8005134 <_printf_float+0x3ac>
 8004f7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f80:	2200      	movs	r2, #0
 8004f82:	2300      	movs	r3, #0
 8004f84:	f7fb fd10 	bl	80009a8 <__aeabi_dcmpeq>
 8004f88:	2800      	cmp	r0, #0
 8004f8a:	d033      	beq.n	8004ff4 <_printf_float+0x26c>
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	4631      	mov	r1, r6
 8004f90:	4628      	mov	r0, r5
 8004f92:	4a35      	ldr	r2, [pc, #212]	@ (8005068 <_printf_float+0x2e0>)
 8004f94:	47b8      	blx	r7
 8004f96:	3001      	adds	r0, #1
 8004f98:	f43f af51 	beq.w	8004e3e <_printf_float+0xb6>
 8004f9c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004fa0:	4543      	cmp	r3, r8
 8004fa2:	db02      	blt.n	8004faa <_printf_float+0x222>
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	07d8      	lsls	r0, r3, #31
 8004fa8:	d50f      	bpl.n	8004fca <_printf_float+0x242>
 8004faa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fae:	4631      	mov	r1, r6
 8004fb0:	4628      	mov	r0, r5
 8004fb2:	47b8      	blx	r7
 8004fb4:	3001      	adds	r0, #1
 8004fb6:	f43f af42 	beq.w	8004e3e <_printf_float+0xb6>
 8004fba:	f04f 0900 	mov.w	r9, #0
 8004fbe:	f108 38ff 	add.w	r8, r8, #4294967295
 8004fc2:	f104 0a1a 	add.w	sl, r4, #26
 8004fc6:	45c8      	cmp	r8, r9
 8004fc8:	dc09      	bgt.n	8004fde <_printf_float+0x256>
 8004fca:	6823      	ldr	r3, [r4, #0]
 8004fcc:	079b      	lsls	r3, r3, #30
 8004fce:	f100 8102 	bmi.w	80051d6 <_printf_float+0x44e>
 8004fd2:	68e0      	ldr	r0, [r4, #12]
 8004fd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004fd6:	4298      	cmp	r0, r3
 8004fd8:	bfb8      	it	lt
 8004fda:	4618      	movlt	r0, r3
 8004fdc:	e731      	b.n	8004e42 <_printf_float+0xba>
 8004fde:	2301      	movs	r3, #1
 8004fe0:	4652      	mov	r2, sl
 8004fe2:	4631      	mov	r1, r6
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	47b8      	blx	r7
 8004fe8:	3001      	adds	r0, #1
 8004fea:	f43f af28 	beq.w	8004e3e <_printf_float+0xb6>
 8004fee:	f109 0901 	add.w	r9, r9, #1
 8004ff2:	e7e8      	b.n	8004fc6 <_printf_float+0x23e>
 8004ff4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	dc38      	bgt.n	800506c <_printf_float+0x2e4>
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	4631      	mov	r1, r6
 8004ffe:	4628      	mov	r0, r5
 8005000:	4a19      	ldr	r2, [pc, #100]	@ (8005068 <_printf_float+0x2e0>)
 8005002:	47b8      	blx	r7
 8005004:	3001      	adds	r0, #1
 8005006:	f43f af1a 	beq.w	8004e3e <_printf_float+0xb6>
 800500a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800500e:	ea59 0303 	orrs.w	r3, r9, r3
 8005012:	d102      	bne.n	800501a <_printf_float+0x292>
 8005014:	6823      	ldr	r3, [r4, #0]
 8005016:	07d9      	lsls	r1, r3, #31
 8005018:	d5d7      	bpl.n	8004fca <_printf_float+0x242>
 800501a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800501e:	4631      	mov	r1, r6
 8005020:	4628      	mov	r0, r5
 8005022:	47b8      	blx	r7
 8005024:	3001      	adds	r0, #1
 8005026:	f43f af0a 	beq.w	8004e3e <_printf_float+0xb6>
 800502a:	f04f 0a00 	mov.w	sl, #0
 800502e:	f104 0b1a 	add.w	fp, r4, #26
 8005032:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005034:	425b      	negs	r3, r3
 8005036:	4553      	cmp	r3, sl
 8005038:	dc01      	bgt.n	800503e <_printf_float+0x2b6>
 800503a:	464b      	mov	r3, r9
 800503c:	e793      	b.n	8004f66 <_printf_float+0x1de>
 800503e:	2301      	movs	r3, #1
 8005040:	465a      	mov	r2, fp
 8005042:	4631      	mov	r1, r6
 8005044:	4628      	mov	r0, r5
 8005046:	47b8      	blx	r7
 8005048:	3001      	adds	r0, #1
 800504a:	f43f aef8 	beq.w	8004e3e <_printf_float+0xb6>
 800504e:	f10a 0a01 	add.w	sl, sl, #1
 8005052:	e7ee      	b.n	8005032 <_printf_float+0x2aa>
 8005054:	7fefffff 	.word	0x7fefffff
 8005058:	080096ba 	.word	0x080096ba
 800505c:	080096b6 	.word	0x080096b6
 8005060:	080096c2 	.word	0x080096c2
 8005064:	080096be 	.word	0x080096be
 8005068:	080096c6 	.word	0x080096c6
 800506c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800506e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005072:	4553      	cmp	r3, sl
 8005074:	bfa8      	it	ge
 8005076:	4653      	movge	r3, sl
 8005078:	2b00      	cmp	r3, #0
 800507a:	4699      	mov	r9, r3
 800507c:	dc36      	bgt.n	80050ec <_printf_float+0x364>
 800507e:	f04f 0b00 	mov.w	fp, #0
 8005082:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005086:	f104 021a 	add.w	r2, r4, #26
 800508a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800508c:	930a      	str	r3, [sp, #40]	@ 0x28
 800508e:	eba3 0309 	sub.w	r3, r3, r9
 8005092:	455b      	cmp	r3, fp
 8005094:	dc31      	bgt.n	80050fa <_printf_float+0x372>
 8005096:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005098:	459a      	cmp	sl, r3
 800509a:	dc3a      	bgt.n	8005112 <_printf_float+0x38a>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	07da      	lsls	r2, r3, #31
 80050a0:	d437      	bmi.n	8005112 <_printf_float+0x38a>
 80050a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050a4:	ebaa 0903 	sub.w	r9, sl, r3
 80050a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050aa:	ebaa 0303 	sub.w	r3, sl, r3
 80050ae:	4599      	cmp	r9, r3
 80050b0:	bfa8      	it	ge
 80050b2:	4699      	movge	r9, r3
 80050b4:	f1b9 0f00 	cmp.w	r9, #0
 80050b8:	dc33      	bgt.n	8005122 <_printf_float+0x39a>
 80050ba:	f04f 0800 	mov.w	r8, #0
 80050be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050c2:	f104 0b1a 	add.w	fp, r4, #26
 80050c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80050c8:	ebaa 0303 	sub.w	r3, sl, r3
 80050cc:	eba3 0309 	sub.w	r3, r3, r9
 80050d0:	4543      	cmp	r3, r8
 80050d2:	f77f af7a 	ble.w	8004fca <_printf_float+0x242>
 80050d6:	2301      	movs	r3, #1
 80050d8:	465a      	mov	r2, fp
 80050da:	4631      	mov	r1, r6
 80050dc:	4628      	mov	r0, r5
 80050de:	47b8      	blx	r7
 80050e0:	3001      	adds	r0, #1
 80050e2:	f43f aeac 	beq.w	8004e3e <_printf_float+0xb6>
 80050e6:	f108 0801 	add.w	r8, r8, #1
 80050ea:	e7ec      	b.n	80050c6 <_printf_float+0x33e>
 80050ec:	4642      	mov	r2, r8
 80050ee:	4631      	mov	r1, r6
 80050f0:	4628      	mov	r0, r5
 80050f2:	47b8      	blx	r7
 80050f4:	3001      	adds	r0, #1
 80050f6:	d1c2      	bne.n	800507e <_printf_float+0x2f6>
 80050f8:	e6a1      	b.n	8004e3e <_printf_float+0xb6>
 80050fa:	2301      	movs	r3, #1
 80050fc:	4631      	mov	r1, r6
 80050fe:	4628      	mov	r0, r5
 8005100:	920a      	str	r2, [sp, #40]	@ 0x28
 8005102:	47b8      	blx	r7
 8005104:	3001      	adds	r0, #1
 8005106:	f43f ae9a 	beq.w	8004e3e <_printf_float+0xb6>
 800510a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800510c:	f10b 0b01 	add.w	fp, fp, #1
 8005110:	e7bb      	b.n	800508a <_printf_float+0x302>
 8005112:	4631      	mov	r1, r6
 8005114:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005118:	4628      	mov	r0, r5
 800511a:	47b8      	blx	r7
 800511c:	3001      	adds	r0, #1
 800511e:	d1c0      	bne.n	80050a2 <_printf_float+0x31a>
 8005120:	e68d      	b.n	8004e3e <_printf_float+0xb6>
 8005122:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005124:	464b      	mov	r3, r9
 8005126:	4631      	mov	r1, r6
 8005128:	4628      	mov	r0, r5
 800512a:	4442      	add	r2, r8
 800512c:	47b8      	blx	r7
 800512e:	3001      	adds	r0, #1
 8005130:	d1c3      	bne.n	80050ba <_printf_float+0x332>
 8005132:	e684      	b.n	8004e3e <_printf_float+0xb6>
 8005134:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005138:	f1ba 0f01 	cmp.w	sl, #1
 800513c:	dc01      	bgt.n	8005142 <_printf_float+0x3ba>
 800513e:	07db      	lsls	r3, r3, #31
 8005140:	d536      	bpl.n	80051b0 <_printf_float+0x428>
 8005142:	2301      	movs	r3, #1
 8005144:	4642      	mov	r2, r8
 8005146:	4631      	mov	r1, r6
 8005148:	4628      	mov	r0, r5
 800514a:	47b8      	blx	r7
 800514c:	3001      	adds	r0, #1
 800514e:	f43f ae76 	beq.w	8004e3e <_printf_float+0xb6>
 8005152:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005156:	4631      	mov	r1, r6
 8005158:	4628      	mov	r0, r5
 800515a:	47b8      	blx	r7
 800515c:	3001      	adds	r0, #1
 800515e:	f43f ae6e 	beq.w	8004e3e <_printf_float+0xb6>
 8005162:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005166:	2200      	movs	r2, #0
 8005168:	2300      	movs	r3, #0
 800516a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800516e:	f7fb fc1b 	bl	80009a8 <__aeabi_dcmpeq>
 8005172:	b9c0      	cbnz	r0, 80051a6 <_printf_float+0x41e>
 8005174:	4653      	mov	r3, sl
 8005176:	f108 0201 	add.w	r2, r8, #1
 800517a:	4631      	mov	r1, r6
 800517c:	4628      	mov	r0, r5
 800517e:	47b8      	blx	r7
 8005180:	3001      	adds	r0, #1
 8005182:	d10c      	bne.n	800519e <_printf_float+0x416>
 8005184:	e65b      	b.n	8004e3e <_printf_float+0xb6>
 8005186:	2301      	movs	r3, #1
 8005188:	465a      	mov	r2, fp
 800518a:	4631      	mov	r1, r6
 800518c:	4628      	mov	r0, r5
 800518e:	47b8      	blx	r7
 8005190:	3001      	adds	r0, #1
 8005192:	f43f ae54 	beq.w	8004e3e <_printf_float+0xb6>
 8005196:	f108 0801 	add.w	r8, r8, #1
 800519a:	45d0      	cmp	r8, sl
 800519c:	dbf3      	blt.n	8005186 <_printf_float+0x3fe>
 800519e:	464b      	mov	r3, r9
 80051a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80051a4:	e6e0      	b.n	8004f68 <_printf_float+0x1e0>
 80051a6:	f04f 0800 	mov.w	r8, #0
 80051aa:	f104 0b1a 	add.w	fp, r4, #26
 80051ae:	e7f4      	b.n	800519a <_printf_float+0x412>
 80051b0:	2301      	movs	r3, #1
 80051b2:	4642      	mov	r2, r8
 80051b4:	e7e1      	b.n	800517a <_printf_float+0x3f2>
 80051b6:	2301      	movs	r3, #1
 80051b8:	464a      	mov	r2, r9
 80051ba:	4631      	mov	r1, r6
 80051bc:	4628      	mov	r0, r5
 80051be:	47b8      	blx	r7
 80051c0:	3001      	adds	r0, #1
 80051c2:	f43f ae3c 	beq.w	8004e3e <_printf_float+0xb6>
 80051c6:	f108 0801 	add.w	r8, r8, #1
 80051ca:	68e3      	ldr	r3, [r4, #12]
 80051cc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80051ce:	1a5b      	subs	r3, r3, r1
 80051d0:	4543      	cmp	r3, r8
 80051d2:	dcf0      	bgt.n	80051b6 <_printf_float+0x42e>
 80051d4:	e6fd      	b.n	8004fd2 <_printf_float+0x24a>
 80051d6:	f04f 0800 	mov.w	r8, #0
 80051da:	f104 0919 	add.w	r9, r4, #25
 80051de:	e7f4      	b.n	80051ca <_printf_float+0x442>

080051e0 <_printf_common>:
 80051e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051e4:	4616      	mov	r6, r2
 80051e6:	4698      	mov	r8, r3
 80051e8:	688a      	ldr	r2, [r1, #8]
 80051ea:	690b      	ldr	r3, [r1, #16]
 80051ec:	4607      	mov	r7, r0
 80051ee:	4293      	cmp	r3, r2
 80051f0:	bfb8      	it	lt
 80051f2:	4613      	movlt	r3, r2
 80051f4:	6033      	str	r3, [r6, #0]
 80051f6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80051fa:	460c      	mov	r4, r1
 80051fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005200:	b10a      	cbz	r2, 8005206 <_printf_common+0x26>
 8005202:	3301      	adds	r3, #1
 8005204:	6033      	str	r3, [r6, #0]
 8005206:	6823      	ldr	r3, [r4, #0]
 8005208:	0699      	lsls	r1, r3, #26
 800520a:	bf42      	ittt	mi
 800520c:	6833      	ldrmi	r3, [r6, #0]
 800520e:	3302      	addmi	r3, #2
 8005210:	6033      	strmi	r3, [r6, #0]
 8005212:	6825      	ldr	r5, [r4, #0]
 8005214:	f015 0506 	ands.w	r5, r5, #6
 8005218:	d106      	bne.n	8005228 <_printf_common+0x48>
 800521a:	f104 0a19 	add.w	sl, r4, #25
 800521e:	68e3      	ldr	r3, [r4, #12]
 8005220:	6832      	ldr	r2, [r6, #0]
 8005222:	1a9b      	subs	r3, r3, r2
 8005224:	42ab      	cmp	r3, r5
 8005226:	dc2b      	bgt.n	8005280 <_printf_common+0xa0>
 8005228:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800522c:	6822      	ldr	r2, [r4, #0]
 800522e:	3b00      	subs	r3, #0
 8005230:	bf18      	it	ne
 8005232:	2301      	movne	r3, #1
 8005234:	0692      	lsls	r2, r2, #26
 8005236:	d430      	bmi.n	800529a <_printf_common+0xba>
 8005238:	4641      	mov	r1, r8
 800523a:	4638      	mov	r0, r7
 800523c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005240:	47c8      	blx	r9
 8005242:	3001      	adds	r0, #1
 8005244:	d023      	beq.n	800528e <_printf_common+0xae>
 8005246:	6823      	ldr	r3, [r4, #0]
 8005248:	6922      	ldr	r2, [r4, #16]
 800524a:	f003 0306 	and.w	r3, r3, #6
 800524e:	2b04      	cmp	r3, #4
 8005250:	bf14      	ite	ne
 8005252:	2500      	movne	r5, #0
 8005254:	6833      	ldreq	r3, [r6, #0]
 8005256:	f04f 0600 	mov.w	r6, #0
 800525a:	bf08      	it	eq
 800525c:	68e5      	ldreq	r5, [r4, #12]
 800525e:	f104 041a 	add.w	r4, r4, #26
 8005262:	bf08      	it	eq
 8005264:	1aed      	subeq	r5, r5, r3
 8005266:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800526a:	bf08      	it	eq
 800526c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005270:	4293      	cmp	r3, r2
 8005272:	bfc4      	itt	gt
 8005274:	1a9b      	subgt	r3, r3, r2
 8005276:	18ed      	addgt	r5, r5, r3
 8005278:	42b5      	cmp	r5, r6
 800527a:	d11a      	bne.n	80052b2 <_printf_common+0xd2>
 800527c:	2000      	movs	r0, #0
 800527e:	e008      	b.n	8005292 <_printf_common+0xb2>
 8005280:	2301      	movs	r3, #1
 8005282:	4652      	mov	r2, sl
 8005284:	4641      	mov	r1, r8
 8005286:	4638      	mov	r0, r7
 8005288:	47c8      	blx	r9
 800528a:	3001      	adds	r0, #1
 800528c:	d103      	bne.n	8005296 <_printf_common+0xb6>
 800528e:	f04f 30ff 	mov.w	r0, #4294967295
 8005292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005296:	3501      	adds	r5, #1
 8005298:	e7c1      	b.n	800521e <_printf_common+0x3e>
 800529a:	2030      	movs	r0, #48	@ 0x30
 800529c:	18e1      	adds	r1, r4, r3
 800529e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052a2:	1c5a      	adds	r2, r3, #1
 80052a4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052a8:	4422      	add	r2, r4
 80052aa:	3302      	adds	r3, #2
 80052ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052b0:	e7c2      	b.n	8005238 <_printf_common+0x58>
 80052b2:	2301      	movs	r3, #1
 80052b4:	4622      	mov	r2, r4
 80052b6:	4641      	mov	r1, r8
 80052b8:	4638      	mov	r0, r7
 80052ba:	47c8      	blx	r9
 80052bc:	3001      	adds	r0, #1
 80052be:	d0e6      	beq.n	800528e <_printf_common+0xae>
 80052c0:	3601      	adds	r6, #1
 80052c2:	e7d9      	b.n	8005278 <_printf_common+0x98>

080052c4 <_printf_i>:
 80052c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052c8:	7e0f      	ldrb	r7, [r1, #24]
 80052ca:	4691      	mov	r9, r2
 80052cc:	2f78      	cmp	r7, #120	@ 0x78
 80052ce:	4680      	mov	r8, r0
 80052d0:	460c      	mov	r4, r1
 80052d2:	469a      	mov	sl, r3
 80052d4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052d6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052da:	d807      	bhi.n	80052ec <_printf_i+0x28>
 80052dc:	2f62      	cmp	r7, #98	@ 0x62
 80052de:	d80a      	bhi.n	80052f6 <_printf_i+0x32>
 80052e0:	2f00      	cmp	r7, #0
 80052e2:	f000 80d1 	beq.w	8005488 <_printf_i+0x1c4>
 80052e6:	2f58      	cmp	r7, #88	@ 0x58
 80052e8:	f000 80b8 	beq.w	800545c <_printf_i+0x198>
 80052ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052f0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052f4:	e03a      	b.n	800536c <_printf_i+0xa8>
 80052f6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052fa:	2b15      	cmp	r3, #21
 80052fc:	d8f6      	bhi.n	80052ec <_printf_i+0x28>
 80052fe:	a101      	add	r1, pc, #4	@ (adr r1, 8005304 <_printf_i+0x40>)
 8005300:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005304:	0800535d 	.word	0x0800535d
 8005308:	08005371 	.word	0x08005371
 800530c:	080052ed 	.word	0x080052ed
 8005310:	080052ed 	.word	0x080052ed
 8005314:	080052ed 	.word	0x080052ed
 8005318:	080052ed 	.word	0x080052ed
 800531c:	08005371 	.word	0x08005371
 8005320:	080052ed 	.word	0x080052ed
 8005324:	080052ed 	.word	0x080052ed
 8005328:	080052ed 	.word	0x080052ed
 800532c:	080052ed 	.word	0x080052ed
 8005330:	0800546f 	.word	0x0800546f
 8005334:	0800539b 	.word	0x0800539b
 8005338:	08005429 	.word	0x08005429
 800533c:	080052ed 	.word	0x080052ed
 8005340:	080052ed 	.word	0x080052ed
 8005344:	08005491 	.word	0x08005491
 8005348:	080052ed 	.word	0x080052ed
 800534c:	0800539b 	.word	0x0800539b
 8005350:	080052ed 	.word	0x080052ed
 8005354:	080052ed 	.word	0x080052ed
 8005358:	08005431 	.word	0x08005431
 800535c:	6833      	ldr	r3, [r6, #0]
 800535e:	1d1a      	adds	r2, r3, #4
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	6032      	str	r2, [r6, #0]
 8005364:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005368:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800536c:	2301      	movs	r3, #1
 800536e:	e09c      	b.n	80054aa <_printf_i+0x1e6>
 8005370:	6833      	ldr	r3, [r6, #0]
 8005372:	6820      	ldr	r0, [r4, #0]
 8005374:	1d19      	adds	r1, r3, #4
 8005376:	6031      	str	r1, [r6, #0]
 8005378:	0606      	lsls	r6, r0, #24
 800537a:	d501      	bpl.n	8005380 <_printf_i+0xbc>
 800537c:	681d      	ldr	r5, [r3, #0]
 800537e:	e003      	b.n	8005388 <_printf_i+0xc4>
 8005380:	0645      	lsls	r5, r0, #25
 8005382:	d5fb      	bpl.n	800537c <_printf_i+0xb8>
 8005384:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005388:	2d00      	cmp	r5, #0
 800538a:	da03      	bge.n	8005394 <_printf_i+0xd0>
 800538c:	232d      	movs	r3, #45	@ 0x2d
 800538e:	426d      	negs	r5, r5
 8005390:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005394:	230a      	movs	r3, #10
 8005396:	4858      	ldr	r0, [pc, #352]	@ (80054f8 <_printf_i+0x234>)
 8005398:	e011      	b.n	80053be <_printf_i+0xfa>
 800539a:	6821      	ldr	r1, [r4, #0]
 800539c:	6833      	ldr	r3, [r6, #0]
 800539e:	0608      	lsls	r0, r1, #24
 80053a0:	f853 5b04 	ldr.w	r5, [r3], #4
 80053a4:	d402      	bmi.n	80053ac <_printf_i+0xe8>
 80053a6:	0649      	lsls	r1, r1, #25
 80053a8:	bf48      	it	mi
 80053aa:	b2ad      	uxthmi	r5, r5
 80053ac:	2f6f      	cmp	r7, #111	@ 0x6f
 80053ae:	6033      	str	r3, [r6, #0]
 80053b0:	bf14      	ite	ne
 80053b2:	230a      	movne	r3, #10
 80053b4:	2308      	moveq	r3, #8
 80053b6:	4850      	ldr	r0, [pc, #320]	@ (80054f8 <_printf_i+0x234>)
 80053b8:	2100      	movs	r1, #0
 80053ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053be:	6866      	ldr	r6, [r4, #4]
 80053c0:	2e00      	cmp	r6, #0
 80053c2:	60a6      	str	r6, [r4, #8]
 80053c4:	db05      	blt.n	80053d2 <_printf_i+0x10e>
 80053c6:	6821      	ldr	r1, [r4, #0]
 80053c8:	432e      	orrs	r6, r5
 80053ca:	f021 0104 	bic.w	r1, r1, #4
 80053ce:	6021      	str	r1, [r4, #0]
 80053d0:	d04b      	beq.n	800546a <_printf_i+0x1a6>
 80053d2:	4616      	mov	r6, r2
 80053d4:	fbb5 f1f3 	udiv	r1, r5, r3
 80053d8:	fb03 5711 	mls	r7, r3, r1, r5
 80053dc:	5dc7      	ldrb	r7, [r0, r7]
 80053de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053e2:	462f      	mov	r7, r5
 80053e4:	42bb      	cmp	r3, r7
 80053e6:	460d      	mov	r5, r1
 80053e8:	d9f4      	bls.n	80053d4 <_printf_i+0x110>
 80053ea:	2b08      	cmp	r3, #8
 80053ec:	d10b      	bne.n	8005406 <_printf_i+0x142>
 80053ee:	6823      	ldr	r3, [r4, #0]
 80053f0:	07df      	lsls	r7, r3, #31
 80053f2:	d508      	bpl.n	8005406 <_printf_i+0x142>
 80053f4:	6923      	ldr	r3, [r4, #16]
 80053f6:	6861      	ldr	r1, [r4, #4]
 80053f8:	4299      	cmp	r1, r3
 80053fa:	bfde      	ittt	le
 80053fc:	2330      	movle	r3, #48	@ 0x30
 80053fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005402:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005406:	1b92      	subs	r2, r2, r6
 8005408:	6122      	str	r2, [r4, #16]
 800540a:	464b      	mov	r3, r9
 800540c:	4621      	mov	r1, r4
 800540e:	4640      	mov	r0, r8
 8005410:	f8cd a000 	str.w	sl, [sp]
 8005414:	aa03      	add	r2, sp, #12
 8005416:	f7ff fee3 	bl	80051e0 <_printf_common>
 800541a:	3001      	adds	r0, #1
 800541c:	d14a      	bne.n	80054b4 <_printf_i+0x1f0>
 800541e:	f04f 30ff 	mov.w	r0, #4294967295
 8005422:	b004      	add	sp, #16
 8005424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005428:	6823      	ldr	r3, [r4, #0]
 800542a:	f043 0320 	orr.w	r3, r3, #32
 800542e:	6023      	str	r3, [r4, #0]
 8005430:	2778      	movs	r7, #120	@ 0x78
 8005432:	4832      	ldr	r0, [pc, #200]	@ (80054fc <_printf_i+0x238>)
 8005434:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	6831      	ldr	r1, [r6, #0]
 800543c:	061f      	lsls	r7, r3, #24
 800543e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005442:	d402      	bmi.n	800544a <_printf_i+0x186>
 8005444:	065f      	lsls	r7, r3, #25
 8005446:	bf48      	it	mi
 8005448:	b2ad      	uxthmi	r5, r5
 800544a:	6031      	str	r1, [r6, #0]
 800544c:	07d9      	lsls	r1, r3, #31
 800544e:	bf44      	itt	mi
 8005450:	f043 0320 	orrmi.w	r3, r3, #32
 8005454:	6023      	strmi	r3, [r4, #0]
 8005456:	b11d      	cbz	r5, 8005460 <_printf_i+0x19c>
 8005458:	2310      	movs	r3, #16
 800545a:	e7ad      	b.n	80053b8 <_printf_i+0xf4>
 800545c:	4826      	ldr	r0, [pc, #152]	@ (80054f8 <_printf_i+0x234>)
 800545e:	e7e9      	b.n	8005434 <_printf_i+0x170>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	f023 0320 	bic.w	r3, r3, #32
 8005466:	6023      	str	r3, [r4, #0]
 8005468:	e7f6      	b.n	8005458 <_printf_i+0x194>
 800546a:	4616      	mov	r6, r2
 800546c:	e7bd      	b.n	80053ea <_printf_i+0x126>
 800546e:	6833      	ldr	r3, [r6, #0]
 8005470:	6825      	ldr	r5, [r4, #0]
 8005472:	1d18      	adds	r0, r3, #4
 8005474:	6961      	ldr	r1, [r4, #20]
 8005476:	6030      	str	r0, [r6, #0]
 8005478:	062e      	lsls	r6, r5, #24
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	d501      	bpl.n	8005482 <_printf_i+0x1be>
 800547e:	6019      	str	r1, [r3, #0]
 8005480:	e002      	b.n	8005488 <_printf_i+0x1c4>
 8005482:	0668      	lsls	r0, r5, #25
 8005484:	d5fb      	bpl.n	800547e <_printf_i+0x1ba>
 8005486:	8019      	strh	r1, [r3, #0]
 8005488:	2300      	movs	r3, #0
 800548a:	4616      	mov	r6, r2
 800548c:	6123      	str	r3, [r4, #16]
 800548e:	e7bc      	b.n	800540a <_printf_i+0x146>
 8005490:	6833      	ldr	r3, [r6, #0]
 8005492:	2100      	movs	r1, #0
 8005494:	1d1a      	adds	r2, r3, #4
 8005496:	6032      	str	r2, [r6, #0]
 8005498:	681e      	ldr	r6, [r3, #0]
 800549a:	6862      	ldr	r2, [r4, #4]
 800549c:	4630      	mov	r0, r6
 800549e:	f000 fc16 	bl	8005cce <memchr>
 80054a2:	b108      	cbz	r0, 80054a8 <_printf_i+0x1e4>
 80054a4:	1b80      	subs	r0, r0, r6
 80054a6:	6060      	str	r0, [r4, #4]
 80054a8:	6863      	ldr	r3, [r4, #4]
 80054aa:	6123      	str	r3, [r4, #16]
 80054ac:	2300      	movs	r3, #0
 80054ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054b2:	e7aa      	b.n	800540a <_printf_i+0x146>
 80054b4:	4632      	mov	r2, r6
 80054b6:	4649      	mov	r1, r9
 80054b8:	4640      	mov	r0, r8
 80054ba:	6923      	ldr	r3, [r4, #16]
 80054bc:	47d0      	blx	sl
 80054be:	3001      	adds	r0, #1
 80054c0:	d0ad      	beq.n	800541e <_printf_i+0x15a>
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	079b      	lsls	r3, r3, #30
 80054c6:	d413      	bmi.n	80054f0 <_printf_i+0x22c>
 80054c8:	68e0      	ldr	r0, [r4, #12]
 80054ca:	9b03      	ldr	r3, [sp, #12]
 80054cc:	4298      	cmp	r0, r3
 80054ce:	bfb8      	it	lt
 80054d0:	4618      	movlt	r0, r3
 80054d2:	e7a6      	b.n	8005422 <_printf_i+0x15e>
 80054d4:	2301      	movs	r3, #1
 80054d6:	4632      	mov	r2, r6
 80054d8:	4649      	mov	r1, r9
 80054da:	4640      	mov	r0, r8
 80054dc:	47d0      	blx	sl
 80054de:	3001      	adds	r0, #1
 80054e0:	d09d      	beq.n	800541e <_printf_i+0x15a>
 80054e2:	3501      	adds	r5, #1
 80054e4:	68e3      	ldr	r3, [r4, #12]
 80054e6:	9903      	ldr	r1, [sp, #12]
 80054e8:	1a5b      	subs	r3, r3, r1
 80054ea:	42ab      	cmp	r3, r5
 80054ec:	dcf2      	bgt.n	80054d4 <_printf_i+0x210>
 80054ee:	e7eb      	b.n	80054c8 <_printf_i+0x204>
 80054f0:	2500      	movs	r5, #0
 80054f2:	f104 0619 	add.w	r6, r4, #25
 80054f6:	e7f5      	b.n	80054e4 <_printf_i+0x220>
 80054f8:	080096c8 	.word	0x080096c8
 80054fc:	080096d9 	.word	0x080096d9

08005500 <_scanf_float>:
 8005500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005504:	b087      	sub	sp, #28
 8005506:	9303      	str	r3, [sp, #12]
 8005508:	688b      	ldr	r3, [r1, #8]
 800550a:	4691      	mov	r9, r2
 800550c:	1e5a      	subs	r2, r3, #1
 800550e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005512:	bf82      	ittt	hi
 8005514:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005518:	eb03 0b05 	addhi.w	fp, r3, r5
 800551c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005520:	460a      	mov	r2, r1
 8005522:	f04f 0500 	mov.w	r5, #0
 8005526:	bf88      	it	hi
 8005528:	608b      	strhi	r3, [r1, #8]
 800552a:	680b      	ldr	r3, [r1, #0]
 800552c:	4680      	mov	r8, r0
 800552e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005532:	f842 3b1c 	str.w	r3, [r2], #28
 8005536:	460c      	mov	r4, r1
 8005538:	bf98      	it	ls
 800553a:	f04f 0b00 	movls.w	fp, #0
 800553e:	4616      	mov	r6, r2
 8005540:	46aa      	mov	sl, r5
 8005542:	462f      	mov	r7, r5
 8005544:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005548:	9201      	str	r2, [sp, #4]
 800554a:	9502      	str	r5, [sp, #8]
 800554c:	68a2      	ldr	r2, [r4, #8]
 800554e:	b15a      	cbz	r2, 8005568 <_scanf_float+0x68>
 8005550:	f8d9 3000 	ldr.w	r3, [r9]
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	2b4e      	cmp	r3, #78	@ 0x4e
 8005558:	d862      	bhi.n	8005620 <_scanf_float+0x120>
 800555a:	2b40      	cmp	r3, #64	@ 0x40
 800555c:	d83a      	bhi.n	80055d4 <_scanf_float+0xd4>
 800555e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005562:	b2c8      	uxtb	r0, r1
 8005564:	280e      	cmp	r0, #14
 8005566:	d938      	bls.n	80055da <_scanf_float+0xda>
 8005568:	b11f      	cbz	r7, 8005572 <_scanf_float+0x72>
 800556a:	6823      	ldr	r3, [r4, #0]
 800556c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005570:	6023      	str	r3, [r4, #0]
 8005572:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005576:	f1ba 0f01 	cmp.w	sl, #1
 800557a:	f200 8114 	bhi.w	80057a6 <_scanf_float+0x2a6>
 800557e:	9b01      	ldr	r3, [sp, #4]
 8005580:	429e      	cmp	r6, r3
 8005582:	f200 8105 	bhi.w	8005790 <_scanf_float+0x290>
 8005586:	2001      	movs	r0, #1
 8005588:	b007      	add	sp, #28
 800558a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800558e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005592:	2a0d      	cmp	r2, #13
 8005594:	d8e8      	bhi.n	8005568 <_scanf_float+0x68>
 8005596:	a101      	add	r1, pc, #4	@ (adr r1, 800559c <_scanf_float+0x9c>)
 8005598:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800559c:	080056e5 	.word	0x080056e5
 80055a0:	08005569 	.word	0x08005569
 80055a4:	08005569 	.word	0x08005569
 80055a8:	08005569 	.word	0x08005569
 80055ac:	08005741 	.word	0x08005741
 80055b0:	0800571b 	.word	0x0800571b
 80055b4:	08005569 	.word	0x08005569
 80055b8:	08005569 	.word	0x08005569
 80055bc:	080056f3 	.word	0x080056f3
 80055c0:	08005569 	.word	0x08005569
 80055c4:	08005569 	.word	0x08005569
 80055c8:	08005569 	.word	0x08005569
 80055cc:	08005569 	.word	0x08005569
 80055d0:	080056af 	.word	0x080056af
 80055d4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80055d8:	e7db      	b.n	8005592 <_scanf_float+0x92>
 80055da:	290e      	cmp	r1, #14
 80055dc:	d8c4      	bhi.n	8005568 <_scanf_float+0x68>
 80055de:	a001      	add	r0, pc, #4	@ (adr r0, 80055e4 <_scanf_float+0xe4>)
 80055e0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80055e4:	0800569f 	.word	0x0800569f
 80055e8:	08005569 	.word	0x08005569
 80055ec:	0800569f 	.word	0x0800569f
 80055f0:	0800572f 	.word	0x0800572f
 80055f4:	08005569 	.word	0x08005569
 80055f8:	08005641 	.word	0x08005641
 80055fc:	08005685 	.word	0x08005685
 8005600:	08005685 	.word	0x08005685
 8005604:	08005685 	.word	0x08005685
 8005608:	08005685 	.word	0x08005685
 800560c:	08005685 	.word	0x08005685
 8005610:	08005685 	.word	0x08005685
 8005614:	08005685 	.word	0x08005685
 8005618:	08005685 	.word	0x08005685
 800561c:	08005685 	.word	0x08005685
 8005620:	2b6e      	cmp	r3, #110	@ 0x6e
 8005622:	d809      	bhi.n	8005638 <_scanf_float+0x138>
 8005624:	2b60      	cmp	r3, #96	@ 0x60
 8005626:	d8b2      	bhi.n	800558e <_scanf_float+0x8e>
 8005628:	2b54      	cmp	r3, #84	@ 0x54
 800562a:	d07b      	beq.n	8005724 <_scanf_float+0x224>
 800562c:	2b59      	cmp	r3, #89	@ 0x59
 800562e:	d19b      	bne.n	8005568 <_scanf_float+0x68>
 8005630:	2d07      	cmp	r5, #7
 8005632:	d199      	bne.n	8005568 <_scanf_float+0x68>
 8005634:	2508      	movs	r5, #8
 8005636:	e02f      	b.n	8005698 <_scanf_float+0x198>
 8005638:	2b74      	cmp	r3, #116	@ 0x74
 800563a:	d073      	beq.n	8005724 <_scanf_float+0x224>
 800563c:	2b79      	cmp	r3, #121	@ 0x79
 800563e:	e7f6      	b.n	800562e <_scanf_float+0x12e>
 8005640:	6821      	ldr	r1, [r4, #0]
 8005642:	05c8      	lsls	r0, r1, #23
 8005644:	d51e      	bpl.n	8005684 <_scanf_float+0x184>
 8005646:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800564a:	6021      	str	r1, [r4, #0]
 800564c:	3701      	adds	r7, #1
 800564e:	f1bb 0f00 	cmp.w	fp, #0
 8005652:	d003      	beq.n	800565c <_scanf_float+0x15c>
 8005654:	3201      	adds	r2, #1
 8005656:	f10b 3bff 	add.w	fp, fp, #4294967295
 800565a:	60a2      	str	r2, [r4, #8]
 800565c:	68a3      	ldr	r3, [r4, #8]
 800565e:	3b01      	subs	r3, #1
 8005660:	60a3      	str	r3, [r4, #8]
 8005662:	6923      	ldr	r3, [r4, #16]
 8005664:	3301      	adds	r3, #1
 8005666:	6123      	str	r3, [r4, #16]
 8005668:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800566c:	3b01      	subs	r3, #1
 800566e:	2b00      	cmp	r3, #0
 8005670:	f8c9 3004 	str.w	r3, [r9, #4]
 8005674:	f340 8083 	ble.w	800577e <_scanf_float+0x27e>
 8005678:	f8d9 3000 	ldr.w	r3, [r9]
 800567c:	3301      	adds	r3, #1
 800567e:	f8c9 3000 	str.w	r3, [r9]
 8005682:	e763      	b.n	800554c <_scanf_float+0x4c>
 8005684:	eb1a 0105 	adds.w	r1, sl, r5
 8005688:	f47f af6e 	bne.w	8005568 <_scanf_float+0x68>
 800568c:	460d      	mov	r5, r1
 800568e:	468a      	mov	sl, r1
 8005690:	6822      	ldr	r2, [r4, #0]
 8005692:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005696:	6022      	str	r2, [r4, #0]
 8005698:	f806 3b01 	strb.w	r3, [r6], #1
 800569c:	e7de      	b.n	800565c <_scanf_float+0x15c>
 800569e:	6822      	ldr	r2, [r4, #0]
 80056a0:	0610      	lsls	r0, r2, #24
 80056a2:	f57f af61 	bpl.w	8005568 <_scanf_float+0x68>
 80056a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80056aa:	6022      	str	r2, [r4, #0]
 80056ac:	e7f4      	b.n	8005698 <_scanf_float+0x198>
 80056ae:	f1ba 0f00 	cmp.w	sl, #0
 80056b2:	d10c      	bne.n	80056ce <_scanf_float+0x1ce>
 80056b4:	b977      	cbnz	r7, 80056d4 <_scanf_float+0x1d4>
 80056b6:	6822      	ldr	r2, [r4, #0]
 80056b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80056bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80056c0:	d108      	bne.n	80056d4 <_scanf_float+0x1d4>
 80056c2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80056c6:	f04f 0a01 	mov.w	sl, #1
 80056ca:	6022      	str	r2, [r4, #0]
 80056cc:	e7e4      	b.n	8005698 <_scanf_float+0x198>
 80056ce:	f1ba 0f02 	cmp.w	sl, #2
 80056d2:	d051      	beq.n	8005778 <_scanf_float+0x278>
 80056d4:	2d01      	cmp	r5, #1
 80056d6:	d002      	beq.n	80056de <_scanf_float+0x1de>
 80056d8:	2d04      	cmp	r5, #4
 80056da:	f47f af45 	bne.w	8005568 <_scanf_float+0x68>
 80056de:	3501      	adds	r5, #1
 80056e0:	b2ed      	uxtb	r5, r5
 80056e2:	e7d9      	b.n	8005698 <_scanf_float+0x198>
 80056e4:	f1ba 0f01 	cmp.w	sl, #1
 80056e8:	f47f af3e 	bne.w	8005568 <_scanf_float+0x68>
 80056ec:	f04f 0a02 	mov.w	sl, #2
 80056f0:	e7d2      	b.n	8005698 <_scanf_float+0x198>
 80056f2:	b975      	cbnz	r5, 8005712 <_scanf_float+0x212>
 80056f4:	2f00      	cmp	r7, #0
 80056f6:	f47f af38 	bne.w	800556a <_scanf_float+0x6a>
 80056fa:	6822      	ldr	r2, [r4, #0]
 80056fc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005700:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005704:	f040 80ff 	bne.w	8005906 <_scanf_float+0x406>
 8005708:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800570c:	2501      	movs	r5, #1
 800570e:	6022      	str	r2, [r4, #0]
 8005710:	e7c2      	b.n	8005698 <_scanf_float+0x198>
 8005712:	2d03      	cmp	r5, #3
 8005714:	d0e3      	beq.n	80056de <_scanf_float+0x1de>
 8005716:	2d05      	cmp	r5, #5
 8005718:	e7df      	b.n	80056da <_scanf_float+0x1da>
 800571a:	2d02      	cmp	r5, #2
 800571c:	f47f af24 	bne.w	8005568 <_scanf_float+0x68>
 8005720:	2503      	movs	r5, #3
 8005722:	e7b9      	b.n	8005698 <_scanf_float+0x198>
 8005724:	2d06      	cmp	r5, #6
 8005726:	f47f af1f 	bne.w	8005568 <_scanf_float+0x68>
 800572a:	2507      	movs	r5, #7
 800572c:	e7b4      	b.n	8005698 <_scanf_float+0x198>
 800572e:	6822      	ldr	r2, [r4, #0]
 8005730:	0591      	lsls	r1, r2, #22
 8005732:	f57f af19 	bpl.w	8005568 <_scanf_float+0x68>
 8005736:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800573a:	6022      	str	r2, [r4, #0]
 800573c:	9702      	str	r7, [sp, #8]
 800573e:	e7ab      	b.n	8005698 <_scanf_float+0x198>
 8005740:	6822      	ldr	r2, [r4, #0]
 8005742:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005746:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800574a:	d005      	beq.n	8005758 <_scanf_float+0x258>
 800574c:	0550      	lsls	r0, r2, #21
 800574e:	f57f af0b 	bpl.w	8005568 <_scanf_float+0x68>
 8005752:	2f00      	cmp	r7, #0
 8005754:	f000 80d7 	beq.w	8005906 <_scanf_float+0x406>
 8005758:	0591      	lsls	r1, r2, #22
 800575a:	bf58      	it	pl
 800575c:	9902      	ldrpl	r1, [sp, #8]
 800575e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005762:	bf58      	it	pl
 8005764:	1a79      	subpl	r1, r7, r1
 8005766:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800576a:	f04f 0700 	mov.w	r7, #0
 800576e:	bf58      	it	pl
 8005770:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005774:	6022      	str	r2, [r4, #0]
 8005776:	e78f      	b.n	8005698 <_scanf_float+0x198>
 8005778:	f04f 0a03 	mov.w	sl, #3
 800577c:	e78c      	b.n	8005698 <_scanf_float+0x198>
 800577e:	4649      	mov	r1, r9
 8005780:	4640      	mov	r0, r8
 8005782:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005786:	4798      	blx	r3
 8005788:	2800      	cmp	r0, #0
 800578a:	f43f aedf 	beq.w	800554c <_scanf_float+0x4c>
 800578e:	e6eb      	b.n	8005568 <_scanf_float+0x68>
 8005790:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005794:	464a      	mov	r2, r9
 8005796:	4640      	mov	r0, r8
 8005798:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800579c:	4798      	blx	r3
 800579e:	6923      	ldr	r3, [r4, #16]
 80057a0:	3b01      	subs	r3, #1
 80057a2:	6123      	str	r3, [r4, #16]
 80057a4:	e6eb      	b.n	800557e <_scanf_float+0x7e>
 80057a6:	1e6b      	subs	r3, r5, #1
 80057a8:	2b06      	cmp	r3, #6
 80057aa:	d824      	bhi.n	80057f6 <_scanf_float+0x2f6>
 80057ac:	2d02      	cmp	r5, #2
 80057ae:	d836      	bhi.n	800581e <_scanf_float+0x31e>
 80057b0:	9b01      	ldr	r3, [sp, #4]
 80057b2:	429e      	cmp	r6, r3
 80057b4:	f67f aee7 	bls.w	8005586 <_scanf_float+0x86>
 80057b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057bc:	464a      	mov	r2, r9
 80057be:	4640      	mov	r0, r8
 80057c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80057c4:	4798      	blx	r3
 80057c6:	6923      	ldr	r3, [r4, #16]
 80057c8:	3b01      	subs	r3, #1
 80057ca:	6123      	str	r3, [r4, #16]
 80057cc:	e7f0      	b.n	80057b0 <_scanf_float+0x2b0>
 80057ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80057d2:	464a      	mov	r2, r9
 80057d4:	4640      	mov	r0, r8
 80057d6:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80057da:	4798      	blx	r3
 80057dc:	6923      	ldr	r3, [r4, #16]
 80057de:	3b01      	subs	r3, #1
 80057e0:	6123      	str	r3, [r4, #16]
 80057e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057e6:	fa5f fa8a 	uxtb.w	sl, sl
 80057ea:	f1ba 0f02 	cmp.w	sl, #2
 80057ee:	d1ee      	bne.n	80057ce <_scanf_float+0x2ce>
 80057f0:	3d03      	subs	r5, #3
 80057f2:	b2ed      	uxtb	r5, r5
 80057f4:	1b76      	subs	r6, r6, r5
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	05da      	lsls	r2, r3, #23
 80057fa:	d530      	bpl.n	800585e <_scanf_float+0x35e>
 80057fc:	055b      	lsls	r3, r3, #21
 80057fe:	d511      	bpl.n	8005824 <_scanf_float+0x324>
 8005800:	9b01      	ldr	r3, [sp, #4]
 8005802:	429e      	cmp	r6, r3
 8005804:	f67f aebf 	bls.w	8005586 <_scanf_float+0x86>
 8005808:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800580c:	464a      	mov	r2, r9
 800580e:	4640      	mov	r0, r8
 8005810:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005814:	4798      	blx	r3
 8005816:	6923      	ldr	r3, [r4, #16]
 8005818:	3b01      	subs	r3, #1
 800581a:	6123      	str	r3, [r4, #16]
 800581c:	e7f0      	b.n	8005800 <_scanf_float+0x300>
 800581e:	46aa      	mov	sl, r5
 8005820:	46b3      	mov	fp, r6
 8005822:	e7de      	b.n	80057e2 <_scanf_float+0x2e2>
 8005824:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005828:	6923      	ldr	r3, [r4, #16]
 800582a:	2965      	cmp	r1, #101	@ 0x65
 800582c:	f103 33ff 	add.w	r3, r3, #4294967295
 8005830:	f106 35ff 	add.w	r5, r6, #4294967295
 8005834:	6123      	str	r3, [r4, #16]
 8005836:	d00c      	beq.n	8005852 <_scanf_float+0x352>
 8005838:	2945      	cmp	r1, #69	@ 0x45
 800583a:	d00a      	beq.n	8005852 <_scanf_float+0x352>
 800583c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005840:	464a      	mov	r2, r9
 8005842:	4640      	mov	r0, r8
 8005844:	4798      	blx	r3
 8005846:	6923      	ldr	r3, [r4, #16]
 8005848:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800584c:	3b01      	subs	r3, #1
 800584e:	1eb5      	subs	r5, r6, #2
 8005850:	6123      	str	r3, [r4, #16]
 8005852:	464a      	mov	r2, r9
 8005854:	4640      	mov	r0, r8
 8005856:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800585a:	4798      	blx	r3
 800585c:	462e      	mov	r6, r5
 800585e:	6822      	ldr	r2, [r4, #0]
 8005860:	f012 0210 	ands.w	r2, r2, #16
 8005864:	d001      	beq.n	800586a <_scanf_float+0x36a>
 8005866:	2000      	movs	r0, #0
 8005868:	e68e      	b.n	8005588 <_scanf_float+0x88>
 800586a:	7032      	strb	r2, [r6, #0]
 800586c:	6823      	ldr	r3, [r4, #0]
 800586e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005872:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005876:	d125      	bne.n	80058c4 <_scanf_float+0x3c4>
 8005878:	9b02      	ldr	r3, [sp, #8]
 800587a:	429f      	cmp	r7, r3
 800587c:	d00a      	beq.n	8005894 <_scanf_float+0x394>
 800587e:	1bda      	subs	r2, r3, r7
 8005880:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005884:	429e      	cmp	r6, r3
 8005886:	bf28      	it	cs
 8005888:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800588c:	4630      	mov	r0, r6
 800588e:	491f      	ldr	r1, [pc, #124]	@ (800590c <_scanf_float+0x40c>)
 8005890:	f000 f938 	bl	8005b04 <siprintf>
 8005894:	2200      	movs	r2, #0
 8005896:	4640      	mov	r0, r8
 8005898:	9901      	ldr	r1, [sp, #4]
 800589a:	f002 fc21 	bl	80080e0 <_strtod_r>
 800589e:	9b03      	ldr	r3, [sp, #12]
 80058a0:	6825      	ldr	r5, [r4, #0]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f015 0f02 	tst.w	r5, #2
 80058a8:	4606      	mov	r6, r0
 80058aa:	460f      	mov	r7, r1
 80058ac:	f103 0204 	add.w	r2, r3, #4
 80058b0:	d015      	beq.n	80058de <_scanf_float+0x3de>
 80058b2:	9903      	ldr	r1, [sp, #12]
 80058b4:	600a      	str	r2, [r1, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	e9c3 6700 	strd	r6, r7, [r3]
 80058bc:	68e3      	ldr	r3, [r4, #12]
 80058be:	3301      	adds	r3, #1
 80058c0:	60e3      	str	r3, [r4, #12]
 80058c2:	e7d0      	b.n	8005866 <_scanf_float+0x366>
 80058c4:	9b04      	ldr	r3, [sp, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0e4      	beq.n	8005894 <_scanf_float+0x394>
 80058ca:	9905      	ldr	r1, [sp, #20]
 80058cc:	230a      	movs	r3, #10
 80058ce:	4640      	mov	r0, r8
 80058d0:	3101      	adds	r1, #1
 80058d2:	f002 fc85 	bl	80081e0 <_strtol_r>
 80058d6:	9b04      	ldr	r3, [sp, #16]
 80058d8:	9e05      	ldr	r6, [sp, #20]
 80058da:	1ac2      	subs	r2, r0, r3
 80058dc:	e7d0      	b.n	8005880 <_scanf_float+0x380>
 80058de:	076d      	lsls	r5, r5, #29
 80058e0:	d4e7      	bmi.n	80058b2 <_scanf_float+0x3b2>
 80058e2:	9d03      	ldr	r5, [sp, #12]
 80058e4:	602a      	str	r2, [r5, #0]
 80058e6:	681d      	ldr	r5, [r3, #0]
 80058e8:	4602      	mov	r2, r0
 80058ea:	460b      	mov	r3, r1
 80058ec:	f7fb f88e 	bl	8000a0c <__aeabi_dcmpun>
 80058f0:	b120      	cbz	r0, 80058fc <_scanf_float+0x3fc>
 80058f2:	4807      	ldr	r0, [pc, #28]	@ (8005910 <_scanf_float+0x410>)
 80058f4:	f000 f9fa 	bl	8005cec <nanf>
 80058f8:	6028      	str	r0, [r5, #0]
 80058fa:	e7df      	b.n	80058bc <_scanf_float+0x3bc>
 80058fc:	4630      	mov	r0, r6
 80058fe:	4639      	mov	r1, r7
 8005900:	f7fb f8e2 	bl	8000ac8 <__aeabi_d2f>
 8005904:	e7f8      	b.n	80058f8 <_scanf_float+0x3f8>
 8005906:	2700      	movs	r7, #0
 8005908:	e633      	b.n	8005572 <_scanf_float+0x72>
 800590a:	bf00      	nop
 800590c:	080096ea 	.word	0x080096ea
 8005910:	0800982b 	.word	0x0800982b

08005914 <std>:
 8005914:	2300      	movs	r3, #0
 8005916:	b510      	push	{r4, lr}
 8005918:	4604      	mov	r4, r0
 800591a:	e9c0 3300 	strd	r3, r3, [r0]
 800591e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005922:	6083      	str	r3, [r0, #8]
 8005924:	8181      	strh	r1, [r0, #12]
 8005926:	6643      	str	r3, [r0, #100]	@ 0x64
 8005928:	81c2      	strh	r2, [r0, #14]
 800592a:	6183      	str	r3, [r0, #24]
 800592c:	4619      	mov	r1, r3
 800592e:	2208      	movs	r2, #8
 8005930:	305c      	adds	r0, #92	@ 0x5c
 8005932:	f000 f94c 	bl	8005bce <memset>
 8005936:	4b0d      	ldr	r3, [pc, #52]	@ (800596c <std+0x58>)
 8005938:	6224      	str	r4, [r4, #32]
 800593a:	6263      	str	r3, [r4, #36]	@ 0x24
 800593c:	4b0c      	ldr	r3, [pc, #48]	@ (8005970 <std+0x5c>)
 800593e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005940:	4b0c      	ldr	r3, [pc, #48]	@ (8005974 <std+0x60>)
 8005942:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005944:	4b0c      	ldr	r3, [pc, #48]	@ (8005978 <std+0x64>)
 8005946:	6323      	str	r3, [r4, #48]	@ 0x30
 8005948:	4b0c      	ldr	r3, [pc, #48]	@ (800597c <std+0x68>)
 800594a:	429c      	cmp	r4, r3
 800594c:	d006      	beq.n	800595c <std+0x48>
 800594e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005952:	4294      	cmp	r4, r2
 8005954:	d002      	beq.n	800595c <std+0x48>
 8005956:	33d0      	adds	r3, #208	@ 0xd0
 8005958:	429c      	cmp	r4, r3
 800595a:	d105      	bne.n	8005968 <std+0x54>
 800595c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005960:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005964:	f000 b9b0 	b.w	8005cc8 <__retarget_lock_init_recursive>
 8005968:	bd10      	pop	{r4, pc}
 800596a:	bf00      	nop
 800596c:	08005b49 	.word	0x08005b49
 8005970:	08005b6b 	.word	0x08005b6b
 8005974:	08005ba3 	.word	0x08005ba3
 8005978:	08005bc7 	.word	0x08005bc7
 800597c:	200002e4 	.word	0x200002e4

08005980 <stdio_exit_handler>:
 8005980:	4a02      	ldr	r2, [pc, #8]	@ (800598c <stdio_exit_handler+0xc>)
 8005982:	4903      	ldr	r1, [pc, #12]	@ (8005990 <stdio_exit_handler+0x10>)
 8005984:	4803      	ldr	r0, [pc, #12]	@ (8005994 <stdio_exit_handler+0x14>)
 8005986:	f000 b869 	b.w	8005a5c <_fwalk_sglue>
 800598a:	bf00      	nop
 800598c:	20000014 	.word	0x20000014
 8005990:	08008595 	.word	0x08008595
 8005994:	20000024 	.word	0x20000024

08005998 <cleanup_stdio>:
 8005998:	6841      	ldr	r1, [r0, #4]
 800599a:	4b0c      	ldr	r3, [pc, #48]	@ (80059cc <cleanup_stdio+0x34>)
 800599c:	b510      	push	{r4, lr}
 800599e:	4299      	cmp	r1, r3
 80059a0:	4604      	mov	r4, r0
 80059a2:	d001      	beq.n	80059a8 <cleanup_stdio+0x10>
 80059a4:	f002 fdf6 	bl	8008594 <_fflush_r>
 80059a8:	68a1      	ldr	r1, [r4, #8]
 80059aa:	4b09      	ldr	r3, [pc, #36]	@ (80059d0 <cleanup_stdio+0x38>)
 80059ac:	4299      	cmp	r1, r3
 80059ae:	d002      	beq.n	80059b6 <cleanup_stdio+0x1e>
 80059b0:	4620      	mov	r0, r4
 80059b2:	f002 fdef 	bl	8008594 <_fflush_r>
 80059b6:	68e1      	ldr	r1, [r4, #12]
 80059b8:	4b06      	ldr	r3, [pc, #24]	@ (80059d4 <cleanup_stdio+0x3c>)
 80059ba:	4299      	cmp	r1, r3
 80059bc:	d004      	beq.n	80059c8 <cleanup_stdio+0x30>
 80059be:	4620      	mov	r0, r4
 80059c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059c4:	f002 bde6 	b.w	8008594 <_fflush_r>
 80059c8:	bd10      	pop	{r4, pc}
 80059ca:	bf00      	nop
 80059cc:	200002e4 	.word	0x200002e4
 80059d0:	2000034c 	.word	0x2000034c
 80059d4:	200003b4 	.word	0x200003b4

080059d8 <global_stdio_init.part.0>:
 80059d8:	b510      	push	{r4, lr}
 80059da:	4b0b      	ldr	r3, [pc, #44]	@ (8005a08 <global_stdio_init.part.0+0x30>)
 80059dc:	4c0b      	ldr	r4, [pc, #44]	@ (8005a0c <global_stdio_init.part.0+0x34>)
 80059de:	4a0c      	ldr	r2, [pc, #48]	@ (8005a10 <global_stdio_init.part.0+0x38>)
 80059e0:	4620      	mov	r0, r4
 80059e2:	601a      	str	r2, [r3, #0]
 80059e4:	2104      	movs	r1, #4
 80059e6:	2200      	movs	r2, #0
 80059e8:	f7ff ff94 	bl	8005914 <std>
 80059ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80059f0:	2201      	movs	r2, #1
 80059f2:	2109      	movs	r1, #9
 80059f4:	f7ff ff8e 	bl	8005914 <std>
 80059f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80059fc:	2202      	movs	r2, #2
 80059fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a02:	2112      	movs	r1, #18
 8005a04:	f7ff bf86 	b.w	8005914 <std>
 8005a08:	2000041c 	.word	0x2000041c
 8005a0c:	200002e4 	.word	0x200002e4
 8005a10:	08005981 	.word	0x08005981

08005a14 <__sfp_lock_acquire>:
 8005a14:	4801      	ldr	r0, [pc, #4]	@ (8005a1c <__sfp_lock_acquire+0x8>)
 8005a16:	f000 b958 	b.w	8005cca <__retarget_lock_acquire_recursive>
 8005a1a:	bf00      	nop
 8005a1c:	20000425 	.word	0x20000425

08005a20 <__sfp_lock_release>:
 8005a20:	4801      	ldr	r0, [pc, #4]	@ (8005a28 <__sfp_lock_release+0x8>)
 8005a22:	f000 b953 	b.w	8005ccc <__retarget_lock_release_recursive>
 8005a26:	bf00      	nop
 8005a28:	20000425 	.word	0x20000425

08005a2c <__sinit>:
 8005a2c:	b510      	push	{r4, lr}
 8005a2e:	4604      	mov	r4, r0
 8005a30:	f7ff fff0 	bl	8005a14 <__sfp_lock_acquire>
 8005a34:	6a23      	ldr	r3, [r4, #32]
 8005a36:	b11b      	cbz	r3, 8005a40 <__sinit+0x14>
 8005a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a3c:	f7ff bff0 	b.w	8005a20 <__sfp_lock_release>
 8005a40:	4b04      	ldr	r3, [pc, #16]	@ (8005a54 <__sinit+0x28>)
 8005a42:	6223      	str	r3, [r4, #32]
 8005a44:	4b04      	ldr	r3, [pc, #16]	@ (8005a58 <__sinit+0x2c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1f5      	bne.n	8005a38 <__sinit+0xc>
 8005a4c:	f7ff ffc4 	bl	80059d8 <global_stdio_init.part.0>
 8005a50:	e7f2      	b.n	8005a38 <__sinit+0xc>
 8005a52:	bf00      	nop
 8005a54:	08005999 	.word	0x08005999
 8005a58:	2000041c 	.word	0x2000041c

08005a5c <_fwalk_sglue>:
 8005a5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a60:	4607      	mov	r7, r0
 8005a62:	4688      	mov	r8, r1
 8005a64:	4614      	mov	r4, r2
 8005a66:	2600      	movs	r6, #0
 8005a68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005a6c:	f1b9 0901 	subs.w	r9, r9, #1
 8005a70:	d505      	bpl.n	8005a7e <_fwalk_sglue+0x22>
 8005a72:	6824      	ldr	r4, [r4, #0]
 8005a74:	2c00      	cmp	r4, #0
 8005a76:	d1f7      	bne.n	8005a68 <_fwalk_sglue+0xc>
 8005a78:	4630      	mov	r0, r6
 8005a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005a7e:	89ab      	ldrh	r3, [r5, #12]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d907      	bls.n	8005a94 <_fwalk_sglue+0x38>
 8005a84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	d003      	beq.n	8005a94 <_fwalk_sglue+0x38>
 8005a8c:	4629      	mov	r1, r5
 8005a8e:	4638      	mov	r0, r7
 8005a90:	47c0      	blx	r8
 8005a92:	4306      	orrs	r6, r0
 8005a94:	3568      	adds	r5, #104	@ 0x68
 8005a96:	e7e9      	b.n	8005a6c <_fwalk_sglue+0x10>

08005a98 <sniprintf>:
 8005a98:	b40c      	push	{r2, r3}
 8005a9a:	b530      	push	{r4, r5, lr}
 8005a9c:	4b18      	ldr	r3, [pc, #96]	@ (8005b00 <sniprintf+0x68>)
 8005a9e:	1e0c      	subs	r4, r1, #0
 8005aa0:	681d      	ldr	r5, [r3, #0]
 8005aa2:	b09d      	sub	sp, #116	@ 0x74
 8005aa4:	da08      	bge.n	8005ab8 <sniprintf+0x20>
 8005aa6:	238b      	movs	r3, #139	@ 0x8b
 8005aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8005aac:	602b      	str	r3, [r5, #0]
 8005aae:	b01d      	add	sp, #116	@ 0x74
 8005ab0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005ab4:	b002      	add	sp, #8
 8005ab6:	4770      	bx	lr
 8005ab8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005abc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005ac0:	f04f 0300 	mov.w	r3, #0
 8005ac4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005ac6:	bf0c      	ite	eq
 8005ac8:	4623      	moveq	r3, r4
 8005aca:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005ace:	9304      	str	r3, [sp, #16]
 8005ad0:	9307      	str	r3, [sp, #28]
 8005ad2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005ad6:	9002      	str	r0, [sp, #8]
 8005ad8:	9006      	str	r0, [sp, #24]
 8005ada:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005ade:	4628      	mov	r0, r5
 8005ae0:	ab21      	add	r3, sp, #132	@ 0x84
 8005ae2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005ae4:	a902      	add	r1, sp, #8
 8005ae6:	9301      	str	r3, [sp, #4]
 8005ae8:	f002 fbd8 	bl	800829c <_svfiprintf_r>
 8005aec:	1c43      	adds	r3, r0, #1
 8005aee:	bfbc      	itt	lt
 8005af0:	238b      	movlt	r3, #139	@ 0x8b
 8005af2:	602b      	strlt	r3, [r5, #0]
 8005af4:	2c00      	cmp	r4, #0
 8005af6:	d0da      	beq.n	8005aae <sniprintf+0x16>
 8005af8:	2200      	movs	r2, #0
 8005afa:	9b02      	ldr	r3, [sp, #8]
 8005afc:	701a      	strb	r2, [r3, #0]
 8005afe:	e7d6      	b.n	8005aae <sniprintf+0x16>
 8005b00:	20000020 	.word	0x20000020

08005b04 <siprintf>:
 8005b04:	b40e      	push	{r1, r2, r3}
 8005b06:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b0a:	b510      	push	{r4, lr}
 8005b0c:	2400      	movs	r4, #0
 8005b0e:	b09d      	sub	sp, #116	@ 0x74
 8005b10:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005b12:	9002      	str	r0, [sp, #8]
 8005b14:	9006      	str	r0, [sp, #24]
 8005b16:	9107      	str	r1, [sp, #28]
 8005b18:	9104      	str	r1, [sp, #16]
 8005b1a:	4809      	ldr	r0, [pc, #36]	@ (8005b40 <siprintf+0x3c>)
 8005b1c:	4909      	ldr	r1, [pc, #36]	@ (8005b44 <siprintf+0x40>)
 8005b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b22:	9105      	str	r1, [sp, #20]
 8005b24:	6800      	ldr	r0, [r0, #0]
 8005b26:	a902      	add	r1, sp, #8
 8005b28:	9301      	str	r3, [sp, #4]
 8005b2a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b2c:	f002 fbb6 	bl	800829c <_svfiprintf_r>
 8005b30:	9b02      	ldr	r3, [sp, #8]
 8005b32:	701c      	strb	r4, [r3, #0]
 8005b34:	b01d      	add	sp, #116	@ 0x74
 8005b36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b3a:	b003      	add	sp, #12
 8005b3c:	4770      	bx	lr
 8005b3e:	bf00      	nop
 8005b40:	20000020 	.word	0x20000020
 8005b44:	ffff0208 	.word	0xffff0208

08005b48 <__sread>:
 8005b48:	b510      	push	{r4, lr}
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b50:	f000 f86c 	bl	8005c2c <_read_r>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	bfab      	itete	ge
 8005b58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b5a:	89a3      	ldrhlt	r3, [r4, #12]
 8005b5c:	181b      	addge	r3, r3, r0
 8005b5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b62:	bfac      	ite	ge
 8005b64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b66:	81a3      	strhlt	r3, [r4, #12]
 8005b68:	bd10      	pop	{r4, pc}

08005b6a <__swrite>:
 8005b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b6e:	461f      	mov	r7, r3
 8005b70:	898b      	ldrh	r3, [r1, #12]
 8005b72:	4605      	mov	r5, r0
 8005b74:	05db      	lsls	r3, r3, #23
 8005b76:	460c      	mov	r4, r1
 8005b78:	4616      	mov	r6, r2
 8005b7a:	d505      	bpl.n	8005b88 <__swrite+0x1e>
 8005b7c:	2302      	movs	r3, #2
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b84:	f000 f840 	bl	8005c08 <_lseek_r>
 8005b88:	89a3      	ldrh	r3, [r4, #12]
 8005b8a:	4632      	mov	r2, r6
 8005b8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b90:	81a3      	strh	r3, [r4, #12]
 8005b92:	4628      	mov	r0, r5
 8005b94:	463b      	mov	r3, r7
 8005b96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b9e:	f000 b857 	b.w	8005c50 <_write_r>

08005ba2 <__sseek>:
 8005ba2:	b510      	push	{r4, lr}
 8005ba4:	460c      	mov	r4, r1
 8005ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005baa:	f000 f82d 	bl	8005c08 <_lseek_r>
 8005bae:	1c43      	adds	r3, r0, #1
 8005bb0:	89a3      	ldrh	r3, [r4, #12]
 8005bb2:	bf15      	itete	ne
 8005bb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bbe:	81a3      	strheq	r3, [r4, #12]
 8005bc0:	bf18      	it	ne
 8005bc2:	81a3      	strhne	r3, [r4, #12]
 8005bc4:	bd10      	pop	{r4, pc}

08005bc6 <__sclose>:
 8005bc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bca:	f000 b80d 	b.w	8005be8 <_close_r>

08005bce <memset>:
 8005bce:	4603      	mov	r3, r0
 8005bd0:	4402      	add	r2, r0
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d100      	bne.n	8005bd8 <memset+0xa>
 8005bd6:	4770      	bx	lr
 8005bd8:	f803 1b01 	strb.w	r1, [r3], #1
 8005bdc:	e7f9      	b.n	8005bd2 <memset+0x4>
	...

08005be0 <_localeconv_r>:
 8005be0:	4800      	ldr	r0, [pc, #0]	@ (8005be4 <_localeconv_r+0x4>)
 8005be2:	4770      	bx	lr
 8005be4:	20000160 	.word	0x20000160

08005be8 <_close_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	2300      	movs	r3, #0
 8005bec:	4d05      	ldr	r5, [pc, #20]	@ (8005c04 <_close_r+0x1c>)
 8005bee:	4604      	mov	r4, r0
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	602b      	str	r3, [r5, #0]
 8005bf4:	f7fc f8e3 	bl	8001dbe <_close>
 8005bf8:	1c43      	adds	r3, r0, #1
 8005bfa:	d102      	bne.n	8005c02 <_close_r+0x1a>
 8005bfc:	682b      	ldr	r3, [r5, #0]
 8005bfe:	b103      	cbz	r3, 8005c02 <_close_r+0x1a>
 8005c00:	6023      	str	r3, [r4, #0]
 8005c02:	bd38      	pop	{r3, r4, r5, pc}
 8005c04:	20000420 	.word	0x20000420

08005c08 <_lseek_r>:
 8005c08:	b538      	push	{r3, r4, r5, lr}
 8005c0a:	4604      	mov	r4, r0
 8005c0c:	4608      	mov	r0, r1
 8005c0e:	4611      	mov	r1, r2
 8005c10:	2200      	movs	r2, #0
 8005c12:	4d05      	ldr	r5, [pc, #20]	@ (8005c28 <_lseek_r+0x20>)
 8005c14:	602a      	str	r2, [r5, #0]
 8005c16:	461a      	mov	r2, r3
 8005c18:	f7fc f8f5 	bl	8001e06 <_lseek>
 8005c1c:	1c43      	adds	r3, r0, #1
 8005c1e:	d102      	bne.n	8005c26 <_lseek_r+0x1e>
 8005c20:	682b      	ldr	r3, [r5, #0]
 8005c22:	b103      	cbz	r3, 8005c26 <_lseek_r+0x1e>
 8005c24:	6023      	str	r3, [r4, #0]
 8005c26:	bd38      	pop	{r3, r4, r5, pc}
 8005c28:	20000420 	.word	0x20000420

08005c2c <_read_r>:
 8005c2c:	b538      	push	{r3, r4, r5, lr}
 8005c2e:	4604      	mov	r4, r0
 8005c30:	4608      	mov	r0, r1
 8005c32:	4611      	mov	r1, r2
 8005c34:	2200      	movs	r2, #0
 8005c36:	4d05      	ldr	r5, [pc, #20]	@ (8005c4c <_read_r+0x20>)
 8005c38:	602a      	str	r2, [r5, #0]
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	f7fc f886 	bl	8001d4c <_read>
 8005c40:	1c43      	adds	r3, r0, #1
 8005c42:	d102      	bne.n	8005c4a <_read_r+0x1e>
 8005c44:	682b      	ldr	r3, [r5, #0]
 8005c46:	b103      	cbz	r3, 8005c4a <_read_r+0x1e>
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	bd38      	pop	{r3, r4, r5, pc}
 8005c4c:	20000420 	.word	0x20000420

08005c50 <_write_r>:
 8005c50:	b538      	push	{r3, r4, r5, lr}
 8005c52:	4604      	mov	r4, r0
 8005c54:	4608      	mov	r0, r1
 8005c56:	4611      	mov	r1, r2
 8005c58:	2200      	movs	r2, #0
 8005c5a:	4d05      	ldr	r5, [pc, #20]	@ (8005c70 <_write_r+0x20>)
 8005c5c:	602a      	str	r2, [r5, #0]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f7fc f891 	bl	8001d86 <_write>
 8005c64:	1c43      	adds	r3, r0, #1
 8005c66:	d102      	bne.n	8005c6e <_write_r+0x1e>
 8005c68:	682b      	ldr	r3, [r5, #0]
 8005c6a:	b103      	cbz	r3, 8005c6e <_write_r+0x1e>
 8005c6c:	6023      	str	r3, [r4, #0]
 8005c6e:	bd38      	pop	{r3, r4, r5, pc}
 8005c70:	20000420 	.word	0x20000420

08005c74 <__errno>:
 8005c74:	4b01      	ldr	r3, [pc, #4]	@ (8005c7c <__errno+0x8>)
 8005c76:	6818      	ldr	r0, [r3, #0]
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	20000020 	.word	0x20000020

08005c80 <__libc_init_array>:
 8005c80:	b570      	push	{r4, r5, r6, lr}
 8005c82:	2600      	movs	r6, #0
 8005c84:	4d0c      	ldr	r5, [pc, #48]	@ (8005cb8 <__libc_init_array+0x38>)
 8005c86:	4c0d      	ldr	r4, [pc, #52]	@ (8005cbc <__libc_init_array+0x3c>)
 8005c88:	1b64      	subs	r4, r4, r5
 8005c8a:	10a4      	asrs	r4, r4, #2
 8005c8c:	42a6      	cmp	r6, r4
 8005c8e:	d109      	bne.n	8005ca4 <__libc_init_array+0x24>
 8005c90:	f003 fcc2 	bl	8009618 <_init>
 8005c94:	2600      	movs	r6, #0
 8005c96:	4d0a      	ldr	r5, [pc, #40]	@ (8005cc0 <__libc_init_array+0x40>)
 8005c98:	4c0a      	ldr	r4, [pc, #40]	@ (8005cc4 <__libc_init_array+0x44>)
 8005c9a:	1b64      	subs	r4, r4, r5
 8005c9c:	10a4      	asrs	r4, r4, #2
 8005c9e:	42a6      	cmp	r6, r4
 8005ca0:	d105      	bne.n	8005cae <__libc_init_array+0x2e>
 8005ca2:	bd70      	pop	{r4, r5, r6, pc}
 8005ca4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ca8:	4798      	blx	r3
 8005caa:	3601      	adds	r6, #1
 8005cac:	e7ee      	b.n	8005c8c <__libc_init_array+0xc>
 8005cae:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cb2:	4798      	blx	r3
 8005cb4:	3601      	adds	r6, #1
 8005cb6:	e7f2      	b.n	8005c9e <__libc_init_array+0x1e>
 8005cb8:	08009ae4 	.word	0x08009ae4
 8005cbc:	08009ae4 	.word	0x08009ae4
 8005cc0:	08009ae4 	.word	0x08009ae4
 8005cc4:	08009ae8 	.word	0x08009ae8

08005cc8 <__retarget_lock_init_recursive>:
 8005cc8:	4770      	bx	lr

08005cca <__retarget_lock_acquire_recursive>:
 8005cca:	4770      	bx	lr

08005ccc <__retarget_lock_release_recursive>:
 8005ccc:	4770      	bx	lr

08005cce <memchr>:
 8005cce:	4603      	mov	r3, r0
 8005cd0:	b510      	push	{r4, lr}
 8005cd2:	b2c9      	uxtb	r1, r1
 8005cd4:	4402      	add	r2, r0
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	4618      	mov	r0, r3
 8005cda:	d101      	bne.n	8005ce0 <memchr+0x12>
 8005cdc:	2000      	movs	r0, #0
 8005cde:	e003      	b.n	8005ce8 <memchr+0x1a>
 8005ce0:	7804      	ldrb	r4, [r0, #0]
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	428c      	cmp	r4, r1
 8005ce6:	d1f6      	bne.n	8005cd6 <memchr+0x8>
 8005ce8:	bd10      	pop	{r4, pc}
	...

08005cec <nanf>:
 8005cec:	4800      	ldr	r0, [pc, #0]	@ (8005cf0 <nanf+0x4>)
 8005cee:	4770      	bx	lr
 8005cf0:	7fc00000 	.word	0x7fc00000

08005cf4 <quorem>:
 8005cf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cf8:	6903      	ldr	r3, [r0, #16]
 8005cfa:	690c      	ldr	r4, [r1, #16]
 8005cfc:	4607      	mov	r7, r0
 8005cfe:	42a3      	cmp	r3, r4
 8005d00:	db7e      	blt.n	8005e00 <quorem+0x10c>
 8005d02:	3c01      	subs	r4, #1
 8005d04:	00a3      	lsls	r3, r4, #2
 8005d06:	f100 0514 	add.w	r5, r0, #20
 8005d0a:	f101 0814 	add.w	r8, r1, #20
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d14:	9301      	str	r3, [sp, #4]
 8005d16:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d1a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	429a      	cmp	r2, r3
 8005d22:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d26:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d2a:	d32e      	bcc.n	8005d8a <quorem+0x96>
 8005d2c:	f04f 0a00 	mov.w	sl, #0
 8005d30:	46c4      	mov	ip, r8
 8005d32:	46ae      	mov	lr, r5
 8005d34:	46d3      	mov	fp, sl
 8005d36:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d3a:	b298      	uxth	r0, r3
 8005d3c:	fb06 a000 	mla	r0, r6, r0, sl
 8005d40:	0c1b      	lsrs	r3, r3, #16
 8005d42:	0c02      	lsrs	r2, r0, #16
 8005d44:	fb06 2303 	mla	r3, r6, r3, r2
 8005d48:	f8de 2000 	ldr.w	r2, [lr]
 8005d4c:	b280      	uxth	r0, r0
 8005d4e:	b292      	uxth	r2, r2
 8005d50:	1a12      	subs	r2, r2, r0
 8005d52:	445a      	add	r2, fp
 8005d54:	f8de 0000 	ldr.w	r0, [lr]
 8005d58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d62:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d66:	b292      	uxth	r2, r2
 8005d68:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d6c:	45e1      	cmp	r9, ip
 8005d6e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005d72:	f84e 2b04 	str.w	r2, [lr], #4
 8005d76:	d2de      	bcs.n	8005d36 <quorem+0x42>
 8005d78:	9b00      	ldr	r3, [sp, #0]
 8005d7a:	58eb      	ldr	r3, [r5, r3]
 8005d7c:	b92b      	cbnz	r3, 8005d8a <quorem+0x96>
 8005d7e:	9b01      	ldr	r3, [sp, #4]
 8005d80:	3b04      	subs	r3, #4
 8005d82:	429d      	cmp	r5, r3
 8005d84:	461a      	mov	r2, r3
 8005d86:	d32f      	bcc.n	8005de8 <quorem+0xf4>
 8005d88:	613c      	str	r4, [r7, #16]
 8005d8a:	4638      	mov	r0, r7
 8005d8c:	f001 f9ca 	bl	8007124 <__mcmp>
 8005d90:	2800      	cmp	r0, #0
 8005d92:	db25      	blt.n	8005de0 <quorem+0xec>
 8005d94:	4629      	mov	r1, r5
 8005d96:	2000      	movs	r0, #0
 8005d98:	f858 2b04 	ldr.w	r2, [r8], #4
 8005d9c:	f8d1 c000 	ldr.w	ip, [r1]
 8005da0:	fa1f fe82 	uxth.w	lr, r2
 8005da4:	fa1f f38c 	uxth.w	r3, ip
 8005da8:	eba3 030e 	sub.w	r3, r3, lr
 8005dac:	4403      	add	r3, r0
 8005dae:	0c12      	lsrs	r2, r2, #16
 8005db0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005db4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dbe:	45c1      	cmp	r9, r8
 8005dc0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005dc4:	f841 3b04 	str.w	r3, [r1], #4
 8005dc8:	d2e6      	bcs.n	8005d98 <quorem+0xa4>
 8005dca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dd2:	b922      	cbnz	r2, 8005dde <quorem+0xea>
 8005dd4:	3b04      	subs	r3, #4
 8005dd6:	429d      	cmp	r5, r3
 8005dd8:	461a      	mov	r2, r3
 8005dda:	d30b      	bcc.n	8005df4 <quorem+0x100>
 8005ddc:	613c      	str	r4, [r7, #16]
 8005dde:	3601      	adds	r6, #1
 8005de0:	4630      	mov	r0, r6
 8005de2:	b003      	add	sp, #12
 8005de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005de8:	6812      	ldr	r2, [r2, #0]
 8005dea:	3b04      	subs	r3, #4
 8005dec:	2a00      	cmp	r2, #0
 8005dee:	d1cb      	bne.n	8005d88 <quorem+0x94>
 8005df0:	3c01      	subs	r4, #1
 8005df2:	e7c6      	b.n	8005d82 <quorem+0x8e>
 8005df4:	6812      	ldr	r2, [r2, #0]
 8005df6:	3b04      	subs	r3, #4
 8005df8:	2a00      	cmp	r2, #0
 8005dfa:	d1ef      	bne.n	8005ddc <quorem+0xe8>
 8005dfc:	3c01      	subs	r4, #1
 8005dfe:	e7ea      	b.n	8005dd6 <quorem+0xe2>
 8005e00:	2000      	movs	r0, #0
 8005e02:	e7ee      	b.n	8005de2 <quorem+0xee>
 8005e04:	0000      	movs	r0, r0
	...

08005e08 <_dtoa_r>:
 8005e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e0c:	4614      	mov	r4, r2
 8005e0e:	461d      	mov	r5, r3
 8005e10:	69c7      	ldr	r7, [r0, #28]
 8005e12:	b097      	sub	sp, #92	@ 0x5c
 8005e14:	4681      	mov	r9, r0
 8005e16:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005e1a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e1c:	b97f      	cbnz	r7, 8005e3e <_dtoa_r+0x36>
 8005e1e:	2010      	movs	r0, #16
 8005e20:	f000 fe0e 	bl	8006a40 <malloc>
 8005e24:	4602      	mov	r2, r0
 8005e26:	f8c9 001c 	str.w	r0, [r9, #28]
 8005e2a:	b920      	cbnz	r0, 8005e36 <_dtoa_r+0x2e>
 8005e2c:	21ef      	movs	r1, #239	@ 0xef
 8005e2e:	4bac      	ldr	r3, [pc, #688]	@ (80060e0 <_dtoa_r+0x2d8>)
 8005e30:	48ac      	ldr	r0, [pc, #688]	@ (80060e4 <_dtoa_r+0x2dc>)
 8005e32:	f002 fc27 	bl	8008684 <__assert_func>
 8005e36:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e3a:	6007      	str	r7, [r0, #0]
 8005e3c:	60c7      	str	r7, [r0, #12]
 8005e3e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e42:	6819      	ldr	r1, [r3, #0]
 8005e44:	b159      	cbz	r1, 8005e5e <_dtoa_r+0x56>
 8005e46:	685a      	ldr	r2, [r3, #4]
 8005e48:	2301      	movs	r3, #1
 8005e4a:	4093      	lsls	r3, r2
 8005e4c:	604a      	str	r2, [r1, #4]
 8005e4e:	608b      	str	r3, [r1, #8]
 8005e50:	4648      	mov	r0, r9
 8005e52:	f000 feeb 	bl	8006c2c <_Bfree>
 8005e56:	2200      	movs	r2, #0
 8005e58:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e5c:	601a      	str	r2, [r3, #0]
 8005e5e:	1e2b      	subs	r3, r5, #0
 8005e60:	bfaf      	iteee	ge
 8005e62:	2300      	movge	r3, #0
 8005e64:	2201      	movlt	r2, #1
 8005e66:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e6a:	9307      	strlt	r3, [sp, #28]
 8005e6c:	bfa8      	it	ge
 8005e6e:	6033      	strge	r3, [r6, #0]
 8005e70:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005e74:	4b9c      	ldr	r3, [pc, #624]	@ (80060e8 <_dtoa_r+0x2e0>)
 8005e76:	bfb8      	it	lt
 8005e78:	6032      	strlt	r2, [r6, #0]
 8005e7a:	ea33 0308 	bics.w	r3, r3, r8
 8005e7e:	d112      	bne.n	8005ea6 <_dtoa_r+0x9e>
 8005e80:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005e84:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005e86:	6013      	str	r3, [r2, #0]
 8005e88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005e8c:	4323      	orrs	r3, r4
 8005e8e:	f000 855e 	beq.w	800694e <_dtoa_r+0xb46>
 8005e92:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e94:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80060ec <_dtoa_r+0x2e4>
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f000 8560 	beq.w	800695e <_dtoa_r+0xb56>
 8005e9e:	f10a 0303 	add.w	r3, sl, #3
 8005ea2:	f000 bd5a 	b.w	800695a <_dtoa_r+0xb52>
 8005ea6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eaa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005eae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	f7fa fd77 	bl	80009a8 <__aeabi_dcmpeq>
 8005eba:	4607      	mov	r7, r0
 8005ebc:	b158      	cbz	r0, 8005ed6 <_dtoa_r+0xce>
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ec2:	6013      	str	r3, [r2, #0]
 8005ec4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ec6:	b113      	cbz	r3, 8005ece <_dtoa_r+0xc6>
 8005ec8:	4b89      	ldr	r3, [pc, #548]	@ (80060f0 <_dtoa_r+0x2e8>)
 8005eca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005ecc:	6013      	str	r3, [r2, #0]
 8005ece:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80060f4 <_dtoa_r+0x2ec>
 8005ed2:	f000 bd44 	b.w	800695e <_dtoa_r+0xb56>
 8005ed6:	ab14      	add	r3, sp, #80	@ 0x50
 8005ed8:	9301      	str	r3, [sp, #4]
 8005eda:	ab15      	add	r3, sp, #84	@ 0x54
 8005edc:	9300      	str	r3, [sp, #0]
 8005ede:	4648      	mov	r0, r9
 8005ee0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005ee4:	f001 fa36 	bl	8007354 <__d2b>
 8005ee8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005eec:	9003      	str	r0, [sp, #12]
 8005eee:	2e00      	cmp	r6, #0
 8005ef0:	d078      	beq.n	8005fe4 <_dtoa_r+0x1dc>
 8005ef2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ef6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005ef8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f00:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f04:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f08:	9712      	str	r7, [sp, #72]	@ 0x48
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	4b7a      	ldr	r3, [pc, #488]	@ (80060f8 <_dtoa_r+0x2f0>)
 8005f10:	f7fa f92a 	bl	8000168 <__aeabi_dsub>
 8005f14:	a36c      	add	r3, pc, #432	@ (adr r3, 80060c8 <_dtoa_r+0x2c0>)
 8005f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f1a:	f7fa fadd 	bl	80004d8 <__aeabi_dmul>
 8005f1e:	a36c      	add	r3, pc, #432	@ (adr r3, 80060d0 <_dtoa_r+0x2c8>)
 8005f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f24:	f7fa f922 	bl	800016c <__adddf3>
 8005f28:	4604      	mov	r4, r0
 8005f2a:	4630      	mov	r0, r6
 8005f2c:	460d      	mov	r5, r1
 8005f2e:	f7fa fa69 	bl	8000404 <__aeabi_i2d>
 8005f32:	a369      	add	r3, pc, #420	@ (adr r3, 80060d8 <_dtoa_r+0x2d0>)
 8005f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f38:	f7fa face 	bl	80004d8 <__aeabi_dmul>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	460b      	mov	r3, r1
 8005f40:	4620      	mov	r0, r4
 8005f42:	4629      	mov	r1, r5
 8005f44:	f7fa f912 	bl	800016c <__adddf3>
 8005f48:	4604      	mov	r4, r0
 8005f4a:	460d      	mov	r5, r1
 8005f4c:	f7fa fd74 	bl	8000a38 <__aeabi_d2iz>
 8005f50:	2200      	movs	r2, #0
 8005f52:	4607      	mov	r7, r0
 8005f54:	2300      	movs	r3, #0
 8005f56:	4620      	mov	r0, r4
 8005f58:	4629      	mov	r1, r5
 8005f5a:	f7fa fd2f 	bl	80009bc <__aeabi_dcmplt>
 8005f5e:	b140      	cbz	r0, 8005f72 <_dtoa_r+0x16a>
 8005f60:	4638      	mov	r0, r7
 8005f62:	f7fa fa4f 	bl	8000404 <__aeabi_i2d>
 8005f66:	4622      	mov	r2, r4
 8005f68:	462b      	mov	r3, r5
 8005f6a:	f7fa fd1d 	bl	80009a8 <__aeabi_dcmpeq>
 8005f6e:	b900      	cbnz	r0, 8005f72 <_dtoa_r+0x16a>
 8005f70:	3f01      	subs	r7, #1
 8005f72:	2f16      	cmp	r7, #22
 8005f74:	d854      	bhi.n	8006020 <_dtoa_r+0x218>
 8005f76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f7a:	4b60      	ldr	r3, [pc, #384]	@ (80060fc <_dtoa_r+0x2f4>)
 8005f7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f84:	f7fa fd1a 	bl	80009bc <__aeabi_dcmplt>
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	d04b      	beq.n	8006024 <_dtoa_r+0x21c>
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	3f01      	subs	r7, #1
 8005f90:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005f92:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f94:	1b9b      	subs	r3, r3, r6
 8005f96:	1e5a      	subs	r2, r3, #1
 8005f98:	bf49      	itett	mi
 8005f9a:	f1c3 0301 	rsbmi	r3, r3, #1
 8005f9e:	2300      	movpl	r3, #0
 8005fa0:	9304      	strmi	r3, [sp, #16]
 8005fa2:	2300      	movmi	r3, #0
 8005fa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fa6:	bf54      	ite	pl
 8005fa8:	9304      	strpl	r3, [sp, #16]
 8005faa:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005fac:	2f00      	cmp	r7, #0
 8005fae:	db3b      	blt.n	8006028 <_dtoa_r+0x220>
 8005fb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb2:	970e      	str	r7, [sp, #56]	@ 0x38
 8005fb4:	443b      	add	r3, r7
 8005fb6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fb8:	2300      	movs	r3, #0
 8005fba:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fbc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fbe:	2b09      	cmp	r3, #9
 8005fc0:	d865      	bhi.n	800608e <_dtoa_r+0x286>
 8005fc2:	2b05      	cmp	r3, #5
 8005fc4:	bfc4      	itt	gt
 8005fc6:	3b04      	subgt	r3, #4
 8005fc8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005fca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fcc:	bfc8      	it	gt
 8005fce:	2400      	movgt	r4, #0
 8005fd0:	f1a3 0302 	sub.w	r3, r3, #2
 8005fd4:	bfd8      	it	le
 8005fd6:	2401      	movle	r4, #1
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d864      	bhi.n	80060a6 <_dtoa_r+0x29e>
 8005fdc:	e8df f003 	tbb	[pc, r3]
 8005fe0:	2c385553 	.word	0x2c385553
 8005fe4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005fe8:	441e      	add	r6, r3
 8005fea:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005fee:	2b20      	cmp	r3, #32
 8005ff0:	bfc1      	itttt	gt
 8005ff2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005ff6:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ffa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ffe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006002:	bfd6      	itet	le
 8006004:	f1c3 0320 	rsble	r3, r3, #32
 8006008:	ea48 0003 	orrgt.w	r0, r8, r3
 800600c:	fa04 f003 	lslle.w	r0, r4, r3
 8006010:	f7fa f9e8 	bl	80003e4 <__aeabi_ui2d>
 8006014:	2201      	movs	r2, #1
 8006016:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800601a:	3e01      	subs	r6, #1
 800601c:	9212      	str	r2, [sp, #72]	@ 0x48
 800601e:	e774      	b.n	8005f0a <_dtoa_r+0x102>
 8006020:	2301      	movs	r3, #1
 8006022:	e7b5      	b.n	8005f90 <_dtoa_r+0x188>
 8006024:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006026:	e7b4      	b.n	8005f92 <_dtoa_r+0x18a>
 8006028:	9b04      	ldr	r3, [sp, #16]
 800602a:	1bdb      	subs	r3, r3, r7
 800602c:	9304      	str	r3, [sp, #16]
 800602e:	427b      	negs	r3, r7
 8006030:	930a      	str	r3, [sp, #40]	@ 0x28
 8006032:	2300      	movs	r3, #0
 8006034:	930e      	str	r3, [sp, #56]	@ 0x38
 8006036:	e7c1      	b.n	8005fbc <_dtoa_r+0x1b4>
 8006038:	2301      	movs	r3, #1
 800603a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800603c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800603e:	eb07 0b03 	add.w	fp, r7, r3
 8006042:	f10b 0301 	add.w	r3, fp, #1
 8006046:	2b01      	cmp	r3, #1
 8006048:	9308      	str	r3, [sp, #32]
 800604a:	bfb8      	it	lt
 800604c:	2301      	movlt	r3, #1
 800604e:	e006      	b.n	800605e <_dtoa_r+0x256>
 8006050:	2301      	movs	r3, #1
 8006052:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006054:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006056:	2b00      	cmp	r3, #0
 8006058:	dd28      	ble.n	80060ac <_dtoa_r+0x2a4>
 800605a:	469b      	mov	fp, r3
 800605c:	9308      	str	r3, [sp, #32]
 800605e:	2100      	movs	r1, #0
 8006060:	2204      	movs	r2, #4
 8006062:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006066:	f102 0514 	add.w	r5, r2, #20
 800606a:	429d      	cmp	r5, r3
 800606c:	d926      	bls.n	80060bc <_dtoa_r+0x2b4>
 800606e:	6041      	str	r1, [r0, #4]
 8006070:	4648      	mov	r0, r9
 8006072:	f000 fd9b 	bl	8006bac <_Balloc>
 8006076:	4682      	mov	sl, r0
 8006078:	2800      	cmp	r0, #0
 800607a:	d143      	bne.n	8006104 <_dtoa_r+0x2fc>
 800607c:	4602      	mov	r2, r0
 800607e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006082:	4b1f      	ldr	r3, [pc, #124]	@ (8006100 <_dtoa_r+0x2f8>)
 8006084:	e6d4      	b.n	8005e30 <_dtoa_r+0x28>
 8006086:	2300      	movs	r3, #0
 8006088:	e7e3      	b.n	8006052 <_dtoa_r+0x24a>
 800608a:	2300      	movs	r3, #0
 800608c:	e7d5      	b.n	800603a <_dtoa_r+0x232>
 800608e:	2401      	movs	r4, #1
 8006090:	2300      	movs	r3, #0
 8006092:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006094:	9320      	str	r3, [sp, #128]	@ 0x80
 8006096:	f04f 3bff 	mov.w	fp, #4294967295
 800609a:	2200      	movs	r2, #0
 800609c:	2312      	movs	r3, #18
 800609e:	f8cd b020 	str.w	fp, [sp, #32]
 80060a2:	9221      	str	r2, [sp, #132]	@ 0x84
 80060a4:	e7db      	b.n	800605e <_dtoa_r+0x256>
 80060a6:	2301      	movs	r3, #1
 80060a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060aa:	e7f4      	b.n	8006096 <_dtoa_r+0x28e>
 80060ac:	f04f 0b01 	mov.w	fp, #1
 80060b0:	465b      	mov	r3, fp
 80060b2:	f8cd b020 	str.w	fp, [sp, #32]
 80060b6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80060ba:	e7d0      	b.n	800605e <_dtoa_r+0x256>
 80060bc:	3101      	adds	r1, #1
 80060be:	0052      	lsls	r2, r2, #1
 80060c0:	e7d1      	b.n	8006066 <_dtoa_r+0x25e>
 80060c2:	bf00      	nop
 80060c4:	f3af 8000 	nop.w
 80060c8:	636f4361 	.word	0x636f4361
 80060cc:	3fd287a7 	.word	0x3fd287a7
 80060d0:	8b60c8b3 	.word	0x8b60c8b3
 80060d4:	3fc68a28 	.word	0x3fc68a28
 80060d8:	509f79fb 	.word	0x509f79fb
 80060dc:	3fd34413 	.word	0x3fd34413
 80060e0:	080096fc 	.word	0x080096fc
 80060e4:	08009713 	.word	0x08009713
 80060e8:	7ff00000 	.word	0x7ff00000
 80060ec:	080096f8 	.word	0x080096f8
 80060f0:	080096c7 	.word	0x080096c7
 80060f4:	080096c6 	.word	0x080096c6
 80060f8:	3ff80000 	.word	0x3ff80000
 80060fc:	080098c0 	.word	0x080098c0
 8006100:	0800976b 	.word	0x0800976b
 8006104:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006108:	6018      	str	r0, [r3, #0]
 800610a:	9b08      	ldr	r3, [sp, #32]
 800610c:	2b0e      	cmp	r3, #14
 800610e:	f200 80a1 	bhi.w	8006254 <_dtoa_r+0x44c>
 8006112:	2c00      	cmp	r4, #0
 8006114:	f000 809e 	beq.w	8006254 <_dtoa_r+0x44c>
 8006118:	2f00      	cmp	r7, #0
 800611a:	dd33      	ble.n	8006184 <_dtoa_r+0x37c>
 800611c:	4b9c      	ldr	r3, [pc, #624]	@ (8006390 <_dtoa_r+0x588>)
 800611e:	f007 020f 	and.w	r2, r7, #15
 8006122:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006126:	05f8      	lsls	r0, r7, #23
 8006128:	e9d3 3400 	ldrd	r3, r4, [r3]
 800612c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006130:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006134:	d516      	bpl.n	8006164 <_dtoa_r+0x35c>
 8006136:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800613a:	4b96      	ldr	r3, [pc, #600]	@ (8006394 <_dtoa_r+0x58c>)
 800613c:	2603      	movs	r6, #3
 800613e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006142:	f7fa faf3 	bl	800072c <__aeabi_ddiv>
 8006146:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800614a:	f004 040f 	and.w	r4, r4, #15
 800614e:	4d91      	ldr	r5, [pc, #580]	@ (8006394 <_dtoa_r+0x58c>)
 8006150:	b954      	cbnz	r4, 8006168 <_dtoa_r+0x360>
 8006152:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006156:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800615a:	f7fa fae7 	bl	800072c <__aeabi_ddiv>
 800615e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006162:	e028      	b.n	80061b6 <_dtoa_r+0x3ae>
 8006164:	2602      	movs	r6, #2
 8006166:	e7f2      	b.n	800614e <_dtoa_r+0x346>
 8006168:	07e1      	lsls	r1, r4, #31
 800616a:	d508      	bpl.n	800617e <_dtoa_r+0x376>
 800616c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006170:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006174:	f7fa f9b0 	bl	80004d8 <__aeabi_dmul>
 8006178:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800617c:	3601      	adds	r6, #1
 800617e:	1064      	asrs	r4, r4, #1
 8006180:	3508      	adds	r5, #8
 8006182:	e7e5      	b.n	8006150 <_dtoa_r+0x348>
 8006184:	f000 80af 	beq.w	80062e6 <_dtoa_r+0x4de>
 8006188:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800618c:	427c      	negs	r4, r7
 800618e:	4b80      	ldr	r3, [pc, #512]	@ (8006390 <_dtoa_r+0x588>)
 8006190:	f004 020f 	and.w	r2, r4, #15
 8006194:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800619c:	f7fa f99c 	bl	80004d8 <__aeabi_dmul>
 80061a0:	2602      	movs	r6, #2
 80061a2:	2300      	movs	r3, #0
 80061a4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061a8:	4d7a      	ldr	r5, [pc, #488]	@ (8006394 <_dtoa_r+0x58c>)
 80061aa:	1124      	asrs	r4, r4, #4
 80061ac:	2c00      	cmp	r4, #0
 80061ae:	f040 808f 	bne.w	80062d0 <_dtoa_r+0x4c8>
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1d3      	bne.n	800615e <_dtoa_r+0x356>
 80061b6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80061ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f000 8094 	beq.w	80062ea <_dtoa_r+0x4e2>
 80061c2:	2200      	movs	r2, #0
 80061c4:	4620      	mov	r0, r4
 80061c6:	4629      	mov	r1, r5
 80061c8:	4b73      	ldr	r3, [pc, #460]	@ (8006398 <_dtoa_r+0x590>)
 80061ca:	f7fa fbf7 	bl	80009bc <__aeabi_dcmplt>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	f000 808b 	beq.w	80062ea <_dtoa_r+0x4e2>
 80061d4:	9b08      	ldr	r3, [sp, #32]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f000 8087 	beq.w	80062ea <_dtoa_r+0x4e2>
 80061dc:	f1bb 0f00 	cmp.w	fp, #0
 80061e0:	dd34      	ble.n	800624c <_dtoa_r+0x444>
 80061e2:	4620      	mov	r0, r4
 80061e4:	2200      	movs	r2, #0
 80061e6:	4629      	mov	r1, r5
 80061e8:	4b6c      	ldr	r3, [pc, #432]	@ (800639c <_dtoa_r+0x594>)
 80061ea:	f7fa f975 	bl	80004d8 <__aeabi_dmul>
 80061ee:	465c      	mov	r4, fp
 80061f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061f4:	f107 38ff 	add.w	r8, r7, #4294967295
 80061f8:	3601      	adds	r6, #1
 80061fa:	4630      	mov	r0, r6
 80061fc:	f7fa f902 	bl	8000404 <__aeabi_i2d>
 8006200:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006204:	f7fa f968 	bl	80004d8 <__aeabi_dmul>
 8006208:	2200      	movs	r2, #0
 800620a:	4b65      	ldr	r3, [pc, #404]	@ (80063a0 <_dtoa_r+0x598>)
 800620c:	f7f9 ffae 	bl	800016c <__adddf3>
 8006210:	4605      	mov	r5, r0
 8006212:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006216:	2c00      	cmp	r4, #0
 8006218:	d16a      	bne.n	80062f0 <_dtoa_r+0x4e8>
 800621a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800621e:	2200      	movs	r2, #0
 8006220:	4b60      	ldr	r3, [pc, #384]	@ (80063a4 <_dtoa_r+0x59c>)
 8006222:	f7f9 ffa1 	bl	8000168 <__aeabi_dsub>
 8006226:	4602      	mov	r2, r0
 8006228:	460b      	mov	r3, r1
 800622a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800622e:	462a      	mov	r2, r5
 8006230:	4633      	mov	r3, r6
 8006232:	f7fa fbe1 	bl	80009f8 <__aeabi_dcmpgt>
 8006236:	2800      	cmp	r0, #0
 8006238:	f040 8298 	bne.w	800676c <_dtoa_r+0x964>
 800623c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006240:	462a      	mov	r2, r5
 8006242:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006246:	f7fa fbb9 	bl	80009bc <__aeabi_dcmplt>
 800624a:	bb38      	cbnz	r0, 800629c <_dtoa_r+0x494>
 800624c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006250:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006254:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006256:	2b00      	cmp	r3, #0
 8006258:	f2c0 8157 	blt.w	800650a <_dtoa_r+0x702>
 800625c:	2f0e      	cmp	r7, #14
 800625e:	f300 8154 	bgt.w	800650a <_dtoa_r+0x702>
 8006262:	4b4b      	ldr	r3, [pc, #300]	@ (8006390 <_dtoa_r+0x588>)
 8006264:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006268:	e9d3 3400 	ldrd	r3, r4, [r3]
 800626c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006270:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006272:	2b00      	cmp	r3, #0
 8006274:	f280 80e5 	bge.w	8006442 <_dtoa_r+0x63a>
 8006278:	9b08      	ldr	r3, [sp, #32]
 800627a:	2b00      	cmp	r3, #0
 800627c:	f300 80e1 	bgt.w	8006442 <_dtoa_r+0x63a>
 8006280:	d10c      	bne.n	800629c <_dtoa_r+0x494>
 8006282:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006286:	2200      	movs	r2, #0
 8006288:	4b46      	ldr	r3, [pc, #280]	@ (80063a4 <_dtoa_r+0x59c>)
 800628a:	f7fa f925 	bl	80004d8 <__aeabi_dmul>
 800628e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006292:	f7fa fba7 	bl	80009e4 <__aeabi_dcmpge>
 8006296:	2800      	cmp	r0, #0
 8006298:	f000 8266 	beq.w	8006768 <_dtoa_r+0x960>
 800629c:	2400      	movs	r4, #0
 800629e:	4625      	mov	r5, r4
 80062a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062a2:	4656      	mov	r6, sl
 80062a4:	ea6f 0803 	mvn.w	r8, r3
 80062a8:	2700      	movs	r7, #0
 80062aa:	4621      	mov	r1, r4
 80062ac:	4648      	mov	r0, r9
 80062ae:	f000 fcbd 	bl	8006c2c <_Bfree>
 80062b2:	2d00      	cmp	r5, #0
 80062b4:	f000 80bd 	beq.w	8006432 <_dtoa_r+0x62a>
 80062b8:	b12f      	cbz	r7, 80062c6 <_dtoa_r+0x4be>
 80062ba:	42af      	cmp	r7, r5
 80062bc:	d003      	beq.n	80062c6 <_dtoa_r+0x4be>
 80062be:	4639      	mov	r1, r7
 80062c0:	4648      	mov	r0, r9
 80062c2:	f000 fcb3 	bl	8006c2c <_Bfree>
 80062c6:	4629      	mov	r1, r5
 80062c8:	4648      	mov	r0, r9
 80062ca:	f000 fcaf 	bl	8006c2c <_Bfree>
 80062ce:	e0b0      	b.n	8006432 <_dtoa_r+0x62a>
 80062d0:	07e2      	lsls	r2, r4, #31
 80062d2:	d505      	bpl.n	80062e0 <_dtoa_r+0x4d8>
 80062d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80062d8:	f7fa f8fe 	bl	80004d8 <__aeabi_dmul>
 80062dc:	2301      	movs	r3, #1
 80062de:	3601      	adds	r6, #1
 80062e0:	1064      	asrs	r4, r4, #1
 80062e2:	3508      	adds	r5, #8
 80062e4:	e762      	b.n	80061ac <_dtoa_r+0x3a4>
 80062e6:	2602      	movs	r6, #2
 80062e8:	e765      	b.n	80061b6 <_dtoa_r+0x3ae>
 80062ea:	46b8      	mov	r8, r7
 80062ec:	9c08      	ldr	r4, [sp, #32]
 80062ee:	e784      	b.n	80061fa <_dtoa_r+0x3f2>
 80062f0:	4b27      	ldr	r3, [pc, #156]	@ (8006390 <_dtoa_r+0x588>)
 80062f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80062f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80062fc:	4454      	add	r4, sl
 80062fe:	2900      	cmp	r1, #0
 8006300:	d054      	beq.n	80063ac <_dtoa_r+0x5a4>
 8006302:	2000      	movs	r0, #0
 8006304:	4928      	ldr	r1, [pc, #160]	@ (80063a8 <_dtoa_r+0x5a0>)
 8006306:	f7fa fa11 	bl	800072c <__aeabi_ddiv>
 800630a:	4633      	mov	r3, r6
 800630c:	462a      	mov	r2, r5
 800630e:	f7f9 ff2b 	bl	8000168 <__aeabi_dsub>
 8006312:	4656      	mov	r6, sl
 8006314:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006318:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800631c:	f7fa fb8c 	bl	8000a38 <__aeabi_d2iz>
 8006320:	4605      	mov	r5, r0
 8006322:	f7fa f86f 	bl	8000404 <__aeabi_i2d>
 8006326:	4602      	mov	r2, r0
 8006328:	460b      	mov	r3, r1
 800632a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800632e:	f7f9 ff1b 	bl	8000168 <__aeabi_dsub>
 8006332:	4602      	mov	r2, r0
 8006334:	460b      	mov	r3, r1
 8006336:	3530      	adds	r5, #48	@ 0x30
 8006338:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800633c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006340:	f806 5b01 	strb.w	r5, [r6], #1
 8006344:	f7fa fb3a 	bl	80009bc <__aeabi_dcmplt>
 8006348:	2800      	cmp	r0, #0
 800634a:	d172      	bne.n	8006432 <_dtoa_r+0x62a>
 800634c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006350:	2000      	movs	r0, #0
 8006352:	4911      	ldr	r1, [pc, #68]	@ (8006398 <_dtoa_r+0x590>)
 8006354:	f7f9 ff08 	bl	8000168 <__aeabi_dsub>
 8006358:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800635c:	f7fa fb2e 	bl	80009bc <__aeabi_dcmplt>
 8006360:	2800      	cmp	r0, #0
 8006362:	f040 80b4 	bne.w	80064ce <_dtoa_r+0x6c6>
 8006366:	42a6      	cmp	r6, r4
 8006368:	f43f af70 	beq.w	800624c <_dtoa_r+0x444>
 800636c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006370:	2200      	movs	r2, #0
 8006372:	4b0a      	ldr	r3, [pc, #40]	@ (800639c <_dtoa_r+0x594>)
 8006374:	f7fa f8b0 	bl	80004d8 <__aeabi_dmul>
 8006378:	2200      	movs	r2, #0
 800637a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800637e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006382:	4b06      	ldr	r3, [pc, #24]	@ (800639c <_dtoa_r+0x594>)
 8006384:	f7fa f8a8 	bl	80004d8 <__aeabi_dmul>
 8006388:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800638c:	e7c4      	b.n	8006318 <_dtoa_r+0x510>
 800638e:	bf00      	nop
 8006390:	080098c0 	.word	0x080098c0
 8006394:	08009898 	.word	0x08009898
 8006398:	3ff00000 	.word	0x3ff00000
 800639c:	40240000 	.word	0x40240000
 80063a0:	401c0000 	.word	0x401c0000
 80063a4:	40140000 	.word	0x40140000
 80063a8:	3fe00000 	.word	0x3fe00000
 80063ac:	4631      	mov	r1, r6
 80063ae:	4628      	mov	r0, r5
 80063b0:	f7fa f892 	bl	80004d8 <__aeabi_dmul>
 80063b4:	4656      	mov	r6, sl
 80063b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063ba:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063c0:	f7fa fb3a 	bl	8000a38 <__aeabi_d2iz>
 80063c4:	4605      	mov	r5, r0
 80063c6:	f7fa f81d 	bl	8000404 <__aeabi_i2d>
 80063ca:	4602      	mov	r2, r0
 80063cc:	460b      	mov	r3, r1
 80063ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063d2:	f7f9 fec9 	bl	8000168 <__aeabi_dsub>
 80063d6:	4602      	mov	r2, r0
 80063d8:	460b      	mov	r3, r1
 80063da:	3530      	adds	r5, #48	@ 0x30
 80063dc:	f806 5b01 	strb.w	r5, [r6], #1
 80063e0:	42a6      	cmp	r6, r4
 80063e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80063e6:	f04f 0200 	mov.w	r2, #0
 80063ea:	d124      	bne.n	8006436 <_dtoa_r+0x62e>
 80063ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063f0:	4bae      	ldr	r3, [pc, #696]	@ (80066ac <_dtoa_r+0x8a4>)
 80063f2:	f7f9 febb 	bl	800016c <__adddf3>
 80063f6:	4602      	mov	r2, r0
 80063f8:	460b      	mov	r3, r1
 80063fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063fe:	f7fa fafb 	bl	80009f8 <__aeabi_dcmpgt>
 8006402:	2800      	cmp	r0, #0
 8006404:	d163      	bne.n	80064ce <_dtoa_r+0x6c6>
 8006406:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800640a:	2000      	movs	r0, #0
 800640c:	49a7      	ldr	r1, [pc, #668]	@ (80066ac <_dtoa_r+0x8a4>)
 800640e:	f7f9 feab 	bl	8000168 <__aeabi_dsub>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800641a:	f7fa facf 	bl	80009bc <__aeabi_dcmplt>
 800641e:	2800      	cmp	r0, #0
 8006420:	f43f af14 	beq.w	800624c <_dtoa_r+0x444>
 8006424:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006426:	1e73      	subs	r3, r6, #1
 8006428:	9313      	str	r3, [sp, #76]	@ 0x4c
 800642a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800642e:	2b30      	cmp	r3, #48	@ 0x30
 8006430:	d0f8      	beq.n	8006424 <_dtoa_r+0x61c>
 8006432:	4647      	mov	r7, r8
 8006434:	e03b      	b.n	80064ae <_dtoa_r+0x6a6>
 8006436:	4b9e      	ldr	r3, [pc, #632]	@ (80066b0 <_dtoa_r+0x8a8>)
 8006438:	f7fa f84e 	bl	80004d8 <__aeabi_dmul>
 800643c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006440:	e7bc      	b.n	80063bc <_dtoa_r+0x5b4>
 8006442:	4656      	mov	r6, sl
 8006444:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800644c:	4620      	mov	r0, r4
 800644e:	4629      	mov	r1, r5
 8006450:	f7fa f96c 	bl	800072c <__aeabi_ddiv>
 8006454:	f7fa faf0 	bl	8000a38 <__aeabi_d2iz>
 8006458:	4680      	mov	r8, r0
 800645a:	f7f9 ffd3 	bl	8000404 <__aeabi_i2d>
 800645e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006462:	f7fa f839 	bl	80004d8 <__aeabi_dmul>
 8006466:	4602      	mov	r2, r0
 8006468:	460b      	mov	r3, r1
 800646a:	4620      	mov	r0, r4
 800646c:	4629      	mov	r1, r5
 800646e:	f7f9 fe7b 	bl	8000168 <__aeabi_dsub>
 8006472:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006476:	9d08      	ldr	r5, [sp, #32]
 8006478:	f806 4b01 	strb.w	r4, [r6], #1
 800647c:	eba6 040a 	sub.w	r4, r6, sl
 8006480:	42a5      	cmp	r5, r4
 8006482:	4602      	mov	r2, r0
 8006484:	460b      	mov	r3, r1
 8006486:	d133      	bne.n	80064f0 <_dtoa_r+0x6e8>
 8006488:	f7f9 fe70 	bl	800016c <__adddf3>
 800648c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006490:	4604      	mov	r4, r0
 8006492:	460d      	mov	r5, r1
 8006494:	f7fa fab0 	bl	80009f8 <__aeabi_dcmpgt>
 8006498:	b9c0      	cbnz	r0, 80064cc <_dtoa_r+0x6c4>
 800649a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800649e:	4620      	mov	r0, r4
 80064a0:	4629      	mov	r1, r5
 80064a2:	f7fa fa81 	bl	80009a8 <__aeabi_dcmpeq>
 80064a6:	b110      	cbz	r0, 80064ae <_dtoa_r+0x6a6>
 80064a8:	f018 0f01 	tst.w	r8, #1
 80064ac:	d10e      	bne.n	80064cc <_dtoa_r+0x6c4>
 80064ae:	4648      	mov	r0, r9
 80064b0:	9903      	ldr	r1, [sp, #12]
 80064b2:	f000 fbbb 	bl	8006c2c <_Bfree>
 80064b6:	2300      	movs	r3, #0
 80064b8:	7033      	strb	r3, [r6, #0]
 80064ba:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80064bc:	3701      	adds	r7, #1
 80064be:	601f      	str	r7, [r3, #0]
 80064c0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f000 824b 	beq.w	800695e <_dtoa_r+0xb56>
 80064c8:	601e      	str	r6, [r3, #0]
 80064ca:	e248      	b.n	800695e <_dtoa_r+0xb56>
 80064cc:	46b8      	mov	r8, r7
 80064ce:	4633      	mov	r3, r6
 80064d0:	461e      	mov	r6, r3
 80064d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064d6:	2a39      	cmp	r2, #57	@ 0x39
 80064d8:	d106      	bne.n	80064e8 <_dtoa_r+0x6e0>
 80064da:	459a      	cmp	sl, r3
 80064dc:	d1f8      	bne.n	80064d0 <_dtoa_r+0x6c8>
 80064de:	2230      	movs	r2, #48	@ 0x30
 80064e0:	f108 0801 	add.w	r8, r8, #1
 80064e4:	f88a 2000 	strb.w	r2, [sl]
 80064e8:	781a      	ldrb	r2, [r3, #0]
 80064ea:	3201      	adds	r2, #1
 80064ec:	701a      	strb	r2, [r3, #0]
 80064ee:	e7a0      	b.n	8006432 <_dtoa_r+0x62a>
 80064f0:	2200      	movs	r2, #0
 80064f2:	4b6f      	ldr	r3, [pc, #444]	@ (80066b0 <_dtoa_r+0x8a8>)
 80064f4:	f7f9 fff0 	bl	80004d8 <__aeabi_dmul>
 80064f8:	2200      	movs	r2, #0
 80064fa:	2300      	movs	r3, #0
 80064fc:	4604      	mov	r4, r0
 80064fe:	460d      	mov	r5, r1
 8006500:	f7fa fa52 	bl	80009a8 <__aeabi_dcmpeq>
 8006504:	2800      	cmp	r0, #0
 8006506:	d09f      	beq.n	8006448 <_dtoa_r+0x640>
 8006508:	e7d1      	b.n	80064ae <_dtoa_r+0x6a6>
 800650a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800650c:	2a00      	cmp	r2, #0
 800650e:	f000 80ea 	beq.w	80066e6 <_dtoa_r+0x8de>
 8006512:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006514:	2a01      	cmp	r2, #1
 8006516:	f300 80cd 	bgt.w	80066b4 <_dtoa_r+0x8ac>
 800651a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800651c:	2a00      	cmp	r2, #0
 800651e:	f000 80c1 	beq.w	80066a4 <_dtoa_r+0x89c>
 8006522:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006526:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006528:	9e04      	ldr	r6, [sp, #16]
 800652a:	9a04      	ldr	r2, [sp, #16]
 800652c:	2101      	movs	r1, #1
 800652e:	441a      	add	r2, r3
 8006530:	9204      	str	r2, [sp, #16]
 8006532:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006534:	4648      	mov	r0, r9
 8006536:	441a      	add	r2, r3
 8006538:	9209      	str	r2, [sp, #36]	@ 0x24
 800653a:	f000 fc75 	bl	8006e28 <__i2b>
 800653e:	4605      	mov	r5, r0
 8006540:	b166      	cbz	r6, 800655c <_dtoa_r+0x754>
 8006542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006544:	2b00      	cmp	r3, #0
 8006546:	dd09      	ble.n	800655c <_dtoa_r+0x754>
 8006548:	42b3      	cmp	r3, r6
 800654a:	bfa8      	it	ge
 800654c:	4633      	movge	r3, r6
 800654e:	9a04      	ldr	r2, [sp, #16]
 8006550:	1af6      	subs	r6, r6, r3
 8006552:	1ad2      	subs	r2, r2, r3
 8006554:	9204      	str	r2, [sp, #16]
 8006556:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	9309      	str	r3, [sp, #36]	@ 0x24
 800655c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800655e:	b30b      	cbz	r3, 80065a4 <_dtoa_r+0x79c>
 8006560:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006562:	2b00      	cmp	r3, #0
 8006564:	f000 80c6 	beq.w	80066f4 <_dtoa_r+0x8ec>
 8006568:	2c00      	cmp	r4, #0
 800656a:	f000 80c0 	beq.w	80066ee <_dtoa_r+0x8e6>
 800656e:	4629      	mov	r1, r5
 8006570:	4622      	mov	r2, r4
 8006572:	4648      	mov	r0, r9
 8006574:	f000 fd10 	bl	8006f98 <__pow5mult>
 8006578:	9a03      	ldr	r2, [sp, #12]
 800657a:	4601      	mov	r1, r0
 800657c:	4605      	mov	r5, r0
 800657e:	4648      	mov	r0, r9
 8006580:	f000 fc68 	bl	8006e54 <__multiply>
 8006584:	9903      	ldr	r1, [sp, #12]
 8006586:	4680      	mov	r8, r0
 8006588:	4648      	mov	r0, r9
 800658a:	f000 fb4f 	bl	8006c2c <_Bfree>
 800658e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006590:	1b1b      	subs	r3, r3, r4
 8006592:	930a      	str	r3, [sp, #40]	@ 0x28
 8006594:	f000 80b1 	beq.w	80066fa <_dtoa_r+0x8f2>
 8006598:	4641      	mov	r1, r8
 800659a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800659c:	4648      	mov	r0, r9
 800659e:	f000 fcfb 	bl	8006f98 <__pow5mult>
 80065a2:	9003      	str	r0, [sp, #12]
 80065a4:	2101      	movs	r1, #1
 80065a6:	4648      	mov	r0, r9
 80065a8:	f000 fc3e 	bl	8006e28 <__i2b>
 80065ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065ae:	4604      	mov	r4, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	f000 81d8 	beq.w	8006966 <_dtoa_r+0xb5e>
 80065b6:	461a      	mov	r2, r3
 80065b8:	4601      	mov	r1, r0
 80065ba:	4648      	mov	r0, r9
 80065bc:	f000 fcec 	bl	8006f98 <__pow5mult>
 80065c0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065c2:	4604      	mov	r4, r0
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	f300 809f 	bgt.w	8006708 <_dtoa_r+0x900>
 80065ca:	9b06      	ldr	r3, [sp, #24]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	f040 8097 	bne.w	8006700 <_dtoa_r+0x8f8>
 80065d2:	9b07      	ldr	r3, [sp, #28]
 80065d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065d8:	2b00      	cmp	r3, #0
 80065da:	f040 8093 	bne.w	8006704 <_dtoa_r+0x8fc>
 80065de:	9b07      	ldr	r3, [sp, #28]
 80065e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065e4:	0d1b      	lsrs	r3, r3, #20
 80065e6:	051b      	lsls	r3, r3, #20
 80065e8:	b133      	cbz	r3, 80065f8 <_dtoa_r+0x7f0>
 80065ea:	9b04      	ldr	r3, [sp, #16]
 80065ec:	3301      	adds	r3, #1
 80065ee:	9304      	str	r3, [sp, #16]
 80065f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065f2:	3301      	adds	r3, #1
 80065f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80065f6:	2301      	movs	r3, #1
 80065f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80065fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f000 81b8 	beq.w	8006972 <_dtoa_r+0xb6a>
 8006602:	6923      	ldr	r3, [r4, #16]
 8006604:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006608:	6918      	ldr	r0, [r3, #16]
 800660a:	f000 fbc1 	bl	8006d90 <__hi0bits>
 800660e:	f1c0 0020 	rsb	r0, r0, #32
 8006612:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006614:	4418      	add	r0, r3
 8006616:	f010 001f 	ands.w	r0, r0, #31
 800661a:	f000 8082 	beq.w	8006722 <_dtoa_r+0x91a>
 800661e:	f1c0 0320 	rsb	r3, r0, #32
 8006622:	2b04      	cmp	r3, #4
 8006624:	dd73      	ble.n	800670e <_dtoa_r+0x906>
 8006626:	9b04      	ldr	r3, [sp, #16]
 8006628:	f1c0 001c 	rsb	r0, r0, #28
 800662c:	4403      	add	r3, r0
 800662e:	9304      	str	r3, [sp, #16]
 8006630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006632:	4406      	add	r6, r0
 8006634:	4403      	add	r3, r0
 8006636:	9309      	str	r3, [sp, #36]	@ 0x24
 8006638:	9b04      	ldr	r3, [sp, #16]
 800663a:	2b00      	cmp	r3, #0
 800663c:	dd05      	ble.n	800664a <_dtoa_r+0x842>
 800663e:	461a      	mov	r2, r3
 8006640:	4648      	mov	r0, r9
 8006642:	9903      	ldr	r1, [sp, #12]
 8006644:	f000 fd02 	bl	800704c <__lshift>
 8006648:	9003      	str	r0, [sp, #12]
 800664a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800664c:	2b00      	cmp	r3, #0
 800664e:	dd05      	ble.n	800665c <_dtoa_r+0x854>
 8006650:	4621      	mov	r1, r4
 8006652:	461a      	mov	r2, r3
 8006654:	4648      	mov	r0, r9
 8006656:	f000 fcf9 	bl	800704c <__lshift>
 800665a:	4604      	mov	r4, r0
 800665c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800665e:	2b00      	cmp	r3, #0
 8006660:	d061      	beq.n	8006726 <_dtoa_r+0x91e>
 8006662:	4621      	mov	r1, r4
 8006664:	9803      	ldr	r0, [sp, #12]
 8006666:	f000 fd5d 	bl	8007124 <__mcmp>
 800666a:	2800      	cmp	r0, #0
 800666c:	da5b      	bge.n	8006726 <_dtoa_r+0x91e>
 800666e:	2300      	movs	r3, #0
 8006670:	220a      	movs	r2, #10
 8006672:	4648      	mov	r0, r9
 8006674:	9903      	ldr	r1, [sp, #12]
 8006676:	f000 fafb 	bl	8006c70 <__multadd>
 800667a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800667c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006680:	9003      	str	r0, [sp, #12]
 8006682:	2b00      	cmp	r3, #0
 8006684:	f000 8177 	beq.w	8006976 <_dtoa_r+0xb6e>
 8006688:	4629      	mov	r1, r5
 800668a:	2300      	movs	r3, #0
 800668c:	220a      	movs	r2, #10
 800668e:	4648      	mov	r0, r9
 8006690:	f000 faee 	bl	8006c70 <__multadd>
 8006694:	f1bb 0f00 	cmp.w	fp, #0
 8006698:	4605      	mov	r5, r0
 800669a:	dc6f      	bgt.n	800677c <_dtoa_r+0x974>
 800669c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800669e:	2b02      	cmp	r3, #2
 80066a0:	dc49      	bgt.n	8006736 <_dtoa_r+0x92e>
 80066a2:	e06b      	b.n	800677c <_dtoa_r+0x974>
 80066a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80066aa:	e73c      	b.n	8006526 <_dtoa_r+0x71e>
 80066ac:	3fe00000 	.word	0x3fe00000
 80066b0:	40240000 	.word	0x40240000
 80066b4:	9b08      	ldr	r3, [sp, #32]
 80066b6:	1e5c      	subs	r4, r3, #1
 80066b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066ba:	42a3      	cmp	r3, r4
 80066bc:	db09      	blt.n	80066d2 <_dtoa_r+0x8ca>
 80066be:	1b1c      	subs	r4, r3, r4
 80066c0:	9b08      	ldr	r3, [sp, #32]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	f6bf af30 	bge.w	8006528 <_dtoa_r+0x720>
 80066c8:	9b04      	ldr	r3, [sp, #16]
 80066ca:	9a08      	ldr	r2, [sp, #32]
 80066cc:	1a9e      	subs	r6, r3, r2
 80066ce:	2300      	movs	r3, #0
 80066d0:	e72b      	b.n	800652a <_dtoa_r+0x722>
 80066d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066d6:	1ae3      	subs	r3, r4, r3
 80066d8:	441a      	add	r2, r3
 80066da:	940a      	str	r4, [sp, #40]	@ 0x28
 80066dc:	9e04      	ldr	r6, [sp, #16]
 80066de:	2400      	movs	r4, #0
 80066e0:	9b08      	ldr	r3, [sp, #32]
 80066e2:	920e      	str	r2, [sp, #56]	@ 0x38
 80066e4:	e721      	b.n	800652a <_dtoa_r+0x722>
 80066e6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80066e8:	9e04      	ldr	r6, [sp, #16]
 80066ea:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80066ec:	e728      	b.n	8006540 <_dtoa_r+0x738>
 80066ee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80066f2:	e751      	b.n	8006598 <_dtoa_r+0x790>
 80066f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066f6:	9903      	ldr	r1, [sp, #12]
 80066f8:	e750      	b.n	800659c <_dtoa_r+0x794>
 80066fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80066fe:	e751      	b.n	80065a4 <_dtoa_r+0x79c>
 8006700:	2300      	movs	r3, #0
 8006702:	e779      	b.n	80065f8 <_dtoa_r+0x7f0>
 8006704:	9b06      	ldr	r3, [sp, #24]
 8006706:	e777      	b.n	80065f8 <_dtoa_r+0x7f0>
 8006708:	2300      	movs	r3, #0
 800670a:	930a      	str	r3, [sp, #40]	@ 0x28
 800670c:	e779      	b.n	8006602 <_dtoa_r+0x7fa>
 800670e:	d093      	beq.n	8006638 <_dtoa_r+0x830>
 8006710:	9a04      	ldr	r2, [sp, #16]
 8006712:	331c      	adds	r3, #28
 8006714:	441a      	add	r2, r3
 8006716:	9204      	str	r2, [sp, #16]
 8006718:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800671a:	441e      	add	r6, r3
 800671c:	441a      	add	r2, r3
 800671e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006720:	e78a      	b.n	8006638 <_dtoa_r+0x830>
 8006722:	4603      	mov	r3, r0
 8006724:	e7f4      	b.n	8006710 <_dtoa_r+0x908>
 8006726:	9b08      	ldr	r3, [sp, #32]
 8006728:	46b8      	mov	r8, r7
 800672a:	2b00      	cmp	r3, #0
 800672c:	dc20      	bgt.n	8006770 <_dtoa_r+0x968>
 800672e:	469b      	mov	fp, r3
 8006730:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006732:	2b02      	cmp	r3, #2
 8006734:	dd1e      	ble.n	8006774 <_dtoa_r+0x96c>
 8006736:	f1bb 0f00 	cmp.w	fp, #0
 800673a:	f47f adb1 	bne.w	80062a0 <_dtoa_r+0x498>
 800673e:	4621      	mov	r1, r4
 8006740:	465b      	mov	r3, fp
 8006742:	2205      	movs	r2, #5
 8006744:	4648      	mov	r0, r9
 8006746:	f000 fa93 	bl	8006c70 <__multadd>
 800674a:	4601      	mov	r1, r0
 800674c:	4604      	mov	r4, r0
 800674e:	9803      	ldr	r0, [sp, #12]
 8006750:	f000 fce8 	bl	8007124 <__mcmp>
 8006754:	2800      	cmp	r0, #0
 8006756:	f77f ada3 	ble.w	80062a0 <_dtoa_r+0x498>
 800675a:	4656      	mov	r6, sl
 800675c:	2331      	movs	r3, #49	@ 0x31
 800675e:	f108 0801 	add.w	r8, r8, #1
 8006762:	f806 3b01 	strb.w	r3, [r6], #1
 8006766:	e59f      	b.n	80062a8 <_dtoa_r+0x4a0>
 8006768:	46b8      	mov	r8, r7
 800676a:	9c08      	ldr	r4, [sp, #32]
 800676c:	4625      	mov	r5, r4
 800676e:	e7f4      	b.n	800675a <_dtoa_r+0x952>
 8006770:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006774:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006776:	2b00      	cmp	r3, #0
 8006778:	f000 8101 	beq.w	800697e <_dtoa_r+0xb76>
 800677c:	2e00      	cmp	r6, #0
 800677e:	dd05      	ble.n	800678c <_dtoa_r+0x984>
 8006780:	4629      	mov	r1, r5
 8006782:	4632      	mov	r2, r6
 8006784:	4648      	mov	r0, r9
 8006786:	f000 fc61 	bl	800704c <__lshift>
 800678a:	4605      	mov	r5, r0
 800678c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800678e:	2b00      	cmp	r3, #0
 8006790:	d05c      	beq.n	800684c <_dtoa_r+0xa44>
 8006792:	4648      	mov	r0, r9
 8006794:	6869      	ldr	r1, [r5, #4]
 8006796:	f000 fa09 	bl	8006bac <_Balloc>
 800679a:	4606      	mov	r6, r0
 800679c:	b928      	cbnz	r0, 80067aa <_dtoa_r+0x9a2>
 800679e:	4602      	mov	r2, r0
 80067a0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80067a4:	4b80      	ldr	r3, [pc, #512]	@ (80069a8 <_dtoa_r+0xba0>)
 80067a6:	f7ff bb43 	b.w	8005e30 <_dtoa_r+0x28>
 80067aa:	692a      	ldr	r2, [r5, #16]
 80067ac:	f105 010c 	add.w	r1, r5, #12
 80067b0:	3202      	adds	r2, #2
 80067b2:	0092      	lsls	r2, r2, #2
 80067b4:	300c      	adds	r0, #12
 80067b6:	f001 ff51 	bl	800865c <memcpy>
 80067ba:	2201      	movs	r2, #1
 80067bc:	4631      	mov	r1, r6
 80067be:	4648      	mov	r0, r9
 80067c0:	f000 fc44 	bl	800704c <__lshift>
 80067c4:	462f      	mov	r7, r5
 80067c6:	4605      	mov	r5, r0
 80067c8:	f10a 0301 	add.w	r3, sl, #1
 80067cc:	9304      	str	r3, [sp, #16]
 80067ce:	eb0a 030b 	add.w	r3, sl, fp
 80067d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067d4:	9b06      	ldr	r3, [sp, #24]
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	9309      	str	r3, [sp, #36]	@ 0x24
 80067dc:	9b04      	ldr	r3, [sp, #16]
 80067de:	4621      	mov	r1, r4
 80067e0:	9803      	ldr	r0, [sp, #12]
 80067e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80067e6:	f7ff fa85 	bl	8005cf4 <quorem>
 80067ea:	4603      	mov	r3, r0
 80067ec:	4639      	mov	r1, r7
 80067ee:	3330      	adds	r3, #48	@ 0x30
 80067f0:	9006      	str	r0, [sp, #24]
 80067f2:	9803      	ldr	r0, [sp, #12]
 80067f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067f6:	f000 fc95 	bl	8007124 <__mcmp>
 80067fa:	462a      	mov	r2, r5
 80067fc:	9008      	str	r0, [sp, #32]
 80067fe:	4621      	mov	r1, r4
 8006800:	4648      	mov	r0, r9
 8006802:	f000 fcab 	bl	800715c <__mdiff>
 8006806:	68c2      	ldr	r2, [r0, #12]
 8006808:	4606      	mov	r6, r0
 800680a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800680c:	bb02      	cbnz	r2, 8006850 <_dtoa_r+0xa48>
 800680e:	4601      	mov	r1, r0
 8006810:	9803      	ldr	r0, [sp, #12]
 8006812:	f000 fc87 	bl	8007124 <__mcmp>
 8006816:	4602      	mov	r2, r0
 8006818:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800681a:	4631      	mov	r1, r6
 800681c:	4648      	mov	r0, r9
 800681e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006822:	f000 fa03 	bl	8006c2c <_Bfree>
 8006826:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006828:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800682a:	9e04      	ldr	r6, [sp, #16]
 800682c:	ea42 0103 	orr.w	r1, r2, r3
 8006830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006832:	4319      	orrs	r1, r3
 8006834:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006836:	d10d      	bne.n	8006854 <_dtoa_r+0xa4c>
 8006838:	2b39      	cmp	r3, #57	@ 0x39
 800683a:	d027      	beq.n	800688c <_dtoa_r+0xa84>
 800683c:	9a08      	ldr	r2, [sp, #32]
 800683e:	2a00      	cmp	r2, #0
 8006840:	dd01      	ble.n	8006846 <_dtoa_r+0xa3e>
 8006842:	9b06      	ldr	r3, [sp, #24]
 8006844:	3331      	adds	r3, #49	@ 0x31
 8006846:	f88b 3000 	strb.w	r3, [fp]
 800684a:	e52e      	b.n	80062aa <_dtoa_r+0x4a2>
 800684c:	4628      	mov	r0, r5
 800684e:	e7b9      	b.n	80067c4 <_dtoa_r+0x9bc>
 8006850:	2201      	movs	r2, #1
 8006852:	e7e2      	b.n	800681a <_dtoa_r+0xa12>
 8006854:	9908      	ldr	r1, [sp, #32]
 8006856:	2900      	cmp	r1, #0
 8006858:	db04      	blt.n	8006864 <_dtoa_r+0xa5c>
 800685a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800685c:	4301      	orrs	r1, r0
 800685e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006860:	4301      	orrs	r1, r0
 8006862:	d120      	bne.n	80068a6 <_dtoa_r+0xa9e>
 8006864:	2a00      	cmp	r2, #0
 8006866:	ddee      	ble.n	8006846 <_dtoa_r+0xa3e>
 8006868:	2201      	movs	r2, #1
 800686a:	9903      	ldr	r1, [sp, #12]
 800686c:	4648      	mov	r0, r9
 800686e:	9304      	str	r3, [sp, #16]
 8006870:	f000 fbec 	bl	800704c <__lshift>
 8006874:	4621      	mov	r1, r4
 8006876:	9003      	str	r0, [sp, #12]
 8006878:	f000 fc54 	bl	8007124 <__mcmp>
 800687c:	2800      	cmp	r0, #0
 800687e:	9b04      	ldr	r3, [sp, #16]
 8006880:	dc02      	bgt.n	8006888 <_dtoa_r+0xa80>
 8006882:	d1e0      	bne.n	8006846 <_dtoa_r+0xa3e>
 8006884:	07da      	lsls	r2, r3, #31
 8006886:	d5de      	bpl.n	8006846 <_dtoa_r+0xa3e>
 8006888:	2b39      	cmp	r3, #57	@ 0x39
 800688a:	d1da      	bne.n	8006842 <_dtoa_r+0xa3a>
 800688c:	2339      	movs	r3, #57	@ 0x39
 800688e:	f88b 3000 	strb.w	r3, [fp]
 8006892:	4633      	mov	r3, r6
 8006894:	461e      	mov	r6, r3
 8006896:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800689a:	3b01      	subs	r3, #1
 800689c:	2a39      	cmp	r2, #57	@ 0x39
 800689e:	d04e      	beq.n	800693e <_dtoa_r+0xb36>
 80068a0:	3201      	adds	r2, #1
 80068a2:	701a      	strb	r2, [r3, #0]
 80068a4:	e501      	b.n	80062aa <_dtoa_r+0x4a2>
 80068a6:	2a00      	cmp	r2, #0
 80068a8:	dd03      	ble.n	80068b2 <_dtoa_r+0xaaa>
 80068aa:	2b39      	cmp	r3, #57	@ 0x39
 80068ac:	d0ee      	beq.n	800688c <_dtoa_r+0xa84>
 80068ae:	3301      	adds	r3, #1
 80068b0:	e7c9      	b.n	8006846 <_dtoa_r+0xa3e>
 80068b2:	9a04      	ldr	r2, [sp, #16]
 80068b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068ba:	428a      	cmp	r2, r1
 80068bc:	d028      	beq.n	8006910 <_dtoa_r+0xb08>
 80068be:	2300      	movs	r3, #0
 80068c0:	220a      	movs	r2, #10
 80068c2:	9903      	ldr	r1, [sp, #12]
 80068c4:	4648      	mov	r0, r9
 80068c6:	f000 f9d3 	bl	8006c70 <__multadd>
 80068ca:	42af      	cmp	r7, r5
 80068cc:	9003      	str	r0, [sp, #12]
 80068ce:	f04f 0300 	mov.w	r3, #0
 80068d2:	f04f 020a 	mov.w	r2, #10
 80068d6:	4639      	mov	r1, r7
 80068d8:	4648      	mov	r0, r9
 80068da:	d107      	bne.n	80068ec <_dtoa_r+0xae4>
 80068dc:	f000 f9c8 	bl	8006c70 <__multadd>
 80068e0:	4607      	mov	r7, r0
 80068e2:	4605      	mov	r5, r0
 80068e4:	9b04      	ldr	r3, [sp, #16]
 80068e6:	3301      	adds	r3, #1
 80068e8:	9304      	str	r3, [sp, #16]
 80068ea:	e777      	b.n	80067dc <_dtoa_r+0x9d4>
 80068ec:	f000 f9c0 	bl	8006c70 <__multadd>
 80068f0:	4629      	mov	r1, r5
 80068f2:	4607      	mov	r7, r0
 80068f4:	2300      	movs	r3, #0
 80068f6:	220a      	movs	r2, #10
 80068f8:	4648      	mov	r0, r9
 80068fa:	f000 f9b9 	bl	8006c70 <__multadd>
 80068fe:	4605      	mov	r5, r0
 8006900:	e7f0      	b.n	80068e4 <_dtoa_r+0xadc>
 8006902:	f1bb 0f00 	cmp.w	fp, #0
 8006906:	bfcc      	ite	gt
 8006908:	465e      	movgt	r6, fp
 800690a:	2601      	movle	r6, #1
 800690c:	2700      	movs	r7, #0
 800690e:	4456      	add	r6, sl
 8006910:	2201      	movs	r2, #1
 8006912:	9903      	ldr	r1, [sp, #12]
 8006914:	4648      	mov	r0, r9
 8006916:	9304      	str	r3, [sp, #16]
 8006918:	f000 fb98 	bl	800704c <__lshift>
 800691c:	4621      	mov	r1, r4
 800691e:	9003      	str	r0, [sp, #12]
 8006920:	f000 fc00 	bl	8007124 <__mcmp>
 8006924:	2800      	cmp	r0, #0
 8006926:	dcb4      	bgt.n	8006892 <_dtoa_r+0xa8a>
 8006928:	d102      	bne.n	8006930 <_dtoa_r+0xb28>
 800692a:	9b04      	ldr	r3, [sp, #16]
 800692c:	07db      	lsls	r3, r3, #31
 800692e:	d4b0      	bmi.n	8006892 <_dtoa_r+0xa8a>
 8006930:	4633      	mov	r3, r6
 8006932:	461e      	mov	r6, r3
 8006934:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006938:	2a30      	cmp	r2, #48	@ 0x30
 800693a:	d0fa      	beq.n	8006932 <_dtoa_r+0xb2a>
 800693c:	e4b5      	b.n	80062aa <_dtoa_r+0x4a2>
 800693e:	459a      	cmp	sl, r3
 8006940:	d1a8      	bne.n	8006894 <_dtoa_r+0xa8c>
 8006942:	2331      	movs	r3, #49	@ 0x31
 8006944:	f108 0801 	add.w	r8, r8, #1
 8006948:	f88a 3000 	strb.w	r3, [sl]
 800694c:	e4ad      	b.n	80062aa <_dtoa_r+0x4a2>
 800694e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006950:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80069ac <_dtoa_r+0xba4>
 8006954:	b11b      	cbz	r3, 800695e <_dtoa_r+0xb56>
 8006956:	f10a 0308 	add.w	r3, sl, #8
 800695a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800695c:	6013      	str	r3, [r2, #0]
 800695e:	4650      	mov	r0, sl
 8006960:	b017      	add	sp, #92	@ 0x5c
 8006962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006966:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006968:	2b01      	cmp	r3, #1
 800696a:	f77f ae2e 	ble.w	80065ca <_dtoa_r+0x7c2>
 800696e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006970:	930a      	str	r3, [sp, #40]	@ 0x28
 8006972:	2001      	movs	r0, #1
 8006974:	e64d      	b.n	8006612 <_dtoa_r+0x80a>
 8006976:	f1bb 0f00 	cmp.w	fp, #0
 800697a:	f77f aed9 	ble.w	8006730 <_dtoa_r+0x928>
 800697e:	4656      	mov	r6, sl
 8006980:	4621      	mov	r1, r4
 8006982:	9803      	ldr	r0, [sp, #12]
 8006984:	f7ff f9b6 	bl	8005cf4 <quorem>
 8006988:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800698c:	f806 3b01 	strb.w	r3, [r6], #1
 8006990:	eba6 020a 	sub.w	r2, r6, sl
 8006994:	4593      	cmp	fp, r2
 8006996:	ddb4      	ble.n	8006902 <_dtoa_r+0xafa>
 8006998:	2300      	movs	r3, #0
 800699a:	220a      	movs	r2, #10
 800699c:	4648      	mov	r0, r9
 800699e:	9903      	ldr	r1, [sp, #12]
 80069a0:	f000 f966 	bl	8006c70 <__multadd>
 80069a4:	9003      	str	r0, [sp, #12]
 80069a6:	e7eb      	b.n	8006980 <_dtoa_r+0xb78>
 80069a8:	0800976b 	.word	0x0800976b
 80069ac:	080096ef 	.word	0x080096ef

080069b0 <_free_r>:
 80069b0:	b538      	push	{r3, r4, r5, lr}
 80069b2:	4605      	mov	r5, r0
 80069b4:	2900      	cmp	r1, #0
 80069b6:	d040      	beq.n	8006a3a <_free_r+0x8a>
 80069b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069bc:	1f0c      	subs	r4, r1, #4
 80069be:	2b00      	cmp	r3, #0
 80069c0:	bfb8      	it	lt
 80069c2:	18e4      	addlt	r4, r4, r3
 80069c4:	f000 f8e6 	bl	8006b94 <__malloc_lock>
 80069c8:	4a1c      	ldr	r2, [pc, #112]	@ (8006a3c <_free_r+0x8c>)
 80069ca:	6813      	ldr	r3, [r2, #0]
 80069cc:	b933      	cbnz	r3, 80069dc <_free_r+0x2c>
 80069ce:	6063      	str	r3, [r4, #4]
 80069d0:	6014      	str	r4, [r2, #0]
 80069d2:	4628      	mov	r0, r5
 80069d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069d8:	f000 b8e2 	b.w	8006ba0 <__malloc_unlock>
 80069dc:	42a3      	cmp	r3, r4
 80069de:	d908      	bls.n	80069f2 <_free_r+0x42>
 80069e0:	6820      	ldr	r0, [r4, #0]
 80069e2:	1821      	adds	r1, r4, r0
 80069e4:	428b      	cmp	r3, r1
 80069e6:	bf01      	itttt	eq
 80069e8:	6819      	ldreq	r1, [r3, #0]
 80069ea:	685b      	ldreq	r3, [r3, #4]
 80069ec:	1809      	addeq	r1, r1, r0
 80069ee:	6021      	streq	r1, [r4, #0]
 80069f0:	e7ed      	b.n	80069ce <_free_r+0x1e>
 80069f2:	461a      	mov	r2, r3
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	b10b      	cbz	r3, 80069fc <_free_r+0x4c>
 80069f8:	42a3      	cmp	r3, r4
 80069fa:	d9fa      	bls.n	80069f2 <_free_r+0x42>
 80069fc:	6811      	ldr	r1, [r2, #0]
 80069fe:	1850      	adds	r0, r2, r1
 8006a00:	42a0      	cmp	r0, r4
 8006a02:	d10b      	bne.n	8006a1c <_free_r+0x6c>
 8006a04:	6820      	ldr	r0, [r4, #0]
 8006a06:	4401      	add	r1, r0
 8006a08:	1850      	adds	r0, r2, r1
 8006a0a:	4283      	cmp	r3, r0
 8006a0c:	6011      	str	r1, [r2, #0]
 8006a0e:	d1e0      	bne.n	80069d2 <_free_r+0x22>
 8006a10:	6818      	ldr	r0, [r3, #0]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	4408      	add	r0, r1
 8006a16:	6010      	str	r0, [r2, #0]
 8006a18:	6053      	str	r3, [r2, #4]
 8006a1a:	e7da      	b.n	80069d2 <_free_r+0x22>
 8006a1c:	d902      	bls.n	8006a24 <_free_r+0x74>
 8006a1e:	230c      	movs	r3, #12
 8006a20:	602b      	str	r3, [r5, #0]
 8006a22:	e7d6      	b.n	80069d2 <_free_r+0x22>
 8006a24:	6820      	ldr	r0, [r4, #0]
 8006a26:	1821      	adds	r1, r4, r0
 8006a28:	428b      	cmp	r3, r1
 8006a2a:	bf01      	itttt	eq
 8006a2c:	6819      	ldreq	r1, [r3, #0]
 8006a2e:	685b      	ldreq	r3, [r3, #4]
 8006a30:	1809      	addeq	r1, r1, r0
 8006a32:	6021      	streq	r1, [r4, #0]
 8006a34:	6063      	str	r3, [r4, #4]
 8006a36:	6054      	str	r4, [r2, #4]
 8006a38:	e7cb      	b.n	80069d2 <_free_r+0x22>
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
 8006a3c:	2000042c 	.word	0x2000042c

08006a40 <malloc>:
 8006a40:	4b02      	ldr	r3, [pc, #8]	@ (8006a4c <malloc+0xc>)
 8006a42:	4601      	mov	r1, r0
 8006a44:	6818      	ldr	r0, [r3, #0]
 8006a46:	f000 b825 	b.w	8006a94 <_malloc_r>
 8006a4a:	bf00      	nop
 8006a4c:	20000020 	.word	0x20000020

08006a50 <sbrk_aligned>:
 8006a50:	b570      	push	{r4, r5, r6, lr}
 8006a52:	4e0f      	ldr	r6, [pc, #60]	@ (8006a90 <sbrk_aligned+0x40>)
 8006a54:	460c      	mov	r4, r1
 8006a56:	6831      	ldr	r1, [r6, #0]
 8006a58:	4605      	mov	r5, r0
 8006a5a:	b911      	cbnz	r1, 8006a62 <sbrk_aligned+0x12>
 8006a5c:	f001 fdee 	bl	800863c <_sbrk_r>
 8006a60:	6030      	str	r0, [r6, #0]
 8006a62:	4621      	mov	r1, r4
 8006a64:	4628      	mov	r0, r5
 8006a66:	f001 fde9 	bl	800863c <_sbrk_r>
 8006a6a:	1c43      	adds	r3, r0, #1
 8006a6c:	d103      	bne.n	8006a76 <sbrk_aligned+0x26>
 8006a6e:	f04f 34ff 	mov.w	r4, #4294967295
 8006a72:	4620      	mov	r0, r4
 8006a74:	bd70      	pop	{r4, r5, r6, pc}
 8006a76:	1cc4      	adds	r4, r0, #3
 8006a78:	f024 0403 	bic.w	r4, r4, #3
 8006a7c:	42a0      	cmp	r0, r4
 8006a7e:	d0f8      	beq.n	8006a72 <sbrk_aligned+0x22>
 8006a80:	1a21      	subs	r1, r4, r0
 8006a82:	4628      	mov	r0, r5
 8006a84:	f001 fdda 	bl	800863c <_sbrk_r>
 8006a88:	3001      	adds	r0, #1
 8006a8a:	d1f2      	bne.n	8006a72 <sbrk_aligned+0x22>
 8006a8c:	e7ef      	b.n	8006a6e <sbrk_aligned+0x1e>
 8006a8e:	bf00      	nop
 8006a90:	20000428 	.word	0x20000428

08006a94 <_malloc_r>:
 8006a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a98:	1ccd      	adds	r5, r1, #3
 8006a9a:	f025 0503 	bic.w	r5, r5, #3
 8006a9e:	3508      	adds	r5, #8
 8006aa0:	2d0c      	cmp	r5, #12
 8006aa2:	bf38      	it	cc
 8006aa4:	250c      	movcc	r5, #12
 8006aa6:	2d00      	cmp	r5, #0
 8006aa8:	4606      	mov	r6, r0
 8006aaa:	db01      	blt.n	8006ab0 <_malloc_r+0x1c>
 8006aac:	42a9      	cmp	r1, r5
 8006aae:	d904      	bls.n	8006aba <_malloc_r+0x26>
 8006ab0:	230c      	movs	r3, #12
 8006ab2:	6033      	str	r3, [r6, #0]
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006b90 <_malloc_r+0xfc>
 8006abe:	f000 f869 	bl	8006b94 <__malloc_lock>
 8006ac2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ac6:	461c      	mov	r4, r3
 8006ac8:	bb44      	cbnz	r4, 8006b1c <_malloc_r+0x88>
 8006aca:	4629      	mov	r1, r5
 8006acc:	4630      	mov	r0, r6
 8006ace:	f7ff ffbf 	bl	8006a50 <sbrk_aligned>
 8006ad2:	1c43      	adds	r3, r0, #1
 8006ad4:	4604      	mov	r4, r0
 8006ad6:	d158      	bne.n	8006b8a <_malloc_r+0xf6>
 8006ad8:	f8d8 4000 	ldr.w	r4, [r8]
 8006adc:	4627      	mov	r7, r4
 8006ade:	2f00      	cmp	r7, #0
 8006ae0:	d143      	bne.n	8006b6a <_malloc_r+0xd6>
 8006ae2:	2c00      	cmp	r4, #0
 8006ae4:	d04b      	beq.n	8006b7e <_malloc_r+0xea>
 8006ae6:	6823      	ldr	r3, [r4, #0]
 8006ae8:	4639      	mov	r1, r7
 8006aea:	4630      	mov	r0, r6
 8006aec:	eb04 0903 	add.w	r9, r4, r3
 8006af0:	f001 fda4 	bl	800863c <_sbrk_r>
 8006af4:	4581      	cmp	r9, r0
 8006af6:	d142      	bne.n	8006b7e <_malloc_r+0xea>
 8006af8:	6821      	ldr	r1, [r4, #0]
 8006afa:	4630      	mov	r0, r6
 8006afc:	1a6d      	subs	r5, r5, r1
 8006afe:	4629      	mov	r1, r5
 8006b00:	f7ff ffa6 	bl	8006a50 <sbrk_aligned>
 8006b04:	3001      	adds	r0, #1
 8006b06:	d03a      	beq.n	8006b7e <_malloc_r+0xea>
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	442b      	add	r3, r5
 8006b0c:	6023      	str	r3, [r4, #0]
 8006b0e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	bb62      	cbnz	r2, 8006b70 <_malloc_r+0xdc>
 8006b16:	f8c8 7000 	str.w	r7, [r8]
 8006b1a:	e00f      	b.n	8006b3c <_malloc_r+0xa8>
 8006b1c:	6822      	ldr	r2, [r4, #0]
 8006b1e:	1b52      	subs	r2, r2, r5
 8006b20:	d420      	bmi.n	8006b64 <_malloc_r+0xd0>
 8006b22:	2a0b      	cmp	r2, #11
 8006b24:	d917      	bls.n	8006b56 <_malloc_r+0xc2>
 8006b26:	1961      	adds	r1, r4, r5
 8006b28:	42a3      	cmp	r3, r4
 8006b2a:	6025      	str	r5, [r4, #0]
 8006b2c:	bf18      	it	ne
 8006b2e:	6059      	strne	r1, [r3, #4]
 8006b30:	6863      	ldr	r3, [r4, #4]
 8006b32:	bf08      	it	eq
 8006b34:	f8c8 1000 	streq.w	r1, [r8]
 8006b38:	5162      	str	r2, [r4, r5]
 8006b3a:	604b      	str	r3, [r1, #4]
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	f000 f82f 	bl	8006ba0 <__malloc_unlock>
 8006b42:	f104 000b 	add.w	r0, r4, #11
 8006b46:	1d23      	adds	r3, r4, #4
 8006b48:	f020 0007 	bic.w	r0, r0, #7
 8006b4c:	1ac2      	subs	r2, r0, r3
 8006b4e:	bf1c      	itt	ne
 8006b50:	1a1b      	subne	r3, r3, r0
 8006b52:	50a3      	strne	r3, [r4, r2]
 8006b54:	e7af      	b.n	8006ab6 <_malloc_r+0x22>
 8006b56:	6862      	ldr	r2, [r4, #4]
 8006b58:	42a3      	cmp	r3, r4
 8006b5a:	bf0c      	ite	eq
 8006b5c:	f8c8 2000 	streq.w	r2, [r8]
 8006b60:	605a      	strne	r2, [r3, #4]
 8006b62:	e7eb      	b.n	8006b3c <_malloc_r+0xa8>
 8006b64:	4623      	mov	r3, r4
 8006b66:	6864      	ldr	r4, [r4, #4]
 8006b68:	e7ae      	b.n	8006ac8 <_malloc_r+0x34>
 8006b6a:	463c      	mov	r4, r7
 8006b6c:	687f      	ldr	r7, [r7, #4]
 8006b6e:	e7b6      	b.n	8006ade <_malloc_r+0x4a>
 8006b70:	461a      	mov	r2, r3
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	42a3      	cmp	r3, r4
 8006b76:	d1fb      	bne.n	8006b70 <_malloc_r+0xdc>
 8006b78:	2300      	movs	r3, #0
 8006b7a:	6053      	str	r3, [r2, #4]
 8006b7c:	e7de      	b.n	8006b3c <_malloc_r+0xa8>
 8006b7e:	230c      	movs	r3, #12
 8006b80:	4630      	mov	r0, r6
 8006b82:	6033      	str	r3, [r6, #0]
 8006b84:	f000 f80c 	bl	8006ba0 <__malloc_unlock>
 8006b88:	e794      	b.n	8006ab4 <_malloc_r+0x20>
 8006b8a:	6005      	str	r5, [r0, #0]
 8006b8c:	e7d6      	b.n	8006b3c <_malloc_r+0xa8>
 8006b8e:	bf00      	nop
 8006b90:	2000042c 	.word	0x2000042c

08006b94 <__malloc_lock>:
 8006b94:	4801      	ldr	r0, [pc, #4]	@ (8006b9c <__malloc_lock+0x8>)
 8006b96:	f7ff b898 	b.w	8005cca <__retarget_lock_acquire_recursive>
 8006b9a:	bf00      	nop
 8006b9c:	20000424 	.word	0x20000424

08006ba0 <__malloc_unlock>:
 8006ba0:	4801      	ldr	r0, [pc, #4]	@ (8006ba8 <__malloc_unlock+0x8>)
 8006ba2:	f7ff b893 	b.w	8005ccc <__retarget_lock_release_recursive>
 8006ba6:	bf00      	nop
 8006ba8:	20000424 	.word	0x20000424

08006bac <_Balloc>:
 8006bac:	b570      	push	{r4, r5, r6, lr}
 8006bae:	69c6      	ldr	r6, [r0, #28]
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	460d      	mov	r5, r1
 8006bb4:	b976      	cbnz	r6, 8006bd4 <_Balloc+0x28>
 8006bb6:	2010      	movs	r0, #16
 8006bb8:	f7ff ff42 	bl	8006a40 <malloc>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	61e0      	str	r0, [r4, #28]
 8006bc0:	b920      	cbnz	r0, 8006bcc <_Balloc+0x20>
 8006bc2:	216b      	movs	r1, #107	@ 0x6b
 8006bc4:	4b17      	ldr	r3, [pc, #92]	@ (8006c24 <_Balloc+0x78>)
 8006bc6:	4818      	ldr	r0, [pc, #96]	@ (8006c28 <_Balloc+0x7c>)
 8006bc8:	f001 fd5c 	bl	8008684 <__assert_func>
 8006bcc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006bd0:	6006      	str	r6, [r0, #0]
 8006bd2:	60c6      	str	r6, [r0, #12]
 8006bd4:	69e6      	ldr	r6, [r4, #28]
 8006bd6:	68f3      	ldr	r3, [r6, #12]
 8006bd8:	b183      	cbz	r3, 8006bfc <_Balloc+0x50>
 8006bda:	69e3      	ldr	r3, [r4, #28]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006be2:	b9b8      	cbnz	r0, 8006c14 <_Balloc+0x68>
 8006be4:	2101      	movs	r1, #1
 8006be6:	fa01 f605 	lsl.w	r6, r1, r5
 8006bea:	1d72      	adds	r2, r6, #5
 8006bec:	4620      	mov	r0, r4
 8006bee:	0092      	lsls	r2, r2, #2
 8006bf0:	f001 fd66 	bl	80086c0 <_calloc_r>
 8006bf4:	b160      	cbz	r0, 8006c10 <_Balloc+0x64>
 8006bf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006bfa:	e00e      	b.n	8006c1a <_Balloc+0x6e>
 8006bfc:	2221      	movs	r2, #33	@ 0x21
 8006bfe:	2104      	movs	r1, #4
 8006c00:	4620      	mov	r0, r4
 8006c02:	f001 fd5d 	bl	80086c0 <_calloc_r>
 8006c06:	69e3      	ldr	r3, [r4, #28]
 8006c08:	60f0      	str	r0, [r6, #12]
 8006c0a:	68db      	ldr	r3, [r3, #12]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d1e4      	bne.n	8006bda <_Balloc+0x2e>
 8006c10:	2000      	movs	r0, #0
 8006c12:	bd70      	pop	{r4, r5, r6, pc}
 8006c14:	6802      	ldr	r2, [r0, #0]
 8006c16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c20:	e7f7      	b.n	8006c12 <_Balloc+0x66>
 8006c22:	bf00      	nop
 8006c24:	080096fc 	.word	0x080096fc
 8006c28:	0800977c 	.word	0x0800977c

08006c2c <_Bfree>:
 8006c2c:	b570      	push	{r4, r5, r6, lr}
 8006c2e:	69c6      	ldr	r6, [r0, #28]
 8006c30:	4605      	mov	r5, r0
 8006c32:	460c      	mov	r4, r1
 8006c34:	b976      	cbnz	r6, 8006c54 <_Bfree+0x28>
 8006c36:	2010      	movs	r0, #16
 8006c38:	f7ff ff02 	bl	8006a40 <malloc>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	61e8      	str	r0, [r5, #28]
 8006c40:	b920      	cbnz	r0, 8006c4c <_Bfree+0x20>
 8006c42:	218f      	movs	r1, #143	@ 0x8f
 8006c44:	4b08      	ldr	r3, [pc, #32]	@ (8006c68 <_Bfree+0x3c>)
 8006c46:	4809      	ldr	r0, [pc, #36]	@ (8006c6c <_Bfree+0x40>)
 8006c48:	f001 fd1c 	bl	8008684 <__assert_func>
 8006c4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c50:	6006      	str	r6, [r0, #0]
 8006c52:	60c6      	str	r6, [r0, #12]
 8006c54:	b13c      	cbz	r4, 8006c66 <_Bfree+0x3a>
 8006c56:	69eb      	ldr	r3, [r5, #28]
 8006c58:	6862      	ldr	r2, [r4, #4]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c60:	6021      	str	r1, [r4, #0]
 8006c62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c66:	bd70      	pop	{r4, r5, r6, pc}
 8006c68:	080096fc 	.word	0x080096fc
 8006c6c:	0800977c 	.word	0x0800977c

08006c70 <__multadd>:
 8006c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c74:	4607      	mov	r7, r0
 8006c76:	460c      	mov	r4, r1
 8006c78:	461e      	mov	r6, r3
 8006c7a:	2000      	movs	r0, #0
 8006c7c:	690d      	ldr	r5, [r1, #16]
 8006c7e:	f101 0c14 	add.w	ip, r1, #20
 8006c82:	f8dc 3000 	ldr.w	r3, [ip]
 8006c86:	3001      	adds	r0, #1
 8006c88:	b299      	uxth	r1, r3
 8006c8a:	fb02 6101 	mla	r1, r2, r1, r6
 8006c8e:	0c1e      	lsrs	r6, r3, #16
 8006c90:	0c0b      	lsrs	r3, r1, #16
 8006c92:	fb02 3306 	mla	r3, r2, r6, r3
 8006c96:	b289      	uxth	r1, r1
 8006c98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006c9c:	4285      	cmp	r5, r0
 8006c9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006ca2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ca6:	dcec      	bgt.n	8006c82 <__multadd+0x12>
 8006ca8:	b30e      	cbz	r6, 8006cee <__multadd+0x7e>
 8006caa:	68a3      	ldr	r3, [r4, #8]
 8006cac:	42ab      	cmp	r3, r5
 8006cae:	dc19      	bgt.n	8006ce4 <__multadd+0x74>
 8006cb0:	6861      	ldr	r1, [r4, #4]
 8006cb2:	4638      	mov	r0, r7
 8006cb4:	3101      	adds	r1, #1
 8006cb6:	f7ff ff79 	bl	8006bac <_Balloc>
 8006cba:	4680      	mov	r8, r0
 8006cbc:	b928      	cbnz	r0, 8006cca <__multadd+0x5a>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	21ba      	movs	r1, #186	@ 0xba
 8006cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf4 <__multadd+0x84>)
 8006cc4:	480c      	ldr	r0, [pc, #48]	@ (8006cf8 <__multadd+0x88>)
 8006cc6:	f001 fcdd 	bl	8008684 <__assert_func>
 8006cca:	6922      	ldr	r2, [r4, #16]
 8006ccc:	f104 010c 	add.w	r1, r4, #12
 8006cd0:	3202      	adds	r2, #2
 8006cd2:	0092      	lsls	r2, r2, #2
 8006cd4:	300c      	adds	r0, #12
 8006cd6:	f001 fcc1 	bl	800865c <memcpy>
 8006cda:	4621      	mov	r1, r4
 8006cdc:	4638      	mov	r0, r7
 8006cde:	f7ff ffa5 	bl	8006c2c <_Bfree>
 8006ce2:	4644      	mov	r4, r8
 8006ce4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ce8:	3501      	adds	r5, #1
 8006cea:	615e      	str	r6, [r3, #20]
 8006cec:	6125      	str	r5, [r4, #16]
 8006cee:	4620      	mov	r0, r4
 8006cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cf4:	0800976b 	.word	0x0800976b
 8006cf8:	0800977c 	.word	0x0800977c

08006cfc <__s2b>:
 8006cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d00:	4615      	mov	r5, r2
 8006d02:	2209      	movs	r2, #9
 8006d04:	461f      	mov	r7, r3
 8006d06:	3308      	adds	r3, #8
 8006d08:	460c      	mov	r4, r1
 8006d0a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d0e:	4606      	mov	r6, r0
 8006d10:	2201      	movs	r2, #1
 8006d12:	2100      	movs	r1, #0
 8006d14:	429a      	cmp	r2, r3
 8006d16:	db09      	blt.n	8006d2c <__s2b+0x30>
 8006d18:	4630      	mov	r0, r6
 8006d1a:	f7ff ff47 	bl	8006bac <_Balloc>
 8006d1e:	b940      	cbnz	r0, 8006d32 <__s2b+0x36>
 8006d20:	4602      	mov	r2, r0
 8006d22:	21d3      	movs	r1, #211	@ 0xd3
 8006d24:	4b18      	ldr	r3, [pc, #96]	@ (8006d88 <__s2b+0x8c>)
 8006d26:	4819      	ldr	r0, [pc, #100]	@ (8006d8c <__s2b+0x90>)
 8006d28:	f001 fcac 	bl	8008684 <__assert_func>
 8006d2c:	0052      	lsls	r2, r2, #1
 8006d2e:	3101      	adds	r1, #1
 8006d30:	e7f0      	b.n	8006d14 <__s2b+0x18>
 8006d32:	9b08      	ldr	r3, [sp, #32]
 8006d34:	2d09      	cmp	r5, #9
 8006d36:	6143      	str	r3, [r0, #20]
 8006d38:	f04f 0301 	mov.w	r3, #1
 8006d3c:	6103      	str	r3, [r0, #16]
 8006d3e:	dd16      	ble.n	8006d6e <__s2b+0x72>
 8006d40:	f104 0909 	add.w	r9, r4, #9
 8006d44:	46c8      	mov	r8, r9
 8006d46:	442c      	add	r4, r5
 8006d48:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d4c:	4601      	mov	r1, r0
 8006d4e:	220a      	movs	r2, #10
 8006d50:	4630      	mov	r0, r6
 8006d52:	3b30      	subs	r3, #48	@ 0x30
 8006d54:	f7ff ff8c 	bl	8006c70 <__multadd>
 8006d58:	45a0      	cmp	r8, r4
 8006d5a:	d1f5      	bne.n	8006d48 <__s2b+0x4c>
 8006d5c:	f1a5 0408 	sub.w	r4, r5, #8
 8006d60:	444c      	add	r4, r9
 8006d62:	1b2d      	subs	r5, r5, r4
 8006d64:	1963      	adds	r3, r4, r5
 8006d66:	42bb      	cmp	r3, r7
 8006d68:	db04      	blt.n	8006d74 <__s2b+0x78>
 8006d6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d6e:	2509      	movs	r5, #9
 8006d70:	340a      	adds	r4, #10
 8006d72:	e7f6      	b.n	8006d62 <__s2b+0x66>
 8006d74:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006d78:	4601      	mov	r1, r0
 8006d7a:	220a      	movs	r2, #10
 8006d7c:	4630      	mov	r0, r6
 8006d7e:	3b30      	subs	r3, #48	@ 0x30
 8006d80:	f7ff ff76 	bl	8006c70 <__multadd>
 8006d84:	e7ee      	b.n	8006d64 <__s2b+0x68>
 8006d86:	bf00      	nop
 8006d88:	0800976b 	.word	0x0800976b
 8006d8c:	0800977c 	.word	0x0800977c

08006d90 <__hi0bits>:
 8006d90:	4603      	mov	r3, r0
 8006d92:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d96:	bf3a      	itte	cc
 8006d98:	0403      	lslcc	r3, r0, #16
 8006d9a:	2010      	movcc	r0, #16
 8006d9c:	2000      	movcs	r0, #0
 8006d9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006da2:	bf3c      	itt	cc
 8006da4:	021b      	lslcc	r3, r3, #8
 8006da6:	3008      	addcc	r0, #8
 8006da8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dac:	bf3c      	itt	cc
 8006dae:	011b      	lslcc	r3, r3, #4
 8006db0:	3004      	addcc	r0, #4
 8006db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006db6:	bf3c      	itt	cc
 8006db8:	009b      	lslcc	r3, r3, #2
 8006dba:	3002      	addcc	r0, #2
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	db05      	blt.n	8006dcc <__hi0bits+0x3c>
 8006dc0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006dc4:	f100 0001 	add.w	r0, r0, #1
 8006dc8:	bf08      	it	eq
 8006dca:	2020      	moveq	r0, #32
 8006dcc:	4770      	bx	lr

08006dce <__lo0bits>:
 8006dce:	6803      	ldr	r3, [r0, #0]
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	f013 0007 	ands.w	r0, r3, #7
 8006dd6:	d00b      	beq.n	8006df0 <__lo0bits+0x22>
 8006dd8:	07d9      	lsls	r1, r3, #31
 8006dda:	d421      	bmi.n	8006e20 <__lo0bits+0x52>
 8006ddc:	0798      	lsls	r0, r3, #30
 8006dde:	bf49      	itett	mi
 8006de0:	085b      	lsrmi	r3, r3, #1
 8006de2:	089b      	lsrpl	r3, r3, #2
 8006de4:	2001      	movmi	r0, #1
 8006de6:	6013      	strmi	r3, [r2, #0]
 8006de8:	bf5c      	itt	pl
 8006dea:	2002      	movpl	r0, #2
 8006dec:	6013      	strpl	r3, [r2, #0]
 8006dee:	4770      	bx	lr
 8006df0:	b299      	uxth	r1, r3
 8006df2:	b909      	cbnz	r1, 8006df8 <__lo0bits+0x2a>
 8006df4:	2010      	movs	r0, #16
 8006df6:	0c1b      	lsrs	r3, r3, #16
 8006df8:	b2d9      	uxtb	r1, r3
 8006dfa:	b909      	cbnz	r1, 8006e00 <__lo0bits+0x32>
 8006dfc:	3008      	adds	r0, #8
 8006dfe:	0a1b      	lsrs	r3, r3, #8
 8006e00:	0719      	lsls	r1, r3, #28
 8006e02:	bf04      	itt	eq
 8006e04:	091b      	lsreq	r3, r3, #4
 8006e06:	3004      	addeq	r0, #4
 8006e08:	0799      	lsls	r1, r3, #30
 8006e0a:	bf04      	itt	eq
 8006e0c:	089b      	lsreq	r3, r3, #2
 8006e0e:	3002      	addeq	r0, #2
 8006e10:	07d9      	lsls	r1, r3, #31
 8006e12:	d403      	bmi.n	8006e1c <__lo0bits+0x4e>
 8006e14:	085b      	lsrs	r3, r3, #1
 8006e16:	f100 0001 	add.w	r0, r0, #1
 8006e1a:	d003      	beq.n	8006e24 <__lo0bits+0x56>
 8006e1c:	6013      	str	r3, [r2, #0]
 8006e1e:	4770      	bx	lr
 8006e20:	2000      	movs	r0, #0
 8006e22:	4770      	bx	lr
 8006e24:	2020      	movs	r0, #32
 8006e26:	4770      	bx	lr

08006e28 <__i2b>:
 8006e28:	b510      	push	{r4, lr}
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	2101      	movs	r1, #1
 8006e2e:	f7ff febd 	bl	8006bac <_Balloc>
 8006e32:	4602      	mov	r2, r0
 8006e34:	b928      	cbnz	r0, 8006e42 <__i2b+0x1a>
 8006e36:	f240 1145 	movw	r1, #325	@ 0x145
 8006e3a:	4b04      	ldr	r3, [pc, #16]	@ (8006e4c <__i2b+0x24>)
 8006e3c:	4804      	ldr	r0, [pc, #16]	@ (8006e50 <__i2b+0x28>)
 8006e3e:	f001 fc21 	bl	8008684 <__assert_func>
 8006e42:	2301      	movs	r3, #1
 8006e44:	6144      	str	r4, [r0, #20]
 8006e46:	6103      	str	r3, [r0, #16]
 8006e48:	bd10      	pop	{r4, pc}
 8006e4a:	bf00      	nop
 8006e4c:	0800976b 	.word	0x0800976b
 8006e50:	0800977c 	.word	0x0800977c

08006e54 <__multiply>:
 8006e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e58:	4617      	mov	r7, r2
 8006e5a:	690a      	ldr	r2, [r1, #16]
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	4689      	mov	r9, r1
 8006e60:	429a      	cmp	r2, r3
 8006e62:	bfa2      	ittt	ge
 8006e64:	463b      	movge	r3, r7
 8006e66:	460f      	movge	r7, r1
 8006e68:	4699      	movge	r9, r3
 8006e6a:	693d      	ldr	r5, [r7, #16]
 8006e6c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	6879      	ldr	r1, [r7, #4]
 8006e74:	eb05 060a 	add.w	r6, r5, sl
 8006e78:	42b3      	cmp	r3, r6
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	bfb8      	it	lt
 8006e7e:	3101      	addlt	r1, #1
 8006e80:	f7ff fe94 	bl	8006bac <_Balloc>
 8006e84:	b930      	cbnz	r0, 8006e94 <__multiply+0x40>
 8006e86:	4602      	mov	r2, r0
 8006e88:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e8c:	4b40      	ldr	r3, [pc, #256]	@ (8006f90 <__multiply+0x13c>)
 8006e8e:	4841      	ldr	r0, [pc, #260]	@ (8006f94 <__multiply+0x140>)
 8006e90:	f001 fbf8 	bl	8008684 <__assert_func>
 8006e94:	f100 0414 	add.w	r4, r0, #20
 8006e98:	4623      	mov	r3, r4
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006ea0:	4573      	cmp	r3, lr
 8006ea2:	d320      	bcc.n	8006ee6 <__multiply+0x92>
 8006ea4:	f107 0814 	add.w	r8, r7, #20
 8006ea8:	f109 0114 	add.w	r1, r9, #20
 8006eac:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006eb0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006eb4:	9302      	str	r3, [sp, #8]
 8006eb6:	1beb      	subs	r3, r5, r7
 8006eb8:	3b15      	subs	r3, #21
 8006eba:	f023 0303 	bic.w	r3, r3, #3
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	3715      	adds	r7, #21
 8006ec2:	42bd      	cmp	r5, r7
 8006ec4:	bf38      	it	cc
 8006ec6:	2304      	movcc	r3, #4
 8006ec8:	9301      	str	r3, [sp, #4]
 8006eca:	9b02      	ldr	r3, [sp, #8]
 8006ecc:	9103      	str	r1, [sp, #12]
 8006ece:	428b      	cmp	r3, r1
 8006ed0:	d80c      	bhi.n	8006eec <__multiply+0x98>
 8006ed2:	2e00      	cmp	r6, #0
 8006ed4:	dd03      	ble.n	8006ede <__multiply+0x8a>
 8006ed6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d055      	beq.n	8006f8a <__multiply+0x136>
 8006ede:	6106      	str	r6, [r0, #16]
 8006ee0:	b005      	add	sp, #20
 8006ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ee6:	f843 2b04 	str.w	r2, [r3], #4
 8006eea:	e7d9      	b.n	8006ea0 <__multiply+0x4c>
 8006eec:	f8b1 a000 	ldrh.w	sl, [r1]
 8006ef0:	f1ba 0f00 	cmp.w	sl, #0
 8006ef4:	d01f      	beq.n	8006f36 <__multiply+0xe2>
 8006ef6:	46c4      	mov	ip, r8
 8006ef8:	46a1      	mov	r9, r4
 8006efa:	2700      	movs	r7, #0
 8006efc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f00:	f8d9 3000 	ldr.w	r3, [r9]
 8006f04:	fa1f fb82 	uxth.w	fp, r2
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f0e:	443b      	add	r3, r7
 8006f10:	f8d9 7000 	ldr.w	r7, [r9]
 8006f14:	0c12      	lsrs	r2, r2, #16
 8006f16:	0c3f      	lsrs	r7, r7, #16
 8006f18:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f1c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f26:	4565      	cmp	r5, ip
 8006f28:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006f2c:	f849 3b04 	str.w	r3, [r9], #4
 8006f30:	d8e4      	bhi.n	8006efc <__multiply+0xa8>
 8006f32:	9b01      	ldr	r3, [sp, #4]
 8006f34:	50e7      	str	r7, [r4, r3]
 8006f36:	9b03      	ldr	r3, [sp, #12]
 8006f38:	3104      	adds	r1, #4
 8006f3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f3e:	f1b9 0f00 	cmp.w	r9, #0
 8006f42:	d020      	beq.n	8006f86 <__multiply+0x132>
 8006f44:	4647      	mov	r7, r8
 8006f46:	46a4      	mov	ip, r4
 8006f48:	f04f 0a00 	mov.w	sl, #0
 8006f4c:	6823      	ldr	r3, [r4, #0]
 8006f4e:	f8b7 b000 	ldrh.w	fp, [r7]
 8006f52:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	fb09 220b 	mla	r2, r9, fp, r2
 8006f5c:	4452      	add	r2, sl
 8006f5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f62:	f84c 3b04 	str.w	r3, [ip], #4
 8006f66:	f857 3b04 	ldr.w	r3, [r7], #4
 8006f6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f6e:	f8bc 3000 	ldrh.w	r3, [ip]
 8006f72:	42bd      	cmp	r5, r7
 8006f74:	fb09 330a 	mla	r3, r9, sl, r3
 8006f78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006f7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f80:	d8e5      	bhi.n	8006f4e <__multiply+0xfa>
 8006f82:	9a01      	ldr	r2, [sp, #4]
 8006f84:	50a3      	str	r3, [r4, r2]
 8006f86:	3404      	adds	r4, #4
 8006f88:	e79f      	b.n	8006eca <__multiply+0x76>
 8006f8a:	3e01      	subs	r6, #1
 8006f8c:	e7a1      	b.n	8006ed2 <__multiply+0x7e>
 8006f8e:	bf00      	nop
 8006f90:	0800976b 	.word	0x0800976b
 8006f94:	0800977c 	.word	0x0800977c

08006f98 <__pow5mult>:
 8006f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f9c:	4615      	mov	r5, r2
 8006f9e:	f012 0203 	ands.w	r2, r2, #3
 8006fa2:	4607      	mov	r7, r0
 8006fa4:	460e      	mov	r6, r1
 8006fa6:	d007      	beq.n	8006fb8 <__pow5mult+0x20>
 8006fa8:	4c25      	ldr	r4, [pc, #148]	@ (8007040 <__pow5mult+0xa8>)
 8006faa:	3a01      	subs	r2, #1
 8006fac:	2300      	movs	r3, #0
 8006fae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006fb2:	f7ff fe5d 	bl	8006c70 <__multadd>
 8006fb6:	4606      	mov	r6, r0
 8006fb8:	10ad      	asrs	r5, r5, #2
 8006fba:	d03d      	beq.n	8007038 <__pow5mult+0xa0>
 8006fbc:	69fc      	ldr	r4, [r7, #28]
 8006fbe:	b97c      	cbnz	r4, 8006fe0 <__pow5mult+0x48>
 8006fc0:	2010      	movs	r0, #16
 8006fc2:	f7ff fd3d 	bl	8006a40 <malloc>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	61f8      	str	r0, [r7, #28]
 8006fca:	b928      	cbnz	r0, 8006fd8 <__pow5mult+0x40>
 8006fcc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006fd0:	4b1c      	ldr	r3, [pc, #112]	@ (8007044 <__pow5mult+0xac>)
 8006fd2:	481d      	ldr	r0, [pc, #116]	@ (8007048 <__pow5mult+0xb0>)
 8006fd4:	f001 fb56 	bl	8008684 <__assert_func>
 8006fd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fdc:	6004      	str	r4, [r0, #0]
 8006fde:	60c4      	str	r4, [r0, #12]
 8006fe0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006fe4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006fe8:	b94c      	cbnz	r4, 8006ffe <__pow5mult+0x66>
 8006fea:	f240 2171 	movw	r1, #625	@ 0x271
 8006fee:	4638      	mov	r0, r7
 8006ff0:	f7ff ff1a 	bl	8006e28 <__i2b>
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ffc:	6003      	str	r3, [r0, #0]
 8006ffe:	f04f 0900 	mov.w	r9, #0
 8007002:	07eb      	lsls	r3, r5, #31
 8007004:	d50a      	bpl.n	800701c <__pow5mult+0x84>
 8007006:	4631      	mov	r1, r6
 8007008:	4622      	mov	r2, r4
 800700a:	4638      	mov	r0, r7
 800700c:	f7ff ff22 	bl	8006e54 <__multiply>
 8007010:	4680      	mov	r8, r0
 8007012:	4631      	mov	r1, r6
 8007014:	4638      	mov	r0, r7
 8007016:	f7ff fe09 	bl	8006c2c <_Bfree>
 800701a:	4646      	mov	r6, r8
 800701c:	106d      	asrs	r5, r5, #1
 800701e:	d00b      	beq.n	8007038 <__pow5mult+0xa0>
 8007020:	6820      	ldr	r0, [r4, #0]
 8007022:	b938      	cbnz	r0, 8007034 <__pow5mult+0x9c>
 8007024:	4622      	mov	r2, r4
 8007026:	4621      	mov	r1, r4
 8007028:	4638      	mov	r0, r7
 800702a:	f7ff ff13 	bl	8006e54 <__multiply>
 800702e:	6020      	str	r0, [r4, #0]
 8007030:	f8c0 9000 	str.w	r9, [r0]
 8007034:	4604      	mov	r4, r0
 8007036:	e7e4      	b.n	8007002 <__pow5mult+0x6a>
 8007038:	4630      	mov	r0, r6
 800703a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800703e:	bf00      	nop
 8007040:	0800988c 	.word	0x0800988c
 8007044:	080096fc 	.word	0x080096fc
 8007048:	0800977c 	.word	0x0800977c

0800704c <__lshift>:
 800704c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007050:	460c      	mov	r4, r1
 8007052:	4607      	mov	r7, r0
 8007054:	4691      	mov	r9, r2
 8007056:	6923      	ldr	r3, [r4, #16]
 8007058:	6849      	ldr	r1, [r1, #4]
 800705a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800705e:	68a3      	ldr	r3, [r4, #8]
 8007060:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007064:	f108 0601 	add.w	r6, r8, #1
 8007068:	42b3      	cmp	r3, r6
 800706a:	db0b      	blt.n	8007084 <__lshift+0x38>
 800706c:	4638      	mov	r0, r7
 800706e:	f7ff fd9d 	bl	8006bac <_Balloc>
 8007072:	4605      	mov	r5, r0
 8007074:	b948      	cbnz	r0, 800708a <__lshift+0x3e>
 8007076:	4602      	mov	r2, r0
 8007078:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800707c:	4b27      	ldr	r3, [pc, #156]	@ (800711c <__lshift+0xd0>)
 800707e:	4828      	ldr	r0, [pc, #160]	@ (8007120 <__lshift+0xd4>)
 8007080:	f001 fb00 	bl	8008684 <__assert_func>
 8007084:	3101      	adds	r1, #1
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	e7ee      	b.n	8007068 <__lshift+0x1c>
 800708a:	2300      	movs	r3, #0
 800708c:	f100 0114 	add.w	r1, r0, #20
 8007090:	f100 0210 	add.w	r2, r0, #16
 8007094:	4618      	mov	r0, r3
 8007096:	4553      	cmp	r3, sl
 8007098:	db33      	blt.n	8007102 <__lshift+0xb6>
 800709a:	6920      	ldr	r0, [r4, #16]
 800709c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070a0:	f104 0314 	add.w	r3, r4, #20
 80070a4:	f019 091f 	ands.w	r9, r9, #31
 80070a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80070b0:	d02b      	beq.n	800710a <__lshift+0xbe>
 80070b2:	468a      	mov	sl, r1
 80070b4:	2200      	movs	r2, #0
 80070b6:	f1c9 0e20 	rsb	lr, r9, #32
 80070ba:	6818      	ldr	r0, [r3, #0]
 80070bc:	fa00 f009 	lsl.w	r0, r0, r9
 80070c0:	4310      	orrs	r0, r2
 80070c2:	f84a 0b04 	str.w	r0, [sl], #4
 80070c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80070ca:	459c      	cmp	ip, r3
 80070cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80070d0:	d8f3      	bhi.n	80070ba <__lshift+0x6e>
 80070d2:	ebac 0304 	sub.w	r3, ip, r4
 80070d6:	3b15      	subs	r3, #21
 80070d8:	f023 0303 	bic.w	r3, r3, #3
 80070dc:	3304      	adds	r3, #4
 80070de:	f104 0015 	add.w	r0, r4, #21
 80070e2:	4560      	cmp	r0, ip
 80070e4:	bf88      	it	hi
 80070e6:	2304      	movhi	r3, #4
 80070e8:	50ca      	str	r2, [r1, r3]
 80070ea:	b10a      	cbz	r2, 80070f0 <__lshift+0xa4>
 80070ec:	f108 0602 	add.w	r6, r8, #2
 80070f0:	3e01      	subs	r6, #1
 80070f2:	4638      	mov	r0, r7
 80070f4:	4621      	mov	r1, r4
 80070f6:	612e      	str	r6, [r5, #16]
 80070f8:	f7ff fd98 	bl	8006c2c <_Bfree>
 80070fc:	4628      	mov	r0, r5
 80070fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007102:	f842 0f04 	str.w	r0, [r2, #4]!
 8007106:	3301      	adds	r3, #1
 8007108:	e7c5      	b.n	8007096 <__lshift+0x4a>
 800710a:	3904      	subs	r1, #4
 800710c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007110:	459c      	cmp	ip, r3
 8007112:	f841 2f04 	str.w	r2, [r1, #4]!
 8007116:	d8f9      	bhi.n	800710c <__lshift+0xc0>
 8007118:	e7ea      	b.n	80070f0 <__lshift+0xa4>
 800711a:	bf00      	nop
 800711c:	0800976b 	.word	0x0800976b
 8007120:	0800977c 	.word	0x0800977c

08007124 <__mcmp>:
 8007124:	4603      	mov	r3, r0
 8007126:	690a      	ldr	r2, [r1, #16]
 8007128:	6900      	ldr	r0, [r0, #16]
 800712a:	b530      	push	{r4, r5, lr}
 800712c:	1a80      	subs	r0, r0, r2
 800712e:	d10e      	bne.n	800714e <__mcmp+0x2a>
 8007130:	3314      	adds	r3, #20
 8007132:	3114      	adds	r1, #20
 8007134:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007138:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800713c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007140:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007144:	4295      	cmp	r5, r2
 8007146:	d003      	beq.n	8007150 <__mcmp+0x2c>
 8007148:	d205      	bcs.n	8007156 <__mcmp+0x32>
 800714a:	f04f 30ff 	mov.w	r0, #4294967295
 800714e:	bd30      	pop	{r4, r5, pc}
 8007150:	42a3      	cmp	r3, r4
 8007152:	d3f3      	bcc.n	800713c <__mcmp+0x18>
 8007154:	e7fb      	b.n	800714e <__mcmp+0x2a>
 8007156:	2001      	movs	r0, #1
 8007158:	e7f9      	b.n	800714e <__mcmp+0x2a>
	...

0800715c <__mdiff>:
 800715c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007160:	4689      	mov	r9, r1
 8007162:	4606      	mov	r6, r0
 8007164:	4611      	mov	r1, r2
 8007166:	4648      	mov	r0, r9
 8007168:	4614      	mov	r4, r2
 800716a:	f7ff ffdb 	bl	8007124 <__mcmp>
 800716e:	1e05      	subs	r5, r0, #0
 8007170:	d112      	bne.n	8007198 <__mdiff+0x3c>
 8007172:	4629      	mov	r1, r5
 8007174:	4630      	mov	r0, r6
 8007176:	f7ff fd19 	bl	8006bac <_Balloc>
 800717a:	4602      	mov	r2, r0
 800717c:	b928      	cbnz	r0, 800718a <__mdiff+0x2e>
 800717e:	f240 2137 	movw	r1, #567	@ 0x237
 8007182:	4b3e      	ldr	r3, [pc, #248]	@ (800727c <__mdiff+0x120>)
 8007184:	483e      	ldr	r0, [pc, #248]	@ (8007280 <__mdiff+0x124>)
 8007186:	f001 fa7d 	bl	8008684 <__assert_func>
 800718a:	2301      	movs	r3, #1
 800718c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007190:	4610      	mov	r0, r2
 8007192:	b003      	add	sp, #12
 8007194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007198:	bfbc      	itt	lt
 800719a:	464b      	movlt	r3, r9
 800719c:	46a1      	movlt	r9, r4
 800719e:	4630      	mov	r0, r6
 80071a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80071a4:	bfba      	itte	lt
 80071a6:	461c      	movlt	r4, r3
 80071a8:	2501      	movlt	r5, #1
 80071aa:	2500      	movge	r5, #0
 80071ac:	f7ff fcfe 	bl	8006bac <_Balloc>
 80071b0:	4602      	mov	r2, r0
 80071b2:	b918      	cbnz	r0, 80071bc <__mdiff+0x60>
 80071b4:	f240 2145 	movw	r1, #581	@ 0x245
 80071b8:	4b30      	ldr	r3, [pc, #192]	@ (800727c <__mdiff+0x120>)
 80071ba:	e7e3      	b.n	8007184 <__mdiff+0x28>
 80071bc:	f100 0b14 	add.w	fp, r0, #20
 80071c0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80071c4:	f109 0310 	add.w	r3, r9, #16
 80071c8:	60c5      	str	r5, [r0, #12]
 80071ca:	f04f 0c00 	mov.w	ip, #0
 80071ce:	f109 0514 	add.w	r5, r9, #20
 80071d2:	46d9      	mov	r9, fp
 80071d4:	6926      	ldr	r6, [r4, #16]
 80071d6:	f104 0e14 	add.w	lr, r4, #20
 80071da:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80071de:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80071e2:	9301      	str	r3, [sp, #4]
 80071e4:	9b01      	ldr	r3, [sp, #4]
 80071e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80071ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80071ee:	b281      	uxth	r1, r0
 80071f0:	9301      	str	r3, [sp, #4]
 80071f2:	fa1f f38a 	uxth.w	r3, sl
 80071f6:	1a5b      	subs	r3, r3, r1
 80071f8:	0c00      	lsrs	r0, r0, #16
 80071fa:	4463      	add	r3, ip
 80071fc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007200:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007204:	b29b      	uxth	r3, r3
 8007206:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800720a:	4576      	cmp	r6, lr
 800720c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007210:	f849 3b04 	str.w	r3, [r9], #4
 8007214:	d8e6      	bhi.n	80071e4 <__mdiff+0x88>
 8007216:	1b33      	subs	r3, r6, r4
 8007218:	3b15      	subs	r3, #21
 800721a:	f023 0303 	bic.w	r3, r3, #3
 800721e:	3415      	adds	r4, #21
 8007220:	3304      	adds	r3, #4
 8007222:	42a6      	cmp	r6, r4
 8007224:	bf38      	it	cc
 8007226:	2304      	movcc	r3, #4
 8007228:	441d      	add	r5, r3
 800722a:	445b      	add	r3, fp
 800722c:	461e      	mov	r6, r3
 800722e:	462c      	mov	r4, r5
 8007230:	4544      	cmp	r4, r8
 8007232:	d30e      	bcc.n	8007252 <__mdiff+0xf6>
 8007234:	f108 0103 	add.w	r1, r8, #3
 8007238:	1b49      	subs	r1, r1, r5
 800723a:	f021 0103 	bic.w	r1, r1, #3
 800723e:	3d03      	subs	r5, #3
 8007240:	45a8      	cmp	r8, r5
 8007242:	bf38      	it	cc
 8007244:	2100      	movcc	r1, #0
 8007246:	440b      	add	r3, r1
 8007248:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800724c:	b199      	cbz	r1, 8007276 <__mdiff+0x11a>
 800724e:	6117      	str	r7, [r2, #16]
 8007250:	e79e      	b.n	8007190 <__mdiff+0x34>
 8007252:	46e6      	mov	lr, ip
 8007254:	f854 1b04 	ldr.w	r1, [r4], #4
 8007258:	fa1f fc81 	uxth.w	ip, r1
 800725c:	44f4      	add	ip, lr
 800725e:	0c08      	lsrs	r0, r1, #16
 8007260:	4471      	add	r1, lr
 8007262:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007266:	b289      	uxth	r1, r1
 8007268:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800726c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007270:	f846 1b04 	str.w	r1, [r6], #4
 8007274:	e7dc      	b.n	8007230 <__mdiff+0xd4>
 8007276:	3f01      	subs	r7, #1
 8007278:	e7e6      	b.n	8007248 <__mdiff+0xec>
 800727a:	bf00      	nop
 800727c:	0800976b 	.word	0x0800976b
 8007280:	0800977c 	.word	0x0800977c

08007284 <__ulp>:
 8007284:	4b0e      	ldr	r3, [pc, #56]	@ (80072c0 <__ulp+0x3c>)
 8007286:	400b      	ands	r3, r1
 8007288:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800728c:	2b00      	cmp	r3, #0
 800728e:	dc08      	bgt.n	80072a2 <__ulp+0x1e>
 8007290:	425b      	negs	r3, r3
 8007292:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007296:	ea4f 5223 	mov.w	r2, r3, asr #20
 800729a:	da04      	bge.n	80072a6 <__ulp+0x22>
 800729c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80072a0:	4113      	asrs	r3, r2
 80072a2:	2200      	movs	r2, #0
 80072a4:	e008      	b.n	80072b8 <__ulp+0x34>
 80072a6:	f1a2 0314 	sub.w	r3, r2, #20
 80072aa:	2b1e      	cmp	r3, #30
 80072ac:	bfd6      	itet	le
 80072ae:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80072b2:	2201      	movgt	r2, #1
 80072b4:	40da      	lsrle	r2, r3
 80072b6:	2300      	movs	r3, #0
 80072b8:	4619      	mov	r1, r3
 80072ba:	4610      	mov	r0, r2
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	7ff00000 	.word	0x7ff00000

080072c4 <__b2d>:
 80072c4:	6902      	ldr	r2, [r0, #16]
 80072c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072c8:	f100 0614 	add.w	r6, r0, #20
 80072cc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80072d0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80072d4:	4f1e      	ldr	r7, [pc, #120]	@ (8007350 <__b2d+0x8c>)
 80072d6:	4620      	mov	r0, r4
 80072d8:	f7ff fd5a 	bl	8006d90 <__hi0bits>
 80072dc:	4603      	mov	r3, r0
 80072de:	f1c0 0020 	rsb	r0, r0, #32
 80072e2:	2b0a      	cmp	r3, #10
 80072e4:	f1a2 0504 	sub.w	r5, r2, #4
 80072e8:	6008      	str	r0, [r1, #0]
 80072ea:	dc12      	bgt.n	8007312 <__b2d+0x4e>
 80072ec:	42ae      	cmp	r6, r5
 80072ee:	bf2c      	ite	cs
 80072f0:	2200      	movcs	r2, #0
 80072f2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80072f6:	f1c3 0c0b 	rsb	ip, r3, #11
 80072fa:	3315      	adds	r3, #21
 80072fc:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007300:	fa04 f303 	lsl.w	r3, r4, r3
 8007304:	fa22 f20c 	lsr.w	r2, r2, ip
 8007308:	ea4e 0107 	orr.w	r1, lr, r7
 800730c:	431a      	orrs	r2, r3
 800730e:	4610      	mov	r0, r2
 8007310:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007312:	42ae      	cmp	r6, r5
 8007314:	bf36      	itet	cc
 8007316:	f1a2 0508 	subcc.w	r5, r2, #8
 800731a:	2200      	movcs	r2, #0
 800731c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007320:	3b0b      	subs	r3, #11
 8007322:	d012      	beq.n	800734a <__b2d+0x86>
 8007324:	f1c3 0720 	rsb	r7, r3, #32
 8007328:	fa22 f107 	lsr.w	r1, r2, r7
 800732c:	409c      	lsls	r4, r3
 800732e:	430c      	orrs	r4, r1
 8007330:	42b5      	cmp	r5, r6
 8007332:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007336:	bf94      	ite	ls
 8007338:	2400      	movls	r4, #0
 800733a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800733e:	409a      	lsls	r2, r3
 8007340:	40fc      	lsrs	r4, r7
 8007342:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007346:	4322      	orrs	r2, r4
 8007348:	e7e1      	b.n	800730e <__b2d+0x4a>
 800734a:	ea44 0107 	orr.w	r1, r4, r7
 800734e:	e7de      	b.n	800730e <__b2d+0x4a>
 8007350:	3ff00000 	.word	0x3ff00000

08007354 <__d2b>:
 8007354:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007358:	2101      	movs	r1, #1
 800735a:	4690      	mov	r8, r2
 800735c:	4699      	mov	r9, r3
 800735e:	9e08      	ldr	r6, [sp, #32]
 8007360:	f7ff fc24 	bl	8006bac <_Balloc>
 8007364:	4604      	mov	r4, r0
 8007366:	b930      	cbnz	r0, 8007376 <__d2b+0x22>
 8007368:	4602      	mov	r2, r0
 800736a:	f240 310f 	movw	r1, #783	@ 0x30f
 800736e:	4b23      	ldr	r3, [pc, #140]	@ (80073fc <__d2b+0xa8>)
 8007370:	4823      	ldr	r0, [pc, #140]	@ (8007400 <__d2b+0xac>)
 8007372:	f001 f987 	bl	8008684 <__assert_func>
 8007376:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800737a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800737e:	b10d      	cbz	r5, 8007384 <__d2b+0x30>
 8007380:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	f1b8 0300 	subs.w	r3, r8, #0
 800738a:	d024      	beq.n	80073d6 <__d2b+0x82>
 800738c:	4668      	mov	r0, sp
 800738e:	9300      	str	r3, [sp, #0]
 8007390:	f7ff fd1d 	bl	8006dce <__lo0bits>
 8007394:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007398:	b1d8      	cbz	r0, 80073d2 <__d2b+0x7e>
 800739a:	f1c0 0320 	rsb	r3, r0, #32
 800739e:	fa02 f303 	lsl.w	r3, r2, r3
 80073a2:	430b      	orrs	r3, r1
 80073a4:	40c2      	lsrs	r2, r0
 80073a6:	6163      	str	r3, [r4, #20]
 80073a8:	9201      	str	r2, [sp, #4]
 80073aa:	9b01      	ldr	r3, [sp, #4]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	bf0c      	ite	eq
 80073b0:	2201      	moveq	r2, #1
 80073b2:	2202      	movne	r2, #2
 80073b4:	61a3      	str	r3, [r4, #24]
 80073b6:	6122      	str	r2, [r4, #16]
 80073b8:	b1ad      	cbz	r5, 80073e6 <__d2b+0x92>
 80073ba:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80073be:	4405      	add	r5, r0
 80073c0:	6035      	str	r5, [r6, #0]
 80073c2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80073c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c8:	6018      	str	r0, [r3, #0]
 80073ca:	4620      	mov	r0, r4
 80073cc:	b002      	add	sp, #8
 80073ce:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80073d2:	6161      	str	r1, [r4, #20]
 80073d4:	e7e9      	b.n	80073aa <__d2b+0x56>
 80073d6:	a801      	add	r0, sp, #4
 80073d8:	f7ff fcf9 	bl	8006dce <__lo0bits>
 80073dc:	9b01      	ldr	r3, [sp, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	6163      	str	r3, [r4, #20]
 80073e2:	3020      	adds	r0, #32
 80073e4:	e7e7      	b.n	80073b6 <__d2b+0x62>
 80073e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80073ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80073ee:	6030      	str	r0, [r6, #0]
 80073f0:	6918      	ldr	r0, [r3, #16]
 80073f2:	f7ff fccd 	bl	8006d90 <__hi0bits>
 80073f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80073fa:	e7e4      	b.n	80073c6 <__d2b+0x72>
 80073fc:	0800976b 	.word	0x0800976b
 8007400:	0800977c 	.word	0x0800977c

08007404 <__ratio>:
 8007404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007408:	b085      	sub	sp, #20
 800740a:	e9cd 1000 	strd	r1, r0, [sp]
 800740e:	a902      	add	r1, sp, #8
 8007410:	f7ff ff58 	bl	80072c4 <__b2d>
 8007414:	468b      	mov	fp, r1
 8007416:	4606      	mov	r6, r0
 8007418:	460f      	mov	r7, r1
 800741a:	9800      	ldr	r0, [sp, #0]
 800741c:	a903      	add	r1, sp, #12
 800741e:	f7ff ff51 	bl	80072c4 <__b2d>
 8007422:	460d      	mov	r5, r1
 8007424:	9b01      	ldr	r3, [sp, #4]
 8007426:	4689      	mov	r9, r1
 8007428:	6919      	ldr	r1, [r3, #16]
 800742a:	9b00      	ldr	r3, [sp, #0]
 800742c:	4604      	mov	r4, r0
 800742e:	691b      	ldr	r3, [r3, #16]
 8007430:	4630      	mov	r0, r6
 8007432:	1ac9      	subs	r1, r1, r3
 8007434:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007438:	1a9b      	subs	r3, r3, r2
 800743a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800743e:	2b00      	cmp	r3, #0
 8007440:	bfcd      	iteet	gt
 8007442:	463a      	movgt	r2, r7
 8007444:	462a      	movle	r2, r5
 8007446:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800744a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800744e:	bfd8      	it	le
 8007450:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007454:	464b      	mov	r3, r9
 8007456:	4622      	mov	r2, r4
 8007458:	4659      	mov	r1, fp
 800745a:	f7f9 f967 	bl	800072c <__aeabi_ddiv>
 800745e:	b005      	add	sp, #20
 8007460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007464 <__copybits>:
 8007464:	3901      	subs	r1, #1
 8007466:	b570      	push	{r4, r5, r6, lr}
 8007468:	1149      	asrs	r1, r1, #5
 800746a:	6914      	ldr	r4, [r2, #16]
 800746c:	3101      	adds	r1, #1
 800746e:	f102 0314 	add.w	r3, r2, #20
 8007472:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007476:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800747a:	1f05      	subs	r5, r0, #4
 800747c:	42a3      	cmp	r3, r4
 800747e:	d30c      	bcc.n	800749a <__copybits+0x36>
 8007480:	1aa3      	subs	r3, r4, r2
 8007482:	3b11      	subs	r3, #17
 8007484:	f023 0303 	bic.w	r3, r3, #3
 8007488:	3211      	adds	r2, #17
 800748a:	42a2      	cmp	r2, r4
 800748c:	bf88      	it	hi
 800748e:	2300      	movhi	r3, #0
 8007490:	4418      	add	r0, r3
 8007492:	2300      	movs	r3, #0
 8007494:	4288      	cmp	r0, r1
 8007496:	d305      	bcc.n	80074a4 <__copybits+0x40>
 8007498:	bd70      	pop	{r4, r5, r6, pc}
 800749a:	f853 6b04 	ldr.w	r6, [r3], #4
 800749e:	f845 6f04 	str.w	r6, [r5, #4]!
 80074a2:	e7eb      	b.n	800747c <__copybits+0x18>
 80074a4:	f840 3b04 	str.w	r3, [r0], #4
 80074a8:	e7f4      	b.n	8007494 <__copybits+0x30>

080074aa <__any_on>:
 80074aa:	f100 0214 	add.w	r2, r0, #20
 80074ae:	6900      	ldr	r0, [r0, #16]
 80074b0:	114b      	asrs	r3, r1, #5
 80074b2:	4298      	cmp	r0, r3
 80074b4:	b510      	push	{r4, lr}
 80074b6:	db11      	blt.n	80074dc <__any_on+0x32>
 80074b8:	dd0a      	ble.n	80074d0 <__any_on+0x26>
 80074ba:	f011 011f 	ands.w	r1, r1, #31
 80074be:	d007      	beq.n	80074d0 <__any_on+0x26>
 80074c0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80074c4:	fa24 f001 	lsr.w	r0, r4, r1
 80074c8:	fa00 f101 	lsl.w	r1, r0, r1
 80074cc:	428c      	cmp	r4, r1
 80074ce:	d10b      	bne.n	80074e8 <__any_on+0x3e>
 80074d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d803      	bhi.n	80074e0 <__any_on+0x36>
 80074d8:	2000      	movs	r0, #0
 80074da:	bd10      	pop	{r4, pc}
 80074dc:	4603      	mov	r3, r0
 80074de:	e7f7      	b.n	80074d0 <__any_on+0x26>
 80074e0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80074e4:	2900      	cmp	r1, #0
 80074e6:	d0f5      	beq.n	80074d4 <__any_on+0x2a>
 80074e8:	2001      	movs	r0, #1
 80074ea:	e7f6      	b.n	80074da <__any_on+0x30>

080074ec <sulp>:
 80074ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074f0:	460f      	mov	r7, r1
 80074f2:	4690      	mov	r8, r2
 80074f4:	f7ff fec6 	bl	8007284 <__ulp>
 80074f8:	4604      	mov	r4, r0
 80074fa:	460d      	mov	r5, r1
 80074fc:	f1b8 0f00 	cmp.w	r8, #0
 8007500:	d011      	beq.n	8007526 <sulp+0x3a>
 8007502:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007506:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800750a:	2b00      	cmp	r3, #0
 800750c:	dd0b      	ble.n	8007526 <sulp+0x3a>
 800750e:	2400      	movs	r4, #0
 8007510:	051b      	lsls	r3, r3, #20
 8007512:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007516:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800751a:	4622      	mov	r2, r4
 800751c:	462b      	mov	r3, r5
 800751e:	f7f8 ffdb 	bl	80004d8 <__aeabi_dmul>
 8007522:	4604      	mov	r4, r0
 8007524:	460d      	mov	r5, r1
 8007526:	4620      	mov	r0, r4
 8007528:	4629      	mov	r1, r5
 800752a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007530 <_strtod_l>:
 8007530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007534:	b09f      	sub	sp, #124	@ 0x7c
 8007536:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007538:	2200      	movs	r2, #0
 800753a:	460c      	mov	r4, r1
 800753c:	921a      	str	r2, [sp, #104]	@ 0x68
 800753e:	f04f 0a00 	mov.w	sl, #0
 8007542:	f04f 0b00 	mov.w	fp, #0
 8007546:	460a      	mov	r2, r1
 8007548:	9005      	str	r0, [sp, #20]
 800754a:	9219      	str	r2, [sp, #100]	@ 0x64
 800754c:	7811      	ldrb	r1, [r2, #0]
 800754e:	292b      	cmp	r1, #43	@ 0x2b
 8007550:	d048      	beq.n	80075e4 <_strtod_l+0xb4>
 8007552:	d836      	bhi.n	80075c2 <_strtod_l+0x92>
 8007554:	290d      	cmp	r1, #13
 8007556:	d830      	bhi.n	80075ba <_strtod_l+0x8a>
 8007558:	2908      	cmp	r1, #8
 800755a:	d830      	bhi.n	80075be <_strtod_l+0x8e>
 800755c:	2900      	cmp	r1, #0
 800755e:	d039      	beq.n	80075d4 <_strtod_l+0xa4>
 8007560:	2200      	movs	r2, #0
 8007562:	920e      	str	r2, [sp, #56]	@ 0x38
 8007564:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007566:	782a      	ldrb	r2, [r5, #0]
 8007568:	2a30      	cmp	r2, #48	@ 0x30
 800756a:	f040 80b0 	bne.w	80076ce <_strtod_l+0x19e>
 800756e:	786a      	ldrb	r2, [r5, #1]
 8007570:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007574:	2a58      	cmp	r2, #88	@ 0x58
 8007576:	d16c      	bne.n	8007652 <_strtod_l+0x122>
 8007578:	9302      	str	r3, [sp, #8]
 800757a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800757c:	4a8f      	ldr	r2, [pc, #572]	@ (80077bc <_strtod_l+0x28c>)
 800757e:	9301      	str	r3, [sp, #4]
 8007580:	ab1a      	add	r3, sp, #104	@ 0x68
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	9805      	ldr	r0, [sp, #20]
 8007586:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007588:	a919      	add	r1, sp, #100	@ 0x64
 800758a:	f001 f915 	bl	80087b8 <__gethex>
 800758e:	f010 060f 	ands.w	r6, r0, #15
 8007592:	4604      	mov	r4, r0
 8007594:	d005      	beq.n	80075a2 <_strtod_l+0x72>
 8007596:	2e06      	cmp	r6, #6
 8007598:	d126      	bne.n	80075e8 <_strtod_l+0xb8>
 800759a:	2300      	movs	r3, #0
 800759c:	3501      	adds	r5, #1
 800759e:	9519      	str	r5, [sp, #100]	@ 0x64
 80075a0:	930e      	str	r3, [sp, #56]	@ 0x38
 80075a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	f040 8582 	bne.w	80080ae <_strtod_l+0xb7e>
 80075aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075ac:	b1bb      	cbz	r3, 80075de <_strtod_l+0xae>
 80075ae:	4650      	mov	r0, sl
 80075b0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 80075b4:	b01f      	add	sp, #124	@ 0x7c
 80075b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ba:	2920      	cmp	r1, #32
 80075bc:	d1d0      	bne.n	8007560 <_strtod_l+0x30>
 80075be:	3201      	adds	r2, #1
 80075c0:	e7c3      	b.n	800754a <_strtod_l+0x1a>
 80075c2:	292d      	cmp	r1, #45	@ 0x2d
 80075c4:	d1cc      	bne.n	8007560 <_strtod_l+0x30>
 80075c6:	2101      	movs	r1, #1
 80075c8:	910e      	str	r1, [sp, #56]	@ 0x38
 80075ca:	1c51      	adds	r1, r2, #1
 80075cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80075ce:	7852      	ldrb	r2, [r2, #1]
 80075d0:	2a00      	cmp	r2, #0
 80075d2:	d1c7      	bne.n	8007564 <_strtod_l+0x34>
 80075d4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80075d6:	9419      	str	r4, [sp, #100]	@ 0x64
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f040 8566 	bne.w	80080aa <_strtod_l+0xb7a>
 80075de:	4650      	mov	r0, sl
 80075e0:	4659      	mov	r1, fp
 80075e2:	e7e7      	b.n	80075b4 <_strtod_l+0x84>
 80075e4:	2100      	movs	r1, #0
 80075e6:	e7ef      	b.n	80075c8 <_strtod_l+0x98>
 80075e8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80075ea:	b13a      	cbz	r2, 80075fc <_strtod_l+0xcc>
 80075ec:	2135      	movs	r1, #53	@ 0x35
 80075ee:	a81c      	add	r0, sp, #112	@ 0x70
 80075f0:	f7ff ff38 	bl	8007464 <__copybits>
 80075f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80075f6:	9805      	ldr	r0, [sp, #20]
 80075f8:	f7ff fb18 	bl	8006c2c <_Bfree>
 80075fc:	3e01      	subs	r6, #1
 80075fe:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007600:	2e04      	cmp	r6, #4
 8007602:	d806      	bhi.n	8007612 <_strtod_l+0xe2>
 8007604:	e8df f006 	tbb	[pc, r6]
 8007608:	201d0314 	.word	0x201d0314
 800760c:	14          	.byte	0x14
 800760d:	00          	.byte	0x00
 800760e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007612:	05e1      	lsls	r1, r4, #23
 8007614:	bf48      	it	mi
 8007616:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800761a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800761e:	0d1b      	lsrs	r3, r3, #20
 8007620:	051b      	lsls	r3, r3, #20
 8007622:	2b00      	cmp	r3, #0
 8007624:	d1bd      	bne.n	80075a2 <_strtod_l+0x72>
 8007626:	f7fe fb25 	bl	8005c74 <__errno>
 800762a:	2322      	movs	r3, #34	@ 0x22
 800762c:	6003      	str	r3, [r0, #0]
 800762e:	e7b8      	b.n	80075a2 <_strtod_l+0x72>
 8007630:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007634:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007638:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800763c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007640:	e7e7      	b.n	8007612 <_strtod_l+0xe2>
 8007642:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80077c0 <_strtod_l+0x290>
 8007646:	e7e4      	b.n	8007612 <_strtod_l+0xe2>
 8007648:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800764c:	f04f 3aff 	mov.w	sl, #4294967295
 8007650:	e7df      	b.n	8007612 <_strtod_l+0xe2>
 8007652:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007654:	1c5a      	adds	r2, r3, #1
 8007656:	9219      	str	r2, [sp, #100]	@ 0x64
 8007658:	785b      	ldrb	r3, [r3, #1]
 800765a:	2b30      	cmp	r3, #48	@ 0x30
 800765c:	d0f9      	beq.n	8007652 <_strtod_l+0x122>
 800765e:	2b00      	cmp	r3, #0
 8007660:	d09f      	beq.n	80075a2 <_strtod_l+0x72>
 8007662:	2301      	movs	r3, #1
 8007664:	2700      	movs	r7, #0
 8007666:	220a      	movs	r2, #10
 8007668:	46b9      	mov	r9, r7
 800766a:	9308      	str	r3, [sp, #32]
 800766c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800766e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007670:	930c      	str	r3, [sp, #48]	@ 0x30
 8007672:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007674:	7805      	ldrb	r5, [r0, #0]
 8007676:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800767a:	b2d9      	uxtb	r1, r3
 800767c:	2909      	cmp	r1, #9
 800767e:	d928      	bls.n	80076d2 <_strtod_l+0x1a2>
 8007680:	2201      	movs	r2, #1
 8007682:	4950      	ldr	r1, [pc, #320]	@ (80077c4 <_strtod_l+0x294>)
 8007684:	f000 ffc8 	bl	8008618 <strncmp>
 8007688:	2800      	cmp	r0, #0
 800768a:	d032      	beq.n	80076f2 <_strtod_l+0x1c2>
 800768c:	2000      	movs	r0, #0
 800768e:	462a      	mov	r2, r5
 8007690:	4603      	mov	r3, r0
 8007692:	464d      	mov	r5, r9
 8007694:	900a      	str	r0, [sp, #40]	@ 0x28
 8007696:	2a65      	cmp	r2, #101	@ 0x65
 8007698:	d001      	beq.n	800769e <_strtod_l+0x16e>
 800769a:	2a45      	cmp	r2, #69	@ 0x45
 800769c:	d114      	bne.n	80076c8 <_strtod_l+0x198>
 800769e:	b91d      	cbnz	r5, 80076a8 <_strtod_l+0x178>
 80076a0:	9a08      	ldr	r2, [sp, #32]
 80076a2:	4302      	orrs	r2, r0
 80076a4:	d096      	beq.n	80075d4 <_strtod_l+0xa4>
 80076a6:	2500      	movs	r5, #0
 80076a8:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80076aa:	1c62      	adds	r2, r4, #1
 80076ac:	9219      	str	r2, [sp, #100]	@ 0x64
 80076ae:	7862      	ldrb	r2, [r4, #1]
 80076b0:	2a2b      	cmp	r2, #43	@ 0x2b
 80076b2:	d07a      	beq.n	80077aa <_strtod_l+0x27a>
 80076b4:	2a2d      	cmp	r2, #45	@ 0x2d
 80076b6:	d07e      	beq.n	80077b6 <_strtod_l+0x286>
 80076b8:	f04f 0c00 	mov.w	ip, #0
 80076bc:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80076c0:	2909      	cmp	r1, #9
 80076c2:	f240 8085 	bls.w	80077d0 <_strtod_l+0x2a0>
 80076c6:	9419      	str	r4, [sp, #100]	@ 0x64
 80076c8:	f04f 0800 	mov.w	r8, #0
 80076cc:	e0a5      	b.n	800781a <_strtod_l+0x2ea>
 80076ce:	2300      	movs	r3, #0
 80076d0:	e7c8      	b.n	8007664 <_strtod_l+0x134>
 80076d2:	f1b9 0f08 	cmp.w	r9, #8
 80076d6:	bfd8      	it	le
 80076d8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80076da:	f100 0001 	add.w	r0, r0, #1
 80076de:	bfd6      	itet	le
 80076e0:	fb02 3301 	mlale	r3, r2, r1, r3
 80076e4:	fb02 3707 	mlagt	r7, r2, r7, r3
 80076e8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80076ea:	f109 0901 	add.w	r9, r9, #1
 80076ee:	9019      	str	r0, [sp, #100]	@ 0x64
 80076f0:	e7bf      	b.n	8007672 <_strtod_l+0x142>
 80076f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076f4:	1c5a      	adds	r2, r3, #1
 80076f6:	9219      	str	r2, [sp, #100]	@ 0x64
 80076f8:	785a      	ldrb	r2, [r3, #1]
 80076fa:	f1b9 0f00 	cmp.w	r9, #0
 80076fe:	d03b      	beq.n	8007778 <_strtod_l+0x248>
 8007700:	464d      	mov	r5, r9
 8007702:	900a      	str	r0, [sp, #40]	@ 0x28
 8007704:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007708:	2b09      	cmp	r3, #9
 800770a:	d912      	bls.n	8007732 <_strtod_l+0x202>
 800770c:	2301      	movs	r3, #1
 800770e:	e7c2      	b.n	8007696 <_strtod_l+0x166>
 8007710:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007712:	3001      	adds	r0, #1
 8007714:	1c5a      	adds	r2, r3, #1
 8007716:	9219      	str	r2, [sp, #100]	@ 0x64
 8007718:	785a      	ldrb	r2, [r3, #1]
 800771a:	2a30      	cmp	r2, #48	@ 0x30
 800771c:	d0f8      	beq.n	8007710 <_strtod_l+0x1e0>
 800771e:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007722:	2b08      	cmp	r3, #8
 8007724:	f200 84c8 	bhi.w	80080b8 <_strtod_l+0xb88>
 8007728:	900a      	str	r0, [sp, #40]	@ 0x28
 800772a:	2000      	movs	r0, #0
 800772c:	4605      	mov	r5, r0
 800772e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007730:	930c      	str	r3, [sp, #48]	@ 0x30
 8007732:	3a30      	subs	r2, #48	@ 0x30
 8007734:	f100 0301 	add.w	r3, r0, #1
 8007738:	d018      	beq.n	800776c <_strtod_l+0x23c>
 800773a:	462e      	mov	r6, r5
 800773c:	f04f 0e0a 	mov.w	lr, #10
 8007740:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007742:	4419      	add	r1, r3
 8007744:	910a      	str	r1, [sp, #40]	@ 0x28
 8007746:	1c71      	adds	r1, r6, #1
 8007748:	eba1 0c05 	sub.w	ip, r1, r5
 800774c:	4563      	cmp	r3, ip
 800774e:	dc15      	bgt.n	800777c <_strtod_l+0x24c>
 8007750:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007754:	182b      	adds	r3, r5, r0
 8007756:	2b08      	cmp	r3, #8
 8007758:	f105 0501 	add.w	r5, r5, #1
 800775c:	4405      	add	r5, r0
 800775e:	dc1a      	bgt.n	8007796 <_strtod_l+0x266>
 8007760:	230a      	movs	r3, #10
 8007762:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007764:	fb03 2301 	mla	r3, r3, r1, r2
 8007768:	930b      	str	r3, [sp, #44]	@ 0x2c
 800776a:	2300      	movs	r3, #0
 800776c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800776e:	4618      	mov	r0, r3
 8007770:	1c51      	adds	r1, r2, #1
 8007772:	9119      	str	r1, [sp, #100]	@ 0x64
 8007774:	7852      	ldrb	r2, [r2, #1]
 8007776:	e7c5      	b.n	8007704 <_strtod_l+0x1d4>
 8007778:	4648      	mov	r0, r9
 800777a:	e7ce      	b.n	800771a <_strtod_l+0x1ea>
 800777c:	2e08      	cmp	r6, #8
 800777e:	dc05      	bgt.n	800778c <_strtod_l+0x25c>
 8007780:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007782:	fb0e f606 	mul.w	r6, lr, r6
 8007786:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007788:	460e      	mov	r6, r1
 800778a:	e7dc      	b.n	8007746 <_strtod_l+0x216>
 800778c:	2910      	cmp	r1, #16
 800778e:	bfd8      	it	le
 8007790:	fb0e f707 	mulle.w	r7, lr, r7
 8007794:	e7f8      	b.n	8007788 <_strtod_l+0x258>
 8007796:	2b0f      	cmp	r3, #15
 8007798:	bfdc      	itt	le
 800779a:	230a      	movle	r3, #10
 800779c:	fb03 2707 	mlale	r7, r3, r7, r2
 80077a0:	e7e3      	b.n	800776a <_strtod_l+0x23a>
 80077a2:	2300      	movs	r3, #0
 80077a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80077a6:	2301      	movs	r3, #1
 80077a8:	e77a      	b.n	80076a0 <_strtod_l+0x170>
 80077aa:	f04f 0c00 	mov.w	ip, #0
 80077ae:	1ca2      	adds	r2, r4, #2
 80077b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80077b2:	78a2      	ldrb	r2, [r4, #2]
 80077b4:	e782      	b.n	80076bc <_strtod_l+0x18c>
 80077b6:	f04f 0c01 	mov.w	ip, #1
 80077ba:	e7f8      	b.n	80077ae <_strtod_l+0x27e>
 80077bc:	0800999c 	.word	0x0800999c
 80077c0:	7ff00000 	.word	0x7ff00000
 80077c4:	080097d5 	.word	0x080097d5
 80077c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077ca:	1c51      	adds	r1, r2, #1
 80077cc:	9119      	str	r1, [sp, #100]	@ 0x64
 80077ce:	7852      	ldrb	r2, [r2, #1]
 80077d0:	2a30      	cmp	r2, #48	@ 0x30
 80077d2:	d0f9      	beq.n	80077c8 <_strtod_l+0x298>
 80077d4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80077d8:	2908      	cmp	r1, #8
 80077da:	f63f af75 	bhi.w	80076c8 <_strtod_l+0x198>
 80077de:	f04f 080a 	mov.w	r8, #10
 80077e2:	3a30      	subs	r2, #48	@ 0x30
 80077e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80077e6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077e8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80077ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80077ec:	1c56      	adds	r6, r2, #1
 80077ee:	9619      	str	r6, [sp, #100]	@ 0x64
 80077f0:	7852      	ldrb	r2, [r2, #1]
 80077f2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80077f6:	f1be 0f09 	cmp.w	lr, #9
 80077fa:	d939      	bls.n	8007870 <_strtod_l+0x340>
 80077fc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80077fe:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007802:	1a76      	subs	r6, r6, r1
 8007804:	2e08      	cmp	r6, #8
 8007806:	dc03      	bgt.n	8007810 <_strtod_l+0x2e0>
 8007808:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800780a:	4588      	cmp	r8, r1
 800780c:	bfa8      	it	ge
 800780e:	4688      	movge	r8, r1
 8007810:	f1bc 0f00 	cmp.w	ip, #0
 8007814:	d001      	beq.n	800781a <_strtod_l+0x2ea>
 8007816:	f1c8 0800 	rsb	r8, r8, #0
 800781a:	2d00      	cmp	r5, #0
 800781c:	d14e      	bne.n	80078bc <_strtod_l+0x38c>
 800781e:	9908      	ldr	r1, [sp, #32]
 8007820:	4308      	orrs	r0, r1
 8007822:	f47f aebe 	bne.w	80075a2 <_strtod_l+0x72>
 8007826:	2b00      	cmp	r3, #0
 8007828:	f47f aed4 	bne.w	80075d4 <_strtod_l+0xa4>
 800782c:	2a69      	cmp	r2, #105	@ 0x69
 800782e:	d028      	beq.n	8007882 <_strtod_l+0x352>
 8007830:	dc25      	bgt.n	800787e <_strtod_l+0x34e>
 8007832:	2a49      	cmp	r2, #73	@ 0x49
 8007834:	d025      	beq.n	8007882 <_strtod_l+0x352>
 8007836:	2a4e      	cmp	r2, #78	@ 0x4e
 8007838:	f47f aecc 	bne.w	80075d4 <_strtod_l+0xa4>
 800783c:	4999      	ldr	r1, [pc, #612]	@ (8007aa4 <_strtod_l+0x574>)
 800783e:	a819      	add	r0, sp, #100	@ 0x64
 8007840:	f001 f9dc 	bl	8008bfc <__match>
 8007844:	2800      	cmp	r0, #0
 8007846:	f43f aec5 	beq.w	80075d4 <_strtod_l+0xa4>
 800784a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	2b28      	cmp	r3, #40	@ 0x28
 8007850:	d12e      	bne.n	80078b0 <_strtod_l+0x380>
 8007852:	4995      	ldr	r1, [pc, #596]	@ (8007aa8 <_strtod_l+0x578>)
 8007854:	aa1c      	add	r2, sp, #112	@ 0x70
 8007856:	a819      	add	r0, sp, #100	@ 0x64
 8007858:	f001 f9e4 	bl	8008c24 <__hexnan>
 800785c:	2805      	cmp	r0, #5
 800785e:	d127      	bne.n	80078b0 <_strtod_l+0x380>
 8007860:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007862:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007866:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800786a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800786e:	e698      	b.n	80075a2 <_strtod_l+0x72>
 8007870:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007872:	fb08 2101 	mla	r1, r8, r1, r2
 8007876:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800787a:	9209      	str	r2, [sp, #36]	@ 0x24
 800787c:	e7b5      	b.n	80077ea <_strtod_l+0x2ba>
 800787e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007880:	e7da      	b.n	8007838 <_strtod_l+0x308>
 8007882:	498a      	ldr	r1, [pc, #552]	@ (8007aac <_strtod_l+0x57c>)
 8007884:	a819      	add	r0, sp, #100	@ 0x64
 8007886:	f001 f9b9 	bl	8008bfc <__match>
 800788a:	2800      	cmp	r0, #0
 800788c:	f43f aea2 	beq.w	80075d4 <_strtod_l+0xa4>
 8007890:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007892:	4987      	ldr	r1, [pc, #540]	@ (8007ab0 <_strtod_l+0x580>)
 8007894:	3b01      	subs	r3, #1
 8007896:	a819      	add	r0, sp, #100	@ 0x64
 8007898:	9319      	str	r3, [sp, #100]	@ 0x64
 800789a:	f001 f9af 	bl	8008bfc <__match>
 800789e:	b910      	cbnz	r0, 80078a6 <_strtod_l+0x376>
 80078a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80078a2:	3301      	adds	r3, #1
 80078a4:	9319      	str	r3, [sp, #100]	@ 0x64
 80078a6:	f04f 0a00 	mov.w	sl, #0
 80078aa:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8007ab4 <_strtod_l+0x584>
 80078ae:	e678      	b.n	80075a2 <_strtod_l+0x72>
 80078b0:	4881      	ldr	r0, [pc, #516]	@ (8007ab8 <_strtod_l+0x588>)
 80078b2:	f000 fee1 	bl	8008678 <nan>
 80078b6:	4682      	mov	sl, r0
 80078b8:	468b      	mov	fp, r1
 80078ba:	e672      	b.n	80075a2 <_strtod_l+0x72>
 80078bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078be:	f1b9 0f00 	cmp.w	r9, #0
 80078c2:	bf08      	it	eq
 80078c4:	46a9      	moveq	r9, r5
 80078c6:	eba8 0303 	sub.w	r3, r8, r3
 80078ca:	2d10      	cmp	r5, #16
 80078cc:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80078ce:	462c      	mov	r4, r5
 80078d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80078d2:	bfa8      	it	ge
 80078d4:	2410      	movge	r4, #16
 80078d6:	f7f8 fd85 	bl	80003e4 <__aeabi_ui2d>
 80078da:	2d09      	cmp	r5, #9
 80078dc:	4682      	mov	sl, r0
 80078de:	468b      	mov	fp, r1
 80078e0:	dc11      	bgt.n	8007906 <_strtod_l+0x3d6>
 80078e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f43f ae5c 	beq.w	80075a2 <_strtod_l+0x72>
 80078ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078ec:	dd76      	ble.n	80079dc <_strtod_l+0x4ac>
 80078ee:	2b16      	cmp	r3, #22
 80078f0:	dc5d      	bgt.n	80079ae <_strtod_l+0x47e>
 80078f2:	4972      	ldr	r1, [pc, #456]	@ (8007abc <_strtod_l+0x58c>)
 80078f4:	4652      	mov	r2, sl
 80078f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078fa:	465b      	mov	r3, fp
 80078fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007900:	f7f8 fdea 	bl	80004d8 <__aeabi_dmul>
 8007904:	e7d7      	b.n	80078b6 <_strtod_l+0x386>
 8007906:	4b6d      	ldr	r3, [pc, #436]	@ (8007abc <_strtod_l+0x58c>)
 8007908:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800790c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007910:	f7f8 fde2 	bl	80004d8 <__aeabi_dmul>
 8007914:	4682      	mov	sl, r0
 8007916:	4638      	mov	r0, r7
 8007918:	468b      	mov	fp, r1
 800791a:	f7f8 fd63 	bl	80003e4 <__aeabi_ui2d>
 800791e:	4602      	mov	r2, r0
 8007920:	460b      	mov	r3, r1
 8007922:	4650      	mov	r0, sl
 8007924:	4659      	mov	r1, fp
 8007926:	f7f8 fc21 	bl	800016c <__adddf3>
 800792a:	2d0f      	cmp	r5, #15
 800792c:	4682      	mov	sl, r0
 800792e:	468b      	mov	fp, r1
 8007930:	ddd7      	ble.n	80078e2 <_strtod_l+0x3b2>
 8007932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007934:	1b2c      	subs	r4, r5, r4
 8007936:	441c      	add	r4, r3
 8007938:	2c00      	cmp	r4, #0
 800793a:	f340 8093 	ble.w	8007a64 <_strtod_l+0x534>
 800793e:	f014 030f 	ands.w	r3, r4, #15
 8007942:	d00a      	beq.n	800795a <_strtod_l+0x42a>
 8007944:	495d      	ldr	r1, [pc, #372]	@ (8007abc <_strtod_l+0x58c>)
 8007946:	4652      	mov	r2, sl
 8007948:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800794c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007950:	465b      	mov	r3, fp
 8007952:	f7f8 fdc1 	bl	80004d8 <__aeabi_dmul>
 8007956:	4682      	mov	sl, r0
 8007958:	468b      	mov	fp, r1
 800795a:	f034 040f 	bics.w	r4, r4, #15
 800795e:	d073      	beq.n	8007a48 <_strtod_l+0x518>
 8007960:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007964:	dd49      	ble.n	80079fa <_strtod_l+0x4ca>
 8007966:	2400      	movs	r4, #0
 8007968:	46a0      	mov	r8, r4
 800796a:	46a1      	mov	r9, r4
 800796c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800796e:	2322      	movs	r3, #34	@ 0x22
 8007970:	f04f 0a00 	mov.w	sl, #0
 8007974:	9a05      	ldr	r2, [sp, #20]
 8007976:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8007ab4 <_strtod_l+0x584>
 800797a:	6013      	str	r3, [r2, #0]
 800797c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800797e:	2b00      	cmp	r3, #0
 8007980:	f43f ae0f 	beq.w	80075a2 <_strtod_l+0x72>
 8007984:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007986:	9805      	ldr	r0, [sp, #20]
 8007988:	f7ff f950 	bl	8006c2c <_Bfree>
 800798c:	4649      	mov	r1, r9
 800798e:	9805      	ldr	r0, [sp, #20]
 8007990:	f7ff f94c 	bl	8006c2c <_Bfree>
 8007994:	4641      	mov	r1, r8
 8007996:	9805      	ldr	r0, [sp, #20]
 8007998:	f7ff f948 	bl	8006c2c <_Bfree>
 800799c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800799e:	9805      	ldr	r0, [sp, #20]
 80079a0:	f7ff f944 	bl	8006c2c <_Bfree>
 80079a4:	4621      	mov	r1, r4
 80079a6:	9805      	ldr	r0, [sp, #20]
 80079a8:	f7ff f940 	bl	8006c2c <_Bfree>
 80079ac:	e5f9      	b.n	80075a2 <_strtod_l+0x72>
 80079ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079b0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80079b4:	4293      	cmp	r3, r2
 80079b6:	dbbc      	blt.n	8007932 <_strtod_l+0x402>
 80079b8:	4c40      	ldr	r4, [pc, #256]	@ (8007abc <_strtod_l+0x58c>)
 80079ba:	f1c5 050f 	rsb	r5, r5, #15
 80079be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80079c2:	4652      	mov	r2, sl
 80079c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80079c8:	465b      	mov	r3, fp
 80079ca:	f7f8 fd85 	bl	80004d8 <__aeabi_dmul>
 80079ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079d0:	1b5d      	subs	r5, r3, r5
 80079d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80079d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80079da:	e791      	b.n	8007900 <_strtod_l+0x3d0>
 80079dc:	3316      	adds	r3, #22
 80079de:	dba8      	blt.n	8007932 <_strtod_l+0x402>
 80079e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079e2:	4650      	mov	r0, sl
 80079e4:	eba3 0808 	sub.w	r8, r3, r8
 80079e8:	4b34      	ldr	r3, [pc, #208]	@ (8007abc <_strtod_l+0x58c>)
 80079ea:	4659      	mov	r1, fp
 80079ec:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80079f0:	e9d8 2300 	ldrd	r2, r3, [r8]
 80079f4:	f7f8 fe9a 	bl	800072c <__aeabi_ddiv>
 80079f8:	e75d      	b.n	80078b6 <_strtod_l+0x386>
 80079fa:	2300      	movs	r3, #0
 80079fc:	4650      	mov	r0, sl
 80079fe:	4659      	mov	r1, fp
 8007a00:	461e      	mov	r6, r3
 8007a02:	4f2f      	ldr	r7, [pc, #188]	@ (8007ac0 <_strtod_l+0x590>)
 8007a04:	1124      	asrs	r4, r4, #4
 8007a06:	2c01      	cmp	r4, #1
 8007a08:	dc21      	bgt.n	8007a4e <_strtod_l+0x51e>
 8007a0a:	b10b      	cbz	r3, 8007a10 <_strtod_l+0x4e0>
 8007a0c:	4682      	mov	sl, r0
 8007a0e:	468b      	mov	fp, r1
 8007a10:	492b      	ldr	r1, [pc, #172]	@ (8007ac0 <_strtod_l+0x590>)
 8007a12:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007a16:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007a1a:	4652      	mov	r2, sl
 8007a1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a20:	465b      	mov	r3, fp
 8007a22:	f7f8 fd59 	bl	80004d8 <__aeabi_dmul>
 8007a26:	4b23      	ldr	r3, [pc, #140]	@ (8007ab4 <_strtod_l+0x584>)
 8007a28:	460a      	mov	r2, r1
 8007a2a:	400b      	ands	r3, r1
 8007a2c:	4925      	ldr	r1, [pc, #148]	@ (8007ac4 <_strtod_l+0x594>)
 8007a2e:	4682      	mov	sl, r0
 8007a30:	428b      	cmp	r3, r1
 8007a32:	d898      	bhi.n	8007966 <_strtod_l+0x436>
 8007a34:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007a38:	428b      	cmp	r3, r1
 8007a3a:	bf86      	itte	hi
 8007a3c:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a40:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007ac8 <_strtod_l+0x598>
 8007a44:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8007a48:	2300      	movs	r3, #0
 8007a4a:	9308      	str	r3, [sp, #32]
 8007a4c:	e076      	b.n	8007b3c <_strtod_l+0x60c>
 8007a4e:	07e2      	lsls	r2, r4, #31
 8007a50:	d504      	bpl.n	8007a5c <_strtod_l+0x52c>
 8007a52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a56:	f7f8 fd3f 	bl	80004d8 <__aeabi_dmul>
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	3601      	adds	r6, #1
 8007a5e:	1064      	asrs	r4, r4, #1
 8007a60:	3708      	adds	r7, #8
 8007a62:	e7d0      	b.n	8007a06 <_strtod_l+0x4d6>
 8007a64:	d0f0      	beq.n	8007a48 <_strtod_l+0x518>
 8007a66:	4264      	negs	r4, r4
 8007a68:	f014 020f 	ands.w	r2, r4, #15
 8007a6c:	d00a      	beq.n	8007a84 <_strtod_l+0x554>
 8007a6e:	4b13      	ldr	r3, [pc, #76]	@ (8007abc <_strtod_l+0x58c>)
 8007a70:	4650      	mov	r0, sl
 8007a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a76:	4659      	mov	r1, fp
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	f7f8 fe56 	bl	800072c <__aeabi_ddiv>
 8007a80:	4682      	mov	sl, r0
 8007a82:	468b      	mov	fp, r1
 8007a84:	1124      	asrs	r4, r4, #4
 8007a86:	d0df      	beq.n	8007a48 <_strtod_l+0x518>
 8007a88:	2c1f      	cmp	r4, #31
 8007a8a:	dd1f      	ble.n	8007acc <_strtod_l+0x59c>
 8007a8c:	2400      	movs	r4, #0
 8007a8e:	46a0      	mov	r8, r4
 8007a90:	46a1      	mov	r9, r4
 8007a92:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007a94:	2322      	movs	r3, #34	@ 0x22
 8007a96:	9a05      	ldr	r2, [sp, #20]
 8007a98:	f04f 0a00 	mov.w	sl, #0
 8007a9c:	f04f 0b00 	mov.w	fp, #0
 8007aa0:	6013      	str	r3, [r2, #0]
 8007aa2:	e76b      	b.n	800797c <_strtod_l+0x44c>
 8007aa4:	080096c3 	.word	0x080096c3
 8007aa8:	08009988 	.word	0x08009988
 8007aac:	080096bb 	.word	0x080096bb
 8007ab0:	080096f2 	.word	0x080096f2
 8007ab4:	7ff00000 	.word	0x7ff00000
 8007ab8:	0800982b 	.word	0x0800982b
 8007abc:	080098c0 	.word	0x080098c0
 8007ac0:	08009898 	.word	0x08009898
 8007ac4:	7ca00000 	.word	0x7ca00000
 8007ac8:	7fefffff 	.word	0x7fefffff
 8007acc:	f014 0310 	ands.w	r3, r4, #16
 8007ad0:	bf18      	it	ne
 8007ad2:	236a      	movne	r3, #106	@ 0x6a
 8007ad4:	4650      	mov	r0, sl
 8007ad6:	9308      	str	r3, [sp, #32]
 8007ad8:	4659      	mov	r1, fp
 8007ada:	2300      	movs	r3, #0
 8007adc:	4e77      	ldr	r6, [pc, #476]	@ (8007cbc <_strtod_l+0x78c>)
 8007ade:	07e7      	lsls	r7, r4, #31
 8007ae0:	d504      	bpl.n	8007aec <_strtod_l+0x5bc>
 8007ae2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007ae6:	f7f8 fcf7 	bl	80004d8 <__aeabi_dmul>
 8007aea:	2301      	movs	r3, #1
 8007aec:	1064      	asrs	r4, r4, #1
 8007aee:	f106 0608 	add.w	r6, r6, #8
 8007af2:	d1f4      	bne.n	8007ade <_strtod_l+0x5ae>
 8007af4:	b10b      	cbz	r3, 8007afa <_strtod_l+0x5ca>
 8007af6:	4682      	mov	sl, r0
 8007af8:	468b      	mov	fp, r1
 8007afa:	9b08      	ldr	r3, [sp, #32]
 8007afc:	b1b3      	cbz	r3, 8007b2c <_strtod_l+0x5fc>
 8007afe:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007b02:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	4659      	mov	r1, fp
 8007b0a:	dd0f      	ble.n	8007b2c <_strtod_l+0x5fc>
 8007b0c:	2b1f      	cmp	r3, #31
 8007b0e:	dd58      	ble.n	8007bc2 <_strtod_l+0x692>
 8007b10:	2b34      	cmp	r3, #52	@ 0x34
 8007b12:	bfd8      	it	le
 8007b14:	f04f 33ff 	movle.w	r3, #4294967295
 8007b18:	f04f 0a00 	mov.w	sl, #0
 8007b1c:	bfcf      	iteee	gt
 8007b1e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b22:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007b26:	4093      	lslle	r3, r2
 8007b28:	ea03 0b01 	andle.w	fp, r3, r1
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	2300      	movs	r3, #0
 8007b30:	4650      	mov	r0, sl
 8007b32:	4659      	mov	r1, fp
 8007b34:	f7f8 ff38 	bl	80009a8 <__aeabi_dcmpeq>
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d1a7      	bne.n	8007a8c <_strtod_l+0x55c>
 8007b3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b3e:	464a      	mov	r2, r9
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8007b44:	462b      	mov	r3, r5
 8007b46:	9805      	ldr	r0, [sp, #20]
 8007b48:	f7ff f8d8 	bl	8006cfc <__s2b>
 8007b4c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8007b4e:	2800      	cmp	r0, #0
 8007b50:	f43f af09 	beq.w	8007966 <_strtod_l+0x436>
 8007b54:	2400      	movs	r4, #0
 8007b56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b5a:	2a00      	cmp	r2, #0
 8007b5c:	eba3 0308 	sub.w	r3, r3, r8
 8007b60:	bfa8      	it	ge
 8007b62:	2300      	movge	r3, #0
 8007b64:	46a0      	mov	r8, r4
 8007b66:	9312      	str	r3, [sp, #72]	@ 0x48
 8007b68:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007b6c:	9316      	str	r3, [sp, #88]	@ 0x58
 8007b6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b70:	9805      	ldr	r0, [sp, #20]
 8007b72:	6859      	ldr	r1, [r3, #4]
 8007b74:	f7ff f81a 	bl	8006bac <_Balloc>
 8007b78:	4681      	mov	r9, r0
 8007b7a:	2800      	cmp	r0, #0
 8007b7c:	f43f aef7 	beq.w	800796e <_strtod_l+0x43e>
 8007b80:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b82:	300c      	adds	r0, #12
 8007b84:	691a      	ldr	r2, [r3, #16]
 8007b86:	f103 010c 	add.w	r1, r3, #12
 8007b8a:	3202      	adds	r2, #2
 8007b8c:	0092      	lsls	r2, r2, #2
 8007b8e:	f000 fd65 	bl	800865c <memcpy>
 8007b92:	ab1c      	add	r3, sp, #112	@ 0x70
 8007b94:	9301      	str	r3, [sp, #4]
 8007b96:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007b98:	9300      	str	r3, [sp, #0]
 8007b9a:	4652      	mov	r2, sl
 8007b9c:	465b      	mov	r3, fp
 8007b9e:	9805      	ldr	r0, [sp, #20]
 8007ba0:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007ba4:	f7ff fbd6 	bl	8007354 <__d2b>
 8007ba8:	901a      	str	r0, [sp, #104]	@ 0x68
 8007baa:	2800      	cmp	r0, #0
 8007bac:	f43f aedf 	beq.w	800796e <_strtod_l+0x43e>
 8007bb0:	2101      	movs	r1, #1
 8007bb2:	9805      	ldr	r0, [sp, #20]
 8007bb4:	f7ff f938 	bl	8006e28 <__i2b>
 8007bb8:	4680      	mov	r8, r0
 8007bba:	b948      	cbnz	r0, 8007bd0 <_strtod_l+0x6a0>
 8007bbc:	f04f 0800 	mov.w	r8, #0
 8007bc0:	e6d5      	b.n	800796e <_strtod_l+0x43e>
 8007bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bca:	ea03 0a0a 	and.w	sl, r3, sl
 8007bce:	e7ad      	b.n	8007b2c <_strtod_l+0x5fc>
 8007bd0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007bd2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007bd4:	2d00      	cmp	r5, #0
 8007bd6:	bfab      	itete	ge
 8007bd8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007bda:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007bdc:	18ef      	addge	r7, r5, r3
 8007bde:	1b5e      	sublt	r6, r3, r5
 8007be0:	9b08      	ldr	r3, [sp, #32]
 8007be2:	bfa8      	it	ge
 8007be4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007be6:	eba5 0503 	sub.w	r5, r5, r3
 8007bea:	4415      	add	r5, r2
 8007bec:	4b34      	ldr	r3, [pc, #208]	@ (8007cc0 <_strtod_l+0x790>)
 8007bee:	f105 35ff 	add.w	r5, r5, #4294967295
 8007bf2:	bfb8      	it	lt
 8007bf4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007bf6:	429d      	cmp	r5, r3
 8007bf8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007bfc:	da50      	bge.n	8007ca0 <_strtod_l+0x770>
 8007bfe:	1b5b      	subs	r3, r3, r5
 8007c00:	2b1f      	cmp	r3, #31
 8007c02:	f04f 0101 	mov.w	r1, #1
 8007c06:	eba2 0203 	sub.w	r2, r2, r3
 8007c0a:	dc3d      	bgt.n	8007c88 <_strtod_l+0x758>
 8007c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c10:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c12:	2300      	movs	r3, #0
 8007c14:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c16:	18bd      	adds	r5, r7, r2
 8007c18:	9b08      	ldr	r3, [sp, #32]
 8007c1a:	42af      	cmp	r7, r5
 8007c1c:	4416      	add	r6, r2
 8007c1e:	441e      	add	r6, r3
 8007c20:	463b      	mov	r3, r7
 8007c22:	bfa8      	it	ge
 8007c24:	462b      	movge	r3, r5
 8007c26:	42b3      	cmp	r3, r6
 8007c28:	bfa8      	it	ge
 8007c2a:	4633      	movge	r3, r6
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	bfc2      	ittt	gt
 8007c30:	1aed      	subgt	r5, r5, r3
 8007c32:	1af6      	subgt	r6, r6, r3
 8007c34:	1aff      	subgt	r7, r7, r3
 8007c36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	dd16      	ble.n	8007c6a <_strtod_l+0x73a>
 8007c3c:	4641      	mov	r1, r8
 8007c3e:	461a      	mov	r2, r3
 8007c40:	9805      	ldr	r0, [sp, #20]
 8007c42:	f7ff f9a9 	bl	8006f98 <__pow5mult>
 8007c46:	4680      	mov	r8, r0
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	d0b7      	beq.n	8007bbc <_strtod_l+0x68c>
 8007c4c:	4601      	mov	r1, r0
 8007c4e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c50:	9805      	ldr	r0, [sp, #20]
 8007c52:	f7ff f8ff 	bl	8006e54 <__multiply>
 8007c56:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	f43f ae88 	beq.w	800796e <_strtod_l+0x43e>
 8007c5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c60:	9805      	ldr	r0, [sp, #20]
 8007c62:	f7fe ffe3 	bl	8006c2c <_Bfree>
 8007c66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c68:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c6a:	2d00      	cmp	r5, #0
 8007c6c:	dc1d      	bgt.n	8007caa <_strtod_l+0x77a>
 8007c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	dd27      	ble.n	8007cc4 <_strtod_l+0x794>
 8007c74:	4649      	mov	r1, r9
 8007c76:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007c78:	9805      	ldr	r0, [sp, #20]
 8007c7a:	f7ff f98d 	bl	8006f98 <__pow5mult>
 8007c7e:	4681      	mov	r9, r0
 8007c80:	bb00      	cbnz	r0, 8007cc4 <_strtod_l+0x794>
 8007c82:	f04f 0900 	mov.w	r9, #0
 8007c86:	e672      	b.n	800796e <_strtod_l+0x43e>
 8007c88:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007c8c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007c90:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007c94:	35e2      	adds	r5, #226	@ 0xe2
 8007c96:	fa01 f305 	lsl.w	r3, r1, r5
 8007c9a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007c9c:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007c9e:	e7ba      	b.n	8007c16 <_strtod_l+0x6e6>
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	9310      	str	r3, [sp, #64]	@ 0x40
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ca8:	e7b5      	b.n	8007c16 <_strtod_l+0x6e6>
 8007caa:	462a      	mov	r2, r5
 8007cac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cae:	9805      	ldr	r0, [sp, #20]
 8007cb0:	f7ff f9cc 	bl	800704c <__lshift>
 8007cb4:	901a      	str	r0, [sp, #104]	@ 0x68
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	d1d9      	bne.n	8007c6e <_strtod_l+0x73e>
 8007cba:	e658      	b.n	800796e <_strtod_l+0x43e>
 8007cbc:	080099b0 	.word	0x080099b0
 8007cc0:	fffffc02 	.word	0xfffffc02
 8007cc4:	2e00      	cmp	r6, #0
 8007cc6:	dd07      	ble.n	8007cd8 <_strtod_l+0x7a8>
 8007cc8:	4649      	mov	r1, r9
 8007cca:	4632      	mov	r2, r6
 8007ccc:	9805      	ldr	r0, [sp, #20]
 8007cce:	f7ff f9bd 	bl	800704c <__lshift>
 8007cd2:	4681      	mov	r9, r0
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	d0d4      	beq.n	8007c82 <_strtod_l+0x752>
 8007cd8:	2f00      	cmp	r7, #0
 8007cda:	dd08      	ble.n	8007cee <_strtod_l+0x7be>
 8007cdc:	4641      	mov	r1, r8
 8007cde:	463a      	mov	r2, r7
 8007ce0:	9805      	ldr	r0, [sp, #20]
 8007ce2:	f7ff f9b3 	bl	800704c <__lshift>
 8007ce6:	4680      	mov	r8, r0
 8007ce8:	2800      	cmp	r0, #0
 8007cea:	f43f ae40 	beq.w	800796e <_strtod_l+0x43e>
 8007cee:	464a      	mov	r2, r9
 8007cf0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007cf2:	9805      	ldr	r0, [sp, #20]
 8007cf4:	f7ff fa32 	bl	800715c <__mdiff>
 8007cf8:	4604      	mov	r4, r0
 8007cfa:	2800      	cmp	r0, #0
 8007cfc:	f43f ae37 	beq.w	800796e <_strtod_l+0x43e>
 8007d00:	68c3      	ldr	r3, [r0, #12]
 8007d02:	4641      	mov	r1, r8
 8007d04:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007d06:	2300      	movs	r3, #0
 8007d08:	60c3      	str	r3, [r0, #12]
 8007d0a:	f7ff fa0b 	bl	8007124 <__mcmp>
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	da3d      	bge.n	8007d8e <_strtod_l+0x85e>
 8007d12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d14:	ea53 030a 	orrs.w	r3, r3, sl
 8007d18:	d163      	bne.n	8007de2 <_strtod_l+0x8b2>
 8007d1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d15f      	bne.n	8007de2 <_strtod_l+0x8b2>
 8007d22:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d26:	0d1b      	lsrs	r3, r3, #20
 8007d28:	051b      	lsls	r3, r3, #20
 8007d2a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d2e:	d958      	bls.n	8007de2 <_strtod_l+0x8b2>
 8007d30:	6963      	ldr	r3, [r4, #20]
 8007d32:	b913      	cbnz	r3, 8007d3a <_strtod_l+0x80a>
 8007d34:	6923      	ldr	r3, [r4, #16]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	dd53      	ble.n	8007de2 <_strtod_l+0x8b2>
 8007d3a:	4621      	mov	r1, r4
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	9805      	ldr	r0, [sp, #20]
 8007d40:	f7ff f984 	bl	800704c <__lshift>
 8007d44:	4641      	mov	r1, r8
 8007d46:	4604      	mov	r4, r0
 8007d48:	f7ff f9ec 	bl	8007124 <__mcmp>
 8007d4c:	2800      	cmp	r0, #0
 8007d4e:	dd48      	ble.n	8007de2 <_strtod_l+0x8b2>
 8007d50:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d54:	9a08      	ldr	r2, [sp, #32]
 8007d56:	0d1b      	lsrs	r3, r3, #20
 8007d58:	051b      	lsls	r3, r3, #20
 8007d5a:	2a00      	cmp	r2, #0
 8007d5c:	d062      	beq.n	8007e24 <_strtod_l+0x8f4>
 8007d5e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d62:	d85f      	bhi.n	8007e24 <_strtod_l+0x8f4>
 8007d64:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007d68:	f67f ae94 	bls.w	8007a94 <_strtod_l+0x564>
 8007d6c:	4650      	mov	r0, sl
 8007d6e:	4659      	mov	r1, fp
 8007d70:	4ba3      	ldr	r3, [pc, #652]	@ (8008000 <_strtod_l+0xad0>)
 8007d72:	2200      	movs	r2, #0
 8007d74:	f7f8 fbb0 	bl	80004d8 <__aeabi_dmul>
 8007d78:	4ba2      	ldr	r3, [pc, #648]	@ (8008004 <_strtod_l+0xad4>)
 8007d7a:	4682      	mov	sl, r0
 8007d7c:	400b      	ands	r3, r1
 8007d7e:	468b      	mov	fp, r1
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f47f adff 	bne.w	8007984 <_strtod_l+0x454>
 8007d86:	2322      	movs	r3, #34	@ 0x22
 8007d88:	9a05      	ldr	r2, [sp, #20]
 8007d8a:	6013      	str	r3, [r2, #0]
 8007d8c:	e5fa      	b.n	8007984 <_strtod_l+0x454>
 8007d8e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007d92:	d165      	bne.n	8007e60 <_strtod_l+0x930>
 8007d94:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007d96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d9a:	b35a      	cbz	r2, 8007df4 <_strtod_l+0x8c4>
 8007d9c:	4a9a      	ldr	r2, [pc, #616]	@ (8008008 <_strtod_l+0xad8>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d12b      	bne.n	8007dfa <_strtod_l+0x8ca>
 8007da2:	9b08      	ldr	r3, [sp, #32]
 8007da4:	4651      	mov	r1, sl
 8007da6:	b303      	cbz	r3, 8007dea <_strtod_l+0x8ba>
 8007da8:	465a      	mov	r2, fp
 8007daa:	4b96      	ldr	r3, [pc, #600]	@ (8008004 <_strtod_l+0xad4>)
 8007dac:	4013      	ands	r3, r2
 8007dae:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007db2:	f04f 32ff 	mov.w	r2, #4294967295
 8007db6:	d81b      	bhi.n	8007df0 <_strtod_l+0x8c0>
 8007db8:	0d1b      	lsrs	r3, r3, #20
 8007dba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007dc2:	4299      	cmp	r1, r3
 8007dc4:	d119      	bne.n	8007dfa <_strtod_l+0x8ca>
 8007dc6:	4b91      	ldr	r3, [pc, #580]	@ (800800c <_strtod_l+0xadc>)
 8007dc8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d102      	bne.n	8007dd4 <_strtod_l+0x8a4>
 8007dce:	3101      	adds	r1, #1
 8007dd0:	f43f adcd 	beq.w	800796e <_strtod_l+0x43e>
 8007dd4:	f04f 0a00 	mov.w	sl, #0
 8007dd8:	4b8a      	ldr	r3, [pc, #552]	@ (8008004 <_strtod_l+0xad4>)
 8007dda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ddc:	401a      	ands	r2, r3
 8007dde:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007de2:	9b08      	ldr	r3, [sp, #32]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d1c1      	bne.n	8007d6c <_strtod_l+0x83c>
 8007de8:	e5cc      	b.n	8007984 <_strtod_l+0x454>
 8007dea:	f04f 33ff 	mov.w	r3, #4294967295
 8007dee:	e7e8      	b.n	8007dc2 <_strtod_l+0x892>
 8007df0:	4613      	mov	r3, r2
 8007df2:	e7e6      	b.n	8007dc2 <_strtod_l+0x892>
 8007df4:	ea53 030a 	orrs.w	r3, r3, sl
 8007df8:	d0aa      	beq.n	8007d50 <_strtod_l+0x820>
 8007dfa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007dfc:	b1db      	cbz	r3, 8007e36 <_strtod_l+0x906>
 8007dfe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e00:	4213      	tst	r3, r2
 8007e02:	d0ee      	beq.n	8007de2 <_strtod_l+0x8b2>
 8007e04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e06:	4650      	mov	r0, sl
 8007e08:	4659      	mov	r1, fp
 8007e0a:	9a08      	ldr	r2, [sp, #32]
 8007e0c:	b1bb      	cbz	r3, 8007e3e <_strtod_l+0x90e>
 8007e0e:	f7ff fb6d 	bl	80074ec <sulp>
 8007e12:	4602      	mov	r2, r0
 8007e14:	460b      	mov	r3, r1
 8007e16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e1a:	f7f8 f9a7 	bl	800016c <__adddf3>
 8007e1e:	4682      	mov	sl, r0
 8007e20:	468b      	mov	fp, r1
 8007e22:	e7de      	b.n	8007de2 <_strtod_l+0x8b2>
 8007e24:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e28:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e2c:	f04f 3aff 	mov.w	sl, #4294967295
 8007e30:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e34:	e7d5      	b.n	8007de2 <_strtod_l+0x8b2>
 8007e36:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007e38:	ea13 0f0a 	tst.w	r3, sl
 8007e3c:	e7e1      	b.n	8007e02 <_strtod_l+0x8d2>
 8007e3e:	f7ff fb55 	bl	80074ec <sulp>
 8007e42:	4602      	mov	r2, r0
 8007e44:	460b      	mov	r3, r1
 8007e46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e4a:	f7f8 f98d 	bl	8000168 <__aeabi_dsub>
 8007e4e:	2200      	movs	r2, #0
 8007e50:	2300      	movs	r3, #0
 8007e52:	4682      	mov	sl, r0
 8007e54:	468b      	mov	fp, r1
 8007e56:	f7f8 fda7 	bl	80009a8 <__aeabi_dcmpeq>
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	d0c1      	beq.n	8007de2 <_strtod_l+0x8b2>
 8007e5e:	e619      	b.n	8007a94 <_strtod_l+0x564>
 8007e60:	4641      	mov	r1, r8
 8007e62:	4620      	mov	r0, r4
 8007e64:	f7ff face 	bl	8007404 <__ratio>
 8007e68:	2200      	movs	r2, #0
 8007e6a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007e6e:	4606      	mov	r6, r0
 8007e70:	460f      	mov	r7, r1
 8007e72:	f7f8 fdad 	bl	80009d0 <__aeabi_dcmple>
 8007e76:	2800      	cmp	r0, #0
 8007e78:	d06d      	beq.n	8007f56 <_strtod_l+0xa26>
 8007e7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d178      	bne.n	8007f72 <_strtod_l+0xa42>
 8007e80:	f1ba 0f00 	cmp.w	sl, #0
 8007e84:	d156      	bne.n	8007f34 <_strtod_l+0xa04>
 8007e86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d158      	bne.n	8007f42 <_strtod_l+0xa12>
 8007e90:	2200      	movs	r2, #0
 8007e92:	4630      	mov	r0, r6
 8007e94:	4639      	mov	r1, r7
 8007e96:	4b5e      	ldr	r3, [pc, #376]	@ (8008010 <_strtod_l+0xae0>)
 8007e98:	f7f8 fd90 	bl	80009bc <__aeabi_dcmplt>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	d157      	bne.n	8007f50 <_strtod_l+0xa20>
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	4639      	mov	r1, r7
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	4b5b      	ldr	r3, [pc, #364]	@ (8008014 <_strtod_l+0xae4>)
 8007ea8:	f7f8 fb16 	bl	80004d8 <__aeabi_dmul>
 8007eac:	4606      	mov	r6, r0
 8007eae:	460f      	mov	r7, r1
 8007eb0:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007eb4:	9606      	str	r6, [sp, #24]
 8007eb6:	9307      	str	r3, [sp, #28]
 8007eb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ebc:	4d51      	ldr	r5, [pc, #324]	@ (8008004 <_strtod_l+0xad4>)
 8007ebe:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007ec2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ec4:	401d      	ands	r5, r3
 8007ec6:	4b54      	ldr	r3, [pc, #336]	@ (8008018 <_strtod_l+0xae8>)
 8007ec8:	429d      	cmp	r5, r3
 8007eca:	f040 80ab 	bne.w	8008024 <_strtod_l+0xaf4>
 8007ece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ed0:	4650      	mov	r0, sl
 8007ed2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007ed6:	4659      	mov	r1, fp
 8007ed8:	f7ff f9d4 	bl	8007284 <__ulp>
 8007edc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ee0:	f7f8 fafa 	bl	80004d8 <__aeabi_dmul>
 8007ee4:	4652      	mov	r2, sl
 8007ee6:	465b      	mov	r3, fp
 8007ee8:	f7f8 f940 	bl	800016c <__adddf3>
 8007eec:	460b      	mov	r3, r1
 8007eee:	4945      	ldr	r1, [pc, #276]	@ (8008004 <_strtod_l+0xad4>)
 8007ef0:	4a4a      	ldr	r2, [pc, #296]	@ (800801c <_strtod_l+0xaec>)
 8007ef2:	4019      	ands	r1, r3
 8007ef4:	4291      	cmp	r1, r2
 8007ef6:	4682      	mov	sl, r0
 8007ef8:	d942      	bls.n	8007f80 <_strtod_l+0xa50>
 8007efa:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007efc:	4b43      	ldr	r3, [pc, #268]	@ (800800c <_strtod_l+0xadc>)
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d103      	bne.n	8007f0a <_strtod_l+0x9da>
 8007f02:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007f04:	3301      	adds	r3, #1
 8007f06:	f43f ad32 	beq.w	800796e <_strtod_l+0x43e>
 8007f0a:	f04f 3aff 	mov.w	sl, #4294967295
 8007f0e:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800800c <_strtod_l+0xadc>
 8007f12:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f14:	9805      	ldr	r0, [sp, #20]
 8007f16:	f7fe fe89 	bl	8006c2c <_Bfree>
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	9805      	ldr	r0, [sp, #20]
 8007f1e:	f7fe fe85 	bl	8006c2c <_Bfree>
 8007f22:	4641      	mov	r1, r8
 8007f24:	9805      	ldr	r0, [sp, #20]
 8007f26:	f7fe fe81 	bl	8006c2c <_Bfree>
 8007f2a:	4621      	mov	r1, r4
 8007f2c:	9805      	ldr	r0, [sp, #20]
 8007f2e:	f7fe fe7d 	bl	8006c2c <_Bfree>
 8007f32:	e61c      	b.n	8007b6e <_strtod_l+0x63e>
 8007f34:	f1ba 0f01 	cmp.w	sl, #1
 8007f38:	d103      	bne.n	8007f42 <_strtod_l+0xa12>
 8007f3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	f43f ada9 	beq.w	8007a94 <_strtod_l+0x564>
 8007f42:	2200      	movs	r2, #0
 8007f44:	4b36      	ldr	r3, [pc, #216]	@ (8008020 <_strtod_l+0xaf0>)
 8007f46:	2600      	movs	r6, #0
 8007f48:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f4c:	4f30      	ldr	r7, [pc, #192]	@ (8008010 <_strtod_l+0xae0>)
 8007f4e:	e7b3      	b.n	8007eb8 <_strtod_l+0x988>
 8007f50:	2600      	movs	r6, #0
 8007f52:	4f30      	ldr	r7, [pc, #192]	@ (8008014 <_strtod_l+0xae4>)
 8007f54:	e7ac      	b.n	8007eb0 <_strtod_l+0x980>
 8007f56:	4630      	mov	r0, r6
 8007f58:	4639      	mov	r1, r7
 8007f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8008014 <_strtod_l+0xae4>)
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f7f8 fabb 	bl	80004d8 <__aeabi_dmul>
 8007f62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f64:	4606      	mov	r6, r0
 8007f66:	460f      	mov	r7, r1
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d0a1      	beq.n	8007eb0 <_strtod_l+0x980>
 8007f6c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007f70:	e7a2      	b.n	8007eb8 <_strtod_l+0x988>
 8007f72:	2200      	movs	r2, #0
 8007f74:	4b26      	ldr	r3, [pc, #152]	@ (8008010 <_strtod_l+0xae0>)
 8007f76:	4616      	mov	r6, r2
 8007f78:	461f      	mov	r7, r3
 8007f7a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007f7e:	e79b      	b.n	8007eb8 <_strtod_l+0x988>
 8007f80:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007f84:	9b08      	ldr	r3, [sp, #32]
 8007f86:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1c1      	bne.n	8007f12 <_strtod_l+0x9e2>
 8007f8e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f92:	0d1b      	lsrs	r3, r3, #20
 8007f94:	051b      	lsls	r3, r3, #20
 8007f96:	429d      	cmp	r5, r3
 8007f98:	d1bb      	bne.n	8007f12 <_strtod_l+0x9e2>
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	4639      	mov	r1, r7
 8007f9e:	f7f9 f8cd 	bl	800113c <__aeabi_d2lz>
 8007fa2:	f7f8 fa6b 	bl	800047c <__aeabi_l2d>
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	460b      	mov	r3, r1
 8007faa:	4630      	mov	r0, r6
 8007fac:	4639      	mov	r1, r7
 8007fae:	f7f8 f8db 	bl	8000168 <__aeabi_dsub>
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007fba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007fbe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fc0:	ea46 060a 	orr.w	r6, r6, sl
 8007fc4:	431e      	orrs	r6, r3
 8007fc6:	d06a      	beq.n	800809e <_strtod_l+0xb6e>
 8007fc8:	a309      	add	r3, pc, #36	@ (adr r3, 8007ff0 <_strtod_l+0xac0>)
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	f7f8 fcf5 	bl	80009bc <__aeabi_dcmplt>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	f47f acd6 	bne.w	8007984 <_strtod_l+0x454>
 8007fd8:	a307      	add	r3, pc, #28	@ (adr r3, 8007ff8 <_strtod_l+0xac8>)
 8007fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fe2:	f7f8 fd09 	bl	80009f8 <__aeabi_dcmpgt>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	d093      	beq.n	8007f12 <_strtod_l+0x9e2>
 8007fea:	e4cb      	b.n	8007984 <_strtod_l+0x454>
 8007fec:	f3af 8000 	nop.w
 8007ff0:	94a03595 	.word	0x94a03595
 8007ff4:	3fdfffff 	.word	0x3fdfffff
 8007ff8:	35afe535 	.word	0x35afe535
 8007ffc:	3fe00000 	.word	0x3fe00000
 8008000:	39500000 	.word	0x39500000
 8008004:	7ff00000 	.word	0x7ff00000
 8008008:	000fffff 	.word	0x000fffff
 800800c:	7fefffff 	.word	0x7fefffff
 8008010:	3ff00000 	.word	0x3ff00000
 8008014:	3fe00000 	.word	0x3fe00000
 8008018:	7fe00000 	.word	0x7fe00000
 800801c:	7c9fffff 	.word	0x7c9fffff
 8008020:	bff00000 	.word	0xbff00000
 8008024:	9b08      	ldr	r3, [sp, #32]
 8008026:	b323      	cbz	r3, 8008072 <_strtod_l+0xb42>
 8008028:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800802c:	d821      	bhi.n	8008072 <_strtod_l+0xb42>
 800802e:	a328      	add	r3, pc, #160	@ (adr r3, 80080d0 <_strtod_l+0xba0>)
 8008030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008034:	4630      	mov	r0, r6
 8008036:	4639      	mov	r1, r7
 8008038:	f7f8 fcca 	bl	80009d0 <__aeabi_dcmple>
 800803c:	b1a0      	cbz	r0, 8008068 <_strtod_l+0xb38>
 800803e:	4639      	mov	r1, r7
 8008040:	4630      	mov	r0, r6
 8008042:	f7f8 fd21 	bl	8000a88 <__aeabi_d2uiz>
 8008046:	2801      	cmp	r0, #1
 8008048:	bf38      	it	cc
 800804a:	2001      	movcc	r0, #1
 800804c:	f7f8 f9ca 	bl	80003e4 <__aeabi_ui2d>
 8008050:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008052:	4606      	mov	r6, r0
 8008054:	460f      	mov	r7, r1
 8008056:	b9fb      	cbnz	r3, 8008098 <_strtod_l+0xb68>
 8008058:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800805c:	9014      	str	r0, [sp, #80]	@ 0x50
 800805e:	9315      	str	r3, [sp, #84]	@ 0x54
 8008060:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008064:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008068:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800806a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800806e:	1b5b      	subs	r3, r3, r5
 8008070:	9311      	str	r3, [sp, #68]	@ 0x44
 8008072:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008076:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800807a:	f7ff f903 	bl	8007284 <__ulp>
 800807e:	4602      	mov	r2, r0
 8008080:	460b      	mov	r3, r1
 8008082:	4650      	mov	r0, sl
 8008084:	4659      	mov	r1, fp
 8008086:	f7f8 fa27 	bl	80004d8 <__aeabi_dmul>
 800808a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800808e:	f7f8 f86d 	bl	800016c <__adddf3>
 8008092:	4682      	mov	sl, r0
 8008094:	468b      	mov	fp, r1
 8008096:	e775      	b.n	8007f84 <_strtod_l+0xa54>
 8008098:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800809c:	e7e0      	b.n	8008060 <_strtod_l+0xb30>
 800809e:	a30e      	add	r3, pc, #56	@ (adr r3, 80080d8 <_strtod_l+0xba8>)
 80080a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a4:	f7f8 fc8a 	bl	80009bc <__aeabi_dcmplt>
 80080a8:	e79d      	b.n	8007fe6 <_strtod_l+0xab6>
 80080aa:	2300      	movs	r3, #0
 80080ac:	930e      	str	r3, [sp, #56]	@ 0x38
 80080ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080b0:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80080b2:	6013      	str	r3, [r2, #0]
 80080b4:	f7ff ba79 	b.w	80075aa <_strtod_l+0x7a>
 80080b8:	2a65      	cmp	r2, #101	@ 0x65
 80080ba:	f43f ab72 	beq.w	80077a2 <_strtod_l+0x272>
 80080be:	2a45      	cmp	r2, #69	@ 0x45
 80080c0:	f43f ab6f 	beq.w	80077a2 <_strtod_l+0x272>
 80080c4:	2301      	movs	r3, #1
 80080c6:	f7ff bbaa 	b.w	800781e <_strtod_l+0x2ee>
 80080ca:	bf00      	nop
 80080cc:	f3af 8000 	nop.w
 80080d0:	ffc00000 	.word	0xffc00000
 80080d4:	41dfffff 	.word	0x41dfffff
 80080d8:	94a03595 	.word	0x94a03595
 80080dc:	3fcfffff 	.word	0x3fcfffff

080080e0 <_strtod_r>:
 80080e0:	4b01      	ldr	r3, [pc, #4]	@ (80080e8 <_strtod_r+0x8>)
 80080e2:	f7ff ba25 	b.w	8007530 <_strtod_l>
 80080e6:	bf00      	nop
 80080e8:	20000070 	.word	0x20000070

080080ec <_strtol_l.isra.0>:
 80080ec:	2b24      	cmp	r3, #36	@ 0x24
 80080ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080f2:	4686      	mov	lr, r0
 80080f4:	4690      	mov	r8, r2
 80080f6:	d801      	bhi.n	80080fc <_strtol_l.isra.0+0x10>
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d106      	bne.n	800810a <_strtol_l.isra.0+0x1e>
 80080fc:	f7fd fdba 	bl	8005c74 <__errno>
 8008100:	2316      	movs	r3, #22
 8008102:	6003      	str	r3, [r0, #0]
 8008104:	2000      	movs	r0, #0
 8008106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800810a:	460d      	mov	r5, r1
 800810c:	4833      	ldr	r0, [pc, #204]	@ (80081dc <_strtol_l.isra.0+0xf0>)
 800810e:	462a      	mov	r2, r5
 8008110:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008114:	5d06      	ldrb	r6, [r0, r4]
 8008116:	f016 0608 	ands.w	r6, r6, #8
 800811a:	d1f8      	bne.n	800810e <_strtol_l.isra.0+0x22>
 800811c:	2c2d      	cmp	r4, #45	@ 0x2d
 800811e:	d110      	bne.n	8008142 <_strtol_l.isra.0+0x56>
 8008120:	2601      	movs	r6, #1
 8008122:	782c      	ldrb	r4, [r5, #0]
 8008124:	1c95      	adds	r5, r2, #2
 8008126:	f033 0210 	bics.w	r2, r3, #16
 800812a:	d115      	bne.n	8008158 <_strtol_l.isra.0+0x6c>
 800812c:	2c30      	cmp	r4, #48	@ 0x30
 800812e:	d10d      	bne.n	800814c <_strtol_l.isra.0+0x60>
 8008130:	782a      	ldrb	r2, [r5, #0]
 8008132:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008136:	2a58      	cmp	r2, #88	@ 0x58
 8008138:	d108      	bne.n	800814c <_strtol_l.isra.0+0x60>
 800813a:	786c      	ldrb	r4, [r5, #1]
 800813c:	3502      	adds	r5, #2
 800813e:	2310      	movs	r3, #16
 8008140:	e00a      	b.n	8008158 <_strtol_l.isra.0+0x6c>
 8008142:	2c2b      	cmp	r4, #43	@ 0x2b
 8008144:	bf04      	itt	eq
 8008146:	782c      	ldrbeq	r4, [r5, #0]
 8008148:	1c95      	addeq	r5, r2, #2
 800814a:	e7ec      	b.n	8008126 <_strtol_l.isra.0+0x3a>
 800814c:	2b00      	cmp	r3, #0
 800814e:	d1f6      	bne.n	800813e <_strtol_l.isra.0+0x52>
 8008150:	2c30      	cmp	r4, #48	@ 0x30
 8008152:	bf14      	ite	ne
 8008154:	230a      	movne	r3, #10
 8008156:	2308      	moveq	r3, #8
 8008158:	2200      	movs	r2, #0
 800815a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800815e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008162:	fbbc f9f3 	udiv	r9, ip, r3
 8008166:	4610      	mov	r0, r2
 8008168:	fb03 ca19 	mls	sl, r3, r9, ip
 800816c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008170:	2f09      	cmp	r7, #9
 8008172:	d80f      	bhi.n	8008194 <_strtol_l.isra.0+0xa8>
 8008174:	463c      	mov	r4, r7
 8008176:	42a3      	cmp	r3, r4
 8008178:	dd1b      	ble.n	80081b2 <_strtol_l.isra.0+0xc6>
 800817a:	1c57      	adds	r7, r2, #1
 800817c:	d007      	beq.n	800818e <_strtol_l.isra.0+0xa2>
 800817e:	4581      	cmp	r9, r0
 8008180:	d314      	bcc.n	80081ac <_strtol_l.isra.0+0xc0>
 8008182:	d101      	bne.n	8008188 <_strtol_l.isra.0+0x9c>
 8008184:	45a2      	cmp	sl, r4
 8008186:	db11      	blt.n	80081ac <_strtol_l.isra.0+0xc0>
 8008188:	2201      	movs	r2, #1
 800818a:	fb00 4003 	mla	r0, r0, r3, r4
 800818e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008192:	e7eb      	b.n	800816c <_strtol_l.isra.0+0x80>
 8008194:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008198:	2f19      	cmp	r7, #25
 800819a:	d801      	bhi.n	80081a0 <_strtol_l.isra.0+0xb4>
 800819c:	3c37      	subs	r4, #55	@ 0x37
 800819e:	e7ea      	b.n	8008176 <_strtol_l.isra.0+0x8a>
 80081a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80081a4:	2f19      	cmp	r7, #25
 80081a6:	d804      	bhi.n	80081b2 <_strtol_l.isra.0+0xc6>
 80081a8:	3c57      	subs	r4, #87	@ 0x57
 80081aa:	e7e4      	b.n	8008176 <_strtol_l.isra.0+0x8a>
 80081ac:	f04f 32ff 	mov.w	r2, #4294967295
 80081b0:	e7ed      	b.n	800818e <_strtol_l.isra.0+0xa2>
 80081b2:	1c53      	adds	r3, r2, #1
 80081b4:	d108      	bne.n	80081c8 <_strtol_l.isra.0+0xdc>
 80081b6:	2322      	movs	r3, #34	@ 0x22
 80081b8:	4660      	mov	r0, ip
 80081ba:	f8ce 3000 	str.w	r3, [lr]
 80081be:	f1b8 0f00 	cmp.w	r8, #0
 80081c2:	d0a0      	beq.n	8008106 <_strtol_l.isra.0+0x1a>
 80081c4:	1e69      	subs	r1, r5, #1
 80081c6:	e006      	b.n	80081d6 <_strtol_l.isra.0+0xea>
 80081c8:	b106      	cbz	r6, 80081cc <_strtol_l.isra.0+0xe0>
 80081ca:	4240      	negs	r0, r0
 80081cc:	f1b8 0f00 	cmp.w	r8, #0
 80081d0:	d099      	beq.n	8008106 <_strtol_l.isra.0+0x1a>
 80081d2:	2a00      	cmp	r2, #0
 80081d4:	d1f6      	bne.n	80081c4 <_strtol_l.isra.0+0xd8>
 80081d6:	f8c8 1000 	str.w	r1, [r8]
 80081da:	e794      	b.n	8008106 <_strtol_l.isra.0+0x1a>
 80081dc:	080099d9 	.word	0x080099d9

080081e0 <_strtol_r>:
 80081e0:	f7ff bf84 	b.w	80080ec <_strtol_l.isra.0>

080081e4 <__ssputs_r>:
 80081e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081e8:	461f      	mov	r7, r3
 80081ea:	688e      	ldr	r6, [r1, #8]
 80081ec:	4682      	mov	sl, r0
 80081ee:	42be      	cmp	r6, r7
 80081f0:	460c      	mov	r4, r1
 80081f2:	4690      	mov	r8, r2
 80081f4:	680b      	ldr	r3, [r1, #0]
 80081f6:	d82d      	bhi.n	8008254 <__ssputs_r+0x70>
 80081f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008200:	d026      	beq.n	8008250 <__ssputs_r+0x6c>
 8008202:	6965      	ldr	r5, [r4, #20]
 8008204:	6909      	ldr	r1, [r1, #16]
 8008206:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800820a:	eba3 0901 	sub.w	r9, r3, r1
 800820e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008212:	1c7b      	adds	r3, r7, #1
 8008214:	444b      	add	r3, r9
 8008216:	106d      	asrs	r5, r5, #1
 8008218:	429d      	cmp	r5, r3
 800821a:	bf38      	it	cc
 800821c:	461d      	movcc	r5, r3
 800821e:	0553      	lsls	r3, r2, #21
 8008220:	d527      	bpl.n	8008272 <__ssputs_r+0x8e>
 8008222:	4629      	mov	r1, r5
 8008224:	f7fe fc36 	bl	8006a94 <_malloc_r>
 8008228:	4606      	mov	r6, r0
 800822a:	b360      	cbz	r0, 8008286 <__ssputs_r+0xa2>
 800822c:	464a      	mov	r2, r9
 800822e:	6921      	ldr	r1, [r4, #16]
 8008230:	f000 fa14 	bl	800865c <memcpy>
 8008234:	89a3      	ldrh	r3, [r4, #12]
 8008236:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800823a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800823e:	81a3      	strh	r3, [r4, #12]
 8008240:	6126      	str	r6, [r4, #16]
 8008242:	444e      	add	r6, r9
 8008244:	6026      	str	r6, [r4, #0]
 8008246:	463e      	mov	r6, r7
 8008248:	6165      	str	r5, [r4, #20]
 800824a:	eba5 0509 	sub.w	r5, r5, r9
 800824e:	60a5      	str	r5, [r4, #8]
 8008250:	42be      	cmp	r6, r7
 8008252:	d900      	bls.n	8008256 <__ssputs_r+0x72>
 8008254:	463e      	mov	r6, r7
 8008256:	4632      	mov	r2, r6
 8008258:	4641      	mov	r1, r8
 800825a:	6820      	ldr	r0, [r4, #0]
 800825c:	f000 f9c2 	bl	80085e4 <memmove>
 8008260:	2000      	movs	r0, #0
 8008262:	68a3      	ldr	r3, [r4, #8]
 8008264:	1b9b      	subs	r3, r3, r6
 8008266:	60a3      	str	r3, [r4, #8]
 8008268:	6823      	ldr	r3, [r4, #0]
 800826a:	4433      	add	r3, r6
 800826c:	6023      	str	r3, [r4, #0]
 800826e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008272:	462a      	mov	r2, r5
 8008274:	f000 fd83 	bl	8008d7e <_realloc_r>
 8008278:	4606      	mov	r6, r0
 800827a:	2800      	cmp	r0, #0
 800827c:	d1e0      	bne.n	8008240 <__ssputs_r+0x5c>
 800827e:	4650      	mov	r0, sl
 8008280:	6921      	ldr	r1, [r4, #16]
 8008282:	f7fe fb95 	bl	80069b0 <_free_r>
 8008286:	230c      	movs	r3, #12
 8008288:	f8ca 3000 	str.w	r3, [sl]
 800828c:	89a3      	ldrh	r3, [r4, #12]
 800828e:	f04f 30ff 	mov.w	r0, #4294967295
 8008292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008296:	81a3      	strh	r3, [r4, #12]
 8008298:	e7e9      	b.n	800826e <__ssputs_r+0x8a>
	...

0800829c <_svfiprintf_r>:
 800829c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a0:	4698      	mov	r8, r3
 80082a2:	898b      	ldrh	r3, [r1, #12]
 80082a4:	4607      	mov	r7, r0
 80082a6:	061b      	lsls	r3, r3, #24
 80082a8:	460d      	mov	r5, r1
 80082aa:	4614      	mov	r4, r2
 80082ac:	b09d      	sub	sp, #116	@ 0x74
 80082ae:	d510      	bpl.n	80082d2 <_svfiprintf_r+0x36>
 80082b0:	690b      	ldr	r3, [r1, #16]
 80082b2:	b973      	cbnz	r3, 80082d2 <_svfiprintf_r+0x36>
 80082b4:	2140      	movs	r1, #64	@ 0x40
 80082b6:	f7fe fbed 	bl	8006a94 <_malloc_r>
 80082ba:	6028      	str	r0, [r5, #0]
 80082bc:	6128      	str	r0, [r5, #16]
 80082be:	b930      	cbnz	r0, 80082ce <_svfiprintf_r+0x32>
 80082c0:	230c      	movs	r3, #12
 80082c2:	603b      	str	r3, [r7, #0]
 80082c4:	f04f 30ff 	mov.w	r0, #4294967295
 80082c8:	b01d      	add	sp, #116	@ 0x74
 80082ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ce:	2340      	movs	r3, #64	@ 0x40
 80082d0:	616b      	str	r3, [r5, #20]
 80082d2:	2300      	movs	r3, #0
 80082d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80082d6:	2320      	movs	r3, #32
 80082d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082dc:	2330      	movs	r3, #48	@ 0x30
 80082de:	f04f 0901 	mov.w	r9, #1
 80082e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80082e6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008480 <_svfiprintf_r+0x1e4>
 80082ea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082ee:	4623      	mov	r3, r4
 80082f0:	469a      	mov	sl, r3
 80082f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082f6:	b10a      	cbz	r2, 80082fc <_svfiprintf_r+0x60>
 80082f8:	2a25      	cmp	r2, #37	@ 0x25
 80082fa:	d1f9      	bne.n	80082f0 <_svfiprintf_r+0x54>
 80082fc:	ebba 0b04 	subs.w	fp, sl, r4
 8008300:	d00b      	beq.n	800831a <_svfiprintf_r+0x7e>
 8008302:	465b      	mov	r3, fp
 8008304:	4622      	mov	r2, r4
 8008306:	4629      	mov	r1, r5
 8008308:	4638      	mov	r0, r7
 800830a:	f7ff ff6b 	bl	80081e4 <__ssputs_r>
 800830e:	3001      	adds	r0, #1
 8008310:	f000 80a7 	beq.w	8008462 <_svfiprintf_r+0x1c6>
 8008314:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008316:	445a      	add	r2, fp
 8008318:	9209      	str	r2, [sp, #36]	@ 0x24
 800831a:	f89a 3000 	ldrb.w	r3, [sl]
 800831e:	2b00      	cmp	r3, #0
 8008320:	f000 809f 	beq.w	8008462 <_svfiprintf_r+0x1c6>
 8008324:	2300      	movs	r3, #0
 8008326:	f04f 32ff 	mov.w	r2, #4294967295
 800832a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800832e:	f10a 0a01 	add.w	sl, sl, #1
 8008332:	9304      	str	r3, [sp, #16]
 8008334:	9307      	str	r3, [sp, #28]
 8008336:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800833a:	931a      	str	r3, [sp, #104]	@ 0x68
 800833c:	4654      	mov	r4, sl
 800833e:	2205      	movs	r2, #5
 8008340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008344:	484e      	ldr	r0, [pc, #312]	@ (8008480 <_svfiprintf_r+0x1e4>)
 8008346:	f7fd fcc2 	bl	8005cce <memchr>
 800834a:	9a04      	ldr	r2, [sp, #16]
 800834c:	b9d8      	cbnz	r0, 8008386 <_svfiprintf_r+0xea>
 800834e:	06d0      	lsls	r0, r2, #27
 8008350:	bf44      	itt	mi
 8008352:	2320      	movmi	r3, #32
 8008354:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008358:	0711      	lsls	r1, r2, #28
 800835a:	bf44      	itt	mi
 800835c:	232b      	movmi	r3, #43	@ 0x2b
 800835e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008362:	f89a 3000 	ldrb.w	r3, [sl]
 8008366:	2b2a      	cmp	r3, #42	@ 0x2a
 8008368:	d015      	beq.n	8008396 <_svfiprintf_r+0xfa>
 800836a:	4654      	mov	r4, sl
 800836c:	2000      	movs	r0, #0
 800836e:	f04f 0c0a 	mov.w	ip, #10
 8008372:	9a07      	ldr	r2, [sp, #28]
 8008374:	4621      	mov	r1, r4
 8008376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800837a:	3b30      	subs	r3, #48	@ 0x30
 800837c:	2b09      	cmp	r3, #9
 800837e:	d94b      	bls.n	8008418 <_svfiprintf_r+0x17c>
 8008380:	b1b0      	cbz	r0, 80083b0 <_svfiprintf_r+0x114>
 8008382:	9207      	str	r2, [sp, #28]
 8008384:	e014      	b.n	80083b0 <_svfiprintf_r+0x114>
 8008386:	eba0 0308 	sub.w	r3, r0, r8
 800838a:	fa09 f303 	lsl.w	r3, r9, r3
 800838e:	4313      	orrs	r3, r2
 8008390:	46a2      	mov	sl, r4
 8008392:	9304      	str	r3, [sp, #16]
 8008394:	e7d2      	b.n	800833c <_svfiprintf_r+0xa0>
 8008396:	9b03      	ldr	r3, [sp, #12]
 8008398:	1d19      	adds	r1, r3, #4
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	9103      	str	r1, [sp, #12]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	bfbb      	ittet	lt
 80083a2:	425b      	neglt	r3, r3
 80083a4:	f042 0202 	orrlt.w	r2, r2, #2
 80083a8:	9307      	strge	r3, [sp, #28]
 80083aa:	9307      	strlt	r3, [sp, #28]
 80083ac:	bfb8      	it	lt
 80083ae:	9204      	strlt	r2, [sp, #16]
 80083b0:	7823      	ldrb	r3, [r4, #0]
 80083b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80083b4:	d10a      	bne.n	80083cc <_svfiprintf_r+0x130>
 80083b6:	7863      	ldrb	r3, [r4, #1]
 80083b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80083ba:	d132      	bne.n	8008422 <_svfiprintf_r+0x186>
 80083bc:	9b03      	ldr	r3, [sp, #12]
 80083be:	3402      	adds	r4, #2
 80083c0:	1d1a      	adds	r2, r3, #4
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	9203      	str	r2, [sp, #12]
 80083c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083ca:	9305      	str	r3, [sp, #20]
 80083cc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008484 <_svfiprintf_r+0x1e8>
 80083d0:	2203      	movs	r2, #3
 80083d2:	4650      	mov	r0, sl
 80083d4:	7821      	ldrb	r1, [r4, #0]
 80083d6:	f7fd fc7a 	bl	8005cce <memchr>
 80083da:	b138      	cbz	r0, 80083ec <_svfiprintf_r+0x150>
 80083dc:	2240      	movs	r2, #64	@ 0x40
 80083de:	9b04      	ldr	r3, [sp, #16]
 80083e0:	eba0 000a 	sub.w	r0, r0, sl
 80083e4:	4082      	lsls	r2, r0
 80083e6:	4313      	orrs	r3, r2
 80083e8:	3401      	adds	r4, #1
 80083ea:	9304      	str	r3, [sp, #16]
 80083ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083f0:	2206      	movs	r2, #6
 80083f2:	4825      	ldr	r0, [pc, #148]	@ (8008488 <_svfiprintf_r+0x1ec>)
 80083f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083f8:	f7fd fc69 	bl	8005cce <memchr>
 80083fc:	2800      	cmp	r0, #0
 80083fe:	d036      	beq.n	800846e <_svfiprintf_r+0x1d2>
 8008400:	4b22      	ldr	r3, [pc, #136]	@ (800848c <_svfiprintf_r+0x1f0>)
 8008402:	bb1b      	cbnz	r3, 800844c <_svfiprintf_r+0x1b0>
 8008404:	9b03      	ldr	r3, [sp, #12]
 8008406:	3307      	adds	r3, #7
 8008408:	f023 0307 	bic.w	r3, r3, #7
 800840c:	3308      	adds	r3, #8
 800840e:	9303      	str	r3, [sp, #12]
 8008410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008412:	4433      	add	r3, r6
 8008414:	9309      	str	r3, [sp, #36]	@ 0x24
 8008416:	e76a      	b.n	80082ee <_svfiprintf_r+0x52>
 8008418:	460c      	mov	r4, r1
 800841a:	2001      	movs	r0, #1
 800841c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008420:	e7a8      	b.n	8008374 <_svfiprintf_r+0xd8>
 8008422:	2300      	movs	r3, #0
 8008424:	f04f 0c0a 	mov.w	ip, #10
 8008428:	4619      	mov	r1, r3
 800842a:	3401      	adds	r4, #1
 800842c:	9305      	str	r3, [sp, #20]
 800842e:	4620      	mov	r0, r4
 8008430:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008434:	3a30      	subs	r2, #48	@ 0x30
 8008436:	2a09      	cmp	r2, #9
 8008438:	d903      	bls.n	8008442 <_svfiprintf_r+0x1a6>
 800843a:	2b00      	cmp	r3, #0
 800843c:	d0c6      	beq.n	80083cc <_svfiprintf_r+0x130>
 800843e:	9105      	str	r1, [sp, #20]
 8008440:	e7c4      	b.n	80083cc <_svfiprintf_r+0x130>
 8008442:	4604      	mov	r4, r0
 8008444:	2301      	movs	r3, #1
 8008446:	fb0c 2101 	mla	r1, ip, r1, r2
 800844a:	e7f0      	b.n	800842e <_svfiprintf_r+0x192>
 800844c:	ab03      	add	r3, sp, #12
 800844e:	9300      	str	r3, [sp, #0]
 8008450:	462a      	mov	r2, r5
 8008452:	4638      	mov	r0, r7
 8008454:	4b0e      	ldr	r3, [pc, #56]	@ (8008490 <_svfiprintf_r+0x1f4>)
 8008456:	a904      	add	r1, sp, #16
 8008458:	f7fc fc96 	bl	8004d88 <_printf_float>
 800845c:	1c42      	adds	r2, r0, #1
 800845e:	4606      	mov	r6, r0
 8008460:	d1d6      	bne.n	8008410 <_svfiprintf_r+0x174>
 8008462:	89ab      	ldrh	r3, [r5, #12]
 8008464:	065b      	lsls	r3, r3, #25
 8008466:	f53f af2d 	bmi.w	80082c4 <_svfiprintf_r+0x28>
 800846a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800846c:	e72c      	b.n	80082c8 <_svfiprintf_r+0x2c>
 800846e:	ab03      	add	r3, sp, #12
 8008470:	9300      	str	r3, [sp, #0]
 8008472:	462a      	mov	r2, r5
 8008474:	4638      	mov	r0, r7
 8008476:	4b06      	ldr	r3, [pc, #24]	@ (8008490 <_svfiprintf_r+0x1f4>)
 8008478:	a904      	add	r1, sp, #16
 800847a:	f7fc ff23 	bl	80052c4 <_printf_i>
 800847e:	e7ed      	b.n	800845c <_svfiprintf_r+0x1c0>
 8008480:	080097d7 	.word	0x080097d7
 8008484:	080097dd 	.word	0x080097dd
 8008488:	080097e1 	.word	0x080097e1
 800848c:	08004d89 	.word	0x08004d89
 8008490:	080081e5 	.word	0x080081e5

08008494 <__sflush_r>:
 8008494:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800849a:	0716      	lsls	r6, r2, #28
 800849c:	4605      	mov	r5, r0
 800849e:	460c      	mov	r4, r1
 80084a0:	d454      	bmi.n	800854c <__sflush_r+0xb8>
 80084a2:	684b      	ldr	r3, [r1, #4]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	dc02      	bgt.n	80084ae <__sflush_r+0x1a>
 80084a8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	dd48      	ble.n	8008540 <__sflush_r+0xac>
 80084ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084b0:	2e00      	cmp	r6, #0
 80084b2:	d045      	beq.n	8008540 <__sflush_r+0xac>
 80084b4:	2300      	movs	r3, #0
 80084b6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80084ba:	682f      	ldr	r7, [r5, #0]
 80084bc:	6a21      	ldr	r1, [r4, #32]
 80084be:	602b      	str	r3, [r5, #0]
 80084c0:	d030      	beq.n	8008524 <__sflush_r+0x90>
 80084c2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80084c4:	89a3      	ldrh	r3, [r4, #12]
 80084c6:	0759      	lsls	r1, r3, #29
 80084c8:	d505      	bpl.n	80084d6 <__sflush_r+0x42>
 80084ca:	6863      	ldr	r3, [r4, #4]
 80084cc:	1ad2      	subs	r2, r2, r3
 80084ce:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80084d0:	b10b      	cbz	r3, 80084d6 <__sflush_r+0x42>
 80084d2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80084d4:	1ad2      	subs	r2, r2, r3
 80084d6:	2300      	movs	r3, #0
 80084d8:	4628      	mov	r0, r5
 80084da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80084dc:	6a21      	ldr	r1, [r4, #32]
 80084de:	47b0      	blx	r6
 80084e0:	1c43      	adds	r3, r0, #1
 80084e2:	89a3      	ldrh	r3, [r4, #12]
 80084e4:	d106      	bne.n	80084f4 <__sflush_r+0x60>
 80084e6:	6829      	ldr	r1, [r5, #0]
 80084e8:	291d      	cmp	r1, #29
 80084ea:	d82b      	bhi.n	8008544 <__sflush_r+0xb0>
 80084ec:	4a28      	ldr	r2, [pc, #160]	@ (8008590 <__sflush_r+0xfc>)
 80084ee:	40ca      	lsrs	r2, r1
 80084f0:	07d6      	lsls	r6, r2, #31
 80084f2:	d527      	bpl.n	8008544 <__sflush_r+0xb0>
 80084f4:	2200      	movs	r2, #0
 80084f6:	6062      	str	r2, [r4, #4]
 80084f8:	6922      	ldr	r2, [r4, #16]
 80084fa:	04d9      	lsls	r1, r3, #19
 80084fc:	6022      	str	r2, [r4, #0]
 80084fe:	d504      	bpl.n	800850a <__sflush_r+0x76>
 8008500:	1c42      	adds	r2, r0, #1
 8008502:	d101      	bne.n	8008508 <__sflush_r+0x74>
 8008504:	682b      	ldr	r3, [r5, #0]
 8008506:	b903      	cbnz	r3, 800850a <__sflush_r+0x76>
 8008508:	6560      	str	r0, [r4, #84]	@ 0x54
 800850a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800850c:	602f      	str	r7, [r5, #0]
 800850e:	b1b9      	cbz	r1, 8008540 <__sflush_r+0xac>
 8008510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008514:	4299      	cmp	r1, r3
 8008516:	d002      	beq.n	800851e <__sflush_r+0x8a>
 8008518:	4628      	mov	r0, r5
 800851a:	f7fe fa49 	bl	80069b0 <_free_r>
 800851e:	2300      	movs	r3, #0
 8008520:	6363      	str	r3, [r4, #52]	@ 0x34
 8008522:	e00d      	b.n	8008540 <__sflush_r+0xac>
 8008524:	2301      	movs	r3, #1
 8008526:	4628      	mov	r0, r5
 8008528:	47b0      	blx	r6
 800852a:	4602      	mov	r2, r0
 800852c:	1c50      	adds	r0, r2, #1
 800852e:	d1c9      	bne.n	80084c4 <__sflush_r+0x30>
 8008530:	682b      	ldr	r3, [r5, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d0c6      	beq.n	80084c4 <__sflush_r+0x30>
 8008536:	2b1d      	cmp	r3, #29
 8008538:	d001      	beq.n	800853e <__sflush_r+0xaa>
 800853a:	2b16      	cmp	r3, #22
 800853c:	d11d      	bne.n	800857a <__sflush_r+0xe6>
 800853e:	602f      	str	r7, [r5, #0]
 8008540:	2000      	movs	r0, #0
 8008542:	e021      	b.n	8008588 <__sflush_r+0xf4>
 8008544:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008548:	b21b      	sxth	r3, r3
 800854a:	e01a      	b.n	8008582 <__sflush_r+0xee>
 800854c:	690f      	ldr	r7, [r1, #16]
 800854e:	2f00      	cmp	r7, #0
 8008550:	d0f6      	beq.n	8008540 <__sflush_r+0xac>
 8008552:	0793      	lsls	r3, r2, #30
 8008554:	bf18      	it	ne
 8008556:	2300      	movne	r3, #0
 8008558:	680e      	ldr	r6, [r1, #0]
 800855a:	bf08      	it	eq
 800855c:	694b      	ldreq	r3, [r1, #20]
 800855e:	1bf6      	subs	r6, r6, r7
 8008560:	600f      	str	r7, [r1, #0]
 8008562:	608b      	str	r3, [r1, #8]
 8008564:	2e00      	cmp	r6, #0
 8008566:	ddeb      	ble.n	8008540 <__sflush_r+0xac>
 8008568:	4633      	mov	r3, r6
 800856a:	463a      	mov	r2, r7
 800856c:	4628      	mov	r0, r5
 800856e:	6a21      	ldr	r1, [r4, #32]
 8008570:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008574:	47e0      	blx	ip
 8008576:	2800      	cmp	r0, #0
 8008578:	dc07      	bgt.n	800858a <__sflush_r+0xf6>
 800857a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800857e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008582:	f04f 30ff 	mov.w	r0, #4294967295
 8008586:	81a3      	strh	r3, [r4, #12]
 8008588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800858a:	4407      	add	r7, r0
 800858c:	1a36      	subs	r6, r6, r0
 800858e:	e7e9      	b.n	8008564 <__sflush_r+0xd0>
 8008590:	20400001 	.word	0x20400001

08008594 <_fflush_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	690b      	ldr	r3, [r1, #16]
 8008598:	4605      	mov	r5, r0
 800859a:	460c      	mov	r4, r1
 800859c:	b913      	cbnz	r3, 80085a4 <_fflush_r+0x10>
 800859e:	2500      	movs	r5, #0
 80085a0:	4628      	mov	r0, r5
 80085a2:	bd38      	pop	{r3, r4, r5, pc}
 80085a4:	b118      	cbz	r0, 80085ae <_fflush_r+0x1a>
 80085a6:	6a03      	ldr	r3, [r0, #32]
 80085a8:	b90b      	cbnz	r3, 80085ae <_fflush_r+0x1a>
 80085aa:	f7fd fa3f 	bl	8005a2c <__sinit>
 80085ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d0f3      	beq.n	800859e <_fflush_r+0xa>
 80085b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80085b8:	07d0      	lsls	r0, r2, #31
 80085ba:	d404      	bmi.n	80085c6 <_fflush_r+0x32>
 80085bc:	0599      	lsls	r1, r3, #22
 80085be:	d402      	bmi.n	80085c6 <_fflush_r+0x32>
 80085c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085c2:	f7fd fb82 	bl	8005cca <__retarget_lock_acquire_recursive>
 80085c6:	4628      	mov	r0, r5
 80085c8:	4621      	mov	r1, r4
 80085ca:	f7ff ff63 	bl	8008494 <__sflush_r>
 80085ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80085d0:	4605      	mov	r5, r0
 80085d2:	07da      	lsls	r2, r3, #31
 80085d4:	d4e4      	bmi.n	80085a0 <_fflush_r+0xc>
 80085d6:	89a3      	ldrh	r3, [r4, #12]
 80085d8:	059b      	lsls	r3, r3, #22
 80085da:	d4e1      	bmi.n	80085a0 <_fflush_r+0xc>
 80085dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80085de:	f7fd fb75 	bl	8005ccc <__retarget_lock_release_recursive>
 80085e2:	e7dd      	b.n	80085a0 <_fflush_r+0xc>

080085e4 <memmove>:
 80085e4:	4288      	cmp	r0, r1
 80085e6:	b510      	push	{r4, lr}
 80085e8:	eb01 0402 	add.w	r4, r1, r2
 80085ec:	d902      	bls.n	80085f4 <memmove+0x10>
 80085ee:	4284      	cmp	r4, r0
 80085f0:	4623      	mov	r3, r4
 80085f2:	d807      	bhi.n	8008604 <memmove+0x20>
 80085f4:	1e43      	subs	r3, r0, #1
 80085f6:	42a1      	cmp	r1, r4
 80085f8:	d008      	beq.n	800860c <memmove+0x28>
 80085fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008602:	e7f8      	b.n	80085f6 <memmove+0x12>
 8008604:	4601      	mov	r1, r0
 8008606:	4402      	add	r2, r0
 8008608:	428a      	cmp	r2, r1
 800860a:	d100      	bne.n	800860e <memmove+0x2a>
 800860c:	bd10      	pop	{r4, pc}
 800860e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008612:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008616:	e7f7      	b.n	8008608 <memmove+0x24>

08008618 <strncmp>:
 8008618:	b510      	push	{r4, lr}
 800861a:	b16a      	cbz	r2, 8008638 <strncmp+0x20>
 800861c:	3901      	subs	r1, #1
 800861e:	1884      	adds	r4, r0, r2
 8008620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008624:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008628:	429a      	cmp	r2, r3
 800862a:	d103      	bne.n	8008634 <strncmp+0x1c>
 800862c:	42a0      	cmp	r0, r4
 800862e:	d001      	beq.n	8008634 <strncmp+0x1c>
 8008630:	2a00      	cmp	r2, #0
 8008632:	d1f5      	bne.n	8008620 <strncmp+0x8>
 8008634:	1ad0      	subs	r0, r2, r3
 8008636:	bd10      	pop	{r4, pc}
 8008638:	4610      	mov	r0, r2
 800863a:	e7fc      	b.n	8008636 <strncmp+0x1e>

0800863c <_sbrk_r>:
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	2300      	movs	r3, #0
 8008640:	4d05      	ldr	r5, [pc, #20]	@ (8008658 <_sbrk_r+0x1c>)
 8008642:	4604      	mov	r4, r0
 8008644:	4608      	mov	r0, r1
 8008646:	602b      	str	r3, [r5, #0]
 8008648:	f7f9 fbea 	bl	8001e20 <_sbrk>
 800864c:	1c43      	adds	r3, r0, #1
 800864e:	d102      	bne.n	8008656 <_sbrk_r+0x1a>
 8008650:	682b      	ldr	r3, [r5, #0]
 8008652:	b103      	cbz	r3, 8008656 <_sbrk_r+0x1a>
 8008654:	6023      	str	r3, [r4, #0]
 8008656:	bd38      	pop	{r3, r4, r5, pc}
 8008658:	20000420 	.word	0x20000420

0800865c <memcpy>:
 800865c:	440a      	add	r2, r1
 800865e:	4291      	cmp	r1, r2
 8008660:	f100 33ff 	add.w	r3, r0, #4294967295
 8008664:	d100      	bne.n	8008668 <memcpy+0xc>
 8008666:	4770      	bx	lr
 8008668:	b510      	push	{r4, lr}
 800866a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800866e:	4291      	cmp	r1, r2
 8008670:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008674:	d1f9      	bne.n	800866a <memcpy+0xe>
 8008676:	bd10      	pop	{r4, pc}

08008678 <nan>:
 8008678:	2000      	movs	r0, #0
 800867a:	4901      	ldr	r1, [pc, #4]	@ (8008680 <nan+0x8>)
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	7ff80000 	.word	0x7ff80000

08008684 <__assert_func>:
 8008684:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008686:	4614      	mov	r4, r2
 8008688:	461a      	mov	r2, r3
 800868a:	4b09      	ldr	r3, [pc, #36]	@ (80086b0 <__assert_func+0x2c>)
 800868c:	4605      	mov	r5, r0
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68d8      	ldr	r0, [r3, #12]
 8008692:	b14c      	cbz	r4, 80086a8 <__assert_func+0x24>
 8008694:	4b07      	ldr	r3, [pc, #28]	@ (80086b4 <__assert_func+0x30>)
 8008696:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800869a:	9100      	str	r1, [sp, #0]
 800869c:	462b      	mov	r3, r5
 800869e:	4906      	ldr	r1, [pc, #24]	@ (80086b8 <__assert_func+0x34>)
 80086a0:	f000 fba8 	bl	8008df4 <fiprintf>
 80086a4:	f000 fbb8 	bl	8008e18 <abort>
 80086a8:	4b04      	ldr	r3, [pc, #16]	@ (80086bc <__assert_func+0x38>)
 80086aa:	461c      	mov	r4, r3
 80086ac:	e7f3      	b.n	8008696 <__assert_func+0x12>
 80086ae:	bf00      	nop
 80086b0:	20000020 	.word	0x20000020
 80086b4:	080097f0 	.word	0x080097f0
 80086b8:	080097fd 	.word	0x080097fd
 80086bc:	0800982b 	.word	0x0800982b

080086c0 <_calloc_r>:
 80086c0:	b570      	push	{r4, r5, r6, lr}
 80086c2:	fba1 5402 	umull	r5, r4, r1, r2
 80086c6:	b934      	cbnz	r4, 80086d6 <_calloc_r+0x16>
 80086c8:	4629      	mov	r1, r5
 80086ca:	f7fe f9e3 	bl	8006a94 <_malloc_r>
 80086ce:	4606      	mov	r6, r0
 80086d0:	b928      	cbnz	r0, 80086de <_calloc_r+0x1e>
 80086d2:	4630      	mov	r0, r6
 80086d4:	bd70      	pop	{r4, r5, r6, pc}
 80086d6:	220c      	movs	r2, #12
 80086d8:	2600      	movs	r6, #0
 80086da:	6002      	str	r2, [r0, #0]
 80086dc:	e7f9      	b.n	80086d2 <_calloc_r+0x12>
 80086de:	462a      	mov	r2, r5
 80086e0:	4621      	mov	r1, r4
 80086e2:	f7fd fa74 	bl	8005bce <memset>
 80086e6:	e7f4      	b.n	80086d2 <_calloc_r+0x12>

080086e8 <rshift>:
 80086e8:	6903      	ldr	r3, [r0, #16]
 80086ea:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80086ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80086f2:	f100 0414 	add.w	r4, r0, #20
 80086f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80086fa:	dd46      	ble.n	800878a <rshift+0xa2>
 80086fc:	f011 011f 	ands.w	r1, r1, #31
 8008700:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008704:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008708:	d10c      	bne.n	8008724 <rshift+0x3c>
 800870a:	4629      	mov	r1, r5
 800870c:	f100 0710 	add.w	r7, r0, #16
 8008710:	42b1      	cmp	r1, r6
 8008712:	d335      	bcc.n	8008780 <rshift+0x98>
 8008714:	1a9b      	subs	r3, r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	1eea      	subs	r2, r5, #3
 800871a:	4296      	cmp	r6, r2
 800871c:	bf38      	it	cc
 800871e:	2300      	movcc	r3, #0
 8008720:	4423      	add	r3, r4
 8008722:	e015      	b.n	8008750 <rshift+0x68>
 8008724:	46a1      	mov	r9, r4
 8008726:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800872a:	f1c1 0820 	rsb	r8, r1, #32
 800872e:	40cf      	lsrs	r7, r1
 8008730:	f105 0e04 	add.w	lr, r5, #4
 8008734:	4576      	cmp	r6, lr
 8008736:	46f4      	mov	ip, lr
 8008738:	d816      	bhi.n	8008768 <rshift+0x80>
 800873a:	1a9a      	subs	r2, r3, r2
 800873c:	0092      	lsls	r2, r2, #2
 800873e:	3a04      	subs	r2, #4
 8008740:	3501      	adds	r5, #1
 8008742:	42ae      	cmp	r6, r5
 8008744:	bf38      	it	cc
 8008746:	2200      	movcc	r2, #0
 8008748:	18a3      	adds	r3, r4, r2
 800874a:	50a7      	str	r7, [r4, r2]
 800874c:	b107      	cbz	r7, 8008750 <rshift+0x68>
 800874e:	3304      	adds	r3, #4
 8008750:	42a3      	cmp	r3, r4
 8008752:	eba3 0204 	sub.w	r2, r3, r4
 8008756:	bf08      	it	eq
 8008758:	2300      	moveq	r3, #0
 800875a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800875e:	6102      	str	r2, [r0, #16]
 8008760:	bf08      	it	eq
 8008762:	6143      	streq	r3, [r0, #20]
 8008764:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008768:	f8dc c000 	ldr.w	ip, [ip]
 800876c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008770:	ea4c 0707 	orr.w	r7, ip, r7
 8008774:	f849 7b04 	str.w	r7, [r9], #4
 8008778:	f85e 7b04 	ldr.w	r7, [lr], #4
 800877c:	40cf      	lsrs	r7, r1
 800877e:	e7d9      	b.n	8008734 <rshift+0x4c>
 8008780:	f851 cb04 	ldr.w	ip, [r1], #4
 8008784:	f847 cf04 	str.w	ip, [r7, #4]!
 8008788:	e7c2      	b.n	8008710 <rshift+0x28>
 800878a:	4623      	mov	r3, r4
 800878c:	e7e0      	b.n	8008750 <rshift+0x68>

0800878e <__hexdig_fun>:
 800878e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008792:	2b09      	cmp	r3, #9
 8008794:	d802      	bhi.n	800879c <__hexdig_fun+0xe>
 8008796:	3820      	subs	r0, #32
 8008798:	b2c0      	uxtb	r0, r0
 800879a:	4770      	bx	lr
 800879c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80087a0:	2b05      	cmp	r3, #5
 80087a2:	d801      	bhi.n	80087a8 <__hexdig_fun+0x1a>
 80087a4:	3847      	subs	r0, #71	@ 0x47
 80087a6:	e7f7      	b.n	8008798 <__hexdig_fun+0xa>
 80087a8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80087ac:	2b05      	cmp	r3, #5
 80087ae:	d801      	bhi.n	80087b4 <__hexdig_fun+0x26>
 80087b0:	3827      	subs	r0, #39	@ 0x27
 80087b2:	e7f1      	b.n	8008798 <__hexdig_fun+0xa>
 80087b4:	2000      	movs	r0, #0
 80087b6:	4770      	bx	lr

080087b8 <__gethex>:
 80087b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	468a      	mov	sl, r1
 80087be:	4690      	mov	r8, r2
 80087c0:	b085      	sub	sp, #20
 80087c2:	9302      	str	r3, [sp, #8]
 80087c4:	680b      	ldr	r3, [r1, #0]
 80087c6:	9001      	str	r0, [sp, #4]
 80087c8:	1c9c      	adds	r4, r3, #2
 80087ca:	46a1      	mov	r9, r4
 80087cc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80087d0:	2830      	cmp	r0, #48	@ 0x30
 80087d2:	d0fa      	beq.n	80087ca <__gethex+0x12>
 80087d4:	eba9 0303 	sub.w	r3, r9, r3
 80087d8:	f1a3 0b02 	sub.w	fp, r3, #2
 80087dc:	f7ff ffd7 	bl	800878e <__hexdig_fun>
 80087e0:	4605      	mov	r5, r0
 80087e2:	2800      	cmp	r0, #0
 80087e4:	d168      	bne.n	80088b8 <__gethex+0x100>
 80087e6:	2201      	movs	r2, #1
 80087e8:	4648      	mov	r0, r9
 80087ea:	499f      	ldr	r1, [pc, #636]	@ (8008a68 <__gethex+0x2b0>)
 80087ec:	f7ff ff14 	bl	8008618 <strncmp>
 80087f0:	4607      	mov	r7, r0
 80087f2:	2800      	cmp	r0, #0
 80087f4:	d167      	bne.n	80088c6 <__gethex+0x10e>
 80087f6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80087fa:	4626      	mov	r6, r4
 80087fc:	f7ff ffc7 	bl	800878e <__hexdig_fun>
 8008800:	2800      	cmp	r0, #0
 8008802:	d062      	beq.n	80088ca <__gethex+0x112>
 8008804:	4623      	mov	r3, r4
 8008806:	7818      	ldrb	r0, [r3, #0]
 8008808:	4699      	mov	r9, r3
 800880a:	2830      	cmp	r0, #48	@ 0x30
 800880c:	f103 0301 	add.w	r3, r3, #1
 8008810:	d0f9      	beq.n	8008806 <__gethex+0x4e>
 8008812:	f7ff ffbc 	bl	800878e <__hexdig_fun>
 8008816:	fab0 f580 	clz	r5, r0
 800881a:	f04f 0b01 	mov.w	fp, #1
 800881e:	096d      	lsrs	r5, r5, #5
 8008820:	464a      	mov	r2, r9
 8008822:	4616      	mov	r6, r2
 8008824:	7830      	ldrb	r0, [r6, #0]
 8008826:	3201      	adds	r2, #1
 8008828:	f7ff ffb1 	bl	800878e <__hexdig_fun>
 800882c:	2800      	cmp	r0, #0
 800882e:	d1f8      	bne.n	8008822 <__gethex+0x6a>
 8008830:	2201      	movs	r2, #1
 8008832:	4630      	mov	r0, r6
 8008834:	498c      	ldr	r1, [pc, #560]	@ (8008a68 <__gethex+0x2b0>)
 8008836:	f7ff feef 	bl	8008618 <strncmp>
 800883a:	2800      	cmp	r0, #0
 800883c:	d13f      	bne.n	80088be <__gethex+0x106>
 800883e:	b944      	cbnz	r4, 8008852 <__gethex+0x9a>
 8008840:	1c74      	adds	r4, r6, #1
 8008842:	4622      	mov	r2, r4
 8008844:	4616      	mov	r6, r2
 8008846:	7830      	ldrb	r0, [r6, #0]
 8008848:	3201      	adds	r2, #1
 800884a:	f7ff ffa0 	bl	800878e <__hexdig_fun>
 800884e:	2800      	cmp	r0, #0
 8008850:	d1f8      	bne.n	8008844 <__gethex+0x8c>
 8008852:	1ba4      	subs	r4, r4, r6
 8008854:	00a7      	lsls	r7, r4, #2
 8008856:	7833      	ldrb	r3, [r6, #0]
 8008858:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800885c:	2b50      	cmp	r3, #80	@ 0x50
 800885e:	d13e      	bne.n	80088de <__gethex+0x126>
 8008860:	7873      	ldrb	r3, [r6, #1]
 8008862:	2b2b      	cmp	r3, #43	@ 0x2b
 8008864:	d033      	beq.n	80088ce <__gethex+0x116>
 8008866:	2b2d      	cmp	r3, #45	@ 0x2d
 8008868:	d034      	beq.n	80088d4 <__gethex+0x11c>
 800886a:	2400      	movs	r4, #0
 800886c:	1c71      	adds	r1, r6, #1
 800886e:	7808      	ldrb	r0, [r1, #0]
 8008870:	f7ff ff8d 	bl	800878e <__hexdig_fun>
 8008874:	1e43      	subs	r3, r0, #1
 8008876:	b2db      	uxtb	r3, r3
 8008878:	2b18      	cmp	r3, #24
 800887a:	d830      	bhi.n	80088de <__gethex+0x126>
 800887c:	f1a0 0210 	sub.w	r2, r0, #16
 8008880:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008884:	f7ff ff83 	bl	800878e <__hexdig_fun>
 8008888:	f100 3cff 	add.w	ip, r0, #4294967295
 800888c:	fa5f fc8c 	uxtb.w	ip, ip
 8008890:	f1bc 0f18 	cmp.w	ip, #24
 8008894:	f04f 030a 	mov.w	r3, #10
 8008898:	d91e      	bls.n	80088d8 <__gethex+0x120>
 800889a:	b104      	cbz	r4, 800889e <__gethex+0xe6>
 800889c:	4252      	negs	r2, r2
 800889e:	4417      	add	r7, r2
 80088a0:	f8ca 1000 	str.w	r1, [sl]
 80088a4:	b1ed      	cbz	r5, 80088e2 <__gethex+0x12a>
 80088a6:	f1bb 0f00 	cmp.w	fp, #0
 80088aa:	bf0c      	ite	eq
 80088ac:	2506      	moveq	r5, #6
 80088ae:	2500      	movne	r5, #0
 80088b0:	4628      	mov	r0, r5
 80088b2:	b005      	add	sp, #20
 80088b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b8:	2500      	movs	r5, #0
 80088ba:	462c      	mov	r4, r5
 80088bc:	e7b0      	b.n	8008820 <__gethex+0x68>
 80088be:	2c00      	cmp	r4, #0
 80088c0:	d1c7      	bne.n	8008852 <__gethex+0x9a>
 80088c2:	4627      	mov	r7, r4
 80088c4:	e7c7      	b.n	8008856 <__gethex+0x9e>
 80088c6:	464e      	mov	r6, r9
 80088c8:	462f      	mov	r7, r5
 80088ca:	2501      	movs	r5, #1
 80088cc:	e7c3      	b.n	8008856 <__gethex+0x9e>
 80088ce:	2400      	movs	r4, #0
 80088d0:	1cb1      	adds	r1, r6, #2
 80088d2:	e7cc      	b.n	800886e <__gethex+0xb6>
 80088d4:	2401      	movs	r4, #1
 80088d6:	e7fb      	b.n	80088d0 <__gethex+0x118>
 80088d8:	fb03 0002 	mla	r0, r3, r2, r0
 80088dc:	e7ce      	b.n	800887c <__gethex+0xc4>
 80088de:	4631      	mov	r1, r6
 80088e0:	e7de      	b.n	80088a0 <__gethex+0xe8>
 80088e2:	4629      	mov	r1, r5
 80088e4:	eba6 0309 	sub.w	r3, r6, r9
 80088e8:	3b01      	subs	r3, #1
 80088ea:	2b07      	cmp	r3, #7
 80088ec:	dc0a      	bgt.n	8008904 <__gethex+0x14c>
 80088ee:	9801      	ldr	r0, [sp, #4]
 80088f0:	f7fe f95c 	bl	8006bac <_Balloc>
 80088f4:	4604      	mov	r4, r0
 80088f6:	b940      	cbnz	r0, 800890a <__gethex+0x152>
 80088f8:	4602      	mov	r2, r0
 80088fa:	21e4      	movs	r1, #228	@ 0xe4
 80088fc:	4b5b      	ldr	r3, [pc, #364]	@ (8008a6c <__gethex+0x2b4>)
 80088fe:	485c      	ldr	r0, [pc, #368]	@ (8008a70 <__gethex+0x2b8>)
 8008900:	f7ff fec0 	bl	8008684 <__assert_func>
 8008904:	3101      	adds	r1, #1
 8008906:	105b      	asrs	r3, r3, #1
 8008908:	e7ef      	b.n	80088ea <__gethex+0x132>
 800890a:	2300      	movs	r3, #0
 800890c:	f100 0a14 	add.w	sl, r0, #20
 8008910:	4655      	mov	r5, sl
 8008912:	469b      	mov	fp, r3
 8008914:	45b1      	cmp	r9, r6
 8008916:	d337      	bcc.n	8008988 <__gethex+0x1d0>
 8008918:	f845 bb04 	str.w	fp, [r5], #4
 800891c:	eba5 050a 	sub.w	r5, r5, sl
 8008920:	10ad      	asrs	r5, r5, #2
 8008922:	6125      	str	r5, [r4, #16]
 8008924:	4658      	mov	r0, fp
 8008926:	f7fe fa33 	bl	8006d90 <__hi0bits>
 800892a:	016d      	lsls	r5, r5, #5
 800892c:	f8d8 6000 	ldr.w	r6, [r8]
 8008930:	1a2d      	subs	r5, r5, r0
 8008932:	42b5      	cmp	r5, r6
 8008934:	dd54      	ble.n	80089e0 <__gethex+0x228>
 8008936:	1bad      	subs	r5, r5, r6
 8008938:	4629      	mov	r1, r5
 800893a:	4620      	mov	r0, r4
 800893c:	f7fe fdb5 	bl	80074aa <__any_on>
 8008940:	4681      	mov	r9, r0
 8008942:	b178      	cbz	r0, 8008964 <__gethex+0x1ac>
 8008944:	f04f 0901 	mov.w	r9, #1
 8008948:	1e6b      	subs	r3, r5, #1
 800894a:	1159      	asrs	r1, r3, #5
 800894c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008950:	f003 021f 	and.w	r2, r3, #31
 8008954:	fa09 f202 	lsl.w	r2, r9, r2
 8008958:	420a      	tst	r2, r1
 800895a:	d003      	beq.n	8008964 <__gethex+0x1ac>
 800895c:	454b      	cmp	r3, r9
 800895e:	dc36      	bgt.n	80089ce <__gethex+0x216>
 8008960:	f04f 0902 	mov.w	r9, #2
 8008964:	4629      	mov	r1, r5
 8008966:	4620      	mov	r0, r4
 8008968:	f7ff febe 	bl	80086e8 <rshift>
 800896c:	442f      	add	r7, r5
 800896e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008972:	42bb      	cmp	r3, r7
 8008974:	da42      	bge.n	80089fc <__gethex+0x244>
 8008976:	4621      	mov	r1, r4
 8008978:	9801      	ldr	r0, [sp, #4]
 800897a:	f7fe f957 	bl	8006c2c <_Bfree>
 800897e:	2300      	movs	r3, #0
 8008980:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008982:	25a3      	movs	r5, #163	@ 0xa3
 8008984:	6013      	str	r3, [r2, #0]
 8008986:	e793      	b.n	80088b0 <__gethex+0xf8>
 8008988:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800898c:	2a2e      	cmp	r2, #46	@ 0x2e
 800898e:	d012      	beq.n	80089b6 <__gethex+0x1fe>
 8008990:	2b20      	cmp	r3, #32
 8008992:	d104      	bne.n	800899e <__gethex+0x1e6>
 8008994:	f845 bb04 	str.w	fp, [r5], #4
 8008998:	f04f 0b00 	mov.w	fp, #0
 800899c:	465b      	mov	r3, fp
 800899e:	7830      	ldrb	r0, [r6, #0]
 80089a0:	9303      	str	r3, [sp, #12]
 80089a2:	f7ff fef4 	bl	800878e <__hexdig_fun>
 80089a6:	9b03      	ldr	r3, [sp, #12]
 80089a8:	f000 000f 	and.w	r0, r0, #15
 80089ac:	4098      	lsls	r0, r3
 80089ae:	ea4b 0b00 	orr.w	fp, fp, r0
 80089b2:	3304      	adds	r3, #4
 80089b4:	e7ae      	b.n	8008914 <__gethex+0x15c>
 80089b6:	45b1      	cmp	r9, r6
 80089b8:	d8ea      	bhi.n	8008990 <__gethex+0x1d8>
 80089ba:	2201      	movs	r2, #1
 80089bc:	4630      	mov	r0, r6
 80089be:	492a      	ldr	r1, [pc, #168]	@ (8008a68 <__gethex+0x2b0>)
 80089c0:	9303      	str	r3, [sp, #12]
 80089c2:	f7ff fe29 	bl	8008618 <strncmp>
 80089c6:	9b03      	ldr	r3, [sp, #12]
 80089c8:	2800      	cmp	r0, #0
 80089ca:	d1e1      	bne.n	8008990 <__gethex+0x1d8>
 80089cc:	e7a2      	b.n	8008914 <__gethex+0x15c>
 80089ce:	4620      	mov	r0, r4
 80089d0:	1ea9      	subs	r1, r5, #2
 80089d2:	f7fe fd6a 	bl	80074aa <__any_on>
 80089d6:	2800      	cmp	r0, #0
 80089d8:	d0c2      	beq.n	8008960 <__gethex+0x1a8>
 80089da:	f04f 0903 	mov.w	r9, #3
 80089de:	e7c1      	b.n	8008964 <__gethex+0x1ac>
 80089e0:	da09      	bge.n	80089f6 <__gethex+0x23e>
 80089e2:	1b75      	subs	r5, r6, r5
 80089e4:	4621      	mov	r1, r4
 80089e6:	462a      	mov	r2, r5
 80089e8:	9801      	ldr	r0, [sp, #4]
 80089ea:	f7fe fb2f 	bl	800704c <__lshift>
 80089ee:	4604      	mov	r4, r0
 80089f0:	1b7f      	subs	r7, r7, r5
 80089f2:	f100 0a14 	add.w	sl, r0, #20
 80089f6:	f04f 0900 	mov.w	r9, #0
 80089fa:	e7b8      	b.n	800896e <__gethex+0x1b6>
 80089fc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008a00:	42bd      	cmp	r5, r7
 8008a02:	dd6f      	ble.n	8008ae4 <__gethex+0x32c>
 8008a04:	1bed      	subs	r5, r5, r7
 8008a06:	42ae      	cmp	r6, r5
 8008a08:	dc34      	bgt.n	8008a74 <__gethex+0x2bc>
 8008a0a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a0e:	2b02      	cmp	r3, #2
 8008a10:	d022      	beq.n	8008a58 <__gethex+0x2a0>
 8008a12:	2b03      	cmp	r3, #3
 8008a14:	d024      	beq.n	8008a60 <__gethex+0x2a8>
 8008a16:	2b01      	cmp	r3, #1
 8008a18:	d115      	bne.n	8008a46 <__gethex+0x28e>
 8008a1a:	42ae      	cmp	r6, r5
 8008a1c:	d113      	bne.n	8008a46 <__gethex+0x28e>
 8008a1e:	2e01      	cmp	r6, #1
 8008a20:	d10b      	bne.n	8008a3a <__gethex+0x282>
 8008a22:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008a26:	9a02      	ldr	r2, [sp, #8]
 8008a28:	2562      	movs	r5, #98	@ 0x62
 8008a2a:	6013      	str	r3, [r2, #0]
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	6123      	str	r3, [r4, #16]
 8008a30:	f8ca 3000 	str.w	r3, [sl]
 8008a34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a36:	601c      	str	r4, [r3, #0]
 8008a38:	e73a      	b.n	80088b0 <__gethex+0xf8>
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	1e71      	subs	r1, r6, #1
 8008a3e:	f7fe fd34 	bl	80074aa <__any_on>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	d1ed      	bne.n	8008a22 <__gethex+0x26a>
 8008a46:	4621      	mov	r1, r4
 8008a48:	9801      	ldr	r0, [sp, #4]
 8008a4a:	f7fe f8ef 	bl	8006c2c <_Bfree>
 8008a4e:	2300      	movs	r3, #0
 8008a50:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a52:	2550      	movs	r5, #80	@ 0x50
 8008a54:	6013      	str	r3, [r2, #0]
 8008a56:	e72b      	b.n	80088b0 <__gethex+0xf8>
 8008a58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1f3      	bne.n	8008a46 <__gethex+0x28e>
 8008a5e:	e7e0      	b.n	8008a22 <__gethex+0x26a>
 8008a60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d1dd      	bne.n	8008a22 <__gethex+0x26a>
 8008a66:	e7ee      	b.n	8008a46 <__gethex+0x28e>
 8008a68:	080097d5 	.word	0x080097d5
 8008a6c:	0800976b 	.word	0x0800976b
 8008a70:	0800982c 	.word	0x0800982c
 8008a74:	1e6f      	subs	r7, r5, #1
 8008a76:	f1b9 0f00 	cmp.w	r9, #0
 8008a7a:	d130      	bne.n	8008ade <__gethex+0x326>
 8008a7c:	b127      	cbz	r7, 8008a88 <__gethex+0x2d0>
 8008a7e:	4639      	mov	r1, r7
 8008a80:	4620      	mov	r0, r4
 8008a82:	f7fe fd12 	bl	80074aa <__any_on>
 8008a86:	4681      	mov	r9, r0
 8008a88:	2301      	movs	r3, #1
 8008a8a:	4629      	mov	r1, r5
 8008a8c:	1b76      	subs	r6, r6, r5
 8008a8e:	2502      	movs	r5, #2
 8008a90:	117a      	asrs	r2, r7, #5
 8008a92:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008a96:	f007 071f 	and.w	r7, r7, #31
 8008a9a:	40bb      	lsls	r3, r7
 8008a9c:	4213      	tst	r3, r2
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	bf18      	it	ne
 8008aa2:	f049 0902 	orrne.w	r9, r9, #2
 8008aa6:	f7ff fe1f 	bl	80086e8 <rshift>
 8008aaa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008aae:	f1b9 0f00 	cmp.w	r9, #0
 8008ab2:	d047      	beq.n	8008b44 <__gethex+0x38c>
 8008ab4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	d015      	beq.n	8008ae8 <__gethex+0x330>
 8008abc:	2b03      	cmp	r3, #3
 8008abe:	d017      	beq.n	8008af0 <__gethex+0x338>
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d109      	bne.n	8008ad8 <__gethex+0x320>
 8008ac4:	f019 0f02 	tst.w	r9, #2
 8008ac8:	d006      	beq.n	8008ad8 <__gethex+0x320>
 8008aca:	f8da 3000 	ldr.w	r3, [sl]
 8008ace:	ea49 0903 	orr.w	r9, r9, r3
 8008ad2:	f019 0f01 	tst.w	r9, #1
 8008ad6:	d10e      	bne.n	8008af6 <__gethex+0x33e>
 8008ad8:	f045 0510 	orr.w	r5, r5, #16
 8008adc:	e032      	b.n	8008b44 <__gethex+0x38c>
 8008ade:	f04f 0901 	mov.w	r9, #1
 8008ae2:	e7d1      	b.n	8008a88 <__gethex+0x2d0>
 8008ae4:	2501      	movs	r5, #1
 8008ae6:	e7e2      	b.n	8008aae <__gethex+0x2f6>
 8008ae8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008aea:	f1c3 0301 	rsb	r3, r3, #1
 8008aee:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008af0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d0f0      	beq.n	8008ad8 <__gethex+0x320>
 8008af6:	f04f 0c00 	mov.w	ip, #0
 8008afa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008afe:	f104 0314 	add.w	r3, r4, #20
 8008b02:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008b06:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b10:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008b14:	d01b      	beq.n	8008b4e <__gethex+0x396>
 8008b16:	3201      	adds	r2, #1
 8008b18:	6002      	str	r2, [r0, #0]
 8008b1a:	2d02      	cmp	r5, #2
 8008b1c:	f104 0314 	add.w	r3, r4, #20
 8008b20:	d13c      	bne.n	8008b9c <__gethex+0x3e4>
 8008b22:	f8d8 2000 	ldr.w	r2, [r8]
 8008b26:	3a01      	subs	r2, #1
 8008b28:	42b2      	cmp	r2, r6
 8008b2a:	d109      	bne.n	8008b40 <__gethex+0x388>
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	1171      	asrs	r1, r6, #5
 8008b30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008b34:	f006 061f 	and.w	r6, r6, #31
 8008b38:	fa02 f606 	lsl.w	r6, r2, r6
 8008b3c:	421e      	tst	r6, r3
 8008b3e:	d13a      	bne.n	8008bb6 <__gethex+0x3fe>
 8008b40:	f045 0520 	orr.w	r5, r5, #32
 8008b44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008b46:	601c      	str	r4, [r3, #0]
 8008b48:	9b02      	ldr	r3, [sp, #8]
 8008b4a:	601f      	str	r7, [r3, #0]
 8008b4c:	e6b0      	b.n	80088b0 <__gethex+0xf8>
 8008b4e:	4299      	cmp	r1, r3
 8008b50:	f843 cc04 	str.w	ip, [r3, #-4]
 8008b54:	d8d9      	bhi.n	8008b0a <__gethex+0x352>
 8008b56:	68a3      	ldr	r3, [r4, #8]
 8008b58:	459b      	cmp	fp, r3
 8008b5a:	db17      	blt.n	8008b8c <__gethex+0x3d4>
 8008b5c:	6861      	ldr	r1, [r4, #4]
 8008b5e:	9801      	ldr	r0, [sp, #4]
 8008b60:	3101      	adds	r1, #1
 8008b62:	f7fe f823 	bl	8006bac <_Balloc>
 8008b66:	4681      	mov	r9, r0
 8008b68:	b918      	cbnz	r0, 8008b72 <__gethex+0x3ba>
 8008b6a:	4602      	mov	r2, r0
 8008b6c:	2184      	movs	r1, #132	@ 0x84
 8008b6e:	4b19      	ldr	r3, [pc, #100]	@ (8008bd4 <__gethex+0x41c>)
 8008b70:	e6c5      	b.n	80088fe <__gethex+0x146>
 8008b72:	6922      	ldr	r2, [r4, #16]
 8008b74:	f104 010c 	add.w	r1, r4, #12
 8008b78:	3202      	adds	r2, #2
 8008b7a:	0092      	lsls	r2, r2, #2
 8008b7c:	300c      	adds	r0, #12
 8008b7e:	f7ff fd6d 	bl	800865c <memcpy>
 8008b82:	4621      	mov	r1, r4
 8008b84:	9801      	ldr	r0, [sp, #4]
 8008b86:	f7fe f851 	bl	8006c2c <_Bfree>
 8008b8a:	464c      	mov	r4, r9
 8008b8c:	6923      	ldr	r3, [r4, #16]
 8008b8e:	1c5a      	adds	r2, r3, #1
 8008b90:	6122      	str	r2, [r4, #16]
 8008b92:	2201      	movs	r2, #1
 8008b94:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b98:	615a      	str	r2, [r3, #20]
 8008b9a:	e7be      	b.n	8008b1a <__gethex+0x362>
 8008b9c:	6922      	ldr	r2, [r4, #16]
 8008b9e:	455a      	cmp	r2, fp
 8008ba0:	dd0b      	ble.n	8008bba <__gethex+0x402>
 8008ba2:	2101      	movs	r1, #1
 8008ba4:	4620      	mov	r0, r4
 8008ba6:	f7ff fd9f 	bl	80086e8 <rshift>
 8008baa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008bae:	3701      	adds	r7, #1
 8008bb0:	42bb      	cmp	r3, r7
 8008bb2:	f6ff aee0 	blt.w	8008976 <__gethex+0x1be>
 8008bb6:	2501      	movs	r5, #1
 8008bb8:	e7c2      	b.n	8008b40 <__gethex+0x388>
 8008bba:	f016 061f 	ands.w	r6, r6, #31
 8008bbe:	d0fa      	beq.n	8008bb6 <__gethex+0x3fe>
 8008bc0:	4453      	add	r3, sl
 8008bc2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008bc6:	f7fe f8e3 	bl	8006d90 <__hi0bits>
 8008bca:	f1c6 0620 	rsb	r6, r6, #32
 8008bce:	42b0      	cmp	r0, r6
 8008bd0:	dbe7      	blt.n	8008ba2 <__gethex+0x3ea>
 8008bd2:	e7f0      	b.n	8008bb6 <__gethex+0x3fe>
 8008bd4:	0800976b 	.word	0x0800976b

08008bd8 <L_shift>:
 8008bd8:	f1c2 0208 	rsb	r2, r2, #8
 8008bdc:	0092      	lsls	r2, r2, #2
 8008bde:	b570      	push	{r4, r5, r6, lr}
 8008be0:	f1c2 0620 	rsb	r6, r2, #32
 8008be4:	6843      	ldr	r3, [r0, #4]
 8008be6:	6804      	ldr	r4, [r0, #0]
 8008be8:	fa03 f506 	lsl.w	r5, r3, r6
 8008bec:	432c      	orrs	r4, r5
 8008bee:	40d3      	lsrs	r3, r2
 8008bf0:	6004      	str	r4, [r0, #0]
 8008bf2:	f840 3f04 	str.w	r3, [r0, #4]!
 8008bf6:	4288      	cmp	r0, r1
 8008bf8:	d3f4      	bcc.n	8008be4 <L_shift+0xc>
 8008bfa:	bd70      	pop	{r4, r5, r6, pc}

08008bfc <__match>:
 8008bfc:	b530      	push	{r4, r5, lr}
 8008bfe:	6803      	ldr	r3, [r0, #0]
 8008c00:	3301      	adds	r3, #1
 8008c02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c06:	b914      	cbnz	r4, 8008c0e <__match+0x12>
 8008c08:	6003      	str	r3, [r0, #0]
 8008c0a:	2001      	movs	r0, #1
 8008c0c:	bd30      	pop	{r4, r5, pc}
 8008c0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c12:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008c16:	2d19      	cmp	r5, #25
 8008c18:	bf98      	it	ls
 8008c1a:	3220      	addls	r2, #32
 8008c1c:	42a2      	cmp	r2, r4
 8008c1e:	d0f0      	beq.n	8008c02 <__match+0x6>
 8008c20:	2000      	movs	r0, #0
 8008c22:	e7f3      	b.n	8008c0c <__match+0x10>

08008c24 <__hexnan>:
 8008c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c28:	2500      	movs	r5, #0
 8008c2a:	680b      	ldr	r3, [r1, #0]
 8008c2c:	4682      	mov	sl, r0
 8008c2e:	115e      	asrs	r6, r3, #5
 8008c30:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008c34:	f013 031f 	ands.w	r3, r3, #31
 8008c38:	bf18      	it	ne
 8008c3a:	3604      	addne	r6, #4
 8008c3c:	1f37      	subs	r7, r6, #4
 8008c3e:	4690      	mov	r8, r2
 8008c40:	46b9      	mov	r9, r7
 8008c42:	463c      	mov	r4, r7
 8008c44:	46ab      	mov	fp, r5
 8008c46:	b087      	sub	sp, #28
 8008c48:	6801      	ldr	r1, [r0, #0]
 8008c4a:	9301      	str	r3, [sp, #4]
 8008c4c:	f846 5c04 	str.w	r5, [r6, #-4]
 8008c50:	9502      	str	r5, [sp, #8]
 8008c52:	784a      	ldrb	r2, [r1, #1]
 8008c54:	1c4b      	adds	r3, r1, #1
 8008c56:	9303      	str	r3, [sp, #12]
 8008c58:	b342      	cbz	r2, 8008cac <__hexnan+0x88>
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	9105      	str	r1, [sp, #20]
 8008c5e:	9204      	str	r2, [sp, #16]
 8008c60:	f7ff fd95 	bl	800878e <__hexdig_fun>
 8008c64:	2800      	cmp	r0, #0
 8008c66:	d151      	bne.n	8008d0c <__hexnan+0xe8>
 8008c68:	9a04      	ldr	r2, [sp, #16]
 8008c6a:	9905      	ldr	r1, [sp, #20]
 8008c6c:	2a20      	cmp	r2, #32
 8008c6e:	d818      	bhi.n	8008ca2 <__hexnan+0x7e>
 8008c70:	9b02      	ldr	r3, [sp, #8]
 8008c72:	459b      	cmp	fp, r3
 8008c74:	dd13      	ble.n	8008c9e <__hexnan+0x7a>
 8008c76:	454c      	cmp	r4, r9
 8008c78:	d206      	bcs.n	8008c88 <__hexnan+0x64>
 8008c7a:	2d07      	cmp	r5, #7
 8008c7c:	dc04      	bgt.n	8008c88 <__hexnan+0x64>
 8008c7e:	462a      	mov	r2, r5
 8008c80:	4649      	mov	r1, r9
 8008c82:	4620      	mov	r0, r4
 8008c84:	f7ff ffa8 	bl	8008bd8 <L_shift>
 8008c88:	4544      	cmp	r4, r8
 8008c8a:	d952      	bls.n	8008d32 <__hexnan+0x10e>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	f1a4 0904 	sub.w	r9, r4, #4
 8008c92:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c96:	461d      	mov	r5, r3
 8008c98:	464c      	mov	r4, r9
 8008c9a:	f8cd b008 	str.w	fp, [sp, #8]
 8008c9e:	9903      	ldr	r1, [sp, #12]
 8008ca0:	e7d7      	b.n	8008c52 <__hexnan+0x2e>
 8008ca2:	2a29      	cmp	r2, #41	@ 0x29
 8008ca4:	d157      	bne.n	8008d56 <__hexnan+0x132>
 8008ca6:	3102      	adds	r1, #2
 8008ca8:	f8ca 1000 	str.w	r1, [sl]
 8008cac:	f1bb 0f00 	cmp.w	fp, #0
 8008cb0:	d051      	beq.n	8008d56 <__hexnan+0x132>
 8008cb2:	454c      	cmp	r4, r9
 8008cb4:	d206      	bcs.n	8008cc4 <__hexnan+0xa0>
 8008cb6:	2d07      	cmp	r5, #7
 8008cb8:	dc04      	bgt.n	8008cc4 <__hexnan+0xa0>
 8008cba:	462a      	mov	r2, r5
 8008cbc:	4649      	mov	r1, r9
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	f7ff ff8a 	bl	8008bd8 <L_shift>
 8008cc4:	4544      	cmp	r4, r8
 8008cc6:	d936      	bls.n	8008d36 <__hexnan+0x112>
 8008cc8:	4623      	mov	r3, r4
 8008cca:	f1a8 0204 	sub.w	r2, r8, #4
 8008cce:	f853 1b04 	ldr.w	r1, [r3], #4
 8008cd2:	429f      	cmp	r7, r3
 8008cd4:	f842 1f04 	str.w	r1, [r2, #4]!
 8008cd8:	d2f9      	bcs.n	8008cce <__hexnan+0xaa>
 8008cda:	1b3b      	subs	r3, r7, r4
 8008cdc:	f023 0303 	bic.w	r3, r3, #3
 8008ce0:	3304      	adds	r3, #4
 8008ce2:	3401      	adds	r4, #1
 8008ce4:	3e03      	subs	r6, #3
 8008ce6:	42b4      	cmp	r4, r6
 8008ce8:	bf88      	it	hi
 8008cea:	2304      	movhi	r3, #4
 8008cec:	2200      	movs	r2, #0
 8008cee:	4443      	add	r3, r8
 8008cf0:	f843 2b04 	str.w	r2, [r3], #4
 8008cf4:	429f      	cmp	r7, r3
 8008cf6:	d2fb      	bcs.n	8008cf0 <__hexnan+0xcc>
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	b91b      	cbnz	r3, 8008d04 <__hexnan+0xe0>
 8008cfc:	4547      	cmp	r7, r8
 8008cfe:	d128      	bne.n	8008d52 <__hexnan+0x12e>
 8008d00:	2301      	movs	r3, #1
 8008d02:	603b      	str	r3, [r7, #0]
 8008d04:	2005      	movs	r0, #5
 8008d06:	b007      	add	sp, #28
 8008d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d0c:	3501      	adds	r5, #1
 8008d0e:	2d08      	cmp	r5, #8
 8008d10:	f10b 0b01 	add.w	fp, fp, #1
 8008d14:	dd06      	ble.n	8008d24 <__hexnan+0x100>
 8008d16:	4544      	cmp	r4, r8
 8008d18:	d9c1      	bls.n	8008c9e <__hexnan+0x7a>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	2501      	movs	r5, #1
 8008d1e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008d22:	3c04      	subs	r4, #4
 8008d24:	6822      	ldr	r2, [r4, #0]
 8008d26:	f000 000f 	and.w	r0, r0, #15
 8008d2a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008d2e:	6020      	str	r0, [r4, #0]
 8008d30:	e7b5      	b.n	8008c9e <__hexnan+0x7a>
 8008d32:	2508      	movs	r5, #8
 8008d34:	e7b3      	b.n	8008c9e <__hexnan+0x7a>
 8008d36:	9b01      	ldr	r3, [sp, #4]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d0dd      	beq.n	8008cf8 <__hexnan+0xd4>
 8008d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d40:	f1c3 0320 	rsb	r3, r3, #32
 8008d44:	40da      	lsrs	r2, r3
 8008d46:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008d50:	e7d2      	b.n	8008cf8 <__hexnan+0xd4>
 8008d52:	3f04      	subs	r7, #4
 8008d54:	e7d0      	b.n	8008cf8 <__hexnan+0xd4>
 8008d56:	2004      	movs	r0, #4
 8008d58:	e7d5      	b.n	8008d06 <__hexnan+0xe2>

08008d5a <__ascii_mbtowc>:
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	b901      	cbnz	r1, 8008d60 <__ascii_mbtowc+0x6>
 8008d5e:	a901      	add	r1, sp, #4
 8008d60:	b142      	cbz	r2, 8008d74 <__ascii_mbtowc+0x1a>
 8008d62:	b14b      	cbz	r3, 8008d78 <__ascii_mbtowc+0x1e>
 8008d64:	7813      	ldrb	r3, [r2, #0]
 8008d66:	600b      	str	r3, [r1, #0]
 8008d68:	7812      	ldrb	r2, [r2, #0]
 8008d6a:	1e10      	subs	r0, r2, #0
 8008d6c:	bf18      	it	ne
 8008d6e:	2001      	movne	r0, #1
 8008d70:	b002      	add	sp, #8
 8008d72:	4770      	bx	lr
 8008d74:	4610      	mov	r0, r2
 8008d76:	e7fb      	b.n	8008d70 <__ascii_mbtowc+0x16>
 8008d78:	f06f 0001 	mvn.w	r0, #1
 8008d7c:	e7f8      	b.n	8008d70 <__ascii_mbtowc+0x16>

08008d7e <_realloc_r>:
 8008d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d82:	4607      	mov	r7, r0
 8008d84:	4614      	mov	r4, r2
 8008d86:	460d      	mov	r5, r1
 8008d88:	b921      	cbnz	r1, 8008d94 <_realloc_r+0x16>
 8008d8a:	4611      	mov	r1, r2
 8008d8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d90:	f7fd be80 	b.w	8006a94 <_malloc_r>
 8008d94:	b92a      	cbnz	r2, 8008da2 <_realloc_r+0x24>
 8008d96:	f7fd fe0b 	bl	80069b0 <_free_r>
 8008d9a:	4625      	mov	r5, r4
 8008d9c:	4628      	mov	r0, r5
 8008d9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008da2:	f000 f840 	bl	8008e26 <_malloc_usable_size_r>
 8008da6:	4284      	cmp	r4, r0
 8008da8:	4606      	mov	r6, r0
 8008daa:	d802      	bhi.n	8008db2 <_realloc_r+0x34>
 8008dac:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008db0:	d8f4      	bhi.n	8008d9c <_realloc_r+0x1e>
 8008db2:	4621      	mov	r1, r4
 8008db4:	4638      	mov	r0, r7
 8008db6:	f7fd fe6d 	bl	8006a94 <_malloc_r>
 8008dba:	4680      	mov	r8, r0
 8008dbc:	b908      	cbnz	r0, 8008dc2 <_realloc_r+0x44>
 8008dbe:	4645      	mov	r5, r8
 8008dc0:	e7ec      	b.n	8008d9c <_realloc_r+0x1e>
 8008dc2:	42b4      	cmp	r4, r6
 8008dc4:	4622      	mov	r2, r4
 8008dc6:	4629      	mov	r1, r5
 8008dc8:	bf28      	it	cs
 8008dca:	4632      	movcs	r2, r6
 8008dcc:	f7ff fc46 	bl	800865c <memcpy>
 8008dd0:	4629      	mov	r1, r5
 8008dd2:	4638      	mov	r0, r7
 8008dd4:	f7fd fdec 	bl	80069b0 <_free_r>
 8008dd8:	e7f1      	b.n	8008dbe <_realloc_r+0x40>

08008dda <__ascii_wctomb>:
 8008dda:	4603      	mov	r3, r0
 8008ddc:	4608      	mov	r0, r1
 8008dde:	b141      	cbz	r1, 8008df2 <__ascii_wctomb+0x18>
 8008de0:	2aff      	cmp	r2, #255	@ 0xff
 8008de2:	d904      	bls.n	8008dee <__ascii_wctomb+0x14>
 8008de4:	228a      	movs	r2, #138	@ 0x8a
 8008de6:	f04f 30ff 	mov.w	r0, #4294967295
 8008dea:	601a      	str	r2, [r3, #0]
 8008dec:	4770      	bx	lr
 8008dee:	2001      	movs	r0, #1
 8008df0:	700a      	strb	r2, [r1, #0]
 8008df2:	4770      	bx	lr

08008df4 <fiprintf>:
 8008df4:	b40e      	push	{r1, r2, r3}
 8008df6:	b503      	push	{r0, r1, lr}
 8008df8:	4601      	mov	r1, r0
 8008dfa:	ab03      	add	r3, sp, #12
 8008dfc:	4805      	ldr	r0, [pc, #20]	@ (8008e14 <fiprintf+0x20>)
 8008dfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e02:	6800      	ldr	r0, [r0, #0]
 8008e04:	9301      	str	r3, [sp, #4]
 8008e06:	f000 f83d 	bl	8008e84 <_vfiprintf_r>
 8008e0a:	b002      	add	sp, #8
 8008e0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e10:	b003      	add	sp, #12
 8008e12:	4770      	bx	lr
 8008e14:	20000020 	.word	0x20000020

08008e18 <abort>:
 8008e18:	2006      	movs	r0, #6
 8008e1a:	b508      	push	{r3, lr}
 8008e1c:	f000 fa06 	bl	800922c <raise>
 8008e20:	2001      	movs	r0, #1
 8008e22:	f7f8 ff88 	bl	8001d36 <_exit>

08008e26 <_malloc_usable_size_r>:
 8008e26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e2a:	1f18      	subs	r0, r3, #4
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	bfbc      	itt	lt
 8008e30:	580b      	ldrlt	r3, [r1, r0]
 8008e32:	18c0      	addlt	r0, r0, r3
 8008e34:	4770      	bx	lr

08008e36 <__sfputc_r>:
 8008e36:	6893      	ldr	r3, [r2, #8]
 8008e38:	b410      	push	{r4}
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	6093      	str	r3, [r2, #8]
 8008e40:	da07      	bge.n	8008e52 <__sfputc_r+0x1c>
 8008e42:	6994      	ldr	r4, [r2, #24]
 8008e44:	42a3      	cmp	r3, r4
 8008e46:	db01      	blt.n	8008e4c <__sfputc_r+0x16>
 8008e48:	290a      	cmp	r1, #10
 8008e4a:	d102      	bne.n	8008e52 <__sfputc_r+0x1c>
 8008e4c:	bc10      	pop	{r4}
 8008e4e:	f000 b931 	b.w	80090b4 <__swbuf_r>
 8008e52:	6813      	ldr	r3, [r2, #0]
 8008e54:	1c58      	adds	r0, r3, #1
 8008e56:	6010      	str	r0, [r2, #0]
 8008e58:	7019      	strb	r1, [r3, #0]
 8008e5a:	4608      	mov	r0, r1
 8008e5c:	bc10      	pop	{r4}
 8008e5e:	4770      	bx	lr

08008e60 <__sfputs_r>:
 8008e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e62:	4606      	mov	r6, r0
 8008e64:	460f      	mov	r7, r1
 8008e66:	4614      	mov	r4, r2
 8008e68:	18d5      	adds	r5, r2, r3
 8008e6a:	42ac      	cmp	r4, r5
 8008e6c:	d101      	bne.n	8008e72 <__sfputs_r+0x12>
 8008e6e:	2000      	movs	r0, #0
 8008e70:	e007      	b.n	8008e82 <__sfputs_r+0x22>
 8008e72:	463a      	mov	r2, r7
 8008e74:	4630      	mov	r0, r6
 8008e76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e7a:	f7ff ffdc 	bl	8008e36 <__sfputc_r>
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	d1f3      	bne.n	8008e6a <__sfputs_r+0xa>
 8008e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008e84 <_vfiprintf_r>:
 8008e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e88:	460d      	mov	r5, r1
 8008e8a:	4614      	mov	r4, r2
 8008e8c:	4698      	mov	r8, r3
 8008e8e:	4606      	mov	r6, r0
 8008e90:	b09d      	sub	sp, #116	@ 0x74
 8008e92:	b118      	cbz	r0, 8008e9c <_vfiprintf_r+0x18>
 8008e94:	6a03      	ldr	r3, [r0, #32]
 8008e96:	b90b      	cbnz	r3, 8008e9c <_vfiprintf_r+0x18>
 8008e98:	f7fc fdc8 	bl	8005a2c <__sinit>
 8008e9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e9e:	07d9      	lsls	r1, r3, #31
 8008ea0:	d405      	bmi.n	8008eae <_vfiprintf_r+0x2a>
 8008ea2:	89ab      	ldrh	r3, [r5, #12]
 8008ea4:	059a      	lsls	r2, r3, #22
 8008ea6:	d402      	bmi.n	8008eae <_vfiprintf_r+0x2a>
 8008ea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eaa:	f7fc ff0e 	bl	8005cca <__retarget_lock_acquire_recursive>
 8008eae:	89ab      	ldrh	r3, [r5, #12]
 8008eb0:	071b      	lsls	r3, r3, #28
 8008eb2:	d501      	bpl.n	8008eb8 <_vfiprintf_r+0x34>
 8008eb4:	692b      	ldr	r3, [r5, #16]
 8008eb6:	b99b      	cbnz	r3, 8008ee0 <_vfiprintf_r+0x5c>
 8008eb8:	4629      	mov	r1, r5
 8008eba:	4630      	mov	r0, r6
 8008ebc:	f000 f938 	bl	8009130 <__swsetup_r>
 8008ec0:	b170      	cbz	r0, 8008ee0 <_vfiprintf_r+0x5c>
 8008ec2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ec4:	07dc      	lsls	r4, r3, #31
 8008ec6:	d504      	bpl.n	8008ed2 <_vfiprintf_r+0x4e>
 8008ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8008ecc:	b01d      	add	sp, #116	@ 0x74
 8008ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ed2:	89ab      	ldrh	r3, [r5, #12]
 8008ed4:	0598      	lsls	r0, r3, #22
 8008ed6:	d4f7      	bmi.n	8008ec8 <_vfiprintf_r+0x44>
 8008ed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eda:	f7fc fef7 	bl	8005ccc <__retarget_lock_release_recursive>
 8008ede:	e7f3      	b.n	8008ec8 <_vfiprintf_r+0x44>
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ee4:	2320      	movs	r3, #32
 8008ee6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008eea:	2330      	movs	r3, #48	@ 0x30
 8008eec:	f04f 0901 	mov.w	r9, #1
 8008ef0:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ef4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80090a0 <_vfiprintf_r+0x21c>
 8008ef8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008efc:	4623      	mov	r3, r4
 8008efe:	469a      	mov	sl, r3
 8008f00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f04:	b10a      	cbz	r2, 8008f0a <_vfiprintf_r+0x86>
 8008f06:	2a25      	cmp	r2, #37	@ 0x25
 8008f08:	d1f9      	bne.n	8008efe <_vfiprintf_r+0x7a>
 8008f0a:	ebba 0b04 	subs.w	fp, sl, r4
 8008f0e:	d00b      	beq.n	8008f28 <_vfiprintf_r+0xa4>
 8008f10:	465b      	mov	r3, fp
 8008f12:	4622      	mov	r2, r4
 8008f14:	4629      	mov	r1, r5
 8008f16:	4630      	mov	r0, r6
 8008f18:	f7ff ffa2 	bl	8008e60 <__sfputs_r>
 8008f1c:	3001      	adds	r0, #1
 8008f1e:	f000 80a7 	beq.w	8009070 <_vfiprintf_r+0x1ec>
 8008f22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f24:	445a      	add	r2, fp
 8008f26:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f28:	f89a 3000 	ldrb.w	r3, [sl]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	f000 809f 	beq.w	8009070 <_vfiprintf_r+0x1ec>
 8008f32:	2300      	movs	r3, #0
 8008f34:	f04f 32ff 	mov.w	r2, #4294967295
 8008f38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f3c:	f10a 0a01 	add.w	sl, sl, #1
 8008f40:	9304      	str	r3, [sp, #16]
 8008f42:	9307      	str	r3, [sp, #28]
 8008f44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f48:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f4a:	4654      	mov	r4, sl
 8008f4c:	2205      	movs	r2, #5
 8008f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f52:	4853      	ldr	r0, [pc, #332]	@ (80090a0 <_vfiprintf_r+0x21c>)
 8008f54:	f7fc febb 	bl	8005cce <memchr>
 8008f58:	9a04      	ldr	r2, [sp, #16]
 8008f5a:	b9d8      	cbnz	r0, 8008f94 <_vfiprintf_r+0x110>
 8008f5c:	06d1      	lsls	r1, r2, #27
 8008f5e:	bf44      	itt	mi
 8008f60:	2320      	movmi	r3, #32
 8008f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f66:	0713      	lsls	r3, r2, #28
 8008f68:	bf44      	itt	mi
 8008f6a:	232b      	movmi	r3, #43	@ 0x2b
 8008f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f70:	f89a 3000 	ldrb.w	r3, [sl]
 8008f74:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f76:	d015      	beq.n	8008fa4 <_vfiprintf_r+0x120>
 8008f78:	4654      	mov	r4, sl
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	f04f 0c0a 	mov.w	ip, #10
 8008f80:	9a07      	ldr	r2, [sp, #28]
 8008f82:	4621      	mov	r1, r4
 8008f84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f88:	3b30      	subs	r3, #48	@ 0x30
 8008f8a:	2b09      	cmp	r3, #9
 8008f8c:	d94b      	bls.n	8009026 <_vfiprintf_r+0x1a2>
 8008f8e:	b1b0      	cbz	r0, 8008fbe <_vfiprintf_r+0x13a>
 8008f90:	9207      	str	r2, [sp, #28]
 8008f92:	e014      	b.n	8008fbe <_vfiprintf_r+0x13a>
 8008f94:	eba0 0308 	sub.w	r3, r0, r8
 8008f98:	fa09 f303 	lsl.w	r3, r9, r3
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	46a2      	mov	sl, r4
 8008fa0:	9304      	str	r3, [sp, #16]
 8008fa2:	e7d2      	b.n	8008f4a <_vfiprintf_r+0xc6>
 8008fa4:	9b03      	ldr	r3, [sp, #12]
 8008fa6:	1d19      	adds	r1, r3, #4
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	9103      	str	r1, [sp, #12]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	bfbb      	ittet	lt
 8008fb0:	425b      	neglt	r3, r3
 8008fb2:	f042 0202 	orrlt.w	r2, r2, #2
 8008fb6:	9307      	strge	r3, [sp, #28]
 8008fb8:	9307      	strlt	r3, [sp, #28]
 8008fba:	bfb8      	it	lt
 8008fbc:	9204      	strlt	r2, [sp, #16]
 8008fbe:	7823      	ldrb	r3, [r4, #0]
 8008fc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8008fc2:	d10a      	bne.n	8008fda <_vfiprintf_r+0x156>
 8008fc4:	7863      	ldrb	r3, [r4, #1]
 8008fc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fc8:	d132      	bne.n	8009030 <_vfiprintf_r+0x1ac>
 8008fca:	9b03      	ldr	r3, [sp, #12]
 8008fcc:	3402      	adds	r4, #2
 8008fce:	1d1a      	adds	r2, r3, #4
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	9203      	str	r2, [sp, #12]
 8008fd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008fd8:	9305      	str	r3, [sp, #20]
 8008fda:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80090a4 <_vfiprintf_r+0x220>
 8008fde:	2203      	movs	r2, #3
 8008fe0:	4650      	mov	r0, sl
 8008fe2:	7821      	ldrb	r1, [r4, #0]
 8008fe4:	f7fc fe73 	bl	8005cce <memchr>
 8008fe8:	b138      	cbz	r0, 8008ffa <_vfiprintf_r+0x176>
 8008fea:	2240      	movs	r2, #64	@ 0x40
 8008fec:	9b04      	ldr	r3, [sp, #16]
 8008fee:	eba0 000a 	sub.w	r0, r0, sl
 8008ff2:	4082      	lsls	r2, r0
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	3401      	adds	r4, #1
 8008ff8:	9304      	str	r3, [sp, #16]
 8008ffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ffe:	2206      	movs	r2, #6
 8009000:	4829      	ldr	r0, [pc, #164]	@ (80090a8 <_vfiprintf_r+0x224>)
 8009002:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009006:	f7fc fe62 	bl	8005cce <memchr>
 800900a:	2800      	cmp	r0, #0
 800900c:	d03f      	beq.n	800908e <_vfiprintf_r+0x20a>
 800900e:	4b27      	ldr	r3, [pc, #156]	@ (80090ac <_vfiprintf_r+0x228>)
 8009010:	bb1b      	cbnz	r3, 800905a <_vfiprintf_r+0x1d6>
 8009012:	9b03      	ldr	r3, [sp, #12]
 8009014:	3307      	adds	r3, #7
 8009016:	f023 0307 	bic.w	r3, r3, #7
 800901a:	3308      	adds	r3, #8
 800901c:	9303      	str	r3, [sp, #12]
 800901e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009020:	443b      	add	r3, r7
 8009022:	9309      	str	r3, [sp, #36]	@ 0x24
 8009024:	e76a      	b.n	8008efc <_vfiprintf_r+0x78>
 8009026:	460c      	mov	r4, r1
 8009028:	2001      	movs	r0, #1
 800902a:	fb0c 3202 	mla	r2, ip, r2, r3
 800902e:	e7a8      	b.n	8008f82 <_vfiprintf_r+0xfe>
 8009030:	2300      	movs	r3, #0
 8009032:	f04f 0c0a 	mov.w	ip, #10
 8009036:	4619      	mov	r1, r3
 8009038:	3401      	adds	r4, #1
 800903a:	9305      	str	r3, [sp, #20]
 800903c:	4620      	mov	r0, r4
 800903e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009042:	3a30      	subs	r2, #48	@ 0x30
 8009044:	2a09      	cmp	r2, #9
 8009046:	d903      	bls.n	8009050 <_vfiprintf_r+0x1cc>
 8009048:	2b00      	cmp	r3, #0
 800904a:	d0c6      	beq.n	8008fda <_vfiprintf_r+0x156>
 800904c:	9105      	str	r1, [sp, #20]
 800904e:	e7c4      	b.n	8008fda <_vfiprintf_r+0x156>
 8009050:	4604      	mov	r4, r0
 8009052:	2301      	movs	r3, #1
 8009054:	fb0c 2101 	mla	r1, ip, r1, r2
 8009058:	e7f0      	b.n	800903c <_vfiprintf_r+0x1b8>
 800905a:	ab03      	add	r3, sp, #12
 800905c:	9300      	str	r3, [sp, #0]
 800905e:	462a      	mov	r2, r5
 8009060:	4630      	mov	r0, r6
 8009062:	4b13      	ldr	r3, [pc, #76]	@ (80090b0 <_vfiprintf_r+0x22c>)
 8009064:	a904      	add	r1, sp, #16
 8009066:	f7fb fe8f 	bl	8004d88 <_printf_float>
 800906a:	4607      	mov	r7, r0
 800906c:	1c78      	adds	r0, r7, #1
 800906e:	d1d6      	bne.n	800901e <_vfiprintf_r+0x19a>
 8009070:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009072:	07d9      	lsls	r1, r3, #31
 8009074:	d405      	bmi.n	8009082 <_vfiprintf_r+0x1fe>
 8009076:	89ab      	ldrh	r3, [r5, #12]
 8009078:	059a      	lsls	r2, r3, #22
 800907a:	d402      	bmi.n	8009082 <_vfiprintf_r+0x1fe>
 800907c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800907e:	f7fc fe25 	bl	8005ccc <__retarget_lock_release_recursive>
 8009082:	89ab      	ldrh	r3, [r5, #12]
 8009084:	065b      	lsls	r3, r3, #25
 8009086:	f53f af1f 	bmi.w	8008ec8 <_vfiprintf_r+0x44>
 800908a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800908c:	e71e      	b.n	8008ecc <_vfiprintf_r+0x48>
 800908e:	ab03      	add	r3, sp, #12
 8009090:	9300      	str	r3, [sp, #0]
 8009092:	462a      	mov	r2, r5
 8009094:	4630      	mov	r0, r6
 8009096:	4b06      	ldr	r3, [pc, #24]	@ (80090b0 <_vfiprintf_r+0x22c>)
 8009098:	a904      	add	r1, sp, #16
 800909a:	f7fc f913 	bl	80052c4 <_printf_i>
 800909e:	e7e4      	b.n	800906a <_vfiprintf_r+0x1e6>
 80090a0:	080097d7 	.word	0x080097d7
 80090a4:	080097dd 	.word	0x080097dd
 80090a8:	080097e1 	.word	0x080097e1
 80090ac:	08004d89 	.word	0x08004d89
 80090b0:	08008e61 	.word	0x08008e61

080090b4 <__swbuf_r>:
 80090b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b6:	460e      	mov	r6, r1
 80090b8:	4614      	mov	r4, r2
 80090ba:	4605      	mov	r5, r0
 80090bc:	b118      	cbz	r0, 80090c6 <__swbuf_r+0x12>
 80090be:	6a03      	ldr	r3, [r0, #32]
 80090c0:	b90b      	cbnz	r3, 80090c6 <__swbuf_r+0x12>
 80090c2:	f7fc fcb3 	bl	8005a2c <__sinit>
 80090c6:	69a3      	ldr	r3, [r4, #24]
 80090c8:	60a3      	str	r3, [r4, #8]
 80090ca:	89a3      	ldrh	r3, [r4, #12]
 80090cc:	071a      	lsls	r2, r3, #28
 80090ce:	d501      	bpl.n	80090d4 <__swbuf_r+0x20>
 80090d0:	6923      	ldr	r3, [r4, #16]
 80090d2:	b943      	cbnz	r3, 80090e6 <__swbuf_r+0x32>
 80090d4:	4621      	mov	r1, r4
 80090d6:	4628      	mov	r0, r5
 80090d8:	f000 f82a 	bl	8009130 <__swsetup_r>
 80090dc:	b118      	cbz	r0, 80090e6 <__swbuf_r+0x32>
 80090de:	f04f 37ff 	mov.w	r7, #4294967295
 80090e2:	4638      	mov	r0, r7
 80090e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	6922      	ldr	r2, [r4, #16]
 80090ea:	b2f6      	uxtb	r6, r6
 80090ec:	1a98      	subs	r0, r3, r2
 80090ee:	6963      	ldr	r3, [r4, #20]
 80090f0:	4637      	mov	r7, r6
 80090f2:	4283      	cmp	r3, r0
 80090f4:	dc05      	bgt.n	8009102 <__swbuf_r+0x4e>
 80090f6:	4621      	mov	r1, r4
 80090f8:	4628      	mov	r0, r5
 80090fa:	f7ff fa4b 	bl	8008594 <_fflush_r>
 80090fe:	2800      	cmp	r0, #0
 8009100:	d1ed      	bne.n	80090de <__swbuf_r+0x2a>
 8009102:	68a3      	ldr	r3, [r4, #8]
 8009104:	3b01      	subs	r3, #1
 8009106:	60a3      	str	r3, [r4, #8]
 8009108:	6823      	ldr	r3, [r4, #0]
 800910a:	1c5a      	adds	r2, r3, #1
 800910c:	6022      	str	r2, [r4, #0]
 800910e:	701e      	strb	r6, [r3, #0]
 8009110:	6962      	ldr	r2, [r4, #20]
 8009112:	1c43      	adds	r3, r0, #1
 8009114:	429a      	cmp	r2, r3
 8009116:	d004      	beq.n	8009122 <__swbuf_r+0x6e>
 8009118:	89a3      	ldrh	r3, [r4, #12]
 800911a:	07db      	lsls	r3, r3, #31
 800911c:	d5e1      	bpl.n	80090e2 <__swbuf_r+0x2e>
 800911e:	2e0a      	cmp	r6, #10
 8009120:	d1df      	bne.n	80090e2 <__swbuf_r+0x2e>
 8009122:	4621      	mov	r1, r4
 8009124:	4628      	mov	r0, r5
 8009126:	f7ff fa35 	bl	8008594 <_fflush_r>
 800912a:	2800      	cmp	r0, #0
 800912c:	d0d9      	beq.n	80090e2 <__swbuf_r+0x2e>
 800912e:	e7d6      	b.n	80090de <__swbuf_r+0x2a>

08009130 <__swsetup_r>:
 8009130:	b538      	push	{r3, r4, r5, lr}
 8009132:	4b29      	ldr	r3, [pc, #164]	@ (80091d8 <__swsetup_r+0xa8>)
 8009134:	4605      	mov	r5, r0
 8009136:	6818      	ldr	r0, [r3, #0]
 8009138:	460c      	mov	r4, r1
 800913a:	b118      	cbz	r0, 8009144 <__swsetup_r+0x14>
 800913c:	6a03      	ldr	r3, [r0, #32]
 800913e:	b90b      	cbnz	r3, 8009144 <__swsetup_r+0x14>
 8009140:	f7fc fc74 	bl	8005a2c <__sinit>
 8009144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009148:	0719      	lsls	r1, r3, #28
 800914a:	d422      	bmi.n	8009192 <__swsetup_r+0x62>
 800914c:	06da      	lsls	r2, r3, #27
 800914e:	d407      	bmi.n	8009160 <__swsetup_r+0x30>
 8009150:	2209      	movs	r2, #9
 8009152:	602a      	str	r2, [r5, #0]
 8009154:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009158:	f04f 30ff 	mov.w	r0, #4294967295
 800915c:	81a3      	strh	r3, [r4, #12]
 800915e:	e033      	b.n	80091c8 <__swsetup_r+0x98>
 8009160:	0758      	lsls	r0, r3, #29
 8009162:	d512      	bpl.n	800918a <__swsetup_r+0x5a>
 8009164:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009166:	b141      	cbz	r1, 800917a <__swsetup_r+0x4a>
 8009168:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800916c:	4299      	cmp	r1, r3
 800916e:	d002      	beq.n	8009176 <__swsetup_r+0x46>
 8009170:	4628      	mov	r0, r5
 8009172:	f7fd fc1d 	bl	80069b0 <_free_r>
 8009176:	2300      	movs	r3, #0
 8009178:	6363      	str	r3, [r4, #52]	@ 0x34
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009180:	81a3      	strh	r3, [r4, #12]
 8009182:	2300      	movs	r3, #0
 8009184:	6063      	str	r3, [r4, #4]
 8009186:	6923      	ldr	r3, [r4, #16]
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	f043 0308 	orr.w	r3, r3, #8
 8009190:	81a3      	strh	r3, [r4, #12]
 8009192:	6923      	ldr	r3, [r4, #16]
 8009194:	b94b      	cbnz	r3, 80091aa <__swsetup_r+0x7a>
 8009196:	89a3      	ldrh	r3, [r4, #12]
 8009198:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800919c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091a0:	d003      	beq.n	80091aa <__swsetup_r+0x7a>
 80091a2:	4621      	mov	r1, r4
 80091a4:	4628      	mov	r0, r5
 80091a6:	f000 f882 	bl	80092ae <__smakebuf_r>
 80091aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091ae:	f013 0201 	ands.w	r2, r3, #1
 80091b2:	d00a      	beq.n	80091ca <__swsetup_r+0x9a>
 80091b4:	2200      	movs	r2, #0
 80091b6:	60a2      	str	r2, [r4, #8]
 80091b8:	6962      	ldr	r2, [r4, #20]
 80091ba:	4252      	negs	r2, r2
 80091bc:	61a2      	str	r2, [r4, #24]
 80091be:	6922      	ldr	r2, [r4, #16]
 80091c0:	b942      	cbnz	r2, 80091d4 <__swsetup_r+0xa4>
 80091c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80091c6:	d1c5      	bne.n	8009154 <__swsetup_r+0x24>
 80091c8:	bd38      	pop	{r3, r4, r5, pc}
 80091ca:	0799      	lsls	r1, r3, #30
 80091cc:	bf58      	it	pl
 80091ce:	6962      	ldrpl	r2, [r4, #20]
 80091d0:	60a2      	str	r2, [r4, #8]
 80091d2:	e7f4      	b.n	80091be <__swsetup_r+0x8e>
 80091d4:	2000      	movs	r0, #0
 80091d6:	e7f7      	b.n	80091c8 <__swsetup_r+0x98>
 80091d8:	20000020 	.word	0x20000020

080091dc <_raise_r>:
 80091dc:	291f      	cmp	r1, #31
 80091de:	b538      	push	{r3, r4, r5, lr}
 80091e0:	4605      	mov	r5, r0
 80091e2:	460c      	mov	r4, r1
 80091e4:	d904      	bls.n	80091f0 <_raise_r+0x14>
 80091e6:	2316      	movs	r3, #22
 80091e8:	6003      	str	r3, [r0, #0]
 80091ea:	f04f 30ff 	mov.w	r0, #4294967295
 80091ee:	bd38      	pop	{r3, r4, r5, pc}
 80091f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80091f2:	b112      	cbz	r2, 80091fa <_raise_r+0x1e>
 80091f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091f8:	b94b      	cbnz	r3, 800920e <_raise_r+0x32>
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 f830 	bl	8009260 <_getpid_r>
 8009200:	4622      	mov	r2, r4
 8009202:	4601      	mov	r1, r0
 8009204:	4628      	mov	r0, r5
 8009206:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800920a:	f000 b817 	b.w	800923c <_kill_r>
 800920e:	2b01      	cmp	r3, #1
 8009210:	d00a      	beq.n	8009228 <_raise_r+0x4c>
 8009212:	1c59      	adds	r1, r3, #1
 8009214:	d103      	bne.n	800921e <_raise_r+0x42>
 8009216:	2316      	movs	r3, #22
 8009218:	6003      	str	r3, [r0, #0]
 800921a:	2001      	movs	r0, #1
 800921c:	e7e7      	b.n	80091ee <_raise_r+0x12>
 800921e:	2100      	movs	r1, #0
 8009220:	4620      	mov	r0, r4
 8009222:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009226:	4798      	blx	r3
 8009228:	2000      	movs	r0, #0
 800922a:	e7e0      	b.n	80091ee <_raise_r+0x12>

0800922c <raise>:
 800922c:	4b02      	ldr	r3, [pc, #8]	@ (8009238 <raise+0xc>)
 800922e:	4601      	mov	r1, r0
 8009230:	6818      	ldr	r0, [r3, #0]
 8009232:	f7ff bfd3 	b.w	80091dc <_raise_r>
 8009236:	bf00      	nop
 8009238:	20000020 	.word	0x20000020

0800923c <_kill_r>:
 800923c:	b538      	push	{r3, r4, r5, lr}
 800923e:	2300      	movs	r3, #0
 8009240:	4d06      	ldr	r5, [pc, #24]	@ (800925c <_kill_r+0x20>)
 8009242:	4604      	mov	r4, r0
 8009244:	4608      	mov	r0, r1
 8009246:	4611      	mov	r1, r2
 8009248:	602b      	str	r3, [r5, #0]
 800924a:	f7f8 fd64 	bl	8001d16 <_kill>
 800924e:	1c43      	adds	r3, r0, #1
 8009250:	d102      	bne.n	8009258 <_kill_r+0x1c>
 8009252:	682b      	ldr	r3, [r5, #0]
 8009254:	b103      	cbz	r3, 8009258 <_kill_r+0x1c>
 8009256:	6023      	str	r3, [r4, #0]
 8009258:	bd38      	pop	{r3, r4, r5, pc}
 800925a:	bf00      	nop
 800925c:	20000420 	.word	0x20000420

08009260 <_getpid_r>:
 8009260:	f7f8 bd52 	b.w	8001d08 <_getpid>

08009264 <__swhatbuf_r>:
 8009264:	b570      	push	{r4, r5, r6, lr}
 8009266:	460c      	mov	r4, r1
 8009268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800926c:	4615      	mov	r5, r2
 800926e:	2900      	cmp	r1, #0
 8009270:	461e      	mov	r6, r3
 8009272:	b096      	sub	sp, #88	@ 0x58
 8009274:	da0c      	bge.n	8009290 <__swhatbuf_r+0x2c>
 8009276:	89a3      	ldrh	r3, [r4, #12]
 8009278:	2100      	movs	r1, #0
 800927a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800927e:	bf14      	ite	ne
 8009280:	2340      	movne	r3, #64	@ 0x40
 8009282:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009286:	2000      	movs	r0, #0
 8009288:	6031      	str	r1, [r6, #0]
 800928a:	602b      	str	r3, [r5, #0]
 800928c:	b016      	add	sp, #88	@ 0x58
 800928e:	bd70      	pop	{r4, r5, r6, pc}
 8009290:	466a      	mov	r2, sp
 8009292:	f000 f849 	bl	8009328 <_fstat_r>
 8009296:	2800      	cmp	r0, #0
 8009298:	dbed      	blt.n	8009276 <__swhatbuf_r+0x12>
 800929a:	9901      	ldr	r1, [sp, #4]
 800929c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092a0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092a4:	4259      	negs	r1, r3
 80092a6:	4159      	adcs	r1, r3
 80092a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092ac:	e7eb      	b.n	8009286 <__swhatbuf_r+0x22>

080092ae <__smakebuf_r>:
 80092ae:	898b      	ldrh	r3, [r1, #12]
 80092b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092b2:	079d      	lsls	r5, r3, #30
 80092b4:	4606      	mov	r6, r0
 80092b6:	460c      	mov	r4, r1
 80092b8:	d507      	bpl.n	80092ca <__smakebuf_r+0x1c>
 80092ba:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80092be:	6023      	str	r3, [r4, #0]
 80092c0:	6123      	str	r3, [r4, #16]
 80092c2:	2301      	movs	r3, #1
 80092c4:	6163      	str	r3, [r4, #20]
 80092c6:	b003      	add	sp, #12
 80092c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092ca:	466a      	mov	r2, sp
 80092cc:	ab01      	add	r3, sp, #4
 80092ce:	f7ff ffc9 	bl	8009264 <__swhatbuf_r>
 80092d2:	9f00      	ldr	r7, [sp, #0]
 80092d4:	4605      	mov	r5, r0
 80092d6:	4639      	mov	r1, r7
 80092d8:	4630      	mov	r0, r6
 80092da:	f7fd fbdb 	bl	8006a94 <_malloc_r>
 80092de:	b948      	cbnz	r0, 80092f4 <__smakebuf_r+0x46>
 80092e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092e4:	059a      	lsls	r2, r3, #22
 80092e6:	d4ee      	bmi.n	80092c6 <__smakebuf_r+0x18>
 80092e8:	f023 0303 	bic.w	r3, r3, #3
 80092ec:	f043 0302 	orr.w	r3, r3, #2
 80092f0:	81a3      	strh	r3, [r4, #12]
 80092f2:	e7e2      	b.n	80092ba <__smakebuf_r+0xc>
 80092f4:	89a3      	ldrh	r3, [r4, #12]
 80092f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092fe:	81a3      	strh	r3, [r4, #12]
 8009300:	9b01      	ldr	r3, [sp, #4]
 8009302:	6020      	str	r0, [r4, #0]
 8009304:	b15b      	cbz	r3, 800931e <__smakebuf_r+0x70>
 8009306:	4630      	mov	r0, r6
 8009308:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800930c:	f000 f81e 	bl	800934c <_isatty_r>
 8009310:	b128      	cbz	r0, 800931e <__smakebuf_r+0x70>
 8009312:	89a3      	ldrh	r3, [r4, #12]
 8009314:	f023 0303 	bic.w	r3, r3, #3
 8009318:	f043 0301 	orr.w	r3, r3, #1
 800931c:	81a3      	strh	r3, [r4, #12]
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	431d      	orrs	r5, r3
 8009322:	81a5      	strh	r5, [r4, #12]
 8009324:	e7cf      	b.n	80092c6 <__smakebuf_r+0x18>
	...

08009328 <_fstat_r>:
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	2300      	movs	r3, #0
 800932c:	4d06      	ldr	r5, [pc, #24]	@ (8009348 <_fstat_r+0x20>)
 800932e:	4604      	mov	r4, r0
 8009330:	4608      	mov	r0, r1
 8009332:	4611      	mov	r1, r2
 8009334:	602b      	str	r3, [r5, #0]
 8009336:	f7f8 fd4d 	bl	8001dd4 <_fstat>
 800933a:	1c43      	adds	r3, r0, #1
 800933c:	d102      	bne.n	8009344 <_fstat_r+0x1c>
 800933e:	682b      	ldr	r3, [r5, #0]
 8009340:	b103      	cbz	r3, 8009344 <_fstat_r+0x1c>
 8009342:	6023      	str	r3, [r4, #0]
 8009344:	bd38      	pop	{r3, r4, r5, pc}
 8009346:	bf00      	nop
 8009348:	20000420 	.word	0x20000420

0800934c <_isatty_r>:
 800934c:	b538      	push	{r3, r4, r5, lr}
 800934e:	2300      	movs	r3, #0
 8009350:	4d05      	ldr	r5, [pc, #20]	@ (8009368 <_isatty_r+0x1c>)
 8009352:	4604      	mov	r4, r0
 8009354:	4608      	mov	r0, r1
 8009356:	602b      	str	r3, [r5, #0]
 8009358:	f7f8 fd4b 	bl	8001df2 <_isatty>
 800935c:	1c43      	adds	r3, r0, #1
 800935e:	d102      	bne.n	8009366 <_isatty_r+0x1a>
 8009360:	682b      	ldr	r3, [r5, #0]
 8009362:	b103      	cbz	r3, 8009366 <_isatty_r+0x1a>
 8009364:	6023      	str	r3, [r4, #0]
 8009366:	bd38      	pop	{r3, r4, r5, pc}
 8009368:	20000420 	.word	0x20000420

0800936c <logf>:
 800936c:	b538      	push	{r3, r4, r5, lr}
 800936e:	4604      	mov	r4, r0
 8009370:	f000 f824 	bl	80093bc <__ieee754_logf>
 8009374:	4621      	mov	r1, r4
 8009376:	4605      	mov	r5, r0
 8009378:	4620      	mov	r0, r4
 800937a:	f7f7 fec9 	bl	8001110 <__aeabi_fcmpun>
 800937e:	b970      	cbnz	r0, 800939e <logf+0x32>
 8009380:	2100      	movs	r1, #0
 8009382:	4620      	mov	r0, r4
 8009384:	f7f7 feba 	bl	80010fc <__aeabi_fcmpgt>
 8009388:	b948      	cbnz	r0, 800939e <logf+0x32>
 800938a:	2100      	movs	r1, #0
 800938c:	4620      	mov	r0, r4
 800938e:	f7f7 fe8d 	bl	80010ac <__aeabi_fcmpeq>
 8009392:	b130      	cbz	r0, 80093a2 <logf+0x36>
 8009394:	f7fc fc6e 	bl	8005c74 <__errno>
 8009398:	2322      	movs	r3, #34	@ 0x22
 800939a:	4d06      	ldr	r5, [pc, #24]	@ (80093b4 <logf+0x48>)
 800939c:	6003      	str	r3, [r0, #0]
 800939e:	4628      	mov	r0, r5
 80093a0:	bd38      	pop	{r3, r4, r5, pc}
 80093a2:	f7fc fc67 	bl	8005c74 <__errno>
 80093a6:	2321      	movs	r3, #33	@ 0x21
 80093a8:	6003      	str	r3, [r0, #0]
 80093aa:	4803      	ldr	r0, [pc, #12]	@ (80093b8 <logf+0x4c>)
 80093ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80093b0:	f7fc bc9c 	b.w	8005cec <nanf>
 80093b4:	ff800000 	.word	0xff800000
 80093b8:	0800982b 	.word	0x0800982b

080093bc <__ieee754_logf>:
 80093bc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80093c0:	4601      	mov	r1, r0
 80093c2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c6:	d106      	bne.n	80093d6 <__ieee754_logf+0x1a>
 80093c8:	2100      	movs	r1, #0
 80093ca:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 80093ce:	f7f7 fd8d 	bl	8000eec <__aeabi_fdiv>
 80093d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093d6:	2800      	cmp	r0, #0
 80093d8:	4604      	mov	r4, r0
 80093da:	da03      	bge.n	80093e4 <__ieee754_logf+0x28>
 80093dc:	f7f7 fbc8 	bl	8000b70 <__aeabi_fsub>
 80093e0:	2100      	movs	r1, #0
 80093e2:	e7f4      	b.n	80093ce <__ieee754_logf+0x12>
 80093e4:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 80093e8:	db02      	blt.n	80093f0 <__ieee754_logf+0x34>
 80093ea:	f7f7 fbc3 	bl	8000b74 <__addsf3>
 80093ee:	e7f0      	b.n	80093d2 <__ieee754_logf+0x16>
 80093f0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80093f4:	da35      	bge.n	8009462 <__ieee754_logf+0xa6>
 80093f6:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 80093fa:	f7f7 fcc3 	bl	8000d84 <__aeabi_fmul>
 80093fe:	f06f 0318 	mvn.w	r3, #24
 8009402:	4604      	mov	r4, r0
 8009404:	15e7      	asrs	r7, r4, #23
 8009406:	3f7f      	subs	r7, #127	@ 0x7f
 8009408:	441f      	add	r7, r3
 800940a:	4b76      	ldr	r3, [pc, #472]	@ (80095e4 <__ieee754_logf+0x228>)
 800940c:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8009410:	4423      	add	r3, r4
 8009412:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 8009416:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 800941a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800941e:	4320      	orrs	r0, r4
 8009420:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8009424:	f7f7 fba4 	bl	8000b70 <__aeabi_fsub>
 8009428:	4b6f      	ldr	r3, [pc, #444]	@ (80095e8 <__ieee754_logf+0x22c>)
 800942a:	f104 020f 	add.w	r2, r4, #15
 800942e:	4013      	ands	r3, r2
 8009430:	4606      	mov	r6, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d143      	bne.n	80094be <__ieee754_logf+0x102>
 8009436:	2100      	movs	r1, #0
 8009438:	f7f7 fe38 	bl	80010ac <__aeabi_fcmpeq>
 800943c:	b198      	cbz	r0, 8009466 <__ieee754_logf+0xaa>
 800943e:	2f00      	cmp	r7, #0
 8009440:	f000 80cd 	beq.w	80095de <__ieee754_logf+0x222>
 8009444:	4638      	mov	r0, r7
 8009446:	f7f7 fc49 	bl	8000cdc <__aeabi_i2f>
 800944a:	4968      	ldr	r1, [pc, #416]	@ (80095ec <__ieee754_logf+0x230>)
 800944c:	4605      	mov	r5, r0
 800944e:	f7f7 fc99 	bl	8000d84 <__aeabi_fmul>
 8009452:	4967      	ldr	r1, [pc, #412]	@ (80095f0 <__ieee754_logf+0x234>)
 8009454:	4604      	mov	r4, r0
 8009456:	4628      	mov	r0, r5
 8009458:	f7f7 fc94 	bl	8000d84 <__aeabi_fmul>
 800945c:	4601      	mov	r1, r0
 800945e:	4620      	mov	r0, r4
 8009460:	e7c3      	b.n	80093ea <__ieee754_logf+0x2e>
 8009462:	2300      	movs	r3, #0
 8009464:	e7ce      	b.n	8009404 <__ieee754_logf+0x48>
 8009466:	4963      	ldr	r1, [pc, #396]	@ (80095f4 <__ieee754_logf+0x238>)
 8009468:	4630      	mov	r0, r6
 800946a:	f7f7 fc8b 	bl	8000d84 <__aeabi_fmul>
 800946e:	4601      	mov	r1, r0
 8009470:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8009474:	f7f7 fb7c 	bl	8000b70 <__aeabi_fsub>
 8009478:	4631      	mov	r1, r6
 800947a:	4604      	mov	r4, r0
 800947c:	4630      	mov	r0, r6
 800947e:	f7f7 fc81 	bl	8000d84 <__aeabi_fmul>
 8009482:	4601      	mov	r1, r0
 8009484:	4620      	mov	r0, r4
 8009486:	f7f7 fc7d 	bl	8000d84 <__aeabi_fmul>
 800948a:	4604      	mov	r4, r0
 800948c:	b90f      	cbnz	r7, 8009492 <__ieee754_logf+0xd6>
 800948e:	4621      	mov	r1, r4
 8009490:	e078      	b.n	8009584 <__ieee754_logf+0x1c8>
 8009492:	4638      	mov	r0, r7
 8009494:	f7f7 fc22 	bl	8000cdc <__aeabi_i2f>
 8009498:	4954      	ldr	r1, [pc, #336]	@ (80095ec <__ieee754_logf+0x230>)
 800949a:	4607      	mov	r7, r0
 800949c:	f7f7 fc72 	bl	8000d84 <__aeabi_fmul>
 80094a0:	4605      	mov	r5, r0
 80094a2:	4638      	mov	r0, r7
 80094a4:	4952      	ldr	r1, [pc, #328]	@ (80095f0 <__ieee754_logf+0x234>)
 80094a6:	f7f7 fc6d 	bl	8000d84 <__aeabi_fmul>
 80094aa:	4601      	mov	r1, r0
 80094ac:	4620      	mov	r0, r4
 80094ae:	f7f7 fb5f 	bl	8000b70 <__aeabi_fsub>
 80094b2:	4631      	mov	r1, r6
 80094b4:	f7f7 fb5c 	bl	8000b70 <__aeabi_fsub>
 80094b8:	4601      	mov	r1, r0
 80094ba:	4628      	mov	r0, r5
 80094bc:	e079      	b.n	80095b2 <__ieee754_logf+0x1f6>
 80094be:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80094c2:	f7f7 fb57 	bl	8000b74 <__addsf3>
 80094c6:	4601      	mov	r1, r0
 80094c8:	4630      	mov	r0, r6
 80094ca:	f7f7 fd0f 	bl	8000eec <__aeabi_fdiv>
 80094ce:	4681      	mov	r9, r0
 80094d0:	4638      	mov	r0, r7
 80094d2:	f7f7 fc03 	bl	8000cdc <__aeabi_i2f>
 80094d6:	4649      	mov	r1, r9
 80094d8:	4680      	mov	r8, r0
 80094da:	4648      	mov	r0, r9
 80094dc:	f7f7 fc52 	bl	8000d84 <__aeabi_fmul>
 80094e0:	4601      	mov	r1, r0
 80094e2:	4682      	mov	sl, r0
 80094e4:	f7f7 fc4e 	bl	8000d84 <__aeabi_fmul>
 80094e8:	4605      	mov	r5, r0
 80094ea:	4943      	ldr	r1, [pc, #268]	@ (80095f8 <__ieee754_logf+0x23c>)
 80094ec:	f7f7 fc4a 	bl	8000d84 <__aeabi_fmul>
 80094f0:	4942      	ldr	r1, [pc, #264]	@ (80095fc <__ieee754_logf+0x240>)
 80094f2:	f7f7 fb3f 	bl	8000b74 <__addsf3>
 80094f6:	4629      	mov	r1, r5
 80094f8:	f7f7 fc44 	bl	8000d84 <__aeabi_fmul>
 80094fc:	4940      	ldr	r1, [pc, #256]	@ (8009600 <__ieee754_logf+0x244>)
 80094fe:	f7f7 fb39 	bl	8000b74 <__addsf3>
 8009502:	4629      	mov	r1, r5
 8009504:	f7f7 fc3e 	bl	8000d84 <__aeabi_fmul>
 8009508:	493e      	ldr	r1, [pc, #248]	@ (8009604 <__ieee754_logf+0x248>)
 800950a:	f7f7 fb33 	bl	8000b74 <__addsf3>
 800950e:	4651      	mov	r1, sl
 8009510:	f7f7 fc38 	bl	8000d84 <__aeabi_fmul>
 8009514:	493c      	ldr	r1, [pc, #240]	@ (8009608 <__ieee754_logf+0x24c>)
 8009516:	4682      	mov	sl, r0
 8009518:	4628      	mov	r0, r5
 800951a:	f7f7 fc33 	bl	8000d84 <__aeabi_fmul>
 800951e:	493b      	ldr	r1, [pc, #236]	@ (800960c <__ieee754_logf+0x250>)
 8009520:	f7f7 fb28 	bl	8000b74 <__addsf3>
 8009524:	4629      	mov	r1, r5
 8009526:	f7f7 fc2d 	bl	8000d84 <__aeabi_fmul>
 800952a:	4939      	ldr	r1, [pc, #228]	@ (8009610 <__ieee754_logf+0x254>)
 800952c:	f7f7 fb22 	bl	8000b74 <__addsf3>
 8009530:	4629      	mov	r1, r5
 8009532:	f7f7 fc27 	bl	8000d84 <__aeabi_fmul>
 8009536:	4601      	mov	r1, r0
 8009538:	4650      	mov	r0, sl
 800953a:	f7f7 fb1b 	bl	8000b74 <__addsf3>
 800953e:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 8009614 <__ieee754_logf+0x258>
 8009542:	4605      	mov	r5, r0
 8009544:	44a3      	add	fp, r4
 8009546:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 800954a:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 800954e:	ea44 040b 	orr.w	r4, r4, fp
 8009552:	2c00      	cmp	r4, #0
 8009554:	dd30      	ble.n	80095b8 <__ieee754_logf+0x1fc>
 8009556:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800955a:	4630      	mov	r0, r6
 800955c:	f7f7 fc12 	bl	8000d84 <__aeabi_fmul>
 8009560:	4631      	mov	r1, r6
 8009562:	f7f7 fc0f 	bl	8000d84 <__aeabi_fmul>
 8009566:	4601      	mov	r1, r0
 8009568:	4604      	mov	r4, r0
 800956a:	4628      	mov	r0, r5
 800956c:	f7f7 fb02 	bl	8000b74 <__addsf3>
 8009570:	4649      	mov	r1, r9
 8009572:	f7f7 fc07 	bl	8000d84 <__aeabi_fmul>
 8009576:	4605      	mov	r5, r0
 8009578:	b937      	cbnz	r7, 8009588 <__ieee754_logf+0x1cc>
 800957a:	4601      	mov	r1, r0
 800957c:	4620      	mov	r0, r4
 800957e:	f7f7 faf7 	bl	8000b70 <__aeabi_fsub>
 8009582:	4601      	mov	r1, r0
 8009584:	4630      	mov	r0, r6
 8009586:	e014      	b.n	80095b2 <__ieee754_logf+0x1f6>
 8009588:	4918      	ldr	r1, [pc, #96]	@ (80095ec <__ieee754_logf+0x230>)
 800958a:	4640      	mov	r0, r8
 800958c:	f7f7 fbfa 	bl	8000d84 <__aeabi_fmul>
 8009590:	4917      	ldr	r1, [pc, #92]	@ (80095f0 <__ieee754_logf+0x234>)
 8009592:	4607      	mov	r7, r0
 8009594:	4640      	mov	r0, r8
 8009596:	f7f7 fbf5 	bl	8000d84 <__aeabi_fmul>
 800959a:	4629      	mov	r1, r5
 800959c:	f7f7 faea 	bl	8000b74 <__addsf3>
 80095a0:	4601      	mov	r1, r0
 80095a2:	4620      	mov	r0, r4
 80095a4:	f7f7 fae4 	bl	8000b70 <__aeabi_fsub>
 80095a8:	4631      	mov	r1, r6
 80095aa:	f7f7 fae1 	bl	8000b70 <__aeabi_fsub>
 80095ae:	4601      	mov	r1, r0
 80095b0:	4638      	mov	r0, r7
 80095b2:	f7f7 fadd 	bl	8000b70 <__aeabi_fsub>
 80095b6:	e70c      	b.n	80093d2 <__ieee754_logf+0x16>
 80095b8:	4601      	mov	r1, r0
 80095ba:	4630      	mov	r0, r6
 80095bc:	f7f7 fad8 	bl	8000b70 <__aeabi_fsub>
 80095c0:	4649      	mov	r1, r9
 80095c2:	f7f7 fbdf 	bl	8000d84 <__aeabi_fmul>
 80095c6:	4604      	mov	r4, r0
 80095c8:	2f00      	cmp	r7, #0
 80095ca:	f43f af60 	beq.w	800948e <__ieee754_logf+0xd2>
 80095ce:	4907      	ldr	r1, [pc, #28]	@ (80095ec <__ieee754_logf+0x230>)
 80095d0:	4640      	mov	r0, r8
 80095d2:	f7f7 fbd7 	bl	8000d84 <__aeabi_fmul>
 80095d6:	4906      	ldr	r1, [pc, #24]	@ (80095f0 <__ieee754_logf+0x234>)
 80095d8:	4605      	mov	r5, r0
 80095da:	4640      	mov	r0, r8
 80095dc:	e763      	b.n	80094a6 <__ieee754_logf+0xea>
 80095de:	2000      	movs	r0, #0
 80095e0:	e6f7      	b.n	80093d2 <__ieee754_logf+0x16>
 80095e2:	bf00      	nop
 80095e4:	004afb20 	.word	0x004afb20
 80095e8:	007ffff0 	.word	0x007ffff0
 80095ec:	3f317180 	.word	0x3f317180
 80095f0:	3717f7d1 	.word	0x3717f7d1
 80095f4:	3eaaaaab 	.word	0x3eaaaaab
 80095f8:	3e178897 	.word	0x3e178897
 80095fc:	3e3a3325 	.word	0x3e3a3325
 8009600:	3e924925 	.word	0x3e924925
 8009604:	3f2aaaab 	.word	0x3f2aaaab
 8009608:	3e1cd04f 	.word	0x3e1cd04f
 800960c:	3e638e29 	.word	0x3e638e29
 8009610:	3ecccccd 	.word	0x3ecccccd
 8009614:	ffcf5c30 	.word	0xffcf5c30

08009618 <_init>:
 8009618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800961a:	bf00      	nop
 800961c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800961e:	bc08      	pop	{r3}
 8009620:	469e      	mov	lr, r3
 8009622:	4770      	bx	lr

08009624 <_fini>:
 8009624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009626:	bf00      	nop
 8009628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800962a:	bc08      	pop	{r3}
 800962c:	469e      	mov	lr, r3
 800962e:	4770      	bx	lr
