--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml multiplier_wrapper.twx multiplier_wrapper.ncd -o
multiplier_wrapper.twr multiplier_wrapper.pcf -ucf multiplier_wrapper.ucf

Design file:              multiplier_wrapper.ncd
Physical constraint file: multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 7.7 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 223067447 paths analyzed, 1441 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.691ns.
--------------------------------------------------------------------------------

Paths for end point out_reg_126 (SLICE_X12Y72.CIN), 3897112 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_54 (FF)
  Destination:          out_reg_126 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.346ns (Levels of Logic = 23)
  Clock Path Skew:      -0.310ns (1.126 - 1.436)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_54 to out_reg_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y99.AQ      Tcko                  0.246   in0_reg<54>
                                                       in0_reg_54
    SLICE_X11Y53.D5      net (fanout=128)      2.614   in0_reg<54>
    SLICE_X11Y53.D       Tilo                  0.053   mult_lut6_akak_inst/pp45<2>
                                                       mult_lut6_akak_inst/lvl0_mult45/LUT6_2
    SLICE_X9Y54.A3       net (fanout=3)        0.378   mult_lut6_akak_inst/pp45<2>
    SLICE_X9Y54.A        Tilo                  0.053   mult_lut6_akak_inst/pp138<2>
                                                       mult_lut6_akak_inst/gpcL0_434/LUT6_0
    SLICE_X14Y53.D4      net (fanout=3)        0.802   mult_lut6_akak_inst/gpcOutL0_434<0>
    SLICE_X14Y53.D       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_43<1>
                                                       mult_lut6_akak_inst/gpcL1_43/LUT6_1
    SLICE_X15Y52.D6      net (fanout=3)        0.265   mult_lut6_akak_inst/gpcOutL1_43<1>
    SLICE_X15Y52.D       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL2_76<2>
                                                       mult_lut6_akak_inst/gpcL2_76/LUT6_2
    SLICE_X17Y54.C5      net (fanout=3)        0.402   mult_lut6_akak_inst/gpcOutL2_76<2>
    SLICE_X17Y54.C       Tilo                  0.053   mult_lut6_akak_inst/pp29<0>
                                                       mult_lut6_akak_inst/gpcL3_7/LUT6_0
    SLICE_X13Y54.A3      net (fanout=2)        0.640   mult_lut6_akak_inst/gpcOutL3_7<0>
    SLICE_X13Y54.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL2_102<0>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd42
    SLICE_X12Y56.B6      net (fanout=2)        0.386   mult_lut6_akak_inst/Madd_adderOut_Madd42
    SLICE_X12Y56.COUT    Topcyb                0.312   out_reg<64>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>49
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X12Y57.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X12Y57.COUT    Tbyp                  0.060   out_reg<68>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X12Y58.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X12Y58.COUT    Tbyp                  0.060   out_reg<72>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X12Y59.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X12Y59.COUT    Tbyp                  0.060   out_reg<76>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X12Y60.CIN     net (fanout=1)        0.022   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X12Y60.COUT    Tbyp                  0.060   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.COUT    Tbyp                  0.060   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>111
    SLICE_X12Y72.CLK     Tcinck                0.061   out_reg<127>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_113
                                                       out_reg_126
    -------------------------------------------------  ---------------------------
    Total                                      7.346ns (1.837ns logic, 5.509ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_48 (FF)
  Destination:          out_reg_126 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.326ns (Levels of Logic = 24)
  Clock Path Skew:      -0.329ns (1.126 - 1.455)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_48 to out_reg_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.AQ      Tcko                  0.246   in0_reg<51>
                                                       in0_reg_48
    SLICE_X8Y47.A6       net (fanout=192)      2.384   in0_reg<48>
    SLICE_X8Y47.A        Tilo                  0.053   mult_lut6_akak_inst/pp28<0>
                                                       mult_lut6_akak_inst/lvl0_mult28/LUT6_0
    SLICE_X13Y47.A6      net (fanout=3)        0.290   mult_lut6_akak_inst/pp28<0>
    SLICE_X13Y47.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL0_402<1>
                                                       mult_lut6_akak_inst/gpcL0_402/LUT6_0
    SLICE_X21Y45.A6      net (fanout=3)        0.485   mult_lut6_akak_inst/gpcOutL0_402<0>
    SLICE_X21Y45.A       Tilo                  0.053   mult_lut6_akak_inst/pp74<0>
                                                       mult_lut6_akak_inst/gpcL1_35/LUT6_1
    SLICE_X29Y45.B5      net (fanout=3)        0.594   mult_lut6_akak_inst/gpcOutL1_35<1>
    SLICE_X29Y45.B       Tilo                  0.053   mult_lut6_akak_inst/pp276<4>
                                                       mult_lut6_akak_inst/gpcL2_109/gpc114_inst/LUT6_1
    SLICE_X20Y47.A6      net (fanout=3)        0.482   mult_lut6_akak_inst/gpcOutL2_109<1>
    SLICE_X20Y47.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL3_1<0>
                                                       mult_lut6_akak_inst/gpcL3_29/LUT6_0
    SLICE_X12Y54.A3      net (fanout=3)        1.163   mult_lut6_akak_inst/gpcOutL3_29<0>
    SLICE_X12Y54.COUT    Topcya                0.314   out_reg<56>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>40
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X12Y55.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X12Y55.COUT    Tbyp                  0.060   out_reg<60>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X12Y56.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X12Y56.COUT    Tbyp                  0.060   out_reg<64>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X12Y57.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X12Y57.COUT    Tbyp                  0.060   out_reg<68>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X12Y58.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X12Y58.COUT    Tbyp                  0.060   out_reg<72>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X12Y59.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X12Y59.COUT    Tbyp                  0.060   out_reg<76>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X12Y60.CIN     net (fanout=1)        0.022   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X12Y60.COUT    Tbyp                  0.060   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.COUT    Tbyp                  0.060   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>111
    SLICE_X12Y72.CLK     Tcinck                0.061   out_reg<127>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_113
                                                       out_reg_126
    -------------------------------------------------  ---------------------------
    Total                                      7.326ns (1.906ns logic, 5.420ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_60 (FF)
  Destination:          out_reg_126 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.327ns (Levels of Logic = 19)
  Clock Path Skew:      -0.321ns (1.126 - 1.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_60 to out_reg_126
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y96.AQ      Tcko                  0.246   in0_reg<63>
                                                       in0_reg_60
    SLICE_X32Y63.A4      net (fanout=192)      1.886   in0_reg<60>
    SLICE_X32Y63.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_61<0>
                                                       mult_lut6_akak_inst/lvl0_mult95/LUT6_5
    SLICE_X35Y64.A2      net (fanout=3)        1.133   mult_lut6_akak_inst/pp95<5>
    SLICE_X35Y64.A       Tilo                  0.053   in0_reg<36>
                                                       mult_lut6_akak_inst/gpcL0_482/gpc114_inst/LUT6_2
    SLICE_X35Y64.D6      net (fanout=3)        0.382   mult_lut6_akak_inst/gpcOutL0_482<2>
    SLICE_X35Y64.D       Tilo                  0.053   in0_reg<36>
                                                       mult_lut6_akak_inst/gpcL1_62/LUT6_0
    SLICE_X35Y62.C3      net (fanout=3)        0.557   mult_lut6_akak_inst/gpcOutL1_62<0>
    SLICE_X35Y62.C       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_147<1>
                                                       mult_lut6_akak_inst/gpcL2_96/LUT6_0
    SLICE_X31Y62.B6      net (fanout=3)        0.522   mult_lut6_akak_inst/gpcOutL2_96<0>
    SLICE_X31Y62.B       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_60<2>
                                                       mult_lut6_akak_inst/gpcL3_22/LUT6_1
    SLICE_X28Y62.B1      net (fanout=3)        0.487   mult_lut6_akak_inst/gpcOutL3_22<1>
    SLICE_X28Y62.B       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL4_12<0>
                                                       mult_lut6_akak_inst/gpcL4_12/gpc123_inst/LUT6_2
    SLICE_X12Y60.D4      net (fanout=2)        0.830   mult_lut6_akak_inst/gpcOutL4_12<2>
    SLICE_X12Y60.COUT    Topcyd                0.245   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>67
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.COUT    Tbyp                  0.060   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>111
    SLICE_X12Y72.CLK     Tcinck                0.061   out_reg<127>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_113
                                                       out_reg_126
    -------------------------------------------------  ---------------------------
    Total                                      7.327ns (1.530ns logic, 5.797ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_127 (SLICE_X12Y72.CIN), 3897112 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_54 (FF)
  Destination:          out_reg_127 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.328ns (Levels of Logic = 23)
  Clock Path Skew:      -0.310ns (1.126 - 1.436)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_54 to out_reg_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y99.AQ      Tcko                  0.246   in0_reg<54>
                                                       in0_reg_54
    SLICE_X11Y53.D5      net (fanout=128)      2.614   in0_reg<54>
    SLICE_X11Y53.D       Tilo                  0.053   mult_lut6_akak_inst/pp45<2>
                                                       mult_lut6_akak_inst/lvl0_mult45/LUT6_2
    SLICE_X9Y54.A3       net (fanout=3)        0.378   mult_lut6_akak_inst/pp45<2>
    SLICE_X9Y54.A        Tilo                  0.053   mult_lut6_akak_inst/pp138<2>
                                                       mult_lut6_akak_inst/gpcL0_434/LUT6_0
    SLICE_X14Y53.D4      net (fanout=3)        0.802   mult_lut6_akak_inst/gpcOutL0_434<0>
    SLICE_X14Y53.D       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_43<1>
                                                       mult_lut6_akak_inst/gpcL1_43/LUT6_1
    SLICE_X15Y52.D6      net (fanout=3)        0.265   mult_lut6_akak_inst/gpcOutL1_43<1>
    SLICE_X15Y52.D       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL2_76<2>
                                                       mult_lut6_akak_inst/gpcL2_76/LUT6_2
    SLICE_X17Y54.C5      net (fanout=3)        0.402   mult_lut6_akak_inst/gpcOutL2_76<2>
    SLICE_X17Y54.C       Tilo                  0.053   mult_lut6_akak_inst/pp29<0>
                                                       mult_lut6_akak_inst/gpcL3_7/LUT6_0
    SLICE_X13Y54.A3      net (fanout=2)        0.640   mult_lut6_akak_inst/gpcOutL3_7<0>
    SLICE_X13Y54.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL2_102<0>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd42
    SLICE_X12Y56.B6      net (fanout=2)        0.386   mult_lut6_akak_inst/Madd_adderOut_Madd42
    SLICE_X12Y56.COUT    Topcyb                0.312   out_reg<64>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>49
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X12Y57.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X12Y57.COUT    Tbyp                  0.060   out_reg<68>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X12Y58.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X12Y58.COUT    Tbyp                  0.060   out_reg<72>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X12Y59.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X12Y59.COUT    Tbyp                  0.060   out_reg<76>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X12Y60.CIN     net (fanout=1)        0.022   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X12Y60.COUT    Tbyp                  0.060   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.COUT    Tbyp                  0.060   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>111
    SLICE_X12Y72.CLK     Tcinck                0.043   out_reg<127>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_113
                                                       out_reg_127
    -------------------------------------------------  ---------------------------
    Total                                      7.328ns (1.819ns logic, 5.509ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_48 (FF)
  Destination:          out_reg_127 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.308ns (Levels of Logic = 24)
  Clock Path Skew:      -0.329ns (1.126 - 1.455)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_48 to out_reg_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.AQ      Tcko                  0.246   in0_reg<51>
                                                       in0_reg_48
    SLICE_X8Y47.A6       net (fanout=192)      2.384   in0_reg<48>
    SLICE_X8Y47.A        Tilo                  0.053   mult_lut6_akak_inst/pp28<0>
                                                       mult_lut6_akak_inst/lvl0_mult28/LUT6_0
    SLICE_X13Y47.A6      net (fanout=3)        0.290   mult_lut6_akak_inst/pp28<0>
    SLICE_X13Y47.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL0_402<1>
                                                       mult_lut6_akak_inst/gpcL0_402/LUT6_0
    SLICE_X21Y45.A6      net (fanout=3)        0.485   mult_lut6_akak_inst/gpcOutL0_402<0>
    SLICE_X21Y45.A       Tilo                  0.053   mult_lut6_akak_inst/pp74<0>
                                                       mult_lut6_akak_inst/gpcL1_35/LUT6_1
    SLICE_X29Y45.B5      net (fanout=3)        0.594   mult_lut6_akak_inst/gpcOutL1_35<1>
    SLICE_X29Y45.B       Tilo                  0.053   mult_lut6_akak_inst/pp276<4>
                                                       mult_lut6_akak_inst/gpcL2_109/gpc114_inst/LUT6_1
    SLICE_X20Y47.A6      net (fanout=3)        0.482   mult_lut6_akak_inst/gpcOutL2_109<1>
    SLICE_X20Y47.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL3_1<0>
                                                       mult_lut6_akak_inst/gpcL3_29/LUT6_0
    SLICE_X12Y54.A3      net (fanout=3)        1.163   mult_lut6_akak_inst/gpcOutL3_29<0>
    SLICE_X12Y54.COUT    Topcya                0.314   out_reg<56>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>40
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X12Y55.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X12Y55.COUT    Tbyp                  0.060   out_reg<60>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X12Y56.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X12Y56.COUT    Tbyp                  0.060   out_reg<64>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X12Y57.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X12Y57.COUT    Tbyp                  0.060   out_reg<68>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X12Y58.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X12Y58.COUT    Tbyp                  0.060   out_reg<72>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X12Y59.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X12Y59.COUT    Tbyp                  0.060   out_reg<76>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X12Y60.CIN     net (fanout=1)        0.022   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X12Y60.COUT    Tbyp                  0.060   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.COUT    Tbyp                  0.060   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>111
    SLICE_X12Y72.CLK     Tcinck                0.043   out_reg<127>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_113
                                                       out_reg_127
    -------------------------------------------------  ---------------------------
    Total                                      7.308ns (1.888ns logic, 5.420ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_60 (FF)
  Destination:          out_reg_127 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.309ns (Levels of Logic = 19)
  Clock Path Skew:      -0.321ns (1.126 - 1.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_60 to out_reg_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y96.AQ      Tcko                  0.246   in0_reg<63>
                                                       in0_reg_60
    SLICE_X32Y63.A4      net (fanout=192)      1.886   in0_reg<60>
    SLICE_X32Y63.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_61<0>
                                                       mult_lut6_akak_inst/lvl0_mult95/LUT6_5
    SLICE_X35Y64.A2      net (fanout=3)        1.133   mult_lut6_akak_inst/pp95<5>
    SLICE_X35Y64.A       Tilo                  0.053   in0_reg<36>
                                                       mult_lut6_akak_inst/gpcL0_482/gpc114_inst/LUT6_2
    SLICE_X35Y64.D6      net (fanout=3)        0.382   mult_lut6_akak_inst/gpcOutL0_482<2>
    SLICE_X35Y64.D       Tilo                  0.053   in0_reg<36>
                                                       mult_lut6_akak_inst/gpcL1_62/LUT6_0
    SLICE_X35Y62.C3      net (fanout=3)        0.557   mult_lut6_akak_inst/gpcOutL1_62<0>
    SLICE_X35Y62.C       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_147<1>
                                                       mult_lut6_akak_inst/gpcL2_96/LUT6_0
    SLICE_X31Y62.B6      net (fanout=3)        0.522   mult_lut6_akak_inst/gpcOutL2_96<0>
    SLICE_X31Y62.B       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_60<2>
                                                       mult_lut6_akak_inst/gpcL3_22/LUT6_1
    SLICE_X28Y62.B1      net (fanout=3)        0.487   mult_lut6_akak_inst/gpcOutL3_22<1>
    SLICE_X28Y62.B       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL4_12<0>
                                                       mult_lut6_akak_inst/gpcL4_12/gpc123_inst/LUT6_2
    SLICE_X12Y60.D4      net (fanout=2)        0.830   mult_lut6_akak_inst/gpcOutL4_12<2>
    SLICE_X12Y60.COUT    Topcyd                0.245   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>67
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.COUT    Tbyp                  0.060   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
    SLICE_X12Y72.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>111
    SLICE_X12Y72.CLK     Tcinck                0.043   out_reg<127>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_xor<0>_113
                                                       out_reg_127
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (1.512ns logic, 5.797ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_124 (SLICE_X12Y71.CIN), 3892538 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_54 (FF)
  Destination:          out_reg_124 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.315ns (Levels of Logic = 22)
  Clock Path Skew:      -0.311ns (1.125 - 1.436)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_54 to out_reg_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y99.AQ      Tcko                  0.246   in0_reg<54>
                                                       in0_reg_54
    SLICE_X11Y53.D5      net (fanout=128)      2.614   in0_reg<54>
    SLICE_X11Y53.D       Tilo                  0.053   mult_lut6_akak_inst/pp45<2>
                                                       mult_lut6_akak_inst/lvl0_mult45/LUT6_2
    SLICE_X9Y54.A3       net (fanout=3)        0.378   mult_lut6_akak_inst/pp45<2>
    SLICE_X9Y54.A        Tilo                  0.053   mult_lut6_akak_inst/pp138<2>
                                                       mult_lut6_akak_inst/gpcL0_434/LUT6_0
    SLICE_X14Y53.D4      net (fanout=3)        0.802   mult_lut6_akak_inst/gpcOutL0_434<0>
    SLICE_X14Y53.D       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_43<1>
                                                       mult_lut6_akak_inst/gpcL1_43/LUT6_1
    SLICE_X15Y52.D6      net (fanout=3)        0.265   mult_lut6_akak_inst/gpcOutL1_43<1>
    SLICE_X15Y52.D       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL2_76<2>
                                                       mult_lut6_akak_inst/gpcL2_76/LUT6_2
    SLICE_X17Y54.C5      net (fanout=3)        0.402   mult_lut6_akak_inst/gpcOutL2_76<2>
    SLICE_X17Y54.C       Tilo                  0.053   mult_lut6_akak_inst/pp29<0>
                                                       mult_lut6_akak_inst/gpcL3_7/LUT6_0
    SLICE_X13Y54.A3      net (fanout=2)        0.640   mult_lut6_akak_inst/gpcOutL3_7<0>
    SLICE_X13Y54.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL2_102<0>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd42
    SLICE_X12Y56.B6      net (fanout=2)        0.386   mult_lut6_akak_inst/Madd_adderOut_Madd42
    SLICE_X12Y56.COUT    Topcyb                0.312   out_reg<64>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>49
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X12Y57.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X12Y57.COUT    Tbyp                  0.060   out_reg<68>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X12Y58.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X12Y58.COUT    Tbyp                  0.060   out_reg<72>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X12Y59.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X12Y59.COUT    Tbyp                  0.060   out_reg<76>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X12Y60.CIN     net (fanout=1)        0.022   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X12Y60.COUT    Tbyp                  0.060   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.CLK     Tcinck                0.090   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
                                                       out_reg_124
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (1.806ns logic, 5.509ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_48 (FF)
  Destination:          out_reg_124 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.295ns (Levels of Logic = 23)
  Clock Path Skew:      -0.330ns (1.125 - 1.455)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_48 to out_reg_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.AQ      Tcko                  0.246   in0_reg<51>
                                                       in0_reg_48
    SLICE_X8Y47.A6       net (fanout=192)      2.384   in0_reg<48>
    SLICE_X8Y47.A        Tilo                  0.053   mult_lut6_akak_inst/pp28<0>
                                                       mult_lut6_akak_inst/lvl0_mult28/LUT6_0
    SLICE_X13Y47.A6      net (fanout=3)        0.290   mult_lut6_akak_inst/pp28<0>
    SLICE_X13Y47.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL0_402<1>
                                                       mult_lut6_akak_inst/gpcL0_402/LUT6_0
    SLICE_X21Y45.A6      net (fanout=3)        0.485   mult_lut6_akak_inst/gpcOutL0_402<0>
    SLICE_X21Y45.A       Tilo                  0.053   mult_lut6_akak_inst/pp74<0>
                                                       mult_lut6_akak_inst/gpcL1_35/LUT6_1
    SLICE_X29Y45.B5      net (fanout=3)        0.594   mult_lut6_akak_inst/gpcOutL1_35<1>
    SLICE_X29Y45.B       Tilo                  0.053   mult_lut6_akak_inst/pp276<4>
                                                       mult_lut6_akak_inst/gpcL2_109/gpc114_inst/LUT6_1
    SLICE_X20Y47.A6      net (fanout=3)        0.482   mult_lut6_akak_inst/gpcOutL2_109<1>
    SLICE_X20Y47.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL3_1<0>
                                                       mult_lut6_akak_inst/gpcL3_29/LUT6_0
    SLICE_X12Y54.A3      net (fanout=3)        1.163   mult_lut6_akak_inst/gpcOutL3_29<0>
    SLICE_X12Y54.COUT    Topcya                0.314   out_reg<56>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>40
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_42
    SLICE_X12Y55.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>43
    SLICE_X12Y55.COUT    Tbyp                  0.060   out_reg<60>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_46
    SLICE_X12Y56.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>47
    SLICE_X12Y56.COUT    Tbyp                  0.060   out_reg<64>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_50
    SLICE_X12Y57.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>51
    SLICE_X12Y57.COUT    Tbyp                  0.060   out_reg<68>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_54
    SLICE_X12Y58.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>55
    SLICE_X12Y58.COUT    Tbyp                  0.060   out_reg<72>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_58
    SLICE_X12Y59.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>59
    SLICE_X12Y59.COUT    Tbyp                  0.060   out_reg<76>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_62
    SLICE_X12Y60.CIN     net (fanout=1)        0.022   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>63
    SLICE_X12Y60.COUT    Tbyp                  0.060   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.CLK     Tcinck                0.090   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
                                                       out_reg_124
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.875ns logic, 5.420ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_60 (FF)
  Destination:          out_reg_124 (FF)
  Requirement:          7.700ns
  Data Path Delay:      7.296ns (Levels of Logic = 18)
  Clock Path Skew:      -0.322ns (1.125 - 1.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_60 to out_reg_124
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y96.AQ      Tcko                  0.246   in0_reg<63>
                                                       in0_reg_60
    SLICE_X32Y63.A4      net (fanout=192)      1.886   in0_reg<60>
    SLICE_X32Y63.A       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_61<0>
                                                       mult_lut6_akak_inst/lvl0_mult95/LUT6_5
    SLICE_X35Y64.A2      net (fanout=3)        1.133   mult_lut6_akak_inst/pp95<5>
    SLICE_X35Y64.A       Tilo                  0.053   in0_reg<36>
                                                       mult_lut6_akak_inst/gpcL0_482/gpc114_inst/LUT6_2
    SLICE_X35Y64.D6      net (fanout=3)        0.382   mult_lut6_akak_inst/gpcOutL0_482<2>
    SLICE_X35Y64.D       Tilo                  0.053   in0_reg<36>
                                                       mult_lut6_akak_inst/gpcL1_62/LUT6_0
    SLICE_X35Y62.C3      net (fanout=3)        0.557   mult_lut6_akak_inst/gpcOutL1_62<0>
    SLICE_X35Y62.C       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_147<1>
                                                       mult_lut6_akak_inst/gpcL2_96/LUT6_0
    SLICE_X31Y62.B6      net (fanout=3)        0.522   mult_lut6_akak_inst/gpcOutL2_96<0>
    SLICE_X31Y62.B       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL1_60<2>
                                                       mult_lut6_akak_inst/gpcL3_22/LUT6_1
    SLICE_X28Y62.B1      net (fanout=3)        0.487   mult_lut6_akak_inst/gpcOutL3_22<1>
    SLICE_X28Y62.B       Tilo                  0.053   mult_lut6_akak_inst/gpcOutL4_12<0>
                                                       mult_lut6_akak_inst/gpcL4_12/gpc123_inst/LUT6_2
    SLICE_X12Y60.D4      net (fanout=2)        0.830   mult_lut6_akak_inst/gpcOutL4_12<2>
    SLICE_X12Y60.COUT    Topcyd                0.245   out_reg<80>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_lut<0>67
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_66
    SLICE_X12Y61.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>67
    SLICE_X12Y61.COUT    Tbyp                  0.060   out_reg<84>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_70
    SLICE_X12Y62.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>71
    SLICE_X12Y62.COUT    Tbyp                  0.060   out_reg<88>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_74
    SLICE_X12Y63.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>75
    SLICE_X12Y63.COUT    Tbyp                  0.060   out_reg<92>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_78
    SLICE_X12Y64.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>79
    SLICE_X12Y64.COUT    Tbyp                  0.060   out_reg<96>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_82
    SLICE_X12Y65.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>83
    SLICE_X12Y65.COUT    Tbyp                  0.060   out_reg<100>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_86
    SLICE_X12Y66.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>87
    SLICE_X12Y66.COUT    Tbyp                  0.060   out_reg<104>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_90
    SLICE_X12Y67.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>91
    SLICE_X12Y67.COUT    Tbyp                  0.060   out_reg<108>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_94
    SLICE_X12Y68.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>95
    SLICE_X12Y68.COUT    Tbyp                  0.060   out_reg<112>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_98
    SLICE_X12Y69.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>99
    SLICE_X12Y69.COUT    Tbyp                  0.060   out_reg<116>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_102
    SLICE_X12Y70.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>103
    SLICE_X12Y70.COUT    Tbyp                  0.060   out_reg<120>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_106
    SLICE_X12Y71.CIN     net (fanout=1)        0.000   mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>107
    SLICE_X12Y71.CLK     Tcinck                0.090   out_reg<124>
                                                       mult_lut6_akak_inst/Madd_adderOut_Madd_cy<0>_110
                                                       out_reg_124
    -------------------------------------------------  ---------------------------
    Total                                      7.296ns (1.499ns logic, 5.797ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 7.7 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_reg_1 (SLICE_X6Y16.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_0 (FF)
  Destination:          out_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.439 - 0.397)
  Source Clock:         clk_BUFGP rising at 7.700ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_0 to out_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y21.AQ      Tcko                  0.115   in1_reg<3>
                                                       in1_reg_0
    SLICE_X6Y16.B6       net (fanout=96)       0.628   in1_reg<0>
    SLICE_X6Y16.CLK      Tah         (-Th)     0.057   out_reg<2>
                                                       mult_lut6_akak_inst/lvl0_mult0/LUT6_1
                                                       out_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.686ns (0.058ns logic, 0.628ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_0 (SLICE_X6Y12.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_0 (FF)
  Destination:          out_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.047ns (0.444 - 0.397)
  Source Clock:         clk_BUFGP rising at 7.700ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_0 to out_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y21.AQ      Tcko                  0.115   in1_reg<3>
                                                       in1_reg_0
    SLICE_X6Y12.A4       net (fanout=96)       0.688   in1_reg<0>
    SLICE_X6Y12.CLK      Tah         (-Th)     0.055   out_reg<0>
                                                       mult_lut6_akak_inst/lvl0_mult0/LUT6_0
                                                       out_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.060ns logic, 0.688ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_2 (SLICE_X6Y16.D3), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_2 (FF)
  Destination:          out_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.818ns (Levels of Logic = 2)
  Clock Path Skew:      0.042ns (0.439 - 0.397)
  Source Clock:         clk_BUFGP rising at 7.700ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_2 to out_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y21.CQ      Tcko                  0.115   in1_reg<3>
                                                       in1_reg_2
    SLICE_X6Y16.C6       net (fanout=96)       0.602   in1_reg<2>
    SLICE_X6Y16.C        Tilo                  0.034   out_reg<2>
                                                       mult_lut6_akak_inst/lvl0_mult16/LUT6_0
    SLICE_X6Y16.D3       net (fanout=3)        0.124   mult_lut6_akak_inst/pp16<0>
    SLICE_X6Y16.CLK      Tah         (-Th)     0.057   out_reg<2>
                                                       mult_lut6_akak_inst/gpcL0_519/gpc222_inst/LUT6_0
                                                       out_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.818ns (0.092ns logic, 0.726ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in0_reg_0 (FF)
  Destination:          out_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 2)
  Clock Path Skew:      0.086ns (0.650 - 0.564)
  Source Clock:         clk_BUFGP rising at 7.700ns
  Destination Clock:    clk_BUFGP rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in0_reg_0 to out_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y44.AQ      Tcko                  0.115   in0_reg<3>
                                                       in0_reg_0
    SLICE_X6Y16.C4       net (fanout=192)      0.954   in0_reg<0>
    SLICE_X6Y16.C        Tilo                  0.034   out_reg<2>
                                                       mult_lut6_akak_inst/lvl0_mult16/LUT6_0
    SLICE_X6Y16.D3       net (fanout=3)        0.124   mult_lut6_akak_inst/pp16<0>
    SLICE_X6Y16.CLK      Tah         (-Th)     0.057   out_reg<2>
                                                       mult_lut6_akak_inst/gpcL0_519/gpc222_inst/LUT6_0
                                                       out_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.092ns logic, 1.078ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 7.7 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.450ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 6.868ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.700ns
  High pulse: 3.850ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: in0_reg<33>/SR
  Logical resource: in0_reg_34/SR
  Location pin: SLICE_X35Y63.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 6.972ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.700ns
  Low pulse: 3.850ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: out_reg<16>/CLK
  Logical resource: out_reg_13/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.691|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 223067447 paths, 0 nets, and 32662 connections

Design statistics:
   Minimum period:   7.691ns{1}   (Maximum frequency: 130.022MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 10 13:25:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 496 MB



