{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700292952832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700292952832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 15:35:52 2023 " "Processing started: Sat Nov 18 15:35:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700292952832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292952832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week8HW -c week8HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week8HW -c week8HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292952832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700292953143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700292953143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESULT result my_key_seg1.v(93) " "Verilog HDL Declaration information at my_key_seg1.v(93): object \"RESULT\" differs only in case from object \"result\" in the same scope" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700292958888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "operator OPERATOR my_key_seg1.v(94) " "Verilog HDL Declaration information at my_key_seg1.v(94): object \"operator\" differs only in case from object \"OPERATOR\" in the same scope" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700292958888 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CNT_MAX task1_2/my_key_fre_div.v 2 button_detection.v(4) " "Verilog HDL macro warning at button_detection.v(4): overriding existing definition for macro \"CNT_MAX\", which was defined in \"task1_2/my_key_fre_div.v\", line 2" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1700292958888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_2/task1_2_top.v 4 4 " "Found 4 design units, including 4 entities, in source file task1_2/task1_2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_key_seg1 " "Found entity 1: my_key_seg1" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292958898 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_key_fre_div " "Found entity 2: my_key_fre_div" {  } { { "task1_2/my_key_fre_div.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292958898 ""} { "Info" "ISGN_ENTITY_NAME" "3 button_detection " "Found entity 3: button_detection" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292958898 ""} { "Info" "ISGN_ENTITY_NAME" "4 task1_2_top " "Found entity 4: task1_2_top" {  } { { "task1_2/task1_2_top.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292958898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292958898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_2_top " "Elaborating entity \"task1_2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700292958999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_key_fre_div my_key_fre_div:uut_fre_div " "Elaborating entity \"my_key_fre_div\" for hierarchy \"my_key_fre_div:uut_fre_div\"" {  } { { "task1_2/task1_2_top.v" "uut_fre_div" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292959049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_detection button_detection:uut_button_detection " "Elaborating entity \"button_detection\" for hierarchy \"button_detection:uut_button_detection\"" {  } { { "task1_2/task1_2_top.v" "uut_button_detection" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292959059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_key_seg1 my_key_seg1:uut_my_key_seg " "Elaborating entity \"my_key_seg1\" for hierarchy \"my_key_seg1:uut_my_key_seg\"" {  } { { "task1_2/task1_2_top.v" "uut_my_key_seg" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(150) " "Verilog HDL assignment warning at my_key_seg1.v(150): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(151) " "Verilog HDL assignment warning at my_key_seg1.v(151): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(152) " "Verilog HDL assignment warning at my_key_seg1.v(152): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(153) " "Verilog HDL assignment warning at my_key_seg1.v(153): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(157) " "Verilog HDL assignment warning at my_key_seg1.v(157): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(158) " "Verilog HDL assignment warning at my_key_seg1.v(158): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(159) " "Verilog HDL assignment warning at my_key_seg1.v(159): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my_key_seg1.v(160) " "Verilog HDL assignment warning at my_key_seg1.v(160): truncated value with size 32 to match size of target (4)" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "my_key_seg1.v(140) " "Verilog HDL Case Statement information at my_key_seg1.v(140): all case item expressions in this case statement are onehot" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700292959069 "|task1_2_top|my_key_seg1:uut_my_key_seg"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Div2\"" {  } { { "task1_2/my_key_seg1.v" "Div2" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Div8\"" {  } { { "task1_2/my_key_seg1.v" "Div8" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Mod2\"" {  } { { "task1_2/my_key_seg1.v" "Mod2" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 152 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Mod5\"" {  } { { "task1_2/my_key_seg1.v" "Mod5" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 159 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Mod1\"" {  } { { "task1_2/my_key_seg1.v" "Mod1" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 151 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Mod4\"" {  } { { "task1_2/my_key_seg1.v" "Mod4" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 158 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Mod0\"" {  } { { "task1_2/my_key_seg1.v" "Mod0" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Mod3\"" {  } { { "task1_2/my_key_seg1.v" "Mod3" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Div1\"" {  } { { "task1_2/my_key_seg1.v" "Div1" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Div7\"" {  } { { "task1_2/my_key_seg1.v" "Div7" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Div0\"" {  } { { "task1_2/my_key_seg1.v" "Div0" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "my_key_seg1:uut_my_key_seg\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"my_key_seg1:uut_my_key_seg\|Div6\"" {  } { { "task1_2/my_key_seg1.v" "Div6" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700292962692 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700292962692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div2\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292962812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div2 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292962812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292962812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292962812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292962812 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292962812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bhm " "Found entity 1: lpm_divide_bhm" {  } { { "db/lpm_divide_bhm.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_bhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292962862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292962862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292962872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292962872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_14f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_14f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_14f " "Found entity 1: alt_u_div_14f" {  } { { "db/alt_u_div_14f.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/alt_u_div_14f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292962892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292962892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292962942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292962942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292962983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292962983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div8 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div8\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div8 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963013 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pim " "Found entity 1: lpm_divide_pim" {  } { { "db/lpm_divide_pim.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_pim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t6f " "Found entity 1: alt_u_div_t6f" {  } { { "db/alt_u_div_t6f.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/alt_u_div_t6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod2\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 152 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod2 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963134 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 152 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e9m " "Found entity 1: lpm_divide_e9m" {  } { { "db/lpm_divide_e9m.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_e9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod5\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod5 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963193 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sam " "Found entity 1: lpm_divide_sam" {  } { { "db/lpm_divide_sam.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_sam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod1\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 151 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod1 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963254 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 151 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d9m " "Found entity 1: lpm_divide_d9m" {  } { { "db/lpm_divide_d9m.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_d9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v3f " "Found entity 1: alt_u_div_v3f" {  } { { "db/alt_u_div_v3f.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/alt_u_div_v3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod0\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Mod0 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963354 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c9m " "Found entity 1: lpm_divide_c9m" {  } { { "db/lpm_divide_c9m.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_c9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t3f " "Found entity 1: alt_u_div_t3f" {  } { { "db/alt_u_div_t3f.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/alt_u_div_t3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div1\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div1 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963455 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ahm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ahm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ahm " "Found entity 1: lpm_divide_ahm" {  } { { "db/lpm_divide_ahm.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_ahm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div7\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div7 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963515 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div0\"" {  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292963525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_key_seg1:uut_my_key_seg\|lpm_divide:Div0 " "Instantiated megafunction \"my_key_seg1:uut_my_key_seg\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700292963525 ""}  } { { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700292963525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9hm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9hm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9hm " "Found entity 1: lpm_divide_9hm" {  } { { "db/lpm_divide_9hm.tdf" "" { Text "G:/software/FPGA/workplace/week8/db/lpm_divide_9hm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700292963555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292963555 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task1_2/button_detection.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/button_detection.v" 33 -1 0 } } { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 63 -1 0 } } { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 27 -1 0 } } { "task1_2/my_key_seg1.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/my_key_seg1.v" 316 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700292963896 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700292963896 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "task1_2/task1_2_top.v" "" { Text "G:/software/FPGA/workplace/week8/task1_2/task1_2_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700292964126 "|task1_2_top|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700292964126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700292964208 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700292964760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week8/output_files/week8HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week8/output_files/week8HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292964850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700292965042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700292965042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2193 " "Implemented 2193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700292965243 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700292965243 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2165 " "Implemented 2165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700292965243 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700292965243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700292965263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 15:36:05 2023 " "Processing ended: Sat Nov 18 15:36:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700292965263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700292965263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700292965263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700292965263 ""}
