# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica01.srcs/sources_1/imports/Practicas/lab1.vhd" \

# Do not sort compile order
nosort
