

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Aug 07 23:59:27 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        fir_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.24|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   89|   89|   90|   90|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   88|   88|         8|          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.31ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !0

ST_1: stg_11 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !6

ST_1: stg_12 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !12

ST_1: stg_13 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

ST_1: x_read [1/1] 0.00ns
:4  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

ST_1: stg_15 [1/1] 1.31ns
:5  br label %1


 <State 2>: 3.09ns
ST_2: acc [1/1] 0.00ns
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %5 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i5 [ 10, %0 ], [ %i_1, %5 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = sext i5 %i to i32

ST_2: tmp [1/1] 0.00ns
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i, i32 4)

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind

ST_2: stg_21 [1/1] 0.00ns
:5  br i1 %tmp, label %6, label %2

ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_2: tmp_1 [1/1] 1.84ns
:1  %tmp_1 = icmp eq i5 %i, 0

ST_2: stg_24 [1/1] 0.00ns
:2  br i1 %tmp_1, label %3, label %4

ST_2: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = trunc i5 %i to i4

ST_2: tmp_2 [1/1] 0.70ns
:1  %tmp_2 = add i4 -1, %tmp_7

ST_2: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = zext i4 %tmp_2 to i64

ST_2: shift_reg_addr [1/1] 0.00ns
:3  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

ST_2: data [2/2] 2.39ns
:4  %data = load i32* %shift_reg_addr, align 4

ST_2: stg_30 [1/1] 2.39ns
:0  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

ST_2: stg_31 [1/1] 1.31ns
:1  br label %5

ST_2: stg_32 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc) nounwind

ST_2: stg_33 [1/1] 0.00ns
:1  ret void


 <State 3>: 4.78ns
ST_3: data [1/2] 2.39ns
:4  %data = load i32* %shift_reg_addr, align 4

ST_3: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = zext i32 %i_cast to i64

ST_3: shift_reg_addr_1 [1/1] 0.00ns
:6  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_4

ST_3: stg_37 [1/1] 2.39ns
:7  store i32 %data, i32* %shift_reg_addr_1, align 4

ST_3: stg_38 [1/1] 1.31ns
:8  br label %5

ST_3: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i32 %i_cast to i64

ST_3: c_addr [1/1] 0.00ns
:2  %c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %tmp_5

ST_3: c_load [2/2] 2.39ns
:3  %c_load = load i32* %c_addr, align 4

ST_3: i_1 [1/1] 1.50ns
:6  %i_1 = add i5 %i, -1


 <State 4>: 8.24ns
ST_4: data1 [1/1] 0.00ns
:0  %data1 = phi i32 [ %x_read, %3 ], [ %data, %4 ]

ST_4: c_load [1/2] 2.39ns
:3  %c_load = load i32* %c_addr, align 4

ST_4: tmp_6 [6/6] 5.85ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 5>: 5.85ns
ST_5: tmp_6 [5/6] 5.85ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 6>: 5.85ns
ST_6: tmp_6 [4/6] 5.85ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 7>: 5.85ns
ST_7: tmp_6 [3/6] 5.85ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 8>: 5.85ns
ST_8: tmp_6 [2/6] 5.85ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1


 <State 9>: 7.95ns
ST_9: tmp_6 [1/6] 5.85ns
:4  %tmp_6 = mul nsw i32 %c_load, %data1

ST_9: acc_1 [1/1] 2.10ns
:5  %acc_1 = add nsw i32 %tmp_6, %acc

ST_9: stg_52 [1/1] 0.00ns
:7  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1a93c43220; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x1a93c43bb0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1a93c44d20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x1a93c44ff0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10           (specbitsmap      ) [ 0000000000]
stg_11           (specbitsmap      ) [ 0000000000]
stg_12           (specbitsmap      ) [ 0000000000]
stg_13           (spectopmodule    ) [ 0000000000]
x_read           (read             ) [ 0011111111]
stg_15           (br               ) [ 0111111111]
acc              (phi              ) [ 0011111111]
i                (phi              ) [ 0011000000]
i_cast           (sext             ) [ 0001000000]
tmp              (bitselect        ) [ 0011111111]
empty            (speclooptripcount) [ 0000000000]
stg_21           (br               ) [ 0000000000]
stg_22           (specloopname     ) [ 0000000000]
tmp_1            (icmp             ) [ 0011111111]
stg_24           (br               ) [ 0000000000]
tmp_7            (trunc            ) [ 0000000000]
tmp_2            (add              ) [ 0000000000]
tmp_3            (zext             ) [ 0000000000]
shift_reg_addr   (getelementptr    ) [ 0001000000]
stg_30           (store            ) [ 0000000000]
stg_31           (br               ) [ 0011111111]
stg_32           (write            ) [ 0000000000]
stg_33           (ret              ) [ 0000000000]
data             (load             ) [ 0011111111]
tmp_4            (zext             ) [ 0000000000]
shift_reg_addr_1 (getelementptr    ) [ 0000000000]
stg_37           (store            ) [ 0000000000]
stg_38           (br               ) [ 0011111111]
tmp_5            (zext             ) [ 0000000000]
c_addr           (getelementptr    ) [ 0000100000]
i_1              (add              ) [ 0110111111]
data1            (phi              ) [ 0000111111]
c_load           (load             ) [ 0000011111]
tmp_6            (mul              ) [ 0000000000]
acc_1            (add              ) [ 0111111111]
stg_52           (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="x_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="stg_32_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="shift_reg_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="0"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data/2 stg_30/2 stg_37/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="shift_reg_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="c_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="91" class="1005" name="acc_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="acc_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="32" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="1"/>
<pin id="106" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="5" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="data1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="data1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="3"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data1/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_7_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_5_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="1"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="acc_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="7"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="x_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_cast_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="204" class="1005" name="shift_reg_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="data_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="214" class="1005" name="c_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="i_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="c_load_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="229" class="1005" name="acc_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="40" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="78"><net_src comp="70" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="103"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="125"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="129"><net_src comp="108" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="108" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="108" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="108" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="166"><net_src comp="163" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="171"><net_src comp="104" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="86" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="119" pin="4"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="91" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="44" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="194"><net_src comp="126" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="203"><net_src comp="138" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="57" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="212"><net_src comp="64" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="217"><net_src comp="79" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="222"><net_src comp="167" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="227"><net_src comp="86" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="232"><net_src comp="179" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 1
		stg_21 : 2
		tmp_1 : 1
		stg_24 : 2
		tmp_7 : 1
		tmp_2 : 2
		tmp_3 : 3
		shift_reg_addr : 4
		data : 5
		stg_32 : 1
	State 3
		shift_reg_addr_1 : 1
		stg_37 : 2
		c_addr : 1
		c_load : 2
	State 4
		tmp_6 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		acc_1 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_148    |    0    |    0    |    4    |
|    add   |     i_1_fu_167     |    0    |    0    |    5    |
|          |    acc_1_fu_179    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_173     |    4    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   icmp   |    tmp_1_fu_138    |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   read   |  x_read_read_fu_44 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_32_write_fu_50 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |    i_cast_fu_126   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_130     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_7_fu_144    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_154    |    0    |    0    |    0    |
|   zext   |    tmp_4_fu_159    |    0    |    0    |    0    |
|          |    tmp_5_fu_163    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    4    |    0    |    43   |
|----------|--------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|shift_reg|    0   |   64   |    6   |
+---------+--------+--------+--------+
|  Total  |    0   |   64   |    6   |
+---------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     acc_1_reg_229    |   32   |
|      acc_reg_91      |   32   |
|    c_addr_reg_214    |    4   |
|    c_load_reg_224    |   32   |
|     data1_reg_116    |   32   |
|     data_reg_209     |   32   |
|      i_1_reg_219     |    5   |
|    i_cast_reg_191    |   32   |
|       i_reg_104      |    5   |
|shift_reg_addr_reg_204|    4   |
|     tmp_1_reg_200    |    1   |
|    x_read_reg_185    |   32   |
+----------------------+--------+
|         Total        |   243  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_64 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_64 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_86 |  p0  |   2  |   4  |    8   ||    4    |
|    acc_reg_91    |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg_104    |  p0  |   2  |   5  |   10   ||    5    |
|    grp_fu_173    |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   226  ||  7.866  ||   109   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   43   |
|   Memory  |    0   |    -   |    -   |   64   |    6   |
|Multiplexer|    -   |    -   |    7   |    -   |   109  |
|  Register |    -   |    -   |    -   |   243  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |    7   |   307  |   158  |
+-----------+--------+--------+--------+--------+--------+
