|RISCV_Processor
iCLK => PC:PC_reg.clk
iCLK => mem:IMem.clk
iCLK => IF_ID:reg_IF_ID.CLK
iCLK => RV32_regFile:Register_File.clk
iCLK => ID_EX:reg_ID_EX.CLK
iCLK => EX_MEM:reg_EX_MEM.CLK
iCLK => mem:DMem.clk
iCLK => MEM_WB:reg_MEM_WB.CLK
iRST => PC:PC_reg.rst
iRST => IF_ID:reg_IF_ID.RST
iRST => RV32_regFile:Register_File.rst
iRST => ID_EX:reg_ID_EX.RST
iRST => EX_MEM:reg_EX_MEM.RST
iRST => MEM_WB:reg_MEM_WB.RST
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= ALU_Total:ALU.S[0]
oALUOut[1] <= ALU_Total:ALU.S[1]
oALUOut[2] <= ALU_Total:ALU.S[2]
oALUOut[3] <= ALU_Total:ALU.S[3]
oALUOut[4] <= ALU_Total:ALU.S[4]
oALUOut[5] <= ALU_Total:ALU.S[5]
oALUOut[6] <= ALU_Total:ALU.S[6]
oALUOut[7] <= ALU_Total:ALU.S[7]
oALUOut[8] <= ALU_Total:ALU.S[8]
oALUOut[9] <= ALU_Total:ALU.S[9]
oALUOut[10] <= ALU_Total:ALU.S[10]
oALUOut[11] <= ALU_Total:ALU.S[11]
oALUOut[12] <= ALU_Total:ALU.S[12]
oALUOut[13] <= ALU_Total:ALU.S[13]
oALUOut[14] <= ALU_Total:ALU.S[14]
oALUOut[15] <= ALU_Total:ALU.S[15]
oALUOut[16] <= ALU_Total:ALU.S[16]
oALUOut[17] <= ALU_Total:ALU.S[17]
oALUOut[18] <= ALU_Total:ALU.S[18]
oALUOut[19] <= ALU_Total:ALU.S[19]
oALUOut[20] <= ALU_Total:ALU.S[20]
oALUOut[21] <= ALU_Total:ALU.S[21]
oALUOut[22] <= ALU_Total:ALU.S[22]
oALUOut[23] <= ALU_Total:ALU.S[23]
oALUOut[24] <= ALU_Total:ALU.S[24]
oALUOut[25] <= ALU_Total:ALU.S[25]
oALUOut[26] <= ALU_Total:ALU.S[26]
oALUOut[27] <= ALU_Total:ALU.S[27]
oALUOut[28] <= ALU_Total:ALU.S[28]
oALUOut[29] <= ALU_Total:ALU.S[29]
oALUOut[30] <= ALU_Total:ALU.S[30]
oALUOut[31] <= ALU_Total:ALU.S[31]


|RISCV_Processor|PC:PC_reg
clk => dffg_N_reset:pc_reg.i_CLK
rst => dffg_N_reset:pc_reg.i_RST
RegWrite => dffg_N_reset:pc_reg.i_WE
DATA_IN[0] => dffg_N_reset:pc_reg.i_D[0]
DATA_IN[1] => dffg_N_reset:pc_reg.i_D[1]
DATA_IN[2] => dffg_N_reset:pc_reg.i_D[2]
DATA_IN[3] => dffg_N_reset:pc_reg.i_D[3]
DATA_IN[4] => dffg_N_reset:pc_reg.i_D[4]
DATA_IN[5] => dffg_N_reset:pc_reg.i_D[5]
DATA_IN[6] => dffg_N_reset:pc_reg.i_D[6]
DATA_IN[7] => dffg_N_reset:pc_reg.i_D[7]
DATA_IN[8] => dffg_N_reset:pc_reg.i_D[8]
DATA_IN[9] => dffg_N_reset:pc_reg.i_D[9]
DATA_IN[10] => dffg_N_reset:pc_reg.i_D[10]
DATA_IN[11] => dffg_N_reset:pc_reg.i_D[11]
DATA_IN[12] => dffg_N_reset:pc_reg.i_D[12]
DATA_IN[13] => dffg_N_reset:pc_reg.i_D[13]
DATA_IN[14] => dffg_N_reset:pc_reg.i_D[14]
DATA_IN[15] => dffg_N_reset:pc_reg.i_D[15]
DATA_IN[16] => dffg_N_reset:pc_reg.i_D[16]
DATA_IN[17] => dffg_N_reset:pc_reg.i_D[17]
DATA_IN[18] => dffg_N_reset:pc_reg.i_D[18]
DATA_IN[19] => dffg_N_reset:pc_reg.i_D[19]
DATA_IN[20] => dffg_N_reset:pc_reg.i_D[20]
DATA_IN[21] => dffg_N_reset:pc_reg.i_D[21]
DATA_IN[22] => dffg_N_reset:pc_reg.i_D[22]
DATA_IN[23] => dffg_N_reset:pc_reg.i_D[23]
DATA_IN[24] => dffg_N_reset:pc_reg.i_D[24]
DATA_IN[25] => dffg_N_reset:pc_reg.i_D[25]
DATA_IN[26] => dffg_N_reset:pc_reg.i_D[26]
DATA_IN[27] => dffg_N_reset:pc_reg.i_D[27]
DATA_IN[28] => dffg_N_reset:pc_reg.i_D[28]
DATA_IN[29] => dffg_N_reset:pc_reg.i_D[29]
DATA_IN[30] => dffg_N_reset:pc_reg.i_D[30]
DATA_IN[31] => dffg_N_reset:pc_reg.i_D[31]
OS[0] <= dffg_N_reset:pc_reg.o_Q[0]
OS[1] <= dffg_N_reset:pc_reg.o_Q[1]
OS[2] <= dffg_N_reset:pc_reg.o_Q[2]
OS[3] <= dffg_N_reset:pc_reg.o_Q[3]
OS[4] <= dffg_N_reset:pc_reg.o_Q[4]
OS[5] <= dffg_N_reset:pc_reg.o_Q[5]
OS[6] <= dffg_N_reset:pc_reg.o_Q[6]
OS[7] <= dffg_N_reset:pc_reg.o_Q[7]
OS[8] <= dffg_N_reset:pc_reg.o_Q[8]
OS[9] <= dffg_N_reset:pc_reg.o_Q[9]
OS[10] <= dffg_N_reset:pc_reg.o_Q[10]
OS[11] <= dffg_N_reset:pc_reg.o_Q[11]
OS[12] <= dffg_N_reset:pc_reg.o_Q[12]
OS[13] <= dffg_N_reset:pc_reg.o_Q[13]
OS[14] <= dffg_N_reset:pc_reg.o_Q[14]
OS[15] <= dffg_N_reset:pc_reg.o_Q[15]
OS[16] <= dffg_N_reset:pc_reg.o_Q[16]
OS[17] <= dffg_N_reset:pc_reg.o_Q[17]
OS[18] <= dffg_N_reset:pc_reg.o_Q[18]
OS[19] <= dffg_N_reset:pc_reg.o_Q[19]
OS[20] <= dffg_N_reset:pc_reg.o_Q[20]
OS[21] <= dffg_N_reset:pc_reg.o_Q[21]
OS[22] <= dffg_N_reset:pc_reg.o_Q[22]
OS[23] <= dffg_N_reset:pc_reg.o_Q[23]
OS[24] <= dffg_N_reset:pc_reg.o_Q[24]
OS[25] <= dffg_N_reset:pc_reg.o_Q[25]
OS[26] <= dffg_N_reset:pc_reg.o_Q[26]
OS[27] <= dffg_N_reset:pc_reg.o_Q[27]
OS[28] <= dffg_N_reset:pc_reg.o_Q[28]
OS[29] <= dffg_N_reset:pc_reg.o_Q[29]
OS[30] <= dffg_N_reset:pc_reg.o_Q[30]
OS[31] <= dffg_N_reset:pc_reg.o_Q[31]


|RISCV_Processor|PC:PC_reg|dffg_N_reset:pc_reg
i_CLK => o_Q[0]~reg0.CLK
i_CLK => o_Q[1]~reg0.CLK
i_CLK => o_Q[2]~reg0.CLK
i_CLK => o_Q[3]~reg0.CLK
i_CLK => o_Q[4]~reg0.CLK
i_CLK => o_Q[5]~reg0.CLK
i_CLK => o_Q[6]~reg0.CLK
i_CLK => o_Q[7]~reg0.CLK
i_CLK => o_Q[8]~reg0.CLK
i_CLK => o_Q[9]~reg0.CLK
i_CLK => o_Q[10]~reg0.CLK
i_CLK => o_Q[11]~reg0.CLK
i_CLK => o_Q[12]~reg0.CLK
i_CLK => o_Q[13]~reg0.CLK
i_CLK => o_Q[14]~reg0.CLK
i_CLK => o_Q[15]~reg0.CLK
i_CLK => o_Q[16]~reg0.CLK
i_CLK => o_Q[17]~reg0.CLK
i_CLK => o_Q[18]~reg0.CLK
i_CLK => o_Q[19]~reg0.CLK
i_CLK => o_Q[20]~reg0.CLK
i_CLK => o_Q[21]~reg0.CLK
i_CLK => o_Q[22]~reg0.CLK
i_CLK => o_Q[23]~reg0.CLK
i_CLK => o_Q[24]~reg0.CLK
i_CLK => o_Q[25]~reg0.CLK
i_CLK => o_Q[26]~reg0.CLK
i_CLK => o_Q[27]~reg0.CLK
i_CLK => o_Q[28]~reg0.CLK
i_CLK => o_Q[29]~reg0.CLK
i_CLK => o_Q[30]~reg0.CLK
i_CLK => o_Q[31]~reg0.CLK
i_RST => o_Q[0]~reg0.ACLR
i_RST => o_Q[1]~reg0.ACLR
i_RST => o_Q[2]~reg0.ACLR
i_RST => o_Q[3]~reg0.ACLR
i_RST => o_Q[4]~reg0.ACLR
i_RST => o_Q[5]~reg0.ACLR
i_RST => o_Q[6]~reg0.ACLR
i_RST => o_Q[7]~reg0.ACLR
i_RST => o_Q[8]~reg0.ACLR
i_RST => o_Q[9]~reg0.ACLR
i_RST => o_Q[10]~reg0.ACLR
i_RST => o_Q[11]~reg0.ACLR
i_RST => o_Q[12]~reg0.ACLR
i_RST => o_Q[13]~reg0.ACLR
i_RST => o_Q[14]~reg0.ACLR
i_RST => o_Q[15]~reg0.ACLR
i_RST => o_Q[16]~reg0.ACLR
i_RST => o_Q[17]~reg0.ACLR
i_RST => o_Q[18]~reg0.ACLR
i_RST => o_Q[19]~reg0.ACLR
i_RST => o_Q[20]~reg0.ACLR
i_RST => o_Q[21]~reg0.ACLR
i_RST => o_Q[22]~reg0.PRESET
i_RST => o_Q[23]~reg0.ACLR
i_RST => o_Q[24]~reg0.ACLR
i_RST => o_Q[25]~reg0.ACLR
i_RST => o_Q[26]~reg0.ACLR
i_RST => o_Q[27]~reg0.ACLR
i_RST => o_Q[28]~reg0.ACLR
i_RST => o_Q[29]~reg0.ACLR
i_RST => o_Q[30]~reg0.ACLR
i_RST => o_Q[31]~reg0.ACLR
i_WE => o_Q[31]~reg0.ENA
i_WE => o_Q[30]~reg0.ENA
i_WE => o_Q[29]~reg0.ENA
i_WE => o_Q[28]~reg0.ENA
i_WE => o_Q[27]~reg0.ENA
i_WE => o_Q[26]~reg0.ENA
i_WE => o_Q[25]~reg0.ENA
i_WE => o_Q[24]~reg0.ENA
i_WE => o_Q[23]~reg0.ENA
i_WE => o_Q[22]~reg0.ENA
i_WE => o_Q[21]~reg0.ENA
i_WE => o_Q[20]~reg0.ENA
i_WE => o_Q[19]~reg0.ENA
i_WE => o_Q[18]~reg0.ENA
i_WE => o_Q[17]~reg0.ENA
i_WE => o_Q[16]~reg0.ENA
i_WE => o_Q[15]~reg0.ENA
i_WE => o_Q[14]~reg0.ENA
i_WE => o_Q[13]~reg0.ENA
i_WE => o_Q[12]~reg0.ENA
i_WE => o_Q[11]~reg0.ENA
i_WE => o_Q[10]~reg0.ENA
i_WE => o_Q[9]~reg0.ENA
i_WE => o_Q[8]~reg0.ENA
i_WE => o_Q[7]~reg0.ENA
i_WE => o_Q[6]~reg0.ENA
i_WE => o_Q[5]~reg0.ENA
i_WE => o_Q[4]~reg0.ENA
i_WE => o_Q[3]~reg0.ENA
i_WE => o_Q[2]~reg0.ENA
i_WE => o_Q[1]~reg0.ENA
i_WE => o_Q[0]~reg0.ENA
i_D[0] => o_Q[0]~reg0.DATAIN
i_D[1] => o_Q[1]~reg0.DATAIN
i_D[2] => o_Q[2]~reg0.DATAIN
i_D[3] => o_Q[3]~reg0.DATAIN
i_D[4] => o_Q[4]~reg0.DATAIN
i_D[5] => o_Q[5]~reg0.DATAIN
i_D[6] => o_Q[6]~reg0.DATAIN
i_D[7] => o_Q[7]~reg0.DATAIN
i_D[8] => o_Q[8]~reg0.DATAIN
i_D[9] => o_Q[9]~reg0.DATAIN
i_D[10] => o_Q[10]~reg0.DATAIN
i_D[11] => o_Q[11]~reg0.DATAIN
i_D[12] => o_Q[12]~reg0.DATAIN
i_D[13] => o_Q[13]~reg0.DATAIN
i_D[14] => o_Q[14]~reg0.DATAIN
i_D[15] => o_Q[15]~reg0.DATAIN
i_D[16] => o_Q[16]~reg0.DATAIN
i_D[17] => o_Q[17]~reg0.DATAIN
i_D[18] => o_Q[18]~reg0.DATAIN
i_D[19] => o_Q[19]~reg0.DATAIN
i_D[20] => o_Q[20]~reg0.DATAIN
i_D[21] => o_Q[21]~reg0.DATAIN
i_D[22] => o_Q[22]~reg0.DATAIN
i_D[23] => o_Q[23]~reg0.DATAIN
i_D[24] => o_Q[24]~reg0.DATAIN
i_D[25] => o_Q[25]~reg0.DATAIN
i_D[26] => o_Q[26]~reg0.DATAIN
i_D[27] => o_Q[27]~reg0.DATAIN
i_D[28] => o_Q[28]~reg0.DATAIN
i_D[29] => o_Q[29]~reg0.DATAIN
i_D[30] => o_Q[30]~reg0.DATAIN
i_D[31] => o_Q[31]~reg0.DATAIN
o_Q[0] <= o_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= o_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= o_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= o_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= o_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= o_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= o_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= o_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= o_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= o_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= o_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= o_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= o_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= o_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= o_Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= o_Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= o_Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= o_Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= o_Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= o_Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= o_Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= o_Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= o_Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= o_Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= o_Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= o_Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= o_Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= o_Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= o_Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= o_Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= o_Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= o_Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4
A_i[0] => full_adder:G_NBit_Carry_Adder:0:full_adderI.A
A_i[1] => full_adder:G_NBit_Carry_Adder:1:full_adderI.A
A_i[2] => full_adder:G_NBit_Carry_Adder:2:full_adderI.A
A_i[3] => full_adder:G_NBit_Carry_Adder:3:full_adderI.A
A_i[4] => full_adder:G_NBit_Carry_Adder:4:full_adderI.A
A_i[5] => full_adder:G_NBit_Carry_Adder:5:full_adderI.A
A_i[6] => full_adder:G_NBit_Carry_Adder:6:full_adderI.A
A_i[7] => full_adder:G_NBit_Carry_Adder:7:full_adderI.A
A_i[8] => full_adder:G_NBit_Carry_Adder:8:full_adderI.A
A_i[9] => full_adder:G_NBit_Carry_Adder:9:full_adderI.A
A_i[10] => full_adder:G_NBit_Carry_Adder:10:full_adderI.A
A_i[11] => full_adder:G_NBit_Carry_Adder:11:full_adderI.A
A_i[12] => full_adder:G_NBit_Carry_Adder:12:full_adderI.A
A_i[13] => full_adder:G_NBit_Carry_Adder:13:full_adderI.A
A_i[14] => full_adder:G_NBit_Carry_Adder:14:full_adderI.A
A_i[15] => full_adder:G_NBit_Carry_Adder:15:full_adderI.A
A_i[16] => full_adder:G_NBit_Carry_Adder:16:full_adderI.A
A_i[17] => full_adder:G_NBit_Carry_Adder:17:full_adderI.A
A_i[18] => full_adder:G_NBit_Carry_Adder:18:full_adderI.A
A_i[19] => full_adder:G_NBit_Carry_Adder:19:full_adderI.A
A_i[20] => full_adder:G_NBit_Carry_Adder:20:full_adderI.A
A_i[21] => full_adder:G_NBit_Carry_Adder:21:full_adderI.A
A_i[22] => full_adder:G_NBit_Carry_Adder:22:full_adderI.A
A_i[23] => full_adder:G_NBit_Carry_Adder:23:full_adderI.A
A_i[24] => full_adder:G_NBit_Carry_Adder:24:full_adderI.A
A_i[25] => full_adder:G_NBit_Carry_Adder:25:full_adderI.A
A_i[26] => full_adder:G_NBit_Carry_Adder:26:full_adderI.A
A_i[27] => full_adder:G_NBit_Carry_Adder:27:full_adderI.A
A_i[28] => full_adder:G_NBit_Carry_Adder:28:full_adderI.A
A_i[29] => full_adder:G_NBit_Carry_Adder:29:full_adderI.A
A_i[30] => full_adder:G_NBit_Carry_Adder:30:full_adderI.A
A_i[31] => full_adder:G_NBit_Carry_Adder:31:full_adderI.A
B_i[0] => full_adder:G_NBit_Carry_Adder:0:full_adderI.B
B_i[1] => full_adder:G_NBit_Carry_Adder:1:full_adderI.B
B_i[2] => full_adder:G_NBit_Carry_Adder:2:full_adderI.B
B_i[3] => full_adder:G_NBit_Carry_Adder:3:full_adderI.B
B_i[4] => full_adder:G_NBit_Carry_Adder:4:full_adderI.B
B_i[5] => full_adder:G_NBit_Carry_Adder:5:full_adderI.B
B_i[6] => full_adder:G_NBit_Carry_Adder:6:full_adderI.B
B_i[7] => full_adder:G_NBit_Carry_Adder:7:full_adderI.B
B_i[8] => full_adder:G_NBit_Carry_Adder:8:full_adderI.B
B_i[9] => full_adder:G_NBit_Carry_Adder:9:full_adderI.B
B_i[10] => full_adder:G_NBit_Carry_Adder:10:full_adderI.B
B_i[11] => full_adder:G_NBit_Carry_Adder:11:full_adderI.B
B_i[12] => full_adder:G_NBit_Carry_Adder:12:full_adderI.B
B_i[13] => full_adder:G_NBit_Carry_Adder:13:full_adderI.B
B_i[14] => full_adder:G_NBit_Carry_Adder:14:full_adderI.B
B_i[15] => full_adder:G_NBit_Carry_Adder:15:full_adderI.B
B_i[16] => full_adder:G_NBit_Carry_Adder:16:full_adderI.B
B_i[17] => full_adder:G_NBit_Carry_Adder:17:full_adderI.B
B_i[18] => full_adder:G_NBit_Carry_Adder:18:full_adderI.B
B_i[19] => full_adder:G_NBit_Carry_Adder:19:full_adderI.B
B_i[20] => full_adder:G_NBit_Carry_Adder:20:full_adderI.B
B_i[21] => full_adder:G_NBit_Carry_Adder:21:full_adderI.B
B_i[22] => full_adder:G_NBit_Carry_Adder:22:full_adderI.B
B_i[23] => full_adder:G_NBit_Carry_Adder:23:full_adderI.B
B_i[24] => full_adder:G_NBit_Carry_Adder:24:full_adderI.B
B_i[25] => full_adder:G_NBit_Carry_Adder:25:full_adderI.B
B_i[26] => full_adder:G_NBit_Carry_Adder:26:full_adderI.B
B_i[27] => full_adder:G_NBit_Carry_Adder:27:full_adderI.B
B_i[28] => full_adder:G_NBit_Carry_Adder:28:full_adderI.B
B_i[29] => full_adder:G_NBit_Carry_Adder:29:full_adderI.B
B_i[30] => full_adder:G_NBit_Carry_Adder:30:full_adderI.B
B_i[31] => full_adder:G_NBit_Carry_Adder:31:full_adderI.B
C_in => full_adder:G_NBit_Carry_Adder:0:full_adderI.Cin
S_i[0] <= full_adder:G_NBit_Carry_Adder:0:full_adderI.S
S_i[1] <= full_adder:G_NBit_Carry_Adder:1:full_adderI.S
S_i[2] <= full_adder:G_NBit_Carry_Adder:2:full_adderI.S
S_i[3] <= full_adder:G_NBit_Carry_Adder:3:full_adderI.S
S_i[4] <= full_adder:G_NBit_Carry_Adder:4:full_adderI.S
S_i[5] <= full_adder:G_NBit_Carry_Adder:5:full_adderI.S
S_i[6] <= full_adder:G_NBit_Carry_Adder:6:full_adderI.S
S_i[7] <= full_adder:G_NBit_Carry_Adder:7:full_adderI.S
S_i[8] <= full_adder:G_NBit_Carry_Adder:8:full_adderI.S
S_i[9] <= full_adder:G_NBit_Carry_Adder:9:full_adderI.S
S_i[10] <= full_adder:G_NBit_Carry_Adder:10:full_adderI.S
S_i[11] <= full_adder:G_NBit_Carry_Adder:11:full_adderI.S
S_i[12] <= full_adder:G_NBit_Carry_Adder:12:full_adderI.S
S_i[13] <= full_adder:G_NBit_Carry_Adder:13:full_adderI.S
S_i[14] <= full_adder:G_NBit_Carry_Adder:14:full_adderI.S
S_i[15] <= full_adder:G_NBit_Carry_Adder:15:full_adderI.S
S_i[16] <= full_adder:G_NBit_Carry_Adder:16:full_adderI.S
S_i[17] <= full_adder:G_NBit_Carry_Adder:17:full_adderI.S
S_i[18] <= full_adder:G_NBit_Carry_Adder:18:full_adderI.S
S_i[19] <= full_adder:G_NBit_Carry_Adder:19:full_adderI.S
S_i[20] <= full_adder:G_NBit_Carry_Adder:20:full_adderI.S
S_i[21] <= full_adder:G_NBit_Carry_Adder:21:full_adderI.S
S_i[22] <= full_adder:G_NBit_Carry_Adder:22:full_adderI.S
S_i[23] <= full_adder:G_NBit_Carry_Adder:23:full_adderI.S
S_i[24] <= full_adder:G_NBit_Carry_Adder:24:full_adderI.S
S_i[25] <= full_adder:G_NBit_Carry_Adder:25:full_adderI.S
S_i[26] <= full_adder:G_NBit_Carry_Adder:26:full_adderI.S
S_i[27] <= full_adder:G_NBit_Carry_Adder:27:full_adderI.S
S_i[28] <= full_adder:G_NBit_Carry_Adder:28:full_adderI.S
S_i[29] <= full_adder:G_NBit_Carry_Adder:29:full_adderI.S
S_i[30] <= full_adder:G_NBit_Carry_Adder:30:full_adderI.S
S_i[31] <= full_adder:G_NBit_Carry_Adder:31:full_adderI.S
C_out <= full_adder:G_NBit_Carry_Adder:31:full_adderI.Cout


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:0:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:0:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:1:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:1:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:1:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:1:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:2:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:2:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:2:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:2:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:3:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:3:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:3:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:3:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:4:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:4:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:4:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:4:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:5:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:5:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:5:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:5:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:6:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:6:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:6:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:6:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:7:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:7:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:7:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:7:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:8:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:8:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:8:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:8:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:9:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:9:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:9:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:9:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:10:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:10:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:10:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:10:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:11:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:11:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:11:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:11:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:12:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:12:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:12:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:12:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:13:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:13:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:13:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:13:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:14:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:14:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:14:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:14:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:15:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:15:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:15:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:15:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:16:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:16:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:16:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:16:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:17:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:17:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:17:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:17:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:18:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:18:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:18:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:18:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:19:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:19:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:19:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:19:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:20:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:20:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:20:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:20:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:21:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:21:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:21:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:21:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:22:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:22:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:22:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:22:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:23:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:23:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:23:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:23:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:24:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:24:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:24:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:24:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:25:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:25:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:25:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:25:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:26:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:26:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:26:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:26:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:27:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:27:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:27:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:27:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:28:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:28:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:28:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:28:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:29:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:29:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:29:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:29:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:30:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:30:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:30:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:30:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:31:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:31:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:31:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:plus4|full_adder:\G_NBit_Carry_Adder:31:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:1:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:2:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:3:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:4:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:5:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:6:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:7:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:8:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:9:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:10:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:11:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:12:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:13:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:14:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:15:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:16:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:17:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:18:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:19:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:20:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:21:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:22:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:23:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:24:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:25:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:26:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:27:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:28:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:29:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:30:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:31:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_jump|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:1:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:2:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:3:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:4:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:5:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:6:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:7:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:8:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:9:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:10:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:11:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:12:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:13:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:14:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:15:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:16:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:17:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:18:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:19:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:20:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:21:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:22:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:23:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:24:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:25:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:26:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:27:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:28:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:29:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:30:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:31:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:mux_PCReg|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|RISCV_Processor|IF_ID:reg_IF_ID
in_instruct[0] => instr_in_s[0].DATAA
in_instruct[1] => instr_in_s[1].DATAA
in_instruct[2] => instr_in_s[2].DATAA
in_instruct[3] => instr_in_s[3].DATAA
in_instruct[4] => instr_in_s[4].DATAA
in_instruct[5] => instr_in_s[5].DATAA
in_instruct[6] => instr_in_s[6].DATAA
in_instruct[7] => instr_in_s[7].DATAA
in_instruct[8] => instr_in_s[8].DATAA
in_instruct[9] => instr_in_s[9].DATAA
in_instruct[10] => instr_in_s[10].DATAA
in_instruct[11] => instr_in_s[11].DATAA
in_instruct[12] => instr_in_s[12].DATAA
in_instruct[13] => instr_in_s[13].DATAA
in_instruct[14] => instr_in_s[14].DATAA
in_instruct[15] => instr_in_s[15].DATAA
in_instruct[16] => instr_in_s[16].DATAA
in_instruct[17] => instr_in_s[17].DATAA
in_instruct[18] => instr_in_s[18].DATAA
in_instruct[19] => instr_in_s[19].DATAA
in_instruct[20] => instr_in_s[20].DATAA
in_instruct[21] => instr_in_s[21].DATAA
in_instruct[22] => instr_in_s[22].DATAA
in_instruct[23] => instr_in_s[23].DATAA
in_instruct[24] => instr_in_s[24].DATAA
in_instruct[25] => instr_in_s[25].DATAA
in_instruct[26] => instr_in_s[26].DATAA
in_instruct[27] => instr_in_s[27].DATAA
in_instruct[28] => instr_in_s[28].DATAA
in_instruct[29] => instr_in_s[29].DATAA
in_instruct[30] => instr_in_s[30].DATAA
in_instruct[31] => instr_in_s[31].DATAA
in_PC_val[0] => pc_val_in_s[0].DATAA
in_PC_val[1] => pc_val_in_s[1].DATAA
in_PC_val[2] => pc_val_in_s[2].DATAA
in_PC_val[3] => pc_val_in_s[3].DATAA
in_PC_val[4] => pc_val_in_s[4].DATAA
in_PC_val[5] => pc_val_in_s[5].DATAA
in_PC_val[6] => pc_val_in_s[6].DATAA
in_PC_val[7] => pc_val_in_s[7].DATAA
in_PC_val[8] => pc_val_in_s[8].DATAA
in_PC_val[9] => pc_val_in_s[9].DATAA
in_PC_val[10] => pc_val_in_s[10].DATAA
in_PC_val[11] => pc_val_in_s[11].DATAA
in_PC_val[12] => pc_val_in_s[12].DATAA
in_PC_val[13] => pc_val_in_s[13].DATAA
in_PC_val[14] => pc_val_in_s[14].DATAA
in_PC_val[15] => pc_val_in_s[15].DATAA
in_PC_val[16] => pc_val_in_s[16].DATAA
in_PC_val[17] => pc_val_in_s[17].DATAA
in_PC_val[18] => pc_val_in_s[18].DATAA
in_PC_val[19] => pc_val_in_s[19].DATAA
in_PC_val[20] => pc_val_in_s[20].DATAA
in_PC_val[21] => pc_val_in_s[21].DATAA
in_PC_val[22] => pc_val_in_s[22].DATAA
in_PC_val[23] => pc_val_in_s[23].DATAA
in_PC_val[24] => pc_val_in_s[24].DATAA
in_PC_val[25] => pc_val_in_s[25].DATAA
in_PC_val[26] => pc_val_in_s[26].DATAA
in_PC_val[27] => pc_val_in_s[27].DATAA
in_PC_val[28] => pc_val_in_s[28].DATAA
in_PC_val[29] => pc_val_in_s[29].DATAA
in_PC_val[30] => pc_val_in_s[30].DATAA
in_PC_val[31] => pc_val_in_s[31].DATAA
in_PC_plus4[0] => pc_plus4_in_s[0].DATAA
in_PC_plus4[1] => pc_plus4_in_s[1].DATAA
in_PC_plus4[2] => pc_plus4_in_s[2].DATAA
in_PC_plus4[3] => pc_plus4_in_s[3].DATAA
in_PC_plus4[4] => pc_plus4_in_s[4].DATAA
in_PC_plus4[5] => pc_plus4_in_s[5].DATAA
in_PC_plus4[6] => pc_plus4_in_s[6].DATAA
in_PC_plus4[7] => pc_plus4_in_s[7].DATAA
in_PC_plus4[8] => pc_plus4_in_s[8].DATAA
in_PC_plus4[9] => pc_plus4_in_s[9].DATAA
in_PC_plus4[10] => pc_plus4_in_s[10].DATAA
in_PC_plus4[11] => pc_plus4_in_s[11].DATAA
in_PC_plus4[12] => pc_plus4_in_s[12].DATAA
in_PC_plus4[13] => pc_plus4_in_s[13].DATAA
in_PC_plus4[14] => pc_plus4_in_s[14].DATAA
in_PC_plus4[15] => pc_plus4_in_s[15].DATAA
in_PC_plus4[16] => pc_plus4_in_s[16].DATAA
in_PC_plus4[17] => pc_plus4_in_s[17].DATAA
in_PC_plus4[18] => pc_plus4_in_s[18].DATAA
in_PC_plus4[19] => pc_plus4_in_s[19].DATAA
in_PC_plus4[20] => pc_plus4_in_s[20].DATAA
in_PC_plus4[21] => pc_plus4_in_s[21].DATAA
in_PC_plus4[22] => pc_plus4_in_s[22].DATAA
in_PC_plus4[23] => pc_plus4_in_s[23].DATAA
in_PC_plus4[24] => pc_plus4_in_s[24].DATAA
in_PC_plus4[25] => pc_plus4_in_s[25].DATAA
in_PC_plus4[26] => pc_plus4_in_s[26].DATAA
in_PC_plus4[27] => pc_plus4_in_s[27].DATAA
in_PC_plus4[28] => pc_plus4_in_s[28].DATAA
in_PC_plus4[29] => pc_plus4_in_s[29].DATAA
in_PC_plus4[30] => pc_plus4_in_s[30].DATAA
in_PC_plus4[31] => pc_plus4_in_s[31].DATAA
in_stall_fetch => we_internal.IN0
in_flush_fetch => instr_in_s[31].OUTPUTSELECT
in_flush_fetch => instr_in_s[30].OUTPUTSELECT
in_flush_fetch => instr_in_s[29].OUTPUTSELECT
in_flush_fetch => instr_in_s[28].OUTPUTSELECT
in_flush_fetch => instr_in_s[27].OUTPUTSELECT
in_flush_fetch => instr_in_s[26].OUTPUTSELECT
in_flush_fetch => instr_in_s[25].OUTPUTSELECT
in_flush_fetch => instr_in_s[24].OUTPUTSELECT
in_flush_fetch => instr_in_s[23].OUTPUTSELECT
in_flush_fetch => instr_in_s[22].OUTPUTSELECT
in_flush_fetch => instr_in_s[21].OUTPUTSELECT
in_flush_fetch => instr_in_s[20].OUTPUTSELECT
in_flush_fetch => instr_in_s[19].OUTPUTSELECT
in_flush_fetch => instr_in_s[18].OUTPUTSELECT
in_flush_fetch => instr_in_s[17].OUTPUTSELECT
in_flush_fetch => instr_in_s[16].OUTPUTSELECT
in_flush_fetch => instr_in_s[15].OUTPUTSELECT
in_flush_fetch => instr_in_s[14].OUTPUTSELECT
in_flush_fetch => instr_in_s[13].OUTPUTSELECT
in_flush_fetch => instr_in_s[12].OUTPUTSELECT
in_flush_fetch => instr_in_s[11].OUTPUTSELECT
in_flush_fetch => instr_in_s[10].OUTPUTSELECT
in_flush_fetch => instr_in_s[9].OUTPUTSELECT
in_flush_fetch => instr_in_s[8].OUTPUTSELECT
in_flush_fetch => instr_in_s[7].OUTPUTSELECT
in_flush_fetch => instr_in_s[6].OUTPUTSELECT
in_flush_fetch => instr_in_s[5].OUTPUTSELECT
in_flush_fetch => instr_in_s[4].OUTPUTSELECT
in_flush_fetch => instr_in_s[3].OUTPUTSELECT
in_flush_fetch => instr_in_s[2].OUTPUTSELECT
in_flush_fetch => instr_in_s[1].OUTPUTSELECT
in_flush_fetch => instr_in_s[0].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[31].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[30].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[29].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[28].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[27].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[26].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[25].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[24].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[23].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[22].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[21].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[20].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[19].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[18].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[17].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[16].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[15].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[14].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[13].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[12].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[11].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[10].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[9].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[8].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[7].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[6].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[5].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[4].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[3].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[2].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[1].OUTPUTSELECT
in_flush_fetch => pc_val_in_s[0].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[31].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[30].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[29].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[28].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[27].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[26].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[25].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[24].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[23].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[22].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[21].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[20].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[19].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[18].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[17].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[16].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[15].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[14].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[13].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[12].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[11].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[10].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[9].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[8].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[7].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[6].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[5].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[4].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[3].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[2].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[1].OUTPUTSELECT
in_flush_fetch => pc_plus4_in_s[0].OUTPUTSELECT
in_flush_fetch => we_internal.IN1
WE => we_internal.DATAA
out_instruct[0] <= Nbit_reg:instruct_pipe_reg.out_1[0]
out_instruct[1] <= Nbit_reg:instruct_pipe_reg.out_1[1]
out_instruct[2] <= Nbit_reg:instruct_pipe_reg.out_1[2]
out_instruct[3] <= Nbit_reg:instruct_pipe_reg.out_1[3]
out_instruct[4] <= Nbit_reg:instruct_pipe_reg.out_1[4]
out_instruct[5] <= Nbit_reg:instruct_pipe_reg.out_1[5]
out_instruct[6] <= Nbit_reg:instruct_pipe_reg.out_1[6]
out_instruct[7] <= Nbit_reg:instruct_pipe_reg.out_1[7]
out_instruct[8] <= Nbit_reg:instruct_pipe_reg.out_1[8]
out_instruct[9] <= Nbit_reg:instruct_pipe_reg.out_1[9]
out_instruct[10] <= Nbit_reg:instruct_pipe_reg.out_1[10]
out_instruct[11] <= Nbit_reg:instruct_pipe_reg.out_1[11]
out_instruct[12] <= Nbit_reg:instruct_pipe_reg.out_1[12]
out_instruct[13] <= Nbit_reg:instruct_pipe_reg.out_1[13]
out_instruct[14] <= Nbit_reg:instruct_pipe_reg.out_1[14]
out_instruct[15] <= Nbit_reg:instruct_pipe_reg.out_1[15]
out_instruct[16] <= Nbit_reg:instruct_pipe_reg.out_1[16]
out_instruct[17] <= Nbit_reg:instruct_pipe_reg.out_1[17]
out_instruct[18] <= Nbit_reg:instruct_pipe_reg.out_1[18]
out_instruct[19] <= Nbit_reg:instruct_pipe_reg.out_1[19]
out_instruct[20] <= Nbit_reg:instruct_pipe_reg.out_1[20]
out_instruct[21] <= Nbit_reg:instruct_pipe_reg.out_1[21]
out_instruct[22] <= Nbit_reg:instruct_pipe_reg.out_1[22]
out_instruct[23] <= Nbit_reg:instruct_pipe_reg.out_1[23]
out_instruct[24] <= Nbit_reg:instruct_pipe_reg.out_1[24]
out_instruct[25] <= Nbit_reg:instruct_pipe_reg.out_1[25]
out_instruct[26] <= Nbit_reg:instruct_pipe_reg.out_1[26]
out_instruct[27] <= Nbit_reg:instruct_pipe_reg.out_1[27]
out_instruct[28] <= Nbit_reg:instruct_pipe_reg.out_1[28]
out_instruct[29] <= Nbit_reg:instruct_pipe_reg.out_1[29]
out_instruct[30] <= Nbit_reg:instruct_pipe_reg.out_1[30]
out_instruct[31] <= Nbit_reg:instruct_pipe_reg.out_1[31]
out_PC_val[0] <= Nbit_reg:pc_val_pipe_reg.out_1[0]
out_PC_val[1] <= Nbit_reg:pc_val_pipe_reg.out_1[1]
out_PC_val[2] <= Nbit_reg:pc_val_pipe_reg.out_1[2]
out_PC_val[3] <= Nbit_reg:pc_val_pipe_reg.out_1[3]
out_PC_val[4] <= Nbit_reg:pc_val_pipe_reg.out_1[4]
out_PC_val[5] <= Nbit_reg:pc_val_pipe_reg.out_1[5]
out_PC_val[6] <= Nbit_reg:pc_val_pipe_reg.out_1[6]
out_PC_val[7] <= Nbit_reg:pc_val_pipe_reg.out_1[7]
out_PC_val[8] <= Nbit_reg:pc_val_pipe_reg.out_1[8]
out_PC_val[9] <= Nbit_reg:pc_val_pipe_reg.out_1[9]
out_PC_val[10] <= Nbit_reg:pc_val_pipe_reg.out_1[10]
out_PC_val[11] <= Nbit_reg:pc_val_pipe_reg.out_1[11]
out_PC_val[12] <= Nbit_reg:pc_val_pipe_reg.out_1[12]
out_PC_val[13] <= Nbit_reg:pc_val_pipe_reg.out_1[13]
out_PC_val[14] <= Nbit_reg:pc_val_pipe_reg.out_1[14]
out_PC_val[15] <= Nbit_reg:pc_val_pipe_reg.out_1[15]
out_PC_val[16] <= Nbit_reg:pc_val_pipe_reg.out_1[16]
out_PC_val[17] <= Nbit_reg:pc_val_pipe_reg.out_1[17]
out_PC_val[18] <= Nbit_reg:pc_val_pipe_reg.out_1[18]
out_PC_val[19] <= Nbit_reg:pc_val_pipe_reg.out_1[19]
out_PC_val[20] <= Nbit_reg:pc_val_pipe_reg.out_1[20]
out_PC_val[21] <= Nbit_reg:pc_val_pipe_reg.out_1[21]
out_PC_val[22] <= Nbit_reg:pc_val_pipe_reg.out_1[22]
out_PC_val[23] <= Nbit_reg:pc_val_pipe_reg.out_1[23]
out_PC_val[24] <= Nbit_reg:pc_val_pipe_reg.out_1[24]
out_PC_val[25] <= Nbit_reg:pc_val_pipe_reg.out_1[25]
out_PC_val[26] <= Nbit_reg:pc_val_pipe_reg.out_1[26]
out_PC_val[27] <= Nbit_reg:pc_val_pipe_reg.out_1[27]
out_PC_val[28] <= Nbit_reg:pc_val_pipe_reg.out_1[28]
out_PC_val[29] <= Nbit_reg:pc_val_pipe_reg.out_1[29]
out_PC_val[30] <= Nbit_reg:pc_val_pipe_reg.out_1[30]
out_PC_val[31] <= Nbit_reg:pc_val_pipe_reg.out_1[31]
out_PC_plus4[0] <= Nbit_reg:pc_plus4_pipe_reg.out_1[0]
out_PC_plus4[1] <= Nbit_reg:pc_plus4_pipe_reg.out_1[1]
out_PC_plus4[2] <= Nbit_reg:pc_plus4_pipe_reg.out_1[2]
out_PC_plus4[3] <= Nbit_reg:pc_plus4_pipe_reg.out_1[3]
out_PC_plus4[4] <= Nbit_reg:pc_plus4_pipe_reg.out_1[4]
out_PC_plus4[5] <= Nbit_reg:pc_plus4_pipe_reg.out_1[5]
out_PC_plus4[6] <= Nbit_reg:pc_plus4_pipe_reg.out_1[6]
out_PC_plus4[7] <= Nbit_reg:pc_plus4_pipe_reg.out_1[7]
out_PC_plus4[8] <= Nbit_reg:pc_plus4_pipe_reg.out_1[8]
out_PC_plus4[9] <= Nbit_reg:pc_plus4_pipe_reg.out_1[9]
out_PC_plus4[10] <= Nbit_reg:pc_plus4_pipe_reg.out_1[10]
out_PC_plus4[11] <= Nbit_reg:pc_plus4_pipe_reg.out_1[11]
out_PC_plus4[12] <= Nbit_reg:pc_plus4_pipe_reg.out_1[12]
out_PC_plus4[13] <= Nbit_reg:pc_plus4_pipe_reg.out_1[13]
out_PC_plus4[14] <= Nbit_reg:pc_plus4_pipe_reg.out_1[14]
out_PC_plus4[15] <= Nbit_reg:pc_plus4_pipe_reg.out_1[15]
out_PC_plus4[16] <= Nbit_reg:pc_plus4_pipe_reg.out_1[16]
out_PC_plus4[17] <= Nbit_reg:pc_plus4_pipe_reg.out_1[17]
out_PC_plus4[18] <= Nbit_reg:pc_plus4_pipe_reg.out_1[18]
out_PC_plus4[19] <= Nbit_reg:pc_plus4_pipe_reg.out_1[19]
out_PC_plus4[20] <= Nbit_reg:pc_plus4_pipe_reg.out_1[20]
out_PC_plus4[21] <= Nbit_reg:pc_plus4_pipe_reg.out_1[21]
out_PC_plus4[22] <= Nbit_reg:pc_plus4_pipe_reg.out_1[22]
out_PC_plus4[23] <= Nbit_reg:pc_plus4_pipe_reg.out_1[23]
out_PC_plus4[24] <= Nbit_reg:pc_plus4_pipe_reg.out_1[24]
out_PC_plus4[25] <= Nbit_reg:pc_plus4_pipe_reg.out_1[25]
out_PC_plus4[26] <= Nbit_reg:pc_plus4_pipe_reg.out_1[26]
out_PC_plus4[27] <= Nbit_reg:pc_plus4_pipe_reg.out_1[27]
out_PC_plus4[28] <= Nbit_reg:pc_plus4_pipe_reg.out_1[28]
out_PC_plus4[29] <= Nbit_reg:pc_plus4_pipe_reg.out_1[29]
out_PC_plus4[30] <= Nbit_reg:pc_plus4_pipe_reg.out_1[30]
out_PC_plus4[31] <= Nbit_reg:pc_plus4_pipe_reg.out_1[31]
RST => Nbit_reg:instruct_pipe_reg.RST
RST => Nbit_reg:pc_val_pipe_reg.RST
RST => Nbit_reg:pc_plus4_pipe_reg.RST
CLK => Nbit_reg:instruct_pipe_reg.CLK
CLK => Nbit_reg:pc_val_pipe_reg.CLK
CLK => Nbit_reg:pc_plus4_pipe_reg.CLK


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:instruct_pipe_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_val_pipe_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|IF_ID:reg_IF_ID|Nbit_reg:pc_plus4_pipe_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|hazard_detection:hudini_hdu
i_opcode_execute[0] => Equal0.IN6
i_opcode_execute[1] => Equal0.IN5
i_opcode_execute[2] => Equal0.IN4
i_opcode_execute[3] => Equal0.IN3
i_opcode_execute[4] => Equal0.IN2
i_opcode_execute[5] => Equal0.IN1
i_opcode_execute[6] => Equal0.IN0
i_rs1_decode[0] => Equal2.IN4
i_rs1_decode[1] => Equal2.IN3
i_rs1_decode[2] => Equal2.IN2
i_rs1_decode[3] => Equal2.IN1
i_rs1_decode[4] => Equal2.IN0
i_rs2_decode[0] => Equal3.IN4
i_rs2_decode[1] => Equal3.IN3
i_rs2_decode[2] => Equal3.IN2
i_rs2_decode[3] => Equal3.IN1
i_rs2_decode[4] => Equal3.IN0
i_rd_execute[0] => Equal2.IN9
i_rd_execute[0] => Equal3.IN9
i_rd_execute[0] => Equal1.IN4
i_rd_execute[1] => Equal2.IN8
i_rd_execute[1] => Equal3.IN8
i_rd_execute[1] => Equal1.IN3
i_rd_execute[2] => Equal2.IN7
i_rd_execute[2] => Equal3.IN7
i_rd_execute[2] => Equal1.IN2
i_rd_execute[3] => Equal2.IN6
i_rd_execute[3] => Equal3.IN6
i_rd_execute[3] => Equal1.IN1
i_rd_execute[4] => Equal2.IN5
i_rd_execute[4] => Equal3.IN5
i_rd_execute[4] => Equal1.IN0
i_offsetpc => o_flush_fetch.DATAIN
i_offsetpc => o_flush_decode.DATAIN
i_offsetpc => o_flush_execute.DATAIN
i_offsetpc => o_stall_pc.IN1
i_offsetpc => o_stall_IF_ID.IN1
i_offsetpc => o_stall_ID_EX.IN1
o_stall_pc <= o_stall_pc.DB_MAX_OUTPUT_PORT_TYPE
o_stall_IF_ID <= o_stall_IF_ID.DB_MAX_OUTPUT_PORT_TYPE
o_stall_ID_EX <= o_stall_ID_EX.DB_MAX_OUTPUT_PORT_TYPE
o_flush_fetch <= i_offsetpc.DB_MAX_OUTPUT_PORT_TYPE
o_flush_decode <= i_offsetpc.DB_MAX_OUTPUT_PORT_TYPE
o_flush_execute <= i_offsetpc.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|control:mind_control
i_opcode[0] => Equal0.IN6
i_opcode[0] => Equal1.IN6
i_opcode[0] => Equal2.IN6
i_opcode[0] => Equal3.IN6
i_opcode[0] => Equal4.IN6
i_opcode[0] => Equal5.IN6
i_opcode[0] => Equal6.IN6
i_opcode[0] => Equal7.IN6
i_opcode[0] => Equal8.IN6
i_opcode[0] => Equal19.IN6
i_opcode[1] => Equal0.IN5
i_opcode[1] => Equal1.IN5
i_opcode[1] => Equal2.IN5
i_opcode[1] => Equal3.IN5
i_opcode[1] => Equal4.IN5
i_opcode[1] => Equal5.IN5
i_opcode[1] => Equal6.IN5
i_opcode[1] => Equal7.IN5
i_opcode[1] => Equal8.IN5
i_opcode[1] => Equal19.IN5
i_opcode[2] => Equal0.IN3
i_opcode[2] => Equal1.IN4
i_opcode[2] => Equal2.IN4
i_opcode[2] => Equal3.IN4
i_opcode[2] => Equal4.IN4
i_opcode[2] => Equal5.IN3
i_opcode[2] => Equal6.IN4
i_opcode[2] => Equal7.IN2
i_opcode[2] => Equal8.IN2
i_opcode[2] => Equal19.IN1
i_opcode[3] => Equal0.IN2
i_opcode[3] => Equal1.IN1
i_opcode[3] => Equal2.IN3
i_opcode[3] => Equal3.IN3
i_opcode[3] => Equal4.IN1
i_opcode[3] => Equal5.IN2
i_opcode[3] => Equal6.IN2
i_opcode[3] => Equal7.IN1
i_opcode[3] => Equal8.IN1
i_opcode[3] => Equal19.IN0
i_opcode[4] => Equal0.IN4
i_opcode[4] => Equal1.IN3
i_opcode[4] => Equal2.IN2
i_opcode[4] => Equal3.IN0
i_opcode[4] => Equal4.IN0
i_opcode[4] => Equal5.IN1
i_opcode[4] => Equal6.IN3
i_opcode[4] => Equal7.IN0
i_opcode[4] => Equal8.IN4
i_opcode[4] => Equal19.IN4
i_opcode[5] => Equal0.IN1
i_opcode[5] => Equal1.IN2
i_opcode[5] => Equal2.IN1
i_opcode[5] => Equal3.IN2
i_opcode[5] => Equal4.IN3
i_opcode[5] => Equal5.IN4
i_opcode[5] => Equal6.IN1
i_opcode[5] => Equal7.IN4
i_opcode[5] => Equal8.IN3
i_opcode[5] => Equal19.IN3
i_opcode[6] => Equal0.IN0
i_opcode[6] => Equal1.IN0
i_opcode[6] => Equal2.IN0
i_opcode[6] => Equal3.IN1
i_opcode[6] => Equal4.IN2
i_opcode[6] => Equal5.IN0
i_opcode[6] => Equal6.IN0
i_opcode[6] => Equal7.IN3
i_opcode[6] => Equal8.IN0
i_opcode[6] => Equal19.IN2
i_funct3[0] => Equal9.IN2
i_funct3[0] => Equal11.IN2
i_funct3[0] => Equal13.IN2
i_funct3[0] => Equal14.IN1
i_funct3[0] => Equal15.IN0
i_funct3[0] => Equal16.IN1
i_funct3[0] => Equal17.IN2
i_funct3[0] => Equal18.IN2
i_funct3[1] => Equal9.IN1
i_funct3[1] => Equal11.IN0
i_funct3[1] => Equal13.IN1
i_funct3[1] => Equal14.IN2
i_funct3[1] => Equal15.IN2
i_funct3[1] => Equal16.IN0
i_funct3[1] => Equal17.IN1
i_funct3[1] => Equal18.IN1
i_funct3[2] => Equal9.IN0
i_funct3[2] => Equal11.IN1
i_funct3[2] => Equal13.IN0
i_funct3[2] => Equal14.IN0
i_funct3[2] => Equal15.IN1
i_funct3[2] => Equal16.IN2
i_funct3[2] => Equal17.IN0
i_funct3[2] => Equal18.IN0
i_funct7[0] => Equal10.IN5
i_funct7[0] => Equal12.IN6
i_funct7[1] => Equal10.IN4
i_funct7[1] => Equal12.IN5
i_funct7[2] => Equal10.IN3
i_funct7[2] => Equal12.IN4
i_funct7[3] => Equal10.IN2
i_funct7[3] => Equal12.IN3
i_funct7[4] => Equal10.IN1
i_funct7[4] => Equal12.IN2
i_funct7[5] => Equal10.IN6
i_funct7[5] => Equal12.IN1
i_funct7[6] => Equal10.IN0
i_funct7[6] => Equal12.IN0
i_imm[0] => Equal20.IN11
i_imm[1] => Equal20.IN8
i_imm[2] => Equal20.IN10
i_imm[3] => Equal20.IN7
i_imm[4] => Equal20.IN6
i_imm[5] => Equal20.IN5
i_imm[6] => Equal20.IN4
i_imm[7] => Equal20.IN3
i_imm[8] => Equal20.IN9
i_imm[9] => Equal20.IN2
i_imm[10] => Equal20.IN1
i_imm[11] => Equal20.IN0
o_ALUSRC <= o_ALUSRC.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[0] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[1] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[2] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_ALUControl[3] <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_ImmType[0] <= o_ImmType.DB_MAX_OUTPUT_PORT_TYPE
o_ImmType[1] <= o_ImmType.DB_MAX_OUTPUT_PORT_TYPE
o_ImmType[2] <= o_ImmType.DB_MAX_OUTPUT_PORT_TYPE
o_Mem_Write <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= o_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
o_imm_sel[0] <= o_imm_sel.DB_MAX_OUTPUT_PORT_TYPE
o_imm_sel[1] <= o_imm_sel.DB_MAX_OUTPUT_PORT_TYPE
o_BranchType[0] <= o_BranchType.DB_MAX_OUTPUT_PORT_TYPE
o_BranchType[1] <= o_BranchType.DB_MAX_OUTPUT_PORT_TYPE
o_BranchType[2] <= o_BranchType.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
o_halt <= o_halt.DB_MAX_OUTPUT_PORT_TYPE
o_Jump <= o_ALUControl.DB_MAX_OUTPUT_PORT_TYPE
o_Link <= o_Link.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
o_auipcSrc <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
o_PCReg <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
o_load[0] <= o_load[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_load[1] <= o_load[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
o_load[2] <= o_load[2]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File
clk => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:2:sp_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_CLK
clk => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_CLK
rst => s_DATA_IN[2][31].OUTPUTSELECT
rst => s_DATA_IN[2][30].OUTPUTSELECT
rst => s_DATA_IN[2][29].OUTPUTSELECT
rst => s_DATA_IN[2][28].OUTPUTSELECT
rst => s_DATA_IN[2][27].OUTPUTSELECT
rst => s_DATA_IN[2][26].OUTPUTSELECT
rst => s_DATA_IN[2][25].OUTPUTSELECT
rst => s_DATA_IN[2][24].OUTPUTSELECT
rst => s_DATA_IN[2][23].OUTPUTSELECT
rst => s_DATA_IN[2][22].OUTPUTSELECT
rst => s_DATA_IN[2][21].OUTPUTSELECT
rst => s_DATA_IN[2][20].OUTPUTSELECT
rst => s_DATA_IN[2][19].OUTPUTSELECT
rst => s_DATA_IN[2][18].OUTPUTSELECT
rst => s_DATA_IN[2][17].OUTPUTSELECT
rst => s_DATA_IN[2][16].OUTPUTSELECT
rst => s_DATA_IN[2][15].OUTPUTSELECT
rst => s_DATA_IN[2][14].OUTPUTSELECT
rst => s_DATA_IN[2][13].OUTPUTSELECT
rst => s_DATA_IN[2][12].OUTPUTSELECT
rst => s_DATA_IN[2][11].OUTPUTSELECT
rst => s_DATA_IN[2][10].OUTPUTSELECT
rst => s_DATA_IN[2][9].OUTPUTSELECT
rst => s_DATA_IN[2][8].OUTPUTSELECT
rst => s_DATA_IN[2][7].OUTPUTSELECT
rst => s_DATA_IN[2][6].OUTPUTSELECT
rst => s_DATA_IN[2][5].OUTPUTSELECT
rst => s_DATA_IN[2][4].OUTPUTSELECT
rst => s_DATA_IN[2][3].OUTPUTSELECT
rst => s_DATA_IN[2][2].OUTPUTSELECT
rst => s_DATA_IN[2][1].OUTPUTSELECT
rst => s_DATA_IN[2][0].OUTPUTSELECT
rst => sp_reg.IN1
rst => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_RST
rst => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_RST
RegWrite => s_WE[1].IN1
RegWrite => s_WE[2].IN1
RegWrite => s_WE[3].IN1
RegWrite => s_WE[4].IN1
RegWrite => s_WE[5].IN1
RegWrite => s_WE[6].IN1
RegWrite => s_WE[7].IN1
RegWrite => s_WE[8].IN1
RegWrite => s_WE[9].IN1
RegWrite => s_WE[10].IN1
RegWrite => s_WE[11].IN1
RegWrite => s_WE[12].IN1
RegWrite => s_WE[13].IN1
RegWrite => s_WE[14].IN1
RegWrite => s_WE[15].IN1
RegWrite => s_WE[16].IN1
RegWrite => s_WE[17].IN1
RegWrite => s_WE[18].IN1
RegWrite => s_WE[19].IN1
RegWrite => s_WE[20].IN1
RegWrite => s_WE[21].IN1
RegWrite => s_WE[22].IN1
RegWrite => s_WE[23].IN1
RegWrite => s_WE[24].IN1
RegWrite => s_WE[25].IN1
RegWrite => s_WE[26].IN1
RegWrite => s_WE[27].IN1
RegWrite => s_WE[28].IN1
RegWrite => s_WE[29].IN1
RegWrite => s_WE[30].IN1
RegWrite => s_WE[31].IN1
Rd[0] => decoder_5t32:Rd_dec.i_5[0]
Rd[1] => decoder_5t32:Rd_dec.i_5[1]
Rd[2] => decoder_5t32:Rd_dec.i_5[2]
Rd[3] => decoder_5t32:Rd_dec.i_5[3]
Rd[4] => decoder_5t32:Rd_dec.i_5[4]
DATA_IN[0] => s_DATA_IN[2][0].DATAA
DATA_IN[0] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[0]
DATA_IN[0] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[0]
DATA_IN[1] => s_DATA_IN[2][1].DATAA
DATA_IN[1] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[1]
DATA_IN[1] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[1]
DATA_IN[2] => s_DATA_IN[2][2].DATAA
DATA_IN[2] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[2]
DATA_IN[2] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[2]
DATA_IN[3] => s_DATA_IN[2][3].DATAA
DATA_IN[3] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[3]
DATA_IN[3] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[3]
DATA_IN[4] => s_DATA_IN[2][4].DATAA
DATA_IN[4] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[4]
DATA_IN[4] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[4]
DATA_IN[5] => s_DATA_IN[2][5].DATAA
DATA_IN[5] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[5]
DATA_IN[5] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[5]
DATA_IN[6] => s_DATA_IN[2][6].DATAA
DATA_IN[6] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[6]
DATA_IN[6] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[6]
DATA_IN[7] => s_DATA_IN[2][7].DATAA
DATA_IN[7] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[7]
DATA_IN[7] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[7]
DATA_IN[8] => s_DATA_IN[2][8].DATAA
DATA_IN[8] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[8]
DATA_IN[8] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[8]
DATA_IN[9] => s_DATA_IN[2][9].DATAA
DATA_IN[9] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[9]
DATA_IN[9] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[9]
DATA_IN[10] => s_DATA_IN[2][10].DATAA
DATA_IN[10] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[10]
DATA_IN[10] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[10]
DATA_IN[11] => s_DATA_IN[2][11].DATAA
DATA_IN[11] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[11]
DATA_IN[11] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[11]
DATA_IN[12] => s_DATA_IN[2][12].DATAA
DATA_IN[12] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[12]
DATA_IN[12] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[12]
DATA_IN[13] => s_DATA_IN[2][13].DATAA
DATA_IN[13] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[13]
DATA_IN[13] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[13]
DATA_IN[14] => s_DATA_IN[2][14].DATAA
DATA_IN[14] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[14]
DATA_IN[14] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[14]
DATA_IN[15] => s_DATA_IN[2][15].DATAA
DATA_IN[15] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[15]
DATA_IN[15] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[15]
DATA_IN[16] => s_DATA_IN[2][16].DATAA
DATA_IN[16] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[16]
DATA_IN[16] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[16]
DATA_IN[17] => s_DATA_IN[2][17].DATAA
DATA_IN[17] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[17]
DATA_IN[17] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[17]
DATA_IN[18] => s_DATA_IN[2][18].DATAA
DATA_IN[18] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[18]
DATA_IN[18] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[18]
DATA_IN[19] => s_DATA_IN[2][19].DATAA
DATA_IN[19] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[19]
DATA_IN[19] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[19]
DATA_IN[20] => s_DATA_IN[2][20].DATAA
DATA_IN[20] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[20]
DATA_IN[20] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[20]
DATA_IN[21] => s_DATA_IN[2][21].DATAA
DATA_IN[21] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[21]
DATA_IN[21] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[21]
DATA_IN[22] => s_DATA_IN[2][22].DATAA
DATA_IN[22] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[22]
DATA_IN[22] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[22]
DATA_IN[23] => s_DATA_IN[2][23].DATAA
DATA_IN[23] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[23]
DATA_IN[23] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[23]
DATA_IN[24] => s_DATA_IN[2][24].DATAA
DATA_IN[24] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[24]
DATA_IN[24] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[24]
DATA_IN[25] => s_DATA_IN[2][25].DATAA
DATA_IN[25] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[25]
DATA_IN[25] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[25]
DATA_IN[26] => s_DATA_IN[2][26].DATAA
DATA_IN[26] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[26]
DATA_IN[26] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[26]
DATA_IN[27] => s_DATA_IN[2][27].DATAA
DATA_IN[27] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[27]
DATA_IN[27] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[27]
DATA_IN[28] => s_DATA_IN[2][28].DATAA
DATA_IN[28] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[28]
DATA_IN[28] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[28]
DATA_IN[29] => s_DATA_IN[2][29].DATAA
DATA_IN[29] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[29]
DATA_IN[29] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[29]
DATA_IN[30] => s_DATA_IN[2][30].DATAA
DATA_IN[30] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[30]
DATA_IN[30] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[30]
DATA_IN[31] => s_DATA_IN[2][31].DATAA
DATA_IN[31] => dffg_N:gen_regs:1:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:3:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:4:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:5:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:6:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:7:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:8:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:9:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:10:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:11:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:12:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:13:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:14:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:15:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:16:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:17:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:18:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:19:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:20:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:21:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:22:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:23:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:24:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:25:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:26:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:27:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:28:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:29:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:30:normal_reg:dffg_32I.i_D[31]
DATA_IN[31] => dffg_N:gen_regs:31:normal_reg:dffg_32I.i_D[31]
RS1[0] => mux_32t1:Mux_RS1.s_i[0]
RS1[1] => mux_32t1:Mux_RS1.s_i[1]
RS1[2] => mux_32t1:Mux_RS1.s_i[2]
RS1[3] => mux_32t1:Mux_RS1.s_i[3]
RS1[4] => mux_32t1:Mux_RS1.s_i[4]
RS2[0] => mux_32t1:Mux_RS2.s_i[0]
RS2[1] => mux_32t1:Mux_RS2.s_i[1]
RS2[2] => mux_32t1:Mux_RS2.s_i[2]
RS2[3] => mux_32t1:Mux_RS2.s_i[3]
RS2[4] => mux_32t1:Mux_RS2.s_i[4]
OS1[0] <= mux_32t1:Mux_RS1.o_1[0]
OS1[1] <= mux_32t1:Mux_RS1.o_1[1]
OS1[2] <= mux_32t1:Mux_RS1.o_1[2]
OS1[3] <= mux_32t1:Mux_RS1.o_1[3]
OS1[4] <= mux_32t1:Mux_RS1.o_1[4]
OS1[5] <= mux_32t1:Mux_RS1.o_1[5]
OS1[6] <= mux_32t1:Mux_RS1.o_1[6]
OS1[7] <= mux_32t1:Mux_RS1.o_1[7]
OS1[8] <= mux_32t1:Mux_RS1.o_1[8]
OS1[9] <= mux_32t1:Mux_RS1.o_1[9]
OS1[10] <= mux_32t1:Mux_RS1.o_1[10]
OS1[11] <= mux_32t1:Mux_RS1.o_1[11]
OS1[12] <= mux_32t1:Mux_RS1.o_1[12]
OS1[13] <= mux_32t1:Mux_RS1.o_1[13]
OS1[14] <= mux_32t1:Mux_RS1.o_1[14]
OS1[15] <= mux_32t1:Mux_RS1.o_1[15]
OS1[16] <= mux_32t1:Mux_RS1.o_1[16]
OS1[17] <= mux_32t1:Mux_RS1.o_1[17]
OS1[18] <= mux_32t1:Mux_RS1.o_1[18]
OS1[19] <= mux_32t1:Mux_RS1.o_1[19]
OS1[20] <= mux_32t1:Mux_RS1.o_1[20]
OS1[21] <= mux_32t1:Mux_RS1.o_1[21]
OS1[22] <= mux_32t1:Mux_RS1.o_1[22]
OS1[23] <= mux_32t1:Mux_RS1.o_1[23]
OS1[24] <= mux_32t1:Mux_RS1.o_1[24]
OS1[25] <= mux_32t1:Mux_RS1.o_1[25]
OS1[26] <= mux_32t1:Mux_RS1.o_1[26]
OS1[27] <= mux_32t1:Mux_RS1.o_1[27]
OS1[28] <= mux_32t1:Mux_RS1.o_1[28]
OS1[29] <= mux_32t1:Mux_RS1.o_1[29]
OS1[30] <= mux_32t1:Mux_RS1.o_1[30]
OS1[31] <= mux_32t1:Mux_RS1.o_1[31]
OS2[0] <= mux_32t1:Mux_RS2.o_1[0]
OS2[1] <= mux_32t1:Mux_RS2.o_1[1]
OS2[2] <= mux_32t1:Mux_RS2.o_1[2]
OS2[3] <= mux_32t1:Mux_RS2.o_1[3]
OS2[4] <= mux_32t1:Mux_RS2.o_1[4]
OS2[5] <= mux_32t1:Mux_RS2.o_1[5]
OS2[6] <= mux_32t1:Mux_RS2.o_1[6]
OS2[7] <= mux_32t1:Mux_RS2.o_1[7]
OS2[8] <= mux_32t1:Mux_RS2.o_1[8]
OS2[9] <= mux_32t1:Mux_RS2.o_1[9]
OS2[10] <= mux_32t1:Mux_RS2.o_1[10]
OS2[11] <= mux_32t1:Mux_RS2.o_1[11]
OS2[12] <= mux_32t1:Mux_RS2.o_1[12]
OS2[13] <= mux_32t1:Mux_RS2.o_1[13]
OS2[14] <= mux_32t1:Mux_RS2.o_1[14]
OS2[15] <= mux_32t1:Mux_RS2.o_1[15]
OS2[16] <= mux_32t1:Mux_RS2.o_1[16]
OS2[17] <= mux_32t1:Mux_RS2.o_1[17]
OS2[18] <= mux_32t1:Mux_RS2.o_1[18]
OS2[19] <= mux_32t1:Mux_RS2.o_1[19]
OS2[20] <= mux_32t1:Mux_RS2.o_1[20]
OS2[21] <= mux_32t1:Mux_RS2.o_1[21]
OS2[22] <= mux_32t1:Mux_RS2.o_1[22]
OS2[23] <= mux_32t1:Mux_RS2.o_1[23]
OS2[24] <= mux_32t1:Mux_RS2.o_1[24]
OS2[25] <= mux_32t1:Mux_RS2.o_1[25]
OS2[26] <= mux_32t1:Mux_RS2.o_1[26]
OS2[27] <= mux_32t1:Mux_RS2.o_1[27]
OS2[28] <= mux_32t1:Mux_RS2.o_1[28]
OS2[29] <= mux_32t1:Mux_RS2.o_1[29]
OS2[30] <= mux_32t1:Mux_RS2.o_1[30]
OS2[31] <= mux_32t1:Mux_RS2.o_1[31]


|RISCV_Processor|RV32_regFile:Register_File|decoder_5t32:Rd_dec
i_5[0] => Mux0.IN36
i_5[0] => Mux1.IN36
i_5[0] => Mux2.IN36
i_5[0] => Mux3.IN36
i_5[0] => Mux4.IN36
i_5[0] => Mux5.IN36
i_5[0] => Mux6.IN36
i_5[0] => Mux7.IN36
i_5[0] => Mux8.IN36
i_5[0] => Mux9.IN36
i_5[0] => Mux10.IN36
i_5[0] => Mux11.IN36
i_5[0] => Mux12.IN36
i_5[0] => Mux13.IN36
i_5[0] => Mux14.IN36
i_5[0] => Mux15.IN36
i_5[0] => Mux16.IN36
i_5[0] => Mux17.IN36
i_5[0] => Mux18.IN36
i_5[0] => Mux19.IN36
i_5[0] => Mux20.IN36
i_5[0] => Mux21.IN36
i_5[0] => Mux22.IN36
i_5[0] => Mux23.IN36
i_5[0] => Mux24.IN36
i_5[0] => Mux25.IN36
i_5[0] => Mux26.IN36
i_5[0] => Mux27.IN36
i_5[0] => Mux28.IN36
i_5[0] => Mux29.IN36
i_5[0] => Mux30.IN36
i_5[0] => Mux31.IN36
i_5[1] => Mux0.IN35
i_5[1] => Mux1.IN35
i_5[1] => Mux2.IN35
i_5[1] => Mux3.IN35
i_5[1] => Mux4.IN35
i_5[1] => Mux5.IN35
i_5[1] => Mux6.IN35
i_5[1] => Mux7.IN35
i_5[1] => Mux8.IN35
i_5[1] => Mux9.IN35
i_5[1] => Mux10.IN35
i_5[1] => Mux11.IN35
i_5[1] => Mux12.IN35
i_5[1] => Mux13.IN35
i_5[1] => Mux14.IN35
i_5[1] => Mux15.IN35
i_5[1] => Mux16.IN35
i_5[1] => Mux17.IN35
i_5[1] => Mux18.IN35
i_5[1] => Mux19.IN35
i_5[1] => Mux20.IN35
i_5[1] => Mux21.IN35
i_5[1] => Mux22.IN35
i_5[1] => Mux23.IN35
i_5[1] => Mux24.IN35
i_5[1] => Mux25.IN35
i_5[1] => Mux26.IN35
i_5[1] => Mux27.IN35
i_5[1] => Mux28.IN35
i_5[1] => Mux29.IN35
i_5[1] => Mux30.IN35
i_5[1] => Mux31.IN35
i_5[2] => Mux0.IN34
i_5[2] => Mux1.IN34
i_5[2] => Mux2.IN34
i_5[2] => Mux3.IN34
i_5[2] => Mux4.IN34
i_5[2] => Mux5.IN34
i_5[2] => Mux6.IN34
i_5[2] => Mux7.IN34
i_5[2] => Mux8.IN34
i_5[2] => Mux9.IN34
i_5[2] => Mux10.IN34
i_5[2] => Mux11.IN34
i_5[2] => Mux12.IN34
i_5[2] => Mux13.IN34
i_5[2] => Mux14.IN34
i_5[2] => Mux15.IN34
i_5[2] => Mux16.IN34
i_5[2] => Mux17.IN34
i_5[2] => Mux18.IN34
i_5[2] => Mux19.IN34
i_5[2] => Mux20.IN34
i_5[2] => Mux21.IN34
i_5[2] => Mux22.IN34
i_5[2] => Mux23.IN34
i_5[2] => Mux24.IN34
i_5[2] => Mux25.IN34
i_5[2] => Mux26.IN34
i_5[2] => Mux27.IN34
i_5[2] => Mux28.IN34
i_5[2] => Mux29.IN34
i_5[2] => Mux30.IN34
i_5[2] => Mux31.IN34
i_5[3] => Mux0.IN33
i_5[3] => Mux1.IN33
i_5[3] => Mux2.IN33
i_5[3] => Mux3.IN33
i_5[3] => Mux4.IN33
i_5[3] => Mux5.IN33
i_5[3] => Mux6.IN33
i_5[3] => Mux7.IN33
i_5[3] => Mux8.IN33
i_5[3] => Mux9.IN33
i_5[3] => Mux10.IN33
i_5[3] => Mux11.IN33
i_5[3] => Mux12.IN33
i_5[3] => Mux13.IN33
i_5[3] => Mux14.IN33
i_5[3] => Mux15.IN33
i_5[3] => Mux16.IN33
i_5[3] => Mux17.IN33
i_5[3] => Mux18.IN33
i_5[3] => Mux19.IN33
i_5[3] => Mux20.IN33
i_5[3] => Mux21.IN33
i_5[3] => Mux22.IN33
i_5[3] => Mux23.IN33
i_5[3] => Mux24.IN33
i_5[3] => Mux25.IN33
i_5[3] => Mux26.IN33
i_5[3] => Mux27.IN33
i_5[3] => Mux28.IN33
i_5[3] => Mux29.IN33
i_5[3] => Mux30.IN33
i_5[3] => Mux31.IN33
i_5[4] => Mux0.IN32
i_5[4] => Mux1.IN32
i_5[4] => Mux2.IN32
i_5[4] => Mux3.IN32
i_5[4] => Mux4.IN32
i_5[4] => Mux5.IN32
i_5[4] => Mux6.IN32
i_5[4] => Mux7.IN32
i_5[4] => Mux8.IN32
i_5[4] => Mux9.IN32
i_5[4] => Mux10.IN32
i_5[4] => Mux11.IN32
i_5[4] => Mux12.IN32
i_5[4] => Mux13.IN32
i_5[4] => Mux14.IN32
i_5[4] => Mux15.IN32
i_5[4] => Mux16.IN32
i_5[4] => Mux17.IN32
i_5[4] => Mux18.IN32
i_5[4] => Mux19.IN32
i_5[4] => Mux20.IN32
i_5[4] => Mux21.IN32
i_5[4] => Mux22.IN32
i_5[4] => Mux23.IN32
i_5[4] => Mux24.IN32
i_5[4] => Mux25.IN32
i_5[4] => Mux26.IN32
i_5[4] => Mux27.IN32
i_5[4] => Mux28.IN32
i_5[4] => Mux29.IN32
i_5[4] => Mux30.IN32
i_5[4] => Mux31.IN32
o_32[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_32[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_32[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_32[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_32[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_32[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_32[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_32[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_32[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_32[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_32[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_32[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_32[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_32[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_32[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_32[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_32[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_32[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_32[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_32[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_32[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_32[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_32[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_32[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_32[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_32[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_32[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_32[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_32[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_32[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_32[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_32[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:1:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:2:sp_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:3:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:4:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:5:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:6:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:7:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:8:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:9:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:10:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:11:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:12:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:13:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:14:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:15:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:16:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:17:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:18:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:19:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:20:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:21:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:22:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:23:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:24:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:25:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:26:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:27:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:28:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:29:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:30:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|dffg_N:\gen_regs:31:normal_reg:dffg_32I
i_CLK => r_Q[0].CLK
i_CLK => r_Q[1].CLK
i_CLK => r_Q[2].CLK
i_CLK => r_Q[3].CLK
i_CLK => r_Q[4].CLK
i_CLK => r_Q[5].CLK
i_CLK => r_Q[6].CLK
i_CLK => r_Q[7].CLK
i_CLK => r_Q[8].CLK
i_CLK => r_Q[9].CLK
i_CLK => r_Q[10].CLK
i_CLK => r_Q[11].CLK
i_CLK => r_Q[12].CLK
i_CLK => r_Q[13].CLK
i_CLK => r_Q[14].CLK
i_CLK => r_Q[15].CLK
i_CLK => r_Q[16].CLK
i_CLK => r_Q[17].CLK
i_CLK => r_Q[18].CLK
i_CLK => r_Q[19].CLK
i_CLK => r_Q[20].CLK
i_CLK => r_Q[21].CLK
i_CLK => r_Q[22].CLK
i_CLK => r_Q[23].CLK
i_CLK => r_Q[24].CLK
i_CLK => r_Q[25].CLK
i_CLK => r_Q[26].CLK
i_CLK => r_Q[27].CLK
i_CLK => r_Q[28].CLK
i_CLK => r_Q[29].CLK
i_CLK => r_Q[30].CLK
i_CLK => r_Q[31].CLK
i_RST => r_Q[0].ACLR
i_RST => r_Q[1].ACLR
i_RST => r_Q[2].ACLR
i_RST => r_Q[3].ACLR
i_RST => r_Q[4].ACLR
i_RST => r_Q[5].ACLR
i_RST => r_Q[6].ACLR
i_RST => r_Q[7].ACLR
i_RST => r_Q[8].ACLR
i_RST => r_Q[9].ACLR
i_RST => r_Q[10].ACLR
i_RST => r_Q[11].ACLR
i_RST => r_Q[12].ACLR
i_RST => r_Q[13].ACLR
i_RST => r_Q[14].ACLR
i_RST => r_Q[15].ACLR
i_RST => r_Q[16].ACLR
i_RST => r_Q[17].ACLR
i_RST => r_Q[18].ACLR
i_RST => r_Q[19].ACLR
i_RST => r_Q[20].ACLR
i_RST => r_Q[21].ACLR
i_RST => r_Q[22].ACLR
i_RST => r_Q[23].ACLR
i_RST => r_Q[24].ACLR
i_RST => r_Q[25].ACLR
i_RST => r_Q[26].ACLR
i_RST => r_Q[27].ACLR
i_RST => r_Q[28].ACLR
i_RST => r_Q[29].ACLR
i_RST => r_Q[30].ACLR
i_RST => r_Q[31].ACLR
i_WE => r_Q[31].ENA
i_WE => r_Q[30].ENA
i_WE => r_Q[29].ENA
i_WE => r_Q[28].ENA
i_WE => r_Q[27].ENA
i_WE => r_Q[26].ENA
i_WE => r_Q[25].ENA
i_WE => r_Q[24].ENA
i_WE => r_Q[23].ENA
i_WE => r_Q[22].ENA
i_WE => r_Q[21].ENA
i_WE => r_Q[20].ENA
i_WE => r_Q[19].ENA
i_WE => r_Q[18].ENA
i_WE => r_Q[17].ENA
i_WE => r_Q[16].ENA
i_WE => r_Q[15].ENA
i_WE => r_Q[14].ENA
i_WE => r_Q[13].ENA
i_WE => r_Q[12].ENA
i_WE => r_Q[11].ENA
i_WE => r_Q[10].ENA
i_WE => r_Q[9].ENA
i_WE => r_Q[8].ENA
i_WE => r_Q[7].ENA
i_WE => r_Q[6].ENA
i_WE => r_Q[5].ENA
i_WE => r_Q[4].ENA
i_WE => r_Q[3].ENA
i_WE => r_Q[2].ENA
i_WE => r_Q[1].ENA
i_WE => r_Q[0].ENA
i_D[0] => r_Q[0].DATAIN
i_D[1] => r_Q[1].DATAIN
i_D[2] => r_Q[2].DATAIN
i_D[3] => r_Q[3].DATAIN
i_D[4] => r_Q[4].DATAIN
i_D[5] => r_Q[5].DATAIN
i_D[6] => r_Q[6].DATAIN
i_D[7] => r_Q[7].DATAIN
i_D[8] => r_Q[8].DATAIN
i_D[9] => r_Q[9].DATAIN
i_D[10] => r_Q[10].DATAIN
i_D[11] => r_Q[11].DATAIN
i_D[12] => r_Q[12].DATAIN
i_D[13] => r_Q[13].DATAIN
i_D[14] => r_Q[14].DATAIN
i_D[15] => r_Q[15].DATAIN
i_D[16] => r_Q[16].DATAIN
i_D[17] => r_Q[17].DATAIN
i_D[18] => r_Q[18].DATAIN
i_D[19] => r_Q[19].DATAIN
i_D[20] => r_Q[20].DATAIN
i_D[21] => r_Q[21].DATAIN
i_D[22] => r_Q[22].DATAIN
i_D[23] => r_Q[23].DATAIN
i_D[24] => r_Q[24].DATAIN
i_D[25] => r_Q[25].DATAIN
i_D[26] => r_Q[26].DATAIN
i_D[27] => r_Q[27].DATAIN
i_D[28] => r_Q[28].DATAIN
i_D[29] => r_Q[29].DATAIN
i_D[30] => r_Q[30].DATAIN
i_D[31] => r_Q[31].DATAIN
o_Q[0] <= r_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_Q[1] <= r_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_Q[2] <= r_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_Q[3] <= r_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_Q[4] <= r_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_Q[5] <= r_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_Q[6] <= r_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_Q[7] <= r_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_Q[8] <= r_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_Q[9] <= r_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_Q[10] <= r_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_Q[11] <= r_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_Q[12] <= r_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_Q[13] <= r_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_Q[14] <= r_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_Q[15] <= r_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_Q[16] <= r_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_Q[17] <= r_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_Q[18] <= r_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_Q[19] <= r_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_Q[20] <= r_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_Q[21] <= r_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_Q[22] <= r_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_Q[23] <= r_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_Q[24] <= r_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_Q[25] <= r_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_Q[26] <= r_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_Q[27] <= r_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_Q[28] <= r_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_Q[29] <= r_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_Q[30] <= r_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_Q[31] <= r_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|mux_32t1:Mux_RS1
i_32[0][0] => Mux31.IN31
i_32[0][1] => Mux30.IN31
i_32[0][2] => Mux29.IN31
i_32[0][3] => Mux28.IN31
i_32[0][4] => Mux27.IN31
i_32[0][5] => Mux26.IN31
i_32[0][6] => Mux25.IN31
i_32[0][7] => Mux24.IN31
i_32[0][8] => Mux23.IN31
i_32[0][9] => Mux22.IN31
i_32[0][10] => Mux21.IN31
i_32[0][11] => Mux20.IN31
i_32[0][12] => Mux19.IN31
i_32[0][13] => Mux18.IN31
i_32[0][14] => Mux17.IN31
i_32[0][15] => Mux16.IN31
i_32[0][16] => Mux15.IN31
i_32[0][17] => Mux14.IN31
i_32[0][18] => Mux13.IN31
i_32[0][19] => Mux12.IN31
i_32[0][20] => Mux11.IN31
i_32[0][21] => Mux10.IN31
i_32[0][22] => Mux9.IN31
i_32[0][23] => Mux8.IN31
i_32[0][24] => Mux7.IN31
i_32[0][25] => Mux6.IN31
i_32[0][26] => Mux5.IN31
i_32[0][27] => Mux4.IN31
i_32[0][28] => Mux3.IN31
i_32[0][29] => Mux2.IN31
i_32[0][30] => Mux1.IN31
i_32[0][31] => Mux0.IN31
i_32[1][0] => Mux31.IN30
i_32[1][1] => Mux30.IN30
i_32[1][2] => Mux29.IN30
i_32[1][3] => Mux28.IN30
i_32[1][4] => Mux27.IN30
i_32[1][5] => Mux26.IN30
i_32[1][6] => Mux25.IN30
i_32[1][7] => Mux24.IN30
i_32[1][8] => Mux23.IN30
i_32[1][9] => Mux22.IN30
i_32[1][10] => Mux21.IN30
i_32[1][11] => Mux20.IN30
i_32[1][12] => Mux19.IN30
i_32[1][13] => Mux18.IN30
i_32[1][14] => Mux17.IN30
i_32[1][15] => Mux16.IN30
i_32[1][16] => Mux15.IN30
i_32[1][17] => Mux14.IN30
i_32[1][18] => Mux13.IN30
i_32[1][19] => Mux12.IN30
i_32[1][20] => Mux11.IN30
i_32[1][21] => Mux10.IN30
i_32[1][22] => Mux9.IN30
i_32[1][23] => Mux8.IN30
i_32[1][24] => Mux7.IN30
i_32[1][25] => Mux6.IN30
i_32[1][26] => Mux5.IN30
i_32[1][27] => Mux4.IN30
i_32[1][28] => Mux3.IN30
i_32[1][29] => Mux2.IN30
i_32[1][30] => Mux1.IN30
i_32[1][31] => Mux0.IN30
i_32[2][0] => Mux31.IN29
i_32[2][1] => Mux30.IN29
i_32[2][2] => Mux29.IN29
i_32[2][3] => Mux28.IN29
i_32[2][4] => Mux27.IN29
i_32[2][5] => Mux26.IN29
i_32[2][6] => Mux25.IN29
i_32[2][7] => Mux24.IN29
i_32[2][8] => Mux23.IN29
i_32[2][9] => Mux22.IN29
i_32[2][10] => Mux21.IN29
i_32[2][11] => Mux20.IN29
i_32[2][12] => Mux19.IN29
i_32[2][13] => Mux18.IN29
i_32[2][14] => Mux17.IN29
i_32[2][15] => Mux16.IN29
i_32[2][16] => Mux15.IN29
i_32[2][17] => Mux14.IN29
i_32[2][18] => Mux13.IN29
i_32[2][19] => Mux12.IN29
i_32[2][20] => Mux11.IN29
i_32[2][21] => Mux10.IN29
i_32[2][22] => Mux9.IN29
i_32[2][23] => Mux8.IN29
i_32[2][24] => Mux7.IN29
i_32[2][25] => Mux6.IN29
i_32[2][26] => Mux5.IN29
i_32[2][27] => Mux4.IN29
i_32[2][28] => Mux3.IN29
i_32[2][29] => Mux2.IN29
i_32[2][30] => Mux1.IN29
i_32[2][31] => Mux0.IN29
i_32[3][0] => Mux31.IN28
i_32[3][1] => Mux30.IN28
i_32[3][2] => Mux29.IN28
i_32[3][3] => Mux28.IN28
i_32[3][4] => Mux27.IN28
i_32[3][5] => Mux26.IN28
i_32[3][6] => Mux25.IN28
i_32[3][7] => Mux24.IN28
i_32[3][8] => Mux23.IN28
i_32[3][9] => Mux22.IN28
i_32[3][10] => Mux21.IN28
i_32[3][11] => Mux20.IN28
i_32[3][12] => Mux19.IN28
i_32[3][13] => Mux18.IN28
i_32[3][14] => Mux17.IN28
i_32[3][15] => Mux16.IN28
i_32[3][16] => Mux15.IN28
i_32[3][17] => Mux14.IN28
i_32[3][18] => Mux13.IN28
i_32[3][19] => Mux12.IN28
i_32[3][20] => Mux11.IN28
i_32[3][21] => Mux10.IN28
i_32[3][22] => Mux9.IN28
i_32[3][23] => Mux8.IN28
i_32[3][24] => Mux7.IN28
i_32[3][25] => Mux6.IN28
i_32[3][26] => Mux5.IN28
i_32[3][27] => Mux4.IN28
i_32[3][28] => Mux3.IN28
i_32[3][29] => Mux2.IN28
i_32[3][30] => Mux1.IN28
i_32[3][31] => Mux0.IN28
i_32[4][0] => Mux31.IN27
i_32[4][1] => Mux30.IN27
i_32[4][2] => Mux29.IN27
i_32[4][3] => Mux28.IN27
i_32[4][4] => Mux27.IN27
i_32[4][5] => Mux26.IN27
i_32[4][6] => Mux25.IN27
i_32[4][7] => Mux24.IN27
i_32[4][8] => Mux23.IN27
i_32[4][9] => Mux22.IN27
i_32[4][10] => Mux21.IN27
i_32[4][11] => Mux20.IN27
i_32[4][12] => Mux19.IN27
i_32[4][13] => Mux18.IN27
i_32[4][14] => Mux17.IN27
i_32[4][15] => Mux16.IN27
i_32[4][16] => Mux15.IN27
i_32[4][17] => Mux14.IN27
i_32[4][18] => Mux13.IN27
i_32[4][19] => Mux12.IN27
i_32[4][20] => Mux11.IN27
i_32[4][21] => Mux10.IN27
i_32[4][22] => Mux9.IN27
i_32[4][23] => Mux8.IN27
i_32[4][24] => Mux7.IN27
i_32[4][25] => Mux6.IN27
i_32[4][26] => Mux5.IN27
i_32[4][27] => Mux4.IN27
i_32[4][28] => Mux3.IN27
i_32[4][29] => Mux2.IN27
i_32[4][30] => Mux1.IN27
i_32[4][31] => Mux0.IN27
i_32[5][0] => Mux31.IN26
i_32[5][1] => Mux30.IN26
i_32[5][2] => Mux29.IN26
i_32[5][3] => Mux28.IN26
i_32[5][4] => Mux27.IN26
i_32[5][5] => Mux26.IN26
i_32[5][6] => Mux25.IN26
i_32[5][7] => Mux24.IN26
i_32[5][8] => Mux23.IN26
i_32[5][9] => Mux22.IN26
i_32[5][10] => Mux21.IN26
i_32[5][11] => Mux20.IN26
i_32[5][12] => Mux19.IN26
i_32[5][13] => Mux18.IN26
i_32[5][14] => Mux17.IN26
i_32[5][15] => Mux16.IN26
i_32[5][16] => Mux15.IN26
i_32[5][17] => Mux14.IN26
i_32[5][18] => Mux13.IN26
i_32[5][19] => Mux12.IN26
i_32[5][20] => Mux11.IN26
i_32[5][21] => Mux10.IN26
i_32[5][22] => Mux9.IN26
i_32[5][23] => Mux8.IN26
i_32[5][24] => Mux7.IN26
i_32[5][25] => Mux6.IN26
i_32[5][26] => Mux5.IN26
i_32[5][27] => Mux4.IN26
i_32[5][28] => Mux3.IN26
i_32[5][29] => Mux2.IN26
i_32[5][30] => Mux1.IN26
i_32[5][31] => Mux0.IN26
i_32[6][0] => Mux31.IN25
i_32[6][1] => Mux30.IN25
i_32[6][2] => Mux29.IN25
i_32[6][3] => Mux28.IN25
i_32[6][4] => Mux27.IN25
i_32[6][5] => Mux26.IN25
i_32[6][6] => Mux25.IN25
i_32[6][7] => Mux24.IN25
i_32[6][8] => Mux23.IN25
i_32[6][9] => Mux22.IN25
i_32[6][10] => Mux21.IN25
i_32[6][11] => Mux20.IN25
i_32[6][12] => Mux19.IN25
i_32[6][13] => Mux18.IN25
i_32[6][14] => Mux17.IN25
i_32[6][15] => Mux16.IN25
i_32[6][16] => Mux15.IN25
i_32[6][17] => Mux14.IN25
i_32[6][18] => Mux13.IN25
i_32[6][19] => Mux12.IN25
i_32[6][20] => Mux11.IN25
i_32[6][21] => Mux10.IN25
i_32[6][22] => Mux9.IN25
i_32[6][23] => Mux8.IN25
i_32[6][24] => Mux7.IN25
i_32[6][25] => Mux6.IN25
i_32[6][26] => Mux5.IN25
i_32[6][27] => Mux4.IN25
i_32[6][28] => Mux3.IN25
i_32[6][29] => Mux2.IN25
i_32[6][30] => Mux1.IN25
i_32[6][31] => Mux0.IN25
i_32[7][0] => Mux31.IN24
i_32[7][1] => Mux30.IN24
i_32[7][2] => Mux29.IN24
i_32[7][3] => Mux28.IN24
i_32[7][4] => Mux27.IN24
i_32[7][5] => Mux26.IN24
i_32[7][6] => Mux25.IN24
i_32[7][7] => Mux24.IN24
i_32[7][8] => Mux23.IN24
i_32[7][9] => Mux22.IN24
i_32[7][10] => Mux21.IN24
i_32[7][11] => Mux20.IN24
i_32[7][12] => Mux19.IN24
i_32[7][13] => Mux18.IN24
i_32[7][14] => Mux17.IN24
i_32[7][15] => Mux16.IN24
i_32[7][16] => Mux15.IN24
i_32[7][17] => Mux14.IN24
i_32[7][18] => Mux13.IN24
i_32[7][19] => Mux12.IN24
i_32[7][20] => Mux11.IN24
i_32[7][21] => Mux10.IN24
i_32[7][22] => Mux9.IN24
i_32[7][23] => Mux8.IN24
i_32[7][24] => Mux7.IN24
i_32[7][25] => Mux6.IN24
i_32[7][26] => Mux5.IN24
i_32[7][27] => Mux4.IN24
i_32[7][28] => Mux3.IN24
i_32[7][29] => Mux2.IN24
i_32[7][30] => Mux1.IN24
i_32[7][31] => Mux0.IN24
i_32[8][0] => Mux31.IN23
i_32[8][1] => Mux30.IN23
i_32[8][2] => Mux29.IN23
i_32[8][3] => Mux28.IN23
i_32[8][4] => Mux27.IN23
i_32[8][5] => Mux26.IN23
i_32[8][6] => Mux25.IN23
i_32[8][7] => Mux24.IN23
i_32[8][8] => Mux23.IN23
i_32[8][9] => Mux22.IN23
i_32[8][10] => Mux21.IN23
i_32[8][11] => Mux20.IN23
i_32[8][12] => Mux19.IN23
i_32[8][13] => Mux18.IN23
i_32[8][14] => Mux17.IN23
i_32[8][15] => Mux16.IN23
i_32[8][16] => Mux15.IN23
i_32[8][17] => Mux14.IN23
i_32[8][18] => Mux13.IN23
i_32[8][19] => Mux12.IN23
i_32[8][20] => Mux11.IN23
i_32[8][21] => Mux10.IN23
i_32[8][22] => Mux9.IN23
i_32[8][23] => Mux8.IN23
i_32[8][24] => Mux7.IN23
i_32[8][25] => Mux6.IN23
i_32[8][26] => Mux5.IN23
i_32[8][27] => Mux4.IN23
i_32[8][28] => Mux3.IN23
i_32[8][29] => Mux2.IN23
i_32[8][30] => Mux1.IN23
i_32[8][31] => Mux0.IN23
i_32[9][0] => Mux31.IN22
i_32[9][1] => Mux30.IN22
i_32[9][2] => Mux29.IN22
i_32[9][3] => Mux28.IN22
i_32[9][4] => Mux27.IN22
i_32[9][5] => Mux26.IN22
i_32[9][6] => Mux25.IN22
i_32[9][7] => Mux24.IN22
i_32[9][8] => Mux23.IN22
i_32[9][9] => Mux22.IN22
i_32[9][10] => Mux21.IN22
i_32[9][11] => Mux20.IN22
i_32[9][12] => Mux19.IN22
i_32[9][13] => Mux18.IN22
i_32[9][14] => Mux17.IN22
i_32[9][15] => Mux16.IN22
i_32[9][16] => Mux15.IN22
i_32[9][17] => Mux14.IN22
i_32[9][18] => Mux13.IN22
i_32[9][19] => Mux12.IN22
i_32[9][20] => Mux11.IN22
i_32[9][21] => Mux10.IN22
i_32[9][22] => Mux9.IN22
i_32[9][23] => Mux8.IN22
i_32[9][24] => Mux7.IN22
i_32[9][25] => Mux6.IN22
i_32[9][26] => Mux5.IN22
i_32[9][27] => Mux4.IN22
i_32[9][28] => Mux3.IN22
i_32[9][29] => Mux2.IN22
i_32[9][30] => Mux1.IN22
i_32[9][31] => Mux0.IN22
i_32[10][0] => Mux31.IN21
i_32[10][1] => Mux30.IN21
i_32[10][2] => Mux29.IN21
i_32[10][3] => Mux28.IN21
i_32[10][4] => Mux27.IN21
i_32[10][5] => Mux26.IN21
i_32[10][6] => Mux25.IN21
i_32[10][7] => Mux24.IN21
i_32[10][8] => Mux23.IN21
i_32[10][9] => Mux22.IN21
i_32[10][10] => Mux21.IN21
i_32[10][11] => Mux20.IN21
i_32[10][12] => Mux19.IN21
i_32[10][13] => Mux18.IN21
i_32[10][14] => Mux17.IN21
i_32[10][15] => Mux16.IN21
i_32[10][16] => Mux15.IN21
i_32[10][17] => Mux14.IN21
i_32[10][18] => Mux13.IN21
i_32[10][19] => Mux12.IN21
i_32[10][20] => Mux11.IN21
i_32[10][21] => Mux10.IN21
i_32[10][22] => Mux9.IN21
i_32[10][23] => Mux8.IN21
i_32[10][24] => Mux7.IN21
i_32[10][25] => Mux6.IN21
i_32[10][26] => Mux5.IN21
i_32[10][27] => Mux4.IN21
i_32[10][28] => Mux3.IN21
i_32[10][29] => Mux2.IN21
i_32[10][30] => Mux1.IN21
i_32[10][31] => Mux0.IN21
i_32[11][0] => Mux31.IN20
i_32[11][1] => Mux30.IN20
i_32[11][2] => Mux29.IN20
i_32[11][3] => Mux28.IN20
i_32[11][4] => Mux27.IN20
i_32[11][5] => Mux26.IN20
i_32[11][6] => Mux25.IN20
i_32[11][7] => Mux24.IN20
i_32[11][8] => Mux23.IN20
i_32[11][9] => Mux22.IN20
i_32[11][10] => Mux21.IN20
i_32[11][11] => Mux20.IN20
i_32[11][12] => Mux19.IN20
i_32[11][13] => Mux18.IN20
i_32[11][14] => Mux17.IN20
i_32[11][15] => Mux16.IN20
i_32[11][16] => Mux15.IN20
i_32[11][17] => Mux14.IN20
i_32[11][18] => Mux13.IN20
i_32[11][19] => Mux12.IN20
i_32[11][20] => Mux11.IN20
i_32[11][21] => Mux10.IN20
i_32[11][22] => Mux9.IN20
i_32[11][23] => Mux8.IN20
i_32[11][24] => Mux7.IN20
i_32[11][25] => Mux6.IN20
i_32[11][26] => Mux5.IN20
i_32[11][27] => Mux4.IN20
i_32[11][28] => Mux3.IN20
i_32[11][29] => Mux2.IN20
i_32[11][30] => Mux1.IN20
i_32[11][31] => Mux0.IN20
i_32[12][0] => Mux31.IN19
i_32[12][1] => Mux30.IN19
i_32[12][2] => Mux29.IN19
i_32[12][3] => Mux28.IN19
i_32[12][4] => Mux27.IN19
i_32[12][5] => Mux26.IN19
i_32[12][6] => Mux25.IN19
i_32[12][7] => Mux24.IN19
i_32[12][8] => Mux23.IN19
i_32[12][9] => Mux22.IN19
i_32[12][10] => Mux21.IN19
i_32[12][11] => Mux20.IN19
i_32[12][12] => Mux19.IN19
i_32[12][13] => Mux18.IN19
i_32[12][14] => Mux17.IN19
i_32[12][15] => Mux16.IN19
i_32[12][16] => Mux15.IN19
i_32[12][17] => Mux14.IN19
i_32[12][18] => Mux13.IN19
i_32[12][19] => Mux12.IN19
i_32[12][20] => Mux11.IN19
i_32[12][21] => Mux10.IN19
i_32[12][22] => Mux9.IN19
i_32[12][23] => Mux8.IN19
i_32[12][24] => Mux7.IN19
i_32[12][25] => Mux6.IN19
i_32[12][26] => Mux5.IN19
i_32[12][27] => Mux4.IN19
i_32[12][28] => Mux3.IN19
i_32[12][29] => Mux2.IN19
i_32[12][30] => Mux1.IN19
i_32[12][31] => Mux0.IN19
i_32[13][0] => Mux31.IN18
i_32[13][1] => Mux30.IN18
i_32[13][2] => Mux29.IN18
i_32[13][3] => Mux28.IN18
i_32[13][4] => Mux27.IN18
i_32[13][5] => Mux26.IN18
i_32[13][6] => Mux25.IN18
i_32[13][7] => Mux24.IN18
i_32[13][8] => Mux23.IN18
i_32[13][9] => Mux22.IN18
i_32[13][10] => Mux21.IN18
i_32[13][11] => Mux20.IN18
i_32[13][12] => Mux19.IN18
i_32[13][13] => Mux18.IN18
i_32[13][14] => Mux17.IN18
i_32[13][15] => Mux16.IN18
i_32[13][16] => Mux15.IN18
i_32[13][17] => Mux14.IN18
i_32[13][18] => Mux13.IN18
i_32[13][19] => Mux12.IN18
i_32[13][20] => Mux11.IN18
i_32[13][21] => Mux10.IN18
i_32[13][22] => Mux9.IN18
i_32[13][23] => Mux8.IN18
i_32[13][24] => Mux7.IN18
i_32[13][25] => Mux6.IN18
i_32[13][26] => Mux5.IN18
i_32[13][27] => Mux4.IN18
i_32[13][28] => Mux3.IN18
i_32[13][29] => Mux2.IN18
i_32[13][30] => Mux1.IN18
i_32[13][31] => Mux0.IN18
i_32[14][0] => Mux31.IN17
i_32[14][1] => Mux30.IN17
i_32[14][2] => Mux29.IN17
i_32[14][3] => Mux28.IN17
i_32[14][4] => Mux27.IN17
i_32[14][5] => Mux26.IN17
i_32[14][6] => Mux25.IN17
i_32[14][7] => Mux24.IN17
i_32[14][8] => Mux23.IN17
i_32[14][9] => Mux22.IN17
i_32[14][10] => Mux21.IN17
i_32[14][11] => Mux20.IN17
i_32[14][12] => Mux19.IN17
i_32[14][13] => Mux18.IN17
i_32[14][14] => Mux17.IN17
i_32[14][15] => Mux16.IN17
i_32[14][16] => Mux15.IN17
i_32[14][17] => Mux14.IN17
i_32[14][18] => Mux13.IN17
i_32[14][19] => Mux12.IN17
i_32[14][20] => Mux11.IN17
i_32[14][21] => Mux10.IN17
i_32[14][22] => Mux9.IN17
i_32[14][23] => Mux8.IN17
i_32[14][24] => Mux7.IN17
i_32[14][25] => Mux6.IN17
i_32[14][26] => Mux5.IN17
i_32[14][27] => Mux4.IN17
i_32[14][28] => Mux3.IN17
i_32[14][29] => Mux2.IN17
i_32[14][30] => Mux1.IN17
i_32[14][31] => Mux0.IN17
i_32[15][0] => Mux31.IN16
i_32[15][1] => Mux30.IN16
i_32[15][2] => Mux29.IN16
i_32[15][3] => Mux28.IN16
i_32[15][4] => Mux27.IN16
i_32[15][5] => Mux26.IN16
i_32[15][6] => Mux25.IN16
i_32[15][7] => Mux24.IN16
i_32[15][8] => Mux23.IN16
i_32[15][9] => Mux22.IN16
i_32[15][10] => Mux21.IN16
i_32[15][11] => Mux20.IN16
i_32[15][12] => Mux19.IN16
i_32[15][13] => Mux18.IN16
i_32[15][14] => Mux17.IN16
i_32[15][15] => Mux16.IN16
i_32[15][16] => Mux15.IN16
i_32[15][17] => Mux14.IN16
i_32[15][18] => Mux13.IN16
i_32[15][19] => Mux12.IN16
i_32[15][20] => Mux11.IN16
i_32[15][21] => Mux10.IN16
i_32[15][22] => Mux9.IN16
i_32[15][23] => Mux8.IN16
i_32[15][24] => Mux7.IN16
i_32[15][25] => Mux6.IN16
i_32[15][26] => Mux5.IN16
i_32[15][27] => Mux4.IN16
i_32[15][28] => Mux3.IN16
i_32[15][29] => Mux2.IN16
i_32[15][30] => Mux1.IN16
i_32[15][31] => Mux0.IN16
i_32[16][0] => Mux31.IN15
i_32[16][1] => Mux30.IN15
i_32[16][2] => Mux29.IN15
i_32[16][3] => Mux28.IN15
i_32[16][4] => Mux27.IN15
i_32[16][5] => Mux26.IN15
i_32[16][6] => Mux25.IN15
i_32[16][7] => Mux24.IN15
i_32[16][8] => Mux23.IN15
i_32[16][9] => Mux22.IN15
i_32[16][10] => Mux21.IN15
i_32[16][11] => Mux20.IN15
i_32[16][12] => Mux19.IN15
i_32[16][13] => Mux18.IN15
i_32[16][14] => Mux17.IN15
i_32[16][15] => Mux16.IN15
i_32[16][16] => Mux15.IN15
i_32[16][17] => Mux14.IN15
i_32[16][18] => Mux13.IN15
i_32[16][19] => Mux12.IN15
i_32[16][20] => Mux11.IN15
i_32[16][21] => Mux10.IN15
i_32[16][22] => Mux9.IN15
i_32[16][23] => Mux8.IN15
i_32[16][24] => Mux7.IN15
i_32[16][25] => Mux6.IN15
i_32[16][26] => Mux5.IN15
i_32[16][27] => Mux4.IN15
i_32[16][28] => Mux3.IN15
i_32[16][29] => Mux2.IN15
i_32[16][30] => Mux1.IN15
i_32[16][31] => Mux0.IN15
i_32[17][0] => Mux31.IN14
i_32[17][1] => Mux30.IN14
i_32[17][2] => Mux29.IN14
i_32[17][3] => Mux28.IN14
i_32[17][4] => Mux27.IN14
i_32[17][5] => Mux26.IN14
i_32[17][6] => Mux25.IN14
i_32[17][7] => Mux24.IN14
i_32[17][8] => Mux23.IN14
i_32[17][9] => Mux22.IN14
i_32[17][10] => Mux21.IN14
i_32[17][11] => Mux20.IN14
i_32[17][12] => Mux19.IN14
i_32[17][13] => Mux18.IN14
i_32[17][14] => Mux17.IN14
i_32[17][15] => Mux16.IN14
i_32[17][16] => Mux15.IN14
i_32[17][17] => Mux14.IN14
i_32[17][18] => Mux13.IN14
i_32[17][19] => Mux12.IN14
i_32[17][20] => Mux11.IN14
i_32[17][21] => Mux10.IN14
i_32[17][22] => Mux9.IN14
i_32[17][23] => Mux8.IN14
i_32[17][24] => Mux7.IN14
i_32[17][25] => Mux6.IN14
i_32[17][26] => Mux5.IN14
i_32[17][27] => Mux4.IN14
i_32[17][28] => Mux3.IN14
i_32[17][29] => Mux2.IN14
i_32[17][30] => Mux1.IN14
i_32[17][31] => Mux0.IN14
i_32[18][0] => Mux31.IN13
i_32[18][1] => Mux30.IN13
i_32[18][2] => Mux29.IN13
i_32[18][3] => Mux28.IN13
i_32[18][4] => Mux27.IN13
i_32[18][5] => Mux26.IN13
i_32[18][6] => Mux25.IN13
i_32[18][7] => Mux24.IN13
i_32[18][8] => Mux23.IN13
i_32[18][9] => Mux22.IN13
i_32[18][10] => Mux21.IN13
i_32[18][11] => Mux20.IN13
i_32[18][12] => Mux19.IN13
i_32[18][13] => Mux18.IN13
i_32[18][14] => Mux17.IN13
i_32[18][15] => Mux16.IN13
i_32[18][16] => Mux15.IN13
i_32[18][17] => Mux14.IN13
i_32[18][18] => Mux13.IN13
i_32[18][19] => Mux12.IN13
i_32[18][20] => Mux11.IN13
i_32[18][21] => Mux10.IN13
i_32[18][22] => Mux9.IN13
i_32[18][23] => Mux8.IN13
i_32[18][24] => Mux7.IN13
i_32[18][25] => Mux6.IN13
i_32[18][26] => Mux5.IN13
i_32[18][27] => Mux4.IN13
i_32[18][28] => Mux3.IN13
i_32[18][29] => Mux2.IN13
i_32[18][30] => Mux1.IN13
i_32[18][31] => Mux0.IN13
i_32[19][0] => Mux31.IN12
i_32[19][1] => Mux30.IN12
i_32[19][2] => Mux29.IN12
i_32[19][3] => Mux28.IN12
i_32[19][4] => Mux27.IN12
i_32[19][5] => Mux26.IN12
i_32[19][6] => Mux25.IN12
i_32[19][7] => Mux24.IN12
i_32[19][8] => Mux23.IN12
i_32[19][9] => Mux22.IN12
i_32[19][10] => Mux21.IN12
i_32[19][11] => Mux20.IN12
i_32[19][12] => Mux19.IN12
i_32[19][13] => Mux18.IN12
i_32[19][14] => Mux17.IN12
i_32[19][15] => Mux16.IN12
i_32[19][16] => Mux15.IN12
i_32[19][17] => Mux14.IN12
i_32[19][18] => Mux13.IN12
i_32[19][19] => Mux12.IN12
i_32[19][20] => Mux11.IN12
i_32[19][21] => Mux10.IN12
i_32[19][22] => Mux9.IN12
i_32[19][23] => Mux8.IN12
i_32[19][24] => Mux7.IN12
i_32[19][25] => Mux6.IN12
i_32[19][26] => Mux5.IN12
i_32[19][27] => Mux4.IN12
i_32[19][28] => Mux3.IN12
i_32[19][29] => Mux2.IN12
i_32[19][30] => Mux1.IN12
i_32[19][31] => Mux0.IN12
i_32[20][0] => Mux31.IN11
i_32[20][1] => Mux30.IN11
i_32[20][2] => Mux29.IN11
i_32[20][3] => Mux28.IN11
i_32[20][4] => Mux27.IN11
i_32[20][5] => Mux26.IN11
i_32[20][6] => Mux25.IN11
i_32[20][7] => Mux24.IN11
i_32[20][8] => Mux23.IN11
i_32[20][9] => Mux22.IN11
i_32[20][10] => Mux21.IN11
i_32[20][11] => Mux20.IN11
i_32[20][12] => Mux19.IN11
i_32[20][13] => Mux18.IN11
i_32[20][14] => Mux17.IN11
i_32[20][15] => Mux16.IN11
i_32[20][16] => Mux15.IN11
i_32[20][17] => Mux14.IN11
i_32[20][18] => Mux13.IN11
i_32[20][19] => Mux12.IN11
i_32[20][20] => Mux11.IN11
i_32[20][21] => Mux10.IN11
i_32[20][22] => Mux9.IN11
i_32[20][23] => Mux8.IN11
i_32[20][24] => Mux7.IN11
i_32[20][25] => Mux6.IN11
i_32[20][26] => Mux5.IN11
i_32[20][27] => Mux4.IN11
i_32[20][28] => Mux3.IN11
i_32[20][29] => Mux2.IN11
i_32[20][30] => Mux1.IN11
i_32[20][31] => Mux0.IN11
i_32[21][0] => Mux31.IN10
i_32[21][1] => Mux30.IN10
i_32[21][2] => Mux29.IN10
i_32[21][3] => Mux28.IN10
i_32[21][4] => Mux27.IN10
i_32[21][5] => Mux26.IN10
i_32[21][6] => Mux25.IN10
i_32[21][7] => Mux24.IN10
i_32[21][8] => Mux23.IN10
i_32[21][9] => Mux22.IN10
i_32[21][10] => Mux21.IN10
i_32[21][11] => Mux20.IN10
i_32[21][12] => Mux19.IN10
i_32[21][13] => Mux18.IN10
i_32[21][14] => Mux17.IN10
i_32[21][15] => Mux16.IN10
i_32[21][16] => Mux15.IN10
i_32[21][17] => Mux14.IN10
i_32[21][18] => Mux13.IN10
i_32[21][19] => Mux12.IN10
i_32[21][20] => Mux11.IN10
i_32[21][21] => Mux10.IN10
i_32[21][22] => Mux9.IN10
i_32[21][23] => Mux8.IN10
i_32[21][24] => Mux7.IN10
i_32[21][25] => Mux6.IN10
i_32[21][26] => Mux5.IN10
i_32[21][27] => Mux4.IN10
i_32[21][28] => Mux3.IN10
i_32[21][29] => Mux2.IN10
i_32[21][30] => Mux1.IN10
i_32[21][31] => Mux0.IN10
i_32[22][0] => Mux31.IN9
i_32[22][1] => Mux30.IN9
i_32[22][2] => Mux29.IN9
i_32[22][3] => Mux28.IN9
i_32[22][4] => Mux27.IN9
i_32[22][5] => Mux26.IN9
i_32[22][6] => Mux25.IN9
i_32[22][7] => Mux24.IN9
i_32[22][8] => Mux23.IN9
i_32[22][9] => Mux22.IN9
i_32[22][10] => Mux21.IN9
i_32[22][11] => Mux20.IN9
i_32[22][12] => Mux19.IN9
i_32[22][13] => Mux18.IN9
i_32[22][14] => Mux17.IN9
i_32[22][15] => Mux16.IN9
i_32[22][16] => Mux15.IN9
i_32[22][17] => Mux14.IN9
i_32[22][18] => Mux13.IN9
i_32[22][19] => Mux12.IN9
i_32[22][20] => Mux11.IN9
i_32[22][21] => Mux10.IN9
i_32[22][22] => Mux9.IN9
i_32[22][23] => Mux8.IN9
i_32[22][24] => Mux7.IN9
i_32[22][25] => Mux6.IN9
i_32[22][26] => Mux5.IN9
i_32[22][27] => Mux4.IN9
i_32[22][28] => Mux3.IN9
i_32[22][29] => Mux2.IN9
i_32[22][30] => Mux1.IN9
i_32[22][31] => Mux0.IN9
i_32[23][0] => Mux31.IN8
i_32[23][1] => Mux30.IN8
i_32[23][2] => Mux29.IN8
i_32[23][3] => Mux28.IN8
i_32[23][4] => Mux27.IN8
i_32[23][5] => Mux26.IN8
i_32[23][6] => Mux25.IN8
i_32[23][7] => Mux24.IN8
i_32[23][8] => Mux23.IN8
i_32[23][9] => Mux22.IN8
i_32[23][10] => Mux21.IN8
i_32[23][11] => Mux20.IN8
i_32[23][12] => Mux19.IN8
i_32[23][13] => Mux18.IN8
i_32[23][14] => Mux17.IN8
i_32[23][15] => Mux16.IN8
i_32[23][16] => Mux15.IN8
i_32[23][17] => Mux14.IN8
i_32[23][18] => Mux13.IN8
i_32[23][19] => Mux12.IN8
i_32[23][20] => Mux11.IN8
i_32[23][21] => Mux10.IN8
i_32[23][22] => Mux9.IN8
i_32[23][23] => Mux8.IN8
i_32[23][24] => Mux7.IN8
i_32[23][25] => Mux6.IN8
i_32[23][26] => Mux5.IN8
i_32[23][27] => Mux4.IN8
i_32[23][28] => Mux3.IN8
i_32[23][29] => Mux2.IN8
i_32[23][30] => Mux1.IN8
i_32[23][31] => Mux0.IN8
i_32[24][0] => Mux31.IN7
i_32[24][1] => Mux30.IN7
i_32[24][2] => Mux29.IN7
i_32[24][3] => Mux28.IN7
i_32[24][4] => Mux27.IN7
i_32[24][5] => Mux26.IN7
i_32[24][6] => Mux25.IN7
i_32[24][7] => Mux24.IN7
i_32[24][8] => Mux23.IN7
i_32[24][9] => Mux22.IN7
i_32[24][10] => Mux21.IN7
i_32[24][11] => Mux20.IN7
i_32[24][12] => Mux19.IN7
i_32[24][13] => Mux18.IN7
i_32[24][14] => Mux17.IN7
i_32[24][15] => Mux16.IN7
i_32[24][16] => Mux15.IN7
i_32[24][17] => Mux14.IN7
i_32[24][18] => Mux13.IN7
i_32[24][19] => Mux12.IN7
i_32[24][20] => Mux11.IN7
i_32[24][21] => Mux10.IN7
i_32[24][22] => Mux9.IN7
i_32[24][23] => Mux8.IN7
i_32[24][24] => Mux7.IN7
i_32[24][25] => Mux6.IN7
i_32[24][26] => Mux5.IN7
i_32[24][27] => Mux4.IN7
i_32[24][28] => Mux3.IN7
i_32[24][29] => Mux2.IN7
i_32[24][30] => Mux1.IN7
i_32[24][31] => Mux0.IN7
i_32[25][0] => Mux31.IN6
i_32[25][1] => Mux30.IN6
i_32[25][2] => Mux29.IN6
i_32[25][3] => Mux28.IN6
i_32[25][4] => Mux27.IN6
i_32[25][5] => Mux26.IN6
i_32[25][6] => Mux25.IN6
i_32[25][7] => Mux24.IN6
i_32[25][8] => Mux23.IN6
i_32[25][9] => Mux22.IN6
i_32[25][10] => Mux21.IN6
i_32[25][11] => Mux20.IN6
i_32[25][12] => Mux19.IN6
i_32[25][13] => Mux18.IN6
i_32[25][14] => Mux17.IN6
i_32[25][15] => Mux16.IN6
i_32[25][16] => Mux15.IN6
i_32[25][17] => Mux14.IN6
i_32[25][18] => Mux13.IN6
i_32[25][19] => Mux12.IN6
i_32[25][20] => Mux11.IN6
i_32[25][21] => Mux10.IN6
i_32[25][22] => Mux9.IN6
i_32[25][23] => Mux8.IN6
i_32[25][24] => Mux7.IN6
i_32[25][25] => Mux6.IN6
i_32[25][26] => Mux5.IN6
i_32[25][27] => Mux4.IN6
i_32[25][28] => Mux3.IN6
i_32[25][29] => Mux2.IN6
i_32[25][30] => Mux1.IN6
i_32[25][31] => Mux0.IN6
i_32[26][0] => Mux31.IN5
i_32[26][1] => Mux30.IN5
i_32[26][2] => Mux29.IN5
i_32[26][3] => Mux28.IN5
i_32[26][4] => Mux27.IN5
i_32[26][5] => Mux26.IN5
i_32[26][6] => Mux25.IN5
i_32[26][7] => Mux24.IN5
i_32[26][8] => Mux23.IN5
i_32[26][9] => Mux22.IN5
i_32[26][10] => Mux21.IN5
i_32[26][11] => Mux20.IN5
i_32[26][12] => Mux19.IN5
i_32[26][13] => Mux18.IN5
i_32[26][14] => Mux17.IN5
i_32[26][15] => Mux16.IN5
i_32[26][16] => Mux15.IN5
i_32[26][17] => Mux14.IN5
i_32[26][18] => Mux13.IN5
i_32[26][19] => Mux12.IN5
i_32[26][20] => Mux11.IN5
i_32[26][21] => Mux10.IN5
i_32[26][22] => Mux9.IN5
i_32[26][23] => Mux8.IN5
i_32[26][24] => Mux7.IN5
i_32[26][25] => Mux6.IN5
i_32[26][26] => Mux5.IN5
i_32[26][27] => Mux4.IN5
i_32[26][28] => Mux3.IN5
i_32[26][29] => Mux2.IN5
i_32[26][30] => Mux1.IN5
i_32[26][31] => Mux0.IN5
i_32[27][0] => Mux31.IN4
i_32[27][1] => Mux30.IN4
i_32[27][2] => Mux29.IN4
i_32[27][3] => Mux28.IN4
i_32[27][4] => Mux27.IN4
i_32[27][5] => Mux26.IN4
i_32[27][6] => Mux25.IN4
i_32[27][7] => Mux24.IN4
i_32[27][8] => Mux23.IN4
i_32[27][9] => Mux22.IN4
i_32[27][10] => Mux21.IN4
i_32[27][11] => Mux20.IN4
i_32[27][12] => Mux19.IN4
i_32[27][13] => Mux18.IN4
i_32[27][14] => Mux17.IN4
i_32[27][15] => Mux16.IN4
i_32[27][16] => Mux15.IN4
i_32[27][17] => Mux14.IN4
i_32[27][18] => Mux13.IN4
i_32[27][19] => Mux12.IN4
i_32[27][20] => Mux11.IN4
i_32[27][21] => Mux10.IN4
i_32[27][22] => Mux9.IN4
i_32[27][23] => Mux8.IN4
i_32[27][24] => Mux7.IN4
i_32[27][25] => Mux6.IN4
i_32[27][26] => Mux5.IN4
i_32[27][27] => Mux4.IN4
i_32[27][28] => Mux3.IN4
i_32[27][29] => Mux2.IN4
i_32[27][30] => Mux1.IN4
i_32[27][31] => Mux0.IN4
i_32[28][0] => Mux31.IN3
i_32[28][1] => Mux30.IN3
i_32[28][2] => Mux29.IN3
i_32[28][3] => Mux28.IN3
i_32[28][4] => Mux27.IN3
i_32[28][5] => Mux26.IN3
i_32[28][6] => Mux25.IN3
i_32[28][7] => Mux24.IN3
i_32[28][8] => Mux23.IN3
i_32[28][9] => Mux22.IN3
i_32[28][10] => Mux21.IN3
i_32[28][11] => Mux20.IN3
i_32[28][12] => Mux19.IN3
i_32[28][13] => Mux18.IN3
i_32[28][14] => Mux17.IN3
i_32[28][15] => Mux16.IN3
i_32[28][16] => Mux15.IN3
i_32[28][17] => Mux14.IN3
i_32[28][18] => Mux13.IN3
i_32[28][19] => Mux12.IN3
i_32[28][20] => Mux11.IN3
i_32[28][21] => Mux10.IN3
i_32[28][22] => Mux9.IN3
i_32[28][23] => Mux8.IN3
i_32[28][24] => Mux7.IN3
i_32[28][25] => Mux6.IN3
i_32[28][26] => Mux5.IN3
i_32[28][27] => Mux4.IN3
i_32[28][28] => Mux3.IN3
i_32[28][29] => Mux2.IN3
i_32[28][30] => Mux1.IN3
i_32[28][31] => Mux0.IN3
i_32[29][0] => Mux31.IN2
i_32[29][1] => Mux30.IN2
i_32[29][2] => Mux29.IN2
i_32[29][3] => Mux28.IN2
i_32[29][4] => Mux27.IN2
i_32[29][5] => Mux26.IN2
i_32[29][6] => Mux25.IN2
i_32[29][7] => Mux24.IN2
i_32[29][8] => Mux23.IN2
i_32[29][9] => Mux22.IN2
i_32[29][10] => Mux21.IN2
i_32[29][11] => Mux20.IN2
i_32[29][12] => Mux19.IN2
i_32[29][13] => Mux18.IN2
i_32[29][14] => Mux17.IN2
i_32[29][15] => Mux16.IN2
i_32[29][16] => Mux15.IN2
i_32[29][17] => Mux14.IN2
i_32[29][18] => Mux13.IN2
i_32[29][19] => Mux12.IN2
i_32[29][20] => Mux11.IN2
i_32[29][21] => Mux10.IN2
i_32[29][22] => Mux9.IN2
i_32[29][23] => Mux8.IN2
i_32[29][24] => Mux7.IN2
i_32[29][25] => Mux6.IN2
i_32[29][26] => Mux5.IN2
i_32[29][27] => Mux4.IN2
i_32[29][28] => Mux3.IN2
i_32[29][29] => Mux2.IN2
i_32[29][30] => Mux1.IN2
i_32[29][31] => Mux0.IN2
i_32[30][0] => Mux31.IN1
i_32[30][1] => Mux30.IN1
i_32[30][2] => Mux29.IN1
i_32[30][3] => Mux28.IN1
i_32[30][4] => Mux27.IN1
i_32[30][5] => Mux26.IN1
i_32[30][6] => Mux25.IN1
i_32[30][7] => Mux24.IN1
i_32[30][8] => Mux23.IN1
i_32[30][9] => Mux22.IN1
i_32[30][10] => Mux21.IN1
i_32[30][11] => Mux20.IN1
i_32[30][12] => Mux19.IN1
i_32[30][13] => Mux18.IN1
i_32[30][14] => Mux17.IN1
i_32[30][15] => Mux16.IN1
i_32[30][16] => Mux15.IN1
i_32[30][17] => Mux14.IN1
i_32[30][18] => Mux13.IN1
i_32[30][19] => Mux12.IN1
i_32[30][20] => Mux11.IN1
i_32[30][21] => Mux10.IN1
i_32[30][22] => Mux9.IN1
i_32[30][23] => Mux8.IN1
i_32[30][24] => Mux7.IN1
i_32[30][25] => Mux6.IN1
i_32[30][26] => Mux5.IN1
i_32[30][27] => Mux4.IN1
i_32[30][28] => Mux3.IN1
i_32[30][29] => Mux2.IN1
i_32[30][30] => Mux1.IN1
i_32[30][31] => Mux0.IN1
i_32[31][0] => Mux31.IN0
i_32[31][1] => Mux30.IN0
i_32[31][2] => Mux29.IN0
i_32[31][3] => Mux28.IN0
i_32[31][4] => Mux27.IN0
i_32[31][5] => Mux26.IN0
i_32[31][6] => Mux25.IN0
i_32[31][7] => Mux24.IN0
i_32[31][8] => Mux23.IN0
i_32[31][9] => Mux22.IN0
i_32[31][10] => Mux21.IN0
i_32[31][11] => Mux20.IN0
i_32[31][12] => Mux19.IN0
i_32[31][13] => Mux18.IN0
i_32[31][14] => Mux17.IN0
i_32[31][15] => Mux16.IN0
i_32[31][16] => Mux15.IN0
i_32[31][17] => Mux14.IN0
i_32[31][18] => Mux13.IN0
i_32[31][19] => Mux12.IN0
i_32[31][20] => Mux11.IN0
i_32[31][21] => Mux10.IN0
i_32[31][22] => Mux9.IN0
i_32[31][23] => Mux8.IN0
i_32[31][24] => Mux7.IN0
i_32[31][25] => Mux6.IN0
i_32[31][26] => Mux5.IN0
i_32[31][27] => Mux4.IN0
i_32[31][28] => Mux3.IN0
i_32[31][29] => Mux2.IN0
i_32[31][30] => Mux1.IN0
i_32[31][31] => Mux0.IN0
s_i[0] => Mux0.IN36
s_i[0] => Mux1.IN36
s_i[0] => Mux2.IN36
s_i[0] => Mux3.IN36
s_i[0] => Mux4.IN36
s_i[0] => Mux5.IN36
s_i[0] => Mux6.IN36
s_i[0] => Mux7.IN36
s_i[0] => Mux8.IN36
s_i[0] => Mux9.IN36
s_i[0] => Mux10.IN36
s_i[0] => Mux11.IN36
s_i[0] => Mux12.IN36
s_i[0] => Mux13.IN36
s_i[0] => Mux14.IN36
s_i[0] => Mux15.IN36
s_i[0] => Mux16.IN36
s_i[0] => Mux17.IN36
s_i[0] => Mux18.IN36
s_i[0] => Mux19.IN36
s_i[0] => Mux20.IN36
s_i[0] => Mux21.IN36
s_i[0] => Mux22.IN36
s_i[0] => Mux23.IN36
s_i[0] => Mux24.IN36
s_i[0] => Mux25.IN36
s_i[0] => Mux26.IN36
s_i[0] => Mux27.IN36
s_i[0] => Mux28.IN36
s_i[0] => Mux29.IN36
s_i[0] => Mux30.IN36
s_i[0] => Mux31.IN36
s_i[1] => Mux0.IN35
s_i[1] => Mux1.IN35
s_i[1] => Mux2.IN35
s_i[1] => Mux3.IN35
s_i[1] => Mux4.IN35
s_i[1] => Mux5.IN35
s_i[1] => Mux6.IN35
s_i[1] => Mux7.IN35
s_i[1] => Mux8.IN35
s_i[1] => Mux9.IN35
s_i[1] => Mux10.IN35
s_i[1] => Mux11.IN35
s_i[1] => Mux12.IN35
s_i[1] => Mux13.IN35
s_i[1] => Mux14.IN35
s_i[1] => Mux15.IN35
s_i[1] => Mux16.IN35
s_i[1] => Mux17.IN35
s_i[1] => Mux18.IN35
s_i[1] => Mux19.IN35
s_i[1] => Mux20.IN35
s_i[1] => Mux21.IN35
s_i[1] => Mux22.IN35
s_i[1] => Mux23.IN35
s_i[1] => Mux24.IN35
s_i[1] => Mux25.IN35
s_i[1] => Mux26.IN35
s_i[1] => Mux27.IN35
s_i[1] => Mux28.IN35
s_i[1] => Mux29.IN35
s_i[1] => Mux30.IN35
s_i[1] => Mux31.IN35
s_i[2] => Mux0.IN34
s_i[2] => Mux1.IN34
s_i[2] => Mux2.IN34
s_i[2] => Mux3.IN34
s_i[2] => Mux4.IN34
s_i[2] => Mux5.IN34
s_i[2] => Mux6.IN34
s_i[2] => Mux7.IN34
s_i[2] => Mux8.IN34
s_i[2] => Mux9.IN34
s_i[2] => Mux10.IN34
s_i[2] => Mux11.IN34
s_i[2] => Mux12.IN34
s_i[2] => Mux13.IN34
s_i[2] => Mux14.IN34
s_i[2] => Mux15.IN34
s_i[2] => Mux16.IN34
s_i[2] => Mux17.IN34
s_i[2] => Mux18.IN34
s_i[2] => Mux19.IN34
s_i[2] => Mux20.IN34
s_i[2] => Mux21.IN34
s_i[2] => Mux22.IN34
s_i[2] => Mux23.IN34
s_i[2] => Mux24.IN34
s_i[2] => Mux25.IN34
s_i[2] => Mux26.IN34
s_i[2] => Mux27.IN34
s_i[2] => Mux28.IN34
s_i[2] => Mux29.IN34
s_i[2] => Mux30.IN34
s_i[2] => Mux31.IN34
s_i[3] => Mux0.IN33
s_i[3] => Mux1.IN33
s_i[3] => Mux2.IN33
s_i[3] => Mux3.IN33
s_i[3] => Mux4.IN33
s_i[3] => Mux5.IN33
s_i[3] => Mux6.IN33
s_i[3] => Mux7.IN33
s_i[3] => Mux8.IN33
s_i[3] => Mux9.IN33
s_i[3] => Mux10.IN33
s_i[3] => Mux11.IN33
s_i[3] => Mux12.IN33
s_i[3] => Mux13.IN33
s_i[3] => Mux14.IN33
s_i[3] => Mux15.IN33
s_i[3] => Mux16.IN33
s_i[3] => Mux17.IN33
s_i[3] => Mux18.IN33
s_i[3] => Mux19.IN33
s_i[3] => Mux20.IN33
s_i[3] => Mux21.IN33
s_i[3] => Mux22.IN33
s_i[3] => Mux23.IN33
s_i[3] => Mux24.IN33
s_i[3] => Mux25.IN33
s_i[3] => Mux26.IN33
s_i[3] => Mux27.IN33
s_i[3] => Mux28.IN33
s_i[3] => Mux29.IN33
s_i[3] => Mux30.IN33
s_i[3] => Mux31.IN33
s_i[4] => Mux0.IN32
s_i[4] => Mux1.IN32
s_i[4] => Mux2.IN32
s_i[4] => Mux3.IN32
s_i[4] => Mux4.IN32
s_i[4] => Mux5.IN32
s_i[4] => Mux6.IN32
s_i[4] => Mux7.IN32
s_i[4] => Mux8.IN32
s_i[4] => Mux9.IN32
s_i[4] => Mux10.IN32
s_i[4] => Mux11.IN32
s_i[4] => Mux12.IN32
s_i[4] => Mux13.IN32
s_i[4] => Mux14.IN32
s_i[4] => Mux15.IN32
s_i[4] => Mux16.IN32
s_i[4] => Mux17.IN32
s_i[4] => Mux18.IN32
s_i[4] => Mux19.IN32
s_i[4] => Mux20.IN32
s_i[4] => Mux21.IN32
s_i[4] => Mux22.IN32
s_i[4] => Mux23.IN32
s_i[4] => Mux24.IN32
s_i[4] => Mux25.IN32
s_i[4] => Mux26.IN32
s_i[4] => Mux27.IN32
s_i[4] => Mux28.IN32
s_i[4] => Mux29.IN32
s_i[4] => Mux30.IN32
s_i[4] => Mux31.IN32
o_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|RV32_regFile:Register_File|mux_32t1:Mux_RS2
i_32[0][0] => Mux31.IN31
i_32[0][1] => Mux30.IN31
i_32[0][2] => Mux29.IN31
i_32[0][3] => Mux28.IN31
i_32[0][4] => Mux27.IN31
i_32[0][5] => Mux26.IN31
i_32[0][6] => Mux25.IN31
i_32[0][7] => Mux24.IN31
i_32[0][8] => Mux23.IN31
i_32[0][9] => Mux22.IN31
i_32[0][10] => Mux21.IN31
i_32[0][11] => Mux20.IN31
i_32[0][12] => Mux19.IN31
i_32[0][13] => Mux18.IN31
i_32[0][14] => Mux17.IN31
i_32[0][15] => Mux16.IN31
i_32[0][16] => Mux15.IN31
i_32[0][17] => Mux14.IN31
i_32[0][18] => Mux13.IN31
i_32[0][19] => Mux12.IN31
i_32[0][20] => Mux11.IN31
i_32[0][21] => Mux10.IN31
i_32[0][22] => Mux9.IN31
i_32[0][23] => Mux8.IN31
i_32[0][24] => Mux7.IN31
i_32[0][25] => Mux6.IN31
i_32[0][26] => Mux5.IN31
i_32[0][27] => Mux4.IN31
i_32[0][28] => Mux3.IN31
i_32[0][29] => Mux2.IN31
i_32[0][30] => Mux1.IN31
i_32[0][31] => Mux0.IN31
i_32[1][0] => Mux31.IN30
i_32[1][1] => Mux30.IN30
i_32[1][2] => Mux29.IN30
i_32[1][3] => Mux28.IN30
i_32[1][4] => Mux27.IN30
i_32[1][5] => Mux26.IN30
i_32[1][6] => Mux25.IN30
i_32[1][7] => Mux24.IN30
i_32[1][8] => Mux23.IN30
i_32[1][9] => Mux22.IN30
i_32[1][10] => Mux21.IN30
i_32[1][11] => Mux20.IN30
i_32[1][12] => Mux19.IN30
i_32[1][13] => Mux18.IN30
i_32[1][14] => Mux17.IN30
i_32[1][15] => Mux16.IN30
i_32[1][16] => Mux15.IN30
i_32[1][17] => Mux14.IN30
i_32[1][18] => Mux13.IN30
i_32[1][19] => Mux12.IN30
i_32[1][20] => Mux11.IN30
i_32[1][21] => Mux10.IN30
i_32[1][22] => Mux9.IN30
i_32[1][23] => Mux8.IN30
i_32[1][24] => Mux7.IN30
i_32[1][25] => Mux6.IN30
i_32[1][26] => Mux5.IN30
i_32[1][27] => Mux4.IN30
i_32[1][28] => Mux3.IN30
i_32[1][29] => Mux2.IN30
i_32[1][30] => Mux1.IN30
i_32[1][31] => Mux0.IN30
i_32[2][0] => Mux31.IN29
i_32[2][1] => Mux30.IN29
i_32[2][2] => Mux29.IN29
i_32[2][3] => Mux28.IN29
i_32[2][4] => Mux27.IN29
i_32[2][5] => Mux26.IN29
i_32[2][6] => Mux25.IN29
i_32[2][7] => Mux24.IN29
i_32[2][8] => Mux23.IN29
i_32[2][9] => Mux22.IN29
i_32[2][10] => Mux21.IN29
i_32[2][11] => Mux20.IN29
i_32[2][12] => Mux19.IN29
i_32[2][13] => Mux18.IN29
i_32[2][14] => Mux17.IN29
i_32[2][15] => Mux16.IN29
i_32[2][16] => Mux15.IN29
i_32[2][17] => Mux14.IN29
i_32[2][18] => Mux13.IN29
i_32[2][19] => Mux12.IN29
i_32[2][20] => Mux11.IN29
i_32[2][21] => Mux10.IN29
i_32[2][22] => Mux9.IN29
i_32[2][23] => Mux8.IN29
i_32[2][24] => Mux7.IN29
i_32[2][25] => Mux6.IN29
i_32[2][26] => Mux5.IN29
i_32[2][27] => Mux4.IN29
i_32[2][28] => Mux3.IN29
i_32[2][29] => Mux2.IN29
i_32[2][30] => Mux1.IN29
i_32[2][31] => Mux0.IN29
i_32[3][0] => Mux31.IN28
i_32[3][1] => Mux30.IN28
i_32[3][2] => Mux29.IN28
i_32[3][3] => Mux28.IN28
i_32[3][4] => Mux27.IN28
i_32[3][5] => Mux26.IN28
i_32[3][6] => Mux25.IN28
i_32[3][7] => Mux24.IN28
i_32[3][8] => Mux23.IN28
i_32[3][9] => Mux22.IN28
i_32[3][10] => Mux21.IN28
i_32[3][11] => Mux20.IN28
i_32[3][12] => Mux19.IN28
i_32[3][13] => Mux18.IN28
i_32[3][14] => Mux17.IN28
i_32[3][15] => Mux16.IN28
i_32[3][16] => Mux15.IN28
i_32[3][17] => Mux14.IN28
i_32[3][18] => Mux13.IN28
i_32[3][19] => Mux12.IN28
i_32[3][20] => Mux11.IN28
i_32[3][21] => Mux10.IN28
i_32[3][22] => Mux9.IN28
i_32[3][23] => Mux8.IN28
i_32[3][24] => Mux7.IN28
i_32[3][25] => Mux6.IN28
i_32[3][26] => Mux5.IN28
i_32[3][27] => Mux4.IN28
i_32[3][28] => Mux3.IN28
i_32[3][29] => Mux2.IN28
i_32[3][30] => Mux1.IN28
i_32[3][31] => Mux0.IN28
i_32[4][0] => Mux31.IN27
i_32[4][1] => Mux30.IN27
i_32[4][2] => Mux29.IN27
i_32[4][3] => Mux28.IN27
i_32[4][4] => Mux27.IN27
i_32[4][5] => Mux26.IN27
i_32[4][6] => Mux25.IN27
i_32[4][7] => Mux24.IN27
i_32[4][8] => Mux23.IN27
i_32[4][9] => Mux22.IN27
i_32[4][10] => Mux21.IN27
i_32[4][11] => Mux20.IN27
i_32[4][12] => Mux19.IN27
i_32[4][13] => Mux18.IN27
i_32[4][14] => Mux17.IN27
i_32[4][15] => Mux16.IN27
i_32[4][16] => Mux15.IN27
i_32[4][17] => Mux14.IN27
i_32[4][18] => Mux13.IN27
i_32[4][19] => Mux12.IN27
i_32[4][20] => Mux11.IN27
i_32[4][21] => Mux10.IN27
i_32[4][22] => Mux9.IN27
i_32[4][23] => Mux8.IN27
i_32[4][24] => Mux7.IN27
i_32[4][25] => Mux6.IN27
i_32[4][26] => Mux5.IN27
i_32[4][27] => Mux4.IN27
i_32[4][28] => Mux3.IN27
i_32[4][29] => Mux2.IN27
i_32[4][30] => Mux1.IN27
i_32[4][31] => Mux0.IN27
i_32[5][0] => Mux31.IN26
i_32[5][1] => Mux30.IN26
i_32[5][2] => Mux29.IN26
i_32[5][3] => Mux28.IN26
i_32[5][4] => Mux27.IN26
i_32[5][5] => Mux26.IN26
i_32[5][6] => Mux25.IN26
i_32[5][7] => Mux24.IN26
i_32[5][8] => Mux23.IN26
i_32[5][9] => Mux22.IN26
i_32[5][10] => Mux21.IN26
i_32[5][11] => Mux20.IN26
i_32[5][12] => Mux19.IN26
i_32[5][13] => Mux18.IN26
i_32[5][14] => Mux17.IN26
i_32[5][15] => Mux16.IN26
i_32[5][16] => Mux15.IN26
i_32[5][17] => Mux14.IN26
i_32[5][18] => Mux13.IN26
i_32[5][19] => Mux12.IN26
i_32[5][20] => Mux11.IN26
i_32[5][21] => Mux10.IN26
i_32[5][22] => Mux9.IN26
i_32[5][23] => Mux8.IN26
i_32[5][24] => Mux7.IN26
i_32[5][25] => Mux6.IN26
i_32[5][26] => Mux5.IN26
i_32[5][27] => Mux4.IN26
i_32[5][28] => Mux3.IN26
i_32[5][29] => Mux2.IN26
i_32[5][30] => Mux1.IN26
i_32[5][31] => Mux0.IN26
i_32[6][0] => Mux31.IN25
i_32[6][1] => Mux30.IN25
i_32[6][2] => Mux29.IN25
i_32[6][3] => Mux28.IN25
i_32[6][4] => Mux27.IN25
i_32[6][5] => Mux26.IN25
i_32[6][6] => Mux25.IN25
i_32[6][7] => Mux24.IN25
i_32[6][8] => Mux23.IN25
i_32[6][9] => Mux22.IN25
i_32[6][10] => Mux21.IN25
i_32[6][11] => Mux20.IN25
i_32[6][12] => Mux19.IN25
i_32[6][13] => Mux18.IN25
i_32[6][14] => Mux17.IN25
i_32[6][15] => Mux16.IN25
i_32[6][16] => Mux15.IN25
i_32[6][17] => Mux14.IN25
i_32[6][18] => Mux13.IN25
i_32[6][19] => Mux12.IN25
i_32[6][20] => Mux11.IN25
i_32[6][21] => Mux10.IN25
i_32[6][22] => Mux9.IN25
i_32[6][23] => Mux8.IN25
i_32[6][24] => Mux7.IN25
i_32[6][25] => Mux6.IN25
i_32[6][26] => Mux5.IN25
i_32[6][27] => Mux4.IN25
i_32[6][28] => Mux3.IN25
i_32[6][29] => Mux2.IN25
i_32[6][30] => Mux1.IN25
i_32[6][31] => Mux0.IN25
i_32[7][0] => Mux31.IN24
i_32[7][1] => Mux30.IN24
i_32[7][2] => Mux29.IN24
i_32[7][3] => Mux28.IN24
i_32[7][4] => Mux27.IN24
i_32[7][5] => Mux26.IN24
i_32[7][6] => Mux25.IN24
i_32[7][7] => Mux24.IN24
i_32[7][8] => Mux23.IN24
i_32[7][9] => Mux22.IN24
i_32[7][10] => Mux21.IN24
i_32[7][11] => Mux20.IN24
i_32[7][12] => Mux19.IN24
i_32[7][13] => Mux18.IN24
i_32[7][14] => Mux17.IN24
i_32[7][15] => Mux16.IN24
i_32[7][16] => Mux15.IN24
i_32[7][17] => Mux14.IN24
i_32[7][18] => Mux13.IN24
i_32[7][19] => Mux12.IN24
i_32[7][20] => Mux11.IN24
i_32[7][21] => Mux10.IN24
i_32[7][22] => Mux9.IN24
i_32[7][23] => Mux8.IN24
i_32[7][24] => Mux7.IN24
i_32[7][25] => Mux6.IN24
i_32[7][26] => Mux5.IN24
i_32[7][27] => Mux4.IN24
i_32[7][28] => Mux3.IN24
i_32[7][29] => Mux2.IN24
i_32[7][30] => Mux1.IN24
i_32[7][31] => Mux0.IN24
i_32[8][0] => Mux31.IN23
i_32[8][1] => Mux30.IN23
i_32[8][2] => Mux29.IN23
i_32[8][3] => Mux28.IN23
i_32[8][4] => Mux27.IN23
i_32[8][5] => Mux26.IN23
i_32[8][6] => Mux25.IN23
i_32[8][7] => Mux24.IN23
i_32[8][8] => Mux23.IN23
i_32[8][9] => Mux22.IN23
i_32[8][10] => Mux21.IN23
i_32[8][11] => Mux20.IN23
i_32[8][12] => Mux19.IN23
i_32[8][13] => Mux18.IN23
i_32[8][14] => Mux17.IN23
i_32[8][15] => Mux16.IN23
i_32[8][16] => Mux15.IN23
i_32[8][17] => Mux14.IN23
i_32[8][18] => Mux13.IN23
i_32[8][19] => Mux12.IN23
i_32[8][20] => Mux11.IN23
i_32[8][21] => Mux10.IN23
i_32[8][22] => Mux9.IN23
i_32[8][23] => Mux8.IN23
i_32[8][24] => Mux7.IN23
i_32[8][25] => Mux6.IN23
i_32[8][26] => Mux5.IN23
i_32[8][27] => Mux4.IN23
i_32[8][28] => Mux3.IN23
i_32[8][29] => Mux2.IN23
i_32[8][30] => Mux1.IN23
i_32[8][31] => Mux0.IN23
i_32[9][0] => Mux31.IN22
i_32[9][1] => Mux30.IN22
i_32[9][2] => Mux29.IN22
i_32[9][3] => Mux28.IN22
i_32[9][4] => Mux27.IN22
i_32[9][5] => Mux26.IN22
i_32[9][6] => Mux25.IN22
i_32[9][7] => Mux24.IN22
i_32[9][8] => Mux23.IN22
i_32[9][9] => Mux22.IN22
i_32[9][10] => Mux21.IN22
i_32[9][11] => Mux20.IN22
i_32[9][12] => Mux19.IN22
i_32[9][13] => Mux18.IN22
i_32[9][14] => Mux17.IN22
i_32[9][15] => Mux16.IN22
i_32[9][16] => Mux15.IN22
i_32[9][17] => Mux14.IN22
i_32[9][18] => Mux13.IN22
i_32[9][19] => Mux12.IN22
i_32[9][20] => Mux11.IN22
i_32[9][21] => Mux10.IN22
i_32[9][22] => Mux9.IN22
i_32[9][23] => Mux8.IN22
i_32[9][24] => Mux7.IN22
i_32[9][25] => Mux6.IN22
i_32[9][26] => Mux5.IN22
i_32[9][27] => Mux4.IN22
i_32[9][28] => Mux3.IN22
i_32[9][29] => Mux2.IN22
i_32[9][30] => Mux1.IN22
i_32[9][31] => Mux0.IN22
i_32[10][0] => Mux31.IN21
i_32[10][1] => Mux30.IN21
i_32[10][2] => Mux29.IN21
i_32[10][3] => Mux28.IN21
i_32[10][4] => Mux27.IN21
i_32[10][5] => Mux26.IN21
i_32[10][6] => Mux25.IN21
i_32[10][7] => Mux24.IN21
i_32[10][8] => Mux23.IN21
i_32[10][9] => Mux22.IN21
i_32[10][10] => Mux21.IN21
i_32[10][11] => Mux20.IN21
i_32[10][12] => Mux19.IN21
i_32[10][13] => Mux18.IN21
i_32[10][14] => Mux17.IN21
i_32[10][15] => Mux16.IN21
i_32[10][16] => Mux15.IN21
i_32[10][17] => Mux14.IN21
i_32[10][18] => Mux13.IN21
i_32[10][19] => Mux12.IN21
i_32[10][20] => Mux11.IN21
i_32[10][21] => Mux10.IN21
i_32[10][22] => Mux9.IN21
i_32[10][23] => Mux8.IN21
i_32[10][24] => Mux7.IN21
i_32[10][25] => Mux6.IN21
i_32[10][26] => Mux5.IN21
i_32[10][27] => Mux4.IN21
i_32[10][28] => Mux3.IN21
i_32[10][29] => Mux2.IN21
i_32[10][30] => Mux1.IN21
i_32[10][31] => Mux0.IN21
i_32[11][0] => Mux31.IN20
i_32[11][1] => Mux30.IN20
i_32[11][2] => Mux29.IN20
i_32[11][3] => Mux28.IN20
i_32[11][4] => Mux27.IN20
i_32[11][5] => Mux26.IN20
i_32[11][6] => Mux25.IN20
i_32[11][7] => Mux24.IN20
i_32[11][8] => Mux23.IN20
i_32[11][9] => Mux22.IN20
i_32[11][10] => Mux21.IN20
i_32[11][11] => Mux20.IN20
i_32[11][12] => Mux19.IN20
i_32[11][13] => Mux18.IN20
i_32[11][14] => Mux17.IN20
i_32[11][15] => Mux16.IN20
i_32[11][16] => Mux15.IN20
i_32[11][17] => Mux14.IN20
i_32[11][18] => Mux13.IN20
i_32[11][19] => Mux12.IN20
i_32[11][20] => Mux11.IN20
i_32[11][21] => Mux10.IN20
i_32[11][22] => Mux9.IN20
i_32[11][23] => Mux8.IN20
i_32[11][24] => Mux7.IN20
i_32[11][25] => Mux6.IN20
i_32[11][26] => Mux5.IN20
i_32[11][27] => Mux4.IN20
i_32[11][28] => Mux3.IN20
i_32[11][29] => Mux2.IN20
i_32[11][30] => Mux1.IN20
i_32[11][31] => Mux0.IN20
i_32[12][0] => Mux31.IN19
i_32[12][1] => Mux30.IN19
i_32[12][2] => Mux29.IN19
i_32[12][3] => Mux28.IN19
i_32[12][4] => Mux27.IN19
i_32[12][5] => Mux26.IN19
i_32[12][6] => Mux25.IN19
i_32[12][7] => Mux24.IN19
i_32[12][8] => Mux23.IN19
i_32[12][9] => Mux22.IN19
i_32[12][10] => Mux21.IN19
i_32[12][11] => Mux20.IN19
i_32[12][12] => Mux19.IN19
i_32[12][13] => Mux18.IN19
i_32[12][14] => Mux17.IN19
i_32[12][15] => Mux16.IN19
i_32[12][16] => Mux15.IN19
i_32[12][17] => Mux14.IN19
i_32[12][18] => Mux13.IN19
i_32[12][19] => Mux12.IN19
i_32[12][20] => Mux11.IN19
i_32[12][21] => Mux10.IN19
i_32[12][22] => Mux9.IN19
i_32[12][23] => Mux8.IN19
i_32[12][24] => Mux7.IN19
i_32[12][25] => Mux6.IN19
i_32[12][26] => Mux5.IN19
i_32[12][27] => Mux4.IN19
i_32[12][28] => Mux3.IN19
i_32[12][29] => Mux2.IN19
i_32[12][30] => Mux1.IN19
i_32[12][31] => Mux0.IN19
i_32[13][0] => Mux31.IN18
i_32[13][1] => Mux30.IN18
i_32[13][2] => Mux29.IN18
i_32[13][3] => Mux28.IN18
i_32[13][4] => Mux27.IN18
i_32[13][5] => Mux26.IN18
i_32[13][6] => Mux25.IN18
i_32[13][7] => Mux24.IN18
i_32[13][8] => Mux23.IN18
i_32[13][9] => Mux22.IN18
i_32[13][10] => Mux21.IN18
i_32[13][11] => Mux20.IN18
i_32[13][12] => Mux19.IN18
i_32[13][13] => Mux18.IN18
i_32[13][14] => Mux17.IN18
i_32[13][15] => Mux16.IN18
i_32[13][16] => Mux15.IN18
i_32[13][17] => Mux14.IN18
i_32[13][18] => Mux13.IN18
i_32[13][19] => Mux12.IN18
i_32[13][20] => Mux11.IN18
i_32[13][21] => Mux10.IN18
i_32[13][22] => Mux9.IN18
i_32[13][23] => Mux8.IN18
i_32[13][24] => Mux7.IN18
i_32[13][25] => Mux6.IN18
i_32[13][26] => Mux5.IN18
i_32[13][27] => Mux4.IN18
i_32[13][28] => Mux3.IN18
i_32[13][29] => Mux2.IN18
i_32[13][30] => Mux1.IN18
i_32[13][31] => Mux0.IN18
i_32[14][0] => Mux31.IN17
i_32[14][1] => Mux30.IN17
i_32[14][2] => Mux29.IN17
i_32[14][3] => Mux28.IN17
i_32[14][4] => Mux27.IN17
i_32[14][5] => Mux26.IN17
i_32[14][6] => Mux25.IN17
i_32[14][7] => Mux24.IN17
i_32[14][8] => Mux23.IN17
i_32[14][9] => Mux22.IN17
i_32[14][10] => Mux21.IN17
i_32[14][11] => Mux20.IN17
i_32[14][12] => Mux19.IN17
i_32[14][13] => Mux18.IN17
i_32[14][14] => Mux17.IN17
i_32[14][15] => Mux16.IN17
i_32[14][16] => Mux15.IN17
i_32[14][17] => Mux14.IN17
i_32[14][18] => Mux13.IN17
i_32[14][19] => Mux12.IN17
i_32[14][20] => Mux11.IN17
i_32[14][21] => Mux10.IN17
i_32[14][22] => Mux9.IN17
i_32[14][23] => Mux8.IN17
i_32[14][24] => Mux7.IN17
i_32[14][25] => Mux6.IN17
i_32[14][26] => Mux5.IN17
i_32[14][27] => Mux4.IN17
i_32[14][28] => Mux3.IN17
i_32[14][29] => Mux2.IN17
i_32[14][30] => Mux1.IN17
i_32[14][31] => Mux0.IN17
i_32[15][0] => Mux31.IN16
i_32[15][1] => Mux30.IN16
i_32[15][2] => Mux29.IN16
i_32[15][3] => Mux28.IN16
i_32[15][4] => Mux27.IN16
i_32[15][5] => Mux26.IN16
i_32[15][6] => Mux25.IN16
i_32[15][7] => Mux24.IN16
i_32[15][8] => Mux23.IN16
i_32[15][9] => Mux22.IN16
i_32[15][10] => Mux21.IN16
i_32[15][11] => Mux20.IN16
i_32[15][12] => Mux19.IN16
i_32[15][13] => Mux18.IN16
i_32[15][14] => Mux17.IN16
i_32[15][15] => Mux16.IN16
i_32[15][16] => Mux15.IN16
i_32[15][17] => Mux14.IN16
i_32[15][18] => Mux13.IN16
i_32[15][19] => Mux12.IN16
i_32[15][20] => Mux11.IN16
i_32[15][21] => Mux10.IN16
i_32[15][22] => Mux9.IN16
i_32[15][23] => Mux8.IN16
i_32[15][24] => Mux7.IN16
i_32[15][25] => Mux6.IN16
i_32[15][26] => Mux5.IN16
i_32[15][27] => Mux4.IN16
i_32[15][28] => Mux3.IN16
i_32[15][29] => Mux2.IN16
i_32[15][30] => Mux1.IN16
i_32[15][31] => Mux0.IN16
i_32[16][0] => Mux31.IN15
i_32[16][1] => Mux30.IN15
i_32[16][2] => Mux29.IN15
i_32[16][3] => Mux28.IN15
i_32[16][4] => Mux27.IN15
i_32[16][5] => Mux26.IN15
i_32[16][6] => Mux25.IN15
i_32[16][7] => Mux24.IN15
i_32[16][8] => Mux23.IN15
i_32[16][9] => Mux22.IN15
i_32[16][10] => Mux21.IN15
i_32[16][11] => Mux20.IN15
i_32[16][12] => Mux19.IN15
i_32[16][13] => Mux18.IN15
i_32[16][14] => Mux17.IN15
i_32[16][15] => Mux16.IN15
i_32[16][16] => Mux15.IN15
i_32[16][17] => Mux14.IN15
i_32[16][18] => Mux13.IN15
i_32[16][19] => Mux12.IN15
i_32[16][20] => Mux11.IN15
i_32[16][21] => Mux10.IN15
i_32[16][22] => Mux9.IN15
i_32[16][23] => Mux8.IN15
i_32[16][24] => Mux7.IN15
i_32[16][25] => Mux6.IN15
i_32[16][26] => Mux5.IN15
i_32[16][27] => Mux4.IN15
i_32[16][28] => Mux3.IN15
i_32[16][29] => Mux2.IN15
i_32[16][30] => Mux1.IN15
i_32[16][31] => Mux0.IN15
i_32[17][0] => Mux31.IN14
i_32[17][1] => Mux30.IN14
i_32[17][2] => Mux29.IN14
i_32[17][3] => Mux28.IN14
i_32[17][4] => Mux27.IN14
i_32[17][5] => Mux26.IN14
i_32[17][6] => Mux25.IN14
i_32[17][7] => Mux24.IN14
i_32[17][8] => Mux23.IN14
i_32[17][9] => Mux22.IN14
i_32[17][10] => Mux21.IN14
i_32[17][11] => Mux20.IN14
i_32[17][12] => Mux19.IN14
i_32[17][13] => Mux18.IN14
i_32[17][14] => Mux17.IN14
i_32[17][15] => Mux16.IN14
i_32[17][16] => Mux15.IN14
i_32[17][17] => Mux14.IN14
i_32[17][18] => Mux13.IN14
i_32[17][19] => Mux12.IN14
i_32[17][20] => Mux11.IN14
i_32[17][21] => Mux10.IN14
i_32[17][22] => Mux9.IN14
i_32[17][23] => Mux8.IN14
i_32[17][24] => Mux7.IN14
i_32[17][25] => Mux6.IN14
i_32[17][26] => Mux5.IN14
i_32[17][27] => Mux4.IN14
i_32[17][28] => Mux3.IN14
i_32[17][29] => Mux2.IN14
i_32[17][30] => Mux1.IN14
i_32[17][31] => Mux0.IN14
i_32[18][0] => Mux31.IN13
i_32[18][1] => Mux30.IN13
i_32[18][2] => Mux29.IN13
i_32[18][3] => Mux28.IN13
i_32[18][4] => Mux27.IN13
i_32[18][5] => Mux26.IN13
i_32[18][6] => Mux25.IN13
i_32[18][7] => Mux24.IN13
i_32[18][8] => Mux23.IN13
i_32[18][9] => Mux22.IN13
i_32[18][10] => Mux21.IN13
i_32[18][11] => Mux20.IN13
i_32[18][12] => Mux19.IN13
i_32[18][13] => Mux18.IN13
i_32[18][14] => Mux17.IN13
i_32[18][15] => Mux16.IN13
i_32[18][16] => Mux15.IN13
i_32[18][17] => Mux14.IN13
i_32[18][18] => Mux13.IN13
i_32[18][19] => Mux12.IN13
i_32[18][20] => Mux11.IN13
i_32[18][21] => Mux10.IN13
i_32[18][22] => Mux9.IN13
i_32[18][23] => Mux8.IN13
i_32[18][24] => Mux7.IN13
i_32[18][25] => Mux6.IN13
i_32[18][26] => Mux5.IN13
i_32[18][27] => Mux4.IN13
i_32[18][28] => Mux3.IN13
i_32[18][29] => Mux2.IN13
i_32[18][30] => Mux1.IN13
i_32[18][31] => Mux0.IN13
i_32[19][0] => Mux31.IN12
i_32[19][1] => Mux30.IN12
i_32[19][2] => Mux29.IN12
i_32[19][3] => Mux28.IN12
i_32[19][4] => Mux27.IN12
i_32[19][5] => Mux26.IN12
i_32[19][6] => Mux25.IN12
i_32[19][7] => Mux24.IN12
i_32[19][8] => Mux23.IN12
i_32[19][9] => Mux22.IN12
i_32[19][10] => Mux21.IN12
i_32[19][11] => Mux20.IN12
i_32[19][12] => Mux19.IN12
i_32[19][13] => Mux18.IN12
i_32[19][14] => Mux17.IN12
i_32[19][15] => Mux16.IN12
i_32[19][16] => Mux15.IN12
i_32[19][17] => Mux14.IN12
i_32[19][18] => Mux13.IN12
i_32[19][19] => Mux12.IN12
i_32[19][20] => Mux11.IN12
i_32[19][21] => Mux10.IN12
i_32[19][22] => Mux9.IN12
i_32[19][23] => Mux8.IN12
i_32[19][24] => Mux7.IN12
i_32[19][25] => Mux6.IN12
i_32[19][26] => Mux5.IN12
i_32[19][27] => Mux4.IN12
i_32[19][28] => Mux3.IN12
i_32[19][29] => Mux2.IN12
i_32[19][30] => Mux1.IN12
i_32[19][31] => Mux0.IN12
i_32[20][0] => Mux31.IN11
i_32[20][1] => Mux30.IN11
i_32[20][2] => Mux29.IN11
i_32[20][3] => Mux28.IN11
i_32[20][4] => Mux27.IN11
i_32[20][5] => Mux26.IN11
i_32[20][6] => Mux25.IN11
i_32[20][7] => Mux24.IN11
i_32[20][8] => Mux23.IN11
i_32[20][9] => Mux22.IN11
i_32[20][10] => Mux21.IN11
i_32[20][11] => Mux20.IN11
i_32[20][12] => Mux19.IN11
i_32[20][13] => Mux18.IN11
i_32[20][14] => Mux17.IN11
i_32[20][15] => Mux16.IN11
i_32[20][16] => Mux15.IN11
i_32[20][17] => Mux14.IN11
i_32[20][18] => Mux13.IN11
i_32[20][19] => Mux12.IN11
i_32[20][20] => Mux11.IN11
i_32[20][21] => Mux10.IN11
i_32[20][22] => Mux9.IN11
i_32[20][23] => Mux8.IN11
i_32[20][24] => Mux7.IN11
i_32[20][25] => Mux6.IN11
i_32[20][26] => Mux5.IN11
i_32[20][27] => Mux4.IN11
i_32[20][28] => Mux3.IN11
i_32[20][29] => Mux2.IN11
i_32[20][30] => Mux1.IN11
i_32[20][31] => Mux0.IN11
i_32[21][0] => Mux31.IN10
i_32[21][1] => Mux30.IN10
i_32[21][2] => Mux29.IN10
i_32[21][3] => Mux28.IN10
i_32[21][4] => Mux27.IN10
i_32[21][5] => Mux26.IN10
i_32[21][6] => Mux25.IN10
i_32[21][7] => Mux24.IN10
i_32[21][8] => Mux23.IN10
i_32[21][9] => Mux22.IN10
i_32[21][10] => Mux21.IN10
i_32[21][11] => Mux20.IN10
i_32[21][12] => Mux19.IN10
i_32[21][13] => Mux18.IN10
i_32[21][14] => Mux17.IN10
i_32[21][15] => Mux16.IN10
i_32[21][16] => Mux15.IN10
i_32[21][17] => Mux14.IN10
i_32[21][18] => Mux13.IN10
i_32[21][19] => Mux12.IN10
i_32[21][20] => Mux11.IN10
i_32[21][21] => Mux10.IN10
i_32[21][22] => Mux9.IN10
i_32[21][23] => Mux8.IN10
i_32[21][24] => Mux7.IN10
i_32[21][25] => Mux6.IN10
i_32[21][26] => Mux5.IN10
i_32[21][27] => Mux4.IN10
i_32[21][28] => Mux3.IN10
i_32[21][29] => Mux2.IN10
i_32[21][30] => Mux1.IN10
i_32[21][31] => Mux0.IN10
i_32[22][0] => Mux31.IN9
i_32[22][1] => Mux30.IN9
i_32[22][2] => Mux29.IN9
i_32[22][3] => Mux28.IN9
i_32[22][4] => Mux27.IN9
i_32[22][5] => Mux26.IN9
i_32[22][6] => Mux25.IN9
i_32[22][7] => Mux24.IN9
i_32[22][8] => Mux23.IN9
i_32[22][9] => Mux22.IN9
i_32[22][10] => Mux21.IN9
i_32[22][11] => Mux20.IN9
i_32[22][12] => Mux19.IN9
i_32[22][13] => Mux18.IN9
i_32[22][14] => Mux17.IN9
i_32[22][15] => Mux16.IN9
i_32[22][16] => Mux15.IN9
i_32[22][17] => Mux14.IN9
i_32[22][18] => Mux13.IN9
i_32[22][19] => Mux12.IN9
i_32[22][20] => Mux11.IN9
i_32[22][21] => Mux10.IN9
i_32[22][22] => Mux9.IN9
i_32[22][23] => Mux8.IN9
i_32[22][24] => Mux7.IN9
i_32[22][25] => Mux6.IN9
i_32[22][26] => Mux5.IN9
i_32[22][27] => Mux4.IN9
i_32[22][28] => Mux3.IN9
i_32[22][29] => Mux2.IN9
i_32[22][30] => Mux1.IN9
i_32[22][31] => Mux0.IN9
i_32[23][0] => Mux31.IN8
i_32[23][1] => Mux30.IN8
i_32[23][2] => Mux29.IN8
i_32[23][3] => Mux28.IN8
i_32[23][4] => Mux27.IN8
i_32[23][5] => Mux26.IN8
i_32[23][6] => Mux25.IN8
i_32[23][7] => Mux24.IN8
i_32[23][8] => Mux23.IN8
i_32[23][9] => Mux22.IN8
i_32[23][10] => Mux21.IN8
i_32[23][11] => Mux20.IN8
i_32[23][12] => Mux19.IN8
i_32[23][13] => Mux18.IN8
i_32[23][14] => Mux17.IN8
i_32[23][15] => Mux16.IN8
i_32[23][16] => Mux15.IN8
i_32[23][17] => Mux14.IN8
i_32[23][18] => Mux13.IN8
i_32[23][19] => Mux12.IN8
i_32[23][20] => Mux11.IN8
i_32[23][21] => Mux10.IN8
i_32[23][22] => Mux9.IN8
i_32[23][23] => Mux8.IN8
i_32[23][24] => Mux7.IN8
i_32[23][25] => Mux6.IN8
i_32[23][26] => Mux5.IN8
i_32[23][27] => Mux4.IN8
i_32[23][28] => Mux3.IN8
i_32[23][29] => Mux2.IN8
i_32[23][30] => Mux1.IN8
i_32[23][31] => Mux0.IN8
i_32[24][0] => Mux31.IN7
i_32[24][1] => Mux30.IN7
i_32[24][2] => Mux29.IN7
i_32[24][3] => Mux28.IN7
i_32[24][4] => Mux27.IN7
i_32[24][5] => Mux26.IN7
i_32[24][6] => Mux25.IN7
i_32[24][7] => Mux24.IN7
i_32[24][8] => Mux23.IN7
i_32[24][9] => Mux22.IN7
i_32[24][10] => Mux21.IN7
i_32[24][11] => Mux20.IN7
i_32[24][12] => Mux19.IN7
i_32[24][13] => Mux18.IN7
i_32[24][14] => Mux17.IN7
i_32[24][15] => Mux16.IN7
i_32[24][16] => Mux15.IN7
i_32[24][17] => Mux14.IN7
i_32[24][18] => Mux13.IN7
i_32[24][19] => Mux12.IN7
i_32[24][20] => Mux11.IN7
i_32[24][21] => Mux10.IN7
i_32[24][22] => Mux9.IN7
i_32[24][23] => Mux8.IN7
i_32[24][24] => Mux7.IN7
i_32[24][25] => Mux6.IN7
i_32[24][26] => Mux5.IN7
i_32[24][27] => Mux4.IN7
i_32[24][28] => Mux3.IN7
i_32[24][29] => Mux2.IN7
i_32[24][30] => Mux1.IN7
i_32[24][31] => Mux0.IN7
i_32[25][0] => Mux31.IN6
i_32[25][1] => Mux30.IN6
i_32[25][2] => Mux29.IN6
i_32[25][3] => Mux28.IN6
i_32[25][4] => Mux27.IN6
i_32[25][5] => Mux26.IN6
i_32[25][6] => Mux25.IN6
i_32[25][7] => Mux24.IN6
i_32[25][8] => Mux23.IN6
i_32[25][9] => Mux22.IN6
i_32[25][10] => Mux21.IN6
i_32[25][11] => Mux20.IN6
i_32[25][12] => Mux19.IN6
i_32[25][13] => Mux18.IN6
i_32[25][14] => Mux17.IN6
i_32[25][15] => Mux16.IN6
i_32[25][16] => Mux15.IN6
i_32[25][17] => Mux14.IN6
i_32[25][18] => Mux13.IN6
i_32[25][19] => Mux12.IN6
i_32[25][20] => Mux11.IN6
i_32[25][21] => Mux10.IN6
i_32[25][22] => Mux9.IN6
i_32[25][23] => Mux8.IN6
i_32[25][24] => Mux7.IN6
i_32[25][25] => Mux6.IN6
i_32[25][26] => Mux5.IN6
i_32[25][27] => Mux4.IN6
i_32[25][28] => Mux3.IN6
i_32[25][29] => Mux2.IN6
i_32[25][30] => Mux1.IN6
i_32[25][31] => Mux0.IN6
i_32[26][0] => Mux31.IN5
i_32[26][1] => Mux30.IN5
i_32[26][2] => Mux29.IN5
i_32[26][3] => Mux28.IN5
i_32[26][4] => Mux27.IN5
i_32[26][5] => Mux26.IN5
i_32[26][6] => Mux25.IN5
i_32[26][7] => Mux24.IN5
i_32[26][8] => Mux23.IN5
i_32[26][9] => Mux22.IN5
i_32[26][10] => Mux21.IN5
i_32[26][11] => Mux20.IN5
i_32[26][12] => Mux19.IN5
i_32[26][13] => Mux18.IN5
i_32[26][14] => Mux17.IN5
i_32[26][15] => Mux16.IN5
i_32[26][16] => Mux15.IN5
i_32[26][17] => Mux14.IN5
i_32[26][18] => Mux13.IN5
i_32[26][19] => Mux12.IN5
i_32[26][20] => Mux11.IN5
i_32[26][21] => Mux10.IN5
i_32[26][22] => Mux9.IN5
i_32[26][23] => Mux8.IN5
i_32[26][24] => Mux7.IN5
i_32[26][25] => Mux6.IN5
i_32[26][26] => Mux5.IN5
i_32[26][27] => Mux4.IN5
i_32[26][28] => Mux3.IN5
i_32[26][29] => Mux2.IN5
i_32[26][30] => Mux1.IN5
i_32[26][31] => Mux0.IN5
i_32[27][0] => Mux31.IN4
i_32[27][1] => Mux30.IN4
i_32[27][2] => Mux29.IN4
i_32[27][3] => Mux28.IN4
i_32[27][4] => Mux27.IN4
i_32[27][5] => Mux26.IN4
i_32[27][6] => Mux25.IN4
i_32[27][7] => Mux24.IN4
i_32[27][8] => Mux23.IN4
i_32[27][9] => Mux22.IN4
i_32[27][10] => Mux21.IN4
i_32[27][11] => Mux20.IN4
i_32[27][12] => Mux19.IN4
i_32[27][13] => Mux18.IN4
i_32[27][14] => Mux17.IN4
i_32[27][15] => Mux16.IN4
i_32[27][16] => Mux15.IN4
i_32[27][17] => Mux14.IN4
i_32[27][18] => Mux13.IN4
i_32[27][19] => Mux12.IN4
i_32[27][20] => Mux11.IN4
i_32[27][21] => Mux10.IN4
i_32[27][22] => Mux9.IN4
i_32[27][23] => Mux8.IN4
i_32[27][24] => Mux7.IN4
i_32[27][25] => Mux6.IN4
i_32[27][26] => Mux5.IN4
i_32[27][27] => Mux4.IN4
i_32[27][28] => Mux3.IN4
i_32[27][29] => Mux2.IN4
i_32[27][30] => Mux1.IN4
i_32[27][31] => Mux0.IN4
i_32[28][0] => Mux31.IN3
i_32[28][1] => Mux30.IN3
i_32[28][2] => Mux29.IN3
i_32[28][3] => Mux28.IN3
i_32[28][4] => Mux27.IN3
i_32[28][5] => Mux26.IN3
i_32[28][6] => Mux25.IN3
i_32[28][7] => Mux24.IN3
i_32[28][8] => Mux23.IN3
i_32[28][9] => Mux22.IN3
i_32[28][10] => Mux21.IN3
i_32[28][11] => Mux20.IN3
i_32[28][12] => Mux19.IN3
i_32[28][13] => Mux18.IN3
i_32[28][14] => Mux17.IN3
i_32[28][15] => Mux16.IN3
i_32[28][16] => Mux15.IN3
i_32[28][17] => Mux14.IN3
i_32[28][18] => Mux13.IN3
i_32[28][19] => Mux12.IN3
i_32[28][20] => Mux11.IN3
i_32[28][21] => Mux10.IN3
i_32[28][22] => Mux9.IN3
i_32[28][23] => Mux8.IN3
i_32[28][24] => Mux7.IN3
i_32[28][25] => Mux6.IN3
i_32[28][26] => Mux5.IN3
i_32[28][27] => Mux4.IN3
i_32[28][28] => Mux3.IN3
i_32[28][29] => Mux2.IN3
i_32[28][30] => Mux1.IN3
i_32[28][31] => Mux0.IN3
i_32[29][0] => Mux31.IN2
i_32[29][1] => Mux30.IN2
i_32[29][2] => Mux29.IN2
i_32[29][3] => Mux28.IN2
i_32[29][4] => Mux27.IN2
i_32[29][5] => Mux26.IN2
i_32[29][6] => Mux25.IN2
i_32[29][7] => Mux24.IN2
i_32[29][8] => Mux23.IN2
i_32[29][9] => Mux22.IN2
i_32[29][10] => Mux21.IN2
i_32[29][11] => Mux20.IN2
i_32[29][12] => Mux19.IN2
i_32[29][13] => Mux18.IN2
i_32[29][14] => Mux17.IN2
i_32[29][15] => Mux16.IN2
i_32[29][16] => Mux15.IN2
i_32[29][17] => Mux14.IN2
i_32[29][18] => Mux13.IN2
i_32[29][19] => Mux12.IN2
i_32[29][20] => Mux11.IN2
i_32[29][21] => Mux10.IN2
i_32[29][22] => Mux9.IN2
i_32[29][23] => Mux8.IN2
i_32[29][24] => Mux7.IN2
i_32[29][25] => Mux6.IN2
i_32[29][26] => Mux5.IN2
i_32[29][27] => Mux4.IN2
i_32[29][28] => Mux3.IN2
i_32[29][29] => Mux2.IN2
i_32[29][30] => Mux1.IN2
i_32[29][31] => Mux0.IN2
i_32[30][0] => Mux31.IN1
i_32[30][1] => Mux30.IN1
i_32[30][2] => Mux29.IN1
i_32[30][3] => Mux28.IN1
i_32[30][4] => Mux27.IN1
i_32[30][5] => Mux26.IN1
i_32[30][6] => Mux25.IN1
i_32[30][7] => Mux24.IN1
i_32[30][8] => Mux23.IN1
i_32[30][9] => Mux22.IN1
i_32[30][10] => Mux21.IN1
i_32[30][11] => Mux20.IN1
i_32[30][12] => Mux19.IN1
i_32[30][13] => Mux18.IN1
i_32[30][14] => Mux17.IN1
i_32[30][15] => Mux16.IN1
i_32[30][16] => Mux15.IN1
i_32[30][17] => Mux14.IN1
i_32[30][18] => Mux13.IN1
i_32[30][19] => Mux12.IN1
i_32[30][20] => Mux11.IN1
i_32[30][21] => Mux10.IN1
i_32[30][22] => Mux9.IN1
i_32[30][23] => Mux8.IN1
i_32[30][24] => Mux7.IN1
i_32[30][25] => Mux6.IN1
i_32[30][26] => Mux5.IN1
i_32[30][27] => Mux4.IN1
i_32[30][28] => Mux3.IN1
i_32[30][29] => Mux2.IN1
i_32[30][30] => Mux1.IN1
i_32[30][31] => Mux0.IN1
i_32[31][0] => Mux31.IN0
i_32[31][1] => Mux30.IN0
i_32[31][2] => Mux29.IN0
i_32[31][3] => Mux28.IN0
i_32[31][4] => Mux27.IN0
i_32[31][5] => Mux26.IN0
i_32[31][6] => Mux25.IN0
i_32[31][7] => Mux24.IN0
i_32[31][8] => Mux23.IN0
i_32[31][9] => Mux22.IN0
i_32[31][10] => Mux21.IN0
i_32[31][11] => Mux20.IN0
i_32[31][12] => Mux19.IN0
i_32[31][13] => Mux18.IN0
i_32[31][14] => Mux17.IN0
i_32[31][15] => Mux16.IN0
i_32[31][16] => Mux15.IN0
i_32[31][17] => Mux14.IN0
i_32[31][18] => Mux13.IN0
i_32[31][19] => Mux12.IN0
i_32[31][20] => Mux11.IN0
i_32[31][21] => Mux10.IN0
i_32[31][22] => Mux9.IN0
i_32[31][23] => Mux8.IN0
i_32[31][24] => Mux7.IN0
i_32[31][25] => Mux6.IN0
i_32[31][26] => Mux5.IN0
i_32[31][27] => Mux4.IN0
i_32[31][28] => Mux3.IN0
i_32[31][29] => Mux2.IN0
i_32[31][30] => Mux1.IN0
i_32[31][31] => Mux0.IN0
s_i[0] => Mux0.IN36
s_i[0] => Mux1.IN36
s_i[0] => Mux2.IN36
s_i[0] => Mux3.IN36
s_i[0] => Mux4.IN36
s_i[0] => Mux5.IN36
s_i[0] => Mux6.IN36
s_i[0] => Mux7.IN36
s_i[0] => Mux8.IN36
s_i[0] => Mux9.IN36
s_i[0] => Mux10.IN36
s_i[0] => Mux11.IN36
s_i[0] => Mux12.IN36
s_i[0] => Mux13.IN36
s_i[0] => Mux14.IN36
s_i[0] => Mux15.IN36
s_i[0] => Mux16.IN36
s_i[0] => Mux17.IN36
s_i[0] => Mux18.IN36
s_i[0] => Mux19.IN36
s_i[0] => Mux20.IN36
s_i[0] => Mux21.IN36
s_i[0] => Mux22.IN36
s_i[0] => Mux23.IN36
s_i[0] => Mux24.IN36
s_i[0] => Mux25.IN36
s_i[0] => Mux26.IN36
s_i[0] => Mux27.IN36
s_i[0] => Mux28.IN36
s_i[0] => Mux29.IN36
s_i[0] => Mux30.IN36
s_i[0] => Mux31.IN36
s_i[1] => Mux0.IN35
s_i[1] => Mux1.IN35
s_i[1] => Mux2.IN35
s_i[1] => Mux3.IN35
s_i[1] => Mux4.IN35
s_i[1] => Mux5.IN35
s_i[1] => Mux6.IN35
s_i[1] => Mux7.IN35
s_i[1] => Mux8.IN35
s_i[1] => Mux9.IN35
s_i[1] => Mux10.IN35
s_i[1] => Mux11.IN35
s_i[1] => Mux12.IN35
s_i[1] => Mux13.IN35
s_i[1] => Mux14.IN35
s_i[1] => Mux15.IN35
s_i[1] => Mux16.IN35
s_i[1] => Mux17.IN35
s_i[1] => Mux18.IN35
s_i[1] => Mux19.IN35
s_i[1] => Mux20.IN35
s_i[1] => Mux21.IN35
s_i[1] => Mux22.IN35
s_i[1] => Mux23.IN35
s_i[1] => Mux24.IN35
s_i[1] => Mux25.IN35
s_i[1] => Mux26.IN35
s_i[1] => Mux27.IN35
s_i[1] => Mux28.IN35
s_i[1] => Mux29.IN35
s_i[1] => Mux30.IN35
s_i[1] => Mux31.IN35
s_i[2] => Mux0.IN34
s_i[2] => Mux1.IN34
s_i[2] => Mux2.IN34
s_i[2] => Mux3.IN34
s_i[2] => Mux4.IN34
s_i[2] => Mux5.IN34
s_i[2] => Mux6.IN34
s_i[2] => Mux7.IN34
s_i[2] => Mux8.IN34
s_i[2] => Mux9.IN34
s_i[2] => Mux10.IN34
s_i[2] => Mux11.IN34
s_i[2] => Mux12.IN34
s_i[2] => Mux13.IN34
s_i[2] => Mux14.IN34
s_i[2] => Mux15.IN34
s_i[2] => Mux16.IN34
s_i[2] => Mux17.IN34
s_i[2] => Mux18.IN34
s_i[2] => Mux19.IN34
s_i[2] => Mux20.IN34
s_i[2] => Mux21.IN34
s_i[2] => Mux22.IN34
s_i[2] => Mux23.IN34
s_i[2] => Mux24.IN34
s_i[2] => Mux25.IN34
s_i[2] => Mux26.IN34
s_i[2] => Mux27.IN34
s_i[2] => Mux28.IN34
s_i[2] => Mux29.IN34
s_i[2] => Mux30.IN34
s_i[2] => Mux31.IN34
s_i[3] => Mux0.IN33
s_i[3] => Mux1.IN33
s_i[3] => Mux2.IN33
s_i[3] => Mux3.IN33
s_i[3] => Mux4.IN33
s_i[3] => Mux5.IN33
s_i[3] => Mux6.IN33
s_i[3] => Mux7.IN33
s_i[3] => Mux8.IN33
s_i[3] => Mux9.IN33
s_i[3] => Mux10.IN33
s_i[3] => Mux11.IN33
s_i[3] => Mux12.IN33
s_i[3] => Mux13.IN33
s_i[3] => Mux14.IN33
s_i[3] => Mux15.IN33
s_i[3] => Mux16.IN33
s_i[3] => Mux17.IN33
s_i[3] => Mux18.IN33
s_i[3] => Mux19.IN33
s_i[3] => Mux20.IN33
s_i[3] => Mux21.IN33
s_i[3] => Mux22.IN33
s_i[3] => Mux23.IN33
s_i[3] => Mux24.IN33
s_i[3] => Mux25.IN33
s_i[3] => Mux26.IN33
s_i[3] => Mux27.IN33
s_i[3] => Mux28.IN33
s_i[3] => Mux29.IN33
s_i[3] => Mux30.IN33
s_i[3] => Mux31.IN33
s_i[4] => Mux0.IN32
s_i[4] => Mux1.IN32
s_i[4] => Mux2.IN32
s_i[4] => Mux3.IN32
s_i[4] => Mux4.IN32
s_i[4] => Mux5.IN32
s_i[4] => Mux6.IN32
s_i[4] => Mux7.IN32
s_i[4] => Mux8.IN32
s_i[4] => Mux9.IN32
s_i[4] => Mux10.IN32
s_i[4] => Mux11.IN32
s_i[4] => Mux12.IN32
s_i[4] => Mux13.IN32
s_i[4] => Mux14.IN32
s_i[4] => Mux15.IN32
s_i[4] => Mux16.IN32
s_i[4] => Mux17.IN32
s_i[4] => Mux18.IN32
s_i[4] => Mux19.IN32
s_i[4] => Mux20.IN32
s_i[4] => Mux21.IN32
s_i[4] => Mux22.IN32
s_i[4] => Mux23.IN32
s_i[4] => Mux24.IN32
s_i[4] => Mux25.IN32
s_i[4] => Mux26.IN32
s_i[4] => Mux27.IN32
s_i[4] => Mux28.IN32
s_i[4] => Mux29.IN32
s_i[4] => Mux30.IN32
s_i[4] => Mux31.IN32
o_1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|butter_extender_Nt32:Sign_Extend
imm_in[0] => ~NO_FANOUT~
imm_in[1] => ~NO_FANOUT~
imm_in[2] => ~NO_FANOUT~
imm_in[3] => ~NO_FANOUT~
imm_in[4] => ~NO_FANOUT~
imm_in[5] => ~NO_FANOUT~
imm_in[6] => ~NO_FANOUT~
imm_in[7] => Mux20.IN9
imm_in[7] => Mux31.IN9
imm_in[8] => Mux30.IN7
imm_in[8] => Mux30.IN8
imm_in[9] => Mux29.IN7
imm_in[9] => Mux29.IN8
imm_in[10] => Mux28.IN7
imm_in[10] => Mux28.IN8
imm_in[11] => Mux27.IN7
imm_in[11] => Mux27.IN8
imm_in[12] => Mux19.IN7
imm_in[12] => imm_out.DATAB
imm_in[12] => Mux19.IN8
imm_in[13] => Mux18.IN6
imm_in[13] => imm_out.DATAB
imm_in[13] => Mux18.IN7
imm_in[14] => Mux17.IN6
imm_in[14] => imm_out.DATAB
imm_in[14] => Mux17.IN7
imm_in[15] => Mux16.IN6
imm_in[15] => imm_out.DATAB
imm_in[15] => Mux16.IN7
imm_in[16] => Mux15.IN6
imm_in[16] => imm_out.DATAB
imm_in[16] => Mux15.IN7
imm_in[17] => Mux14.IN6
imm_in[17] => imm_out.DATAB
imm_in[17] => Mux14.IN7
imm_in[18] => Mux13.IN6
imm_in[18] => imm_out.DATAB
imm_in[18] => Mux13.IN7
imm_in[19] => Mux12.IN6
imm_in[19] => imm_out.DATAB
imm_in[19] => Mux12.IN7
imm_in[20] => Mux11.IN7
imm_in[20] => imm_out.DATAB
imm_in[20] => Mux31.IN10
imm_in[20] => Mux20.IN10
imm_in[21] => Mux10.IN6
imm_in[21] => imm_out.DATAB
imm_in[21] => Mux30.IN9
imm_in[21] => Mux30.IN10
imm_in[22] => Mux9.IN6
imm_in[22] => imm_out.DATAB
imm_in[22] => Mux29.IN9
imm_in[22] => Mux29.IN10
imm_in[23] => Mux8.IN6
imm_in[23] => imm_out.DATAB
imm_in[23] => Mux28.IN9
imm_in[23] => Mux28.IN10
imm_in[24] => Mux7.IN6
imm_in[24] => imm_out.DATAB
imm_in[24] => Mux27.IN9
imm_in[24] => Mux27.IN10
imm_in[25] => Mux26.IN4
imm_in[25] => Mux26.IN5
imm_in[25] => Mux26.IN6
imm_in[25] => Mux6.IN3
imm_in[25] => imm_out.DATAB
imm_in[25] => Mux26.IN7
imm_in[26] => Mux25.IN4
imm_in[26] => Mux25.IN5
imm_in[26] => Mux25.IN6
imm_in[26] => Mux5.IN3
imm_in[26] => imm_out.DATAB
imm_in[26] => Mux25.IN7
imm_in[27] => Mux24.IN4
imm_in[27] => Mux24.IN5
imm_in[27] => Mux24.IN6
imm_in[27] => Mux4.IN3
imm_in[27] => imm_out.DATAB
imm_in[27] => Mux24.IN7
imm_in[28] => Mux23.IN4
imm_in[28] => Mux23.IN5
imm_in[28] => Mux23.IN6
imm_in[28] => Mux3.IN3
imm_in[28] => imm_out.DATAB
imm_in[28] => Mux23.IN7
imm_in[29] => Mux22.IN4
imm_in[29] => Mux22.IN5
imm_in[29] => Mux22.IN6
imm_in[29] => Mux2.IN3
imm_in[29] => imm_out.DATAB
imm_in[29] => Mux22.IN7
imm_in[30] => Mux21.IN4
imm_in[30] => Mux21.IN5
imm_in[30] => Mux21.IN6
imm_in[30] => Mux1.IN3
imm_in[30] => imm_out.DATAB
imm_in[30] => Mux21.IN7
imm_in[31] => imm_uj[21].DATAB
imm_in[31] => Mux20.IN4
imm_in[31] => Mux20.IN5
imm_in[31] => Mux19.IN3
imm_in[31] => Mux0.IN3
imm_in[31] => imm_out.DATAB
imm_in[31] => Mux11.IN3
sign_ext[0] => Equal0.IN0
sign_ext[0] => Equal1.IN1
sign_ext[1] => Equal0.IN1
sign_ext[1] => Equal1.IN0
imm_type[0] => Mux0.IN6
imm_type[0] => Mux1.IN6
imm_type[0] => Mux2.IN6
imm_type[0] => Mux3.IN6
imm_type[0] => Mux4.IN6
imm_type[0] => Mux5.IN6
imm_type[0] => Mux6.IN6
imm_type[0] => Mux7.IN5
imm_type[0] => Mux8.IN5
imm_type[0] => Mux9.IN5
imm_type[0] => Mux10.IN5
imm_type[0] => Mux11.IN6
imm_type[0] => Mux12.IN5
imm_type[0] => Mux13.IN5
imm_type[0] => Mux14.IN5
imm_type[0] => Mux15.IN5
imm_type[0] => Mux16.IN5
imm_type[0] => Mux17.IN5
imm_type[0] => Mux18.IN5
imm_type[0] => Mux19.IN6
imm_type[0] => Mux20.IN8
imm_type[0] => Mux21.IN10
imm_type[0] => Mux22.IN10
imm_type[0] => Mux23.IN10
imm_type[0] => Mux24.IN10
imm_type[0] => Mux25.IN10
imm_type[0] => Mux26.IN10
imm_type[0] => Mux27.IN6
imm_type[0] => Mux28.IN6
imm_type[0] => Mux29.IN6
imm_type[0] => Mux30.IN6
imm_type[0] => Mux31.IN8
imm_type[1] => Mux0.IN5
imm_type[1] => Mux1.IN5
imm_type[1] => Mux2.IN5
imm_type[1] => Mux3.IN5
imm_type[1] => Mux4.IN5
imm_type[1] => Mux5.IN5
imm_type[1] => Mux6.IN5
imm_type[1] => Mux7.IN4
imm_type[1] => Mux8.IN4
imm_type[1] => Mux9.IN4
imm_type[1] => Mux10.IN4
imm_type[1] => Mux11.IN5
imm_type[1] => Mux12.IN4
imm_type[1] => Mux13.IN4
imm_type[1] => Mux14.IN4
imm_type[1] => Mux15.IN4
imm_type[1] => Mux16.IN4
imm_type[1] => Mux17.IN4
imm_type[1] => Mux18.IN4
imm_type[1] => Mux19.IN5
imm_type[1] => Mux20.IN7
imm_type[1] => Mux21.IN9
imm_type[1] => Mux22.IN9
imm_type[1] => Mux23.IN9
imm_type[1] => Mux24.IN9
imm_type[1] => Mux25.IN9
imm_type[1] => Mux26.IN9
imm_type[1] => Mux27.IN5
imm_type[1] => Mux28.IN5
imm_type[1] => Mux29.IN5
imm_type[1] => Mux30.IN5
imm_type[1] => Mux31.IN7
imm_type[2] => Mux0.IN4
imm_type[2] => Mux1.IN4
imm_type[2] => Mux2.IN4
imm_type[2] => Mux3.IN4
imm_type[2] => Mux4.IN4
imm_type[2] => Mux5.IN4
imm_type[2] => Mux6.IN4
imm_type[2] => Mux7.IN3
imm_type[2] => Mux8.IN3
imm_type[2] => Mux9.IN3
imm_type[2] => Mux10.IN3
imm_type[2] => Mux11.IN4
imm_type[2] => Mux12.IN3
imm_type[2] => Mux13.IN3
imm_type[2] => Mux14.IN3
imm_type[2] => Mux15.IN3
imm_type[2] => Mux16.IN3
imm_type[2] => Mux17.IN3
imm_type[2] => Mux18.IN3
imm_type[2] => Mux19.IN4
imm_type[2] => Mux20.IN6
imm_type[2] => Mux21.IN8
imm_type[2] => Mux22.IN8
imm_type[2] => Mux23.IN8
imm_type[2] => Mux24.IN8
imm_type[2] => Mux25.IN8
imm_type[2] => Mux26.IN8
imm_type[2] => Mux27.IN4
imm_type[2] => Mux28.IN4
imm_type[2] => Mux29.IN4
imm_type[2] => Mux30.IN4
imm_type[2] => Mux31.IN6
imm_out[0] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[1] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[2] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[3] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[4] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[5] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[6] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[7] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[8] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[9] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[10] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[11] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[12] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[13] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[14] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[15] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[16] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[17] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[18] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[19] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[20] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[21] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[22] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[23] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[24] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[25] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[26] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[27] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[28] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[29] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[30] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE
imm_out[31] <= imm_out.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX
in_ALUSrc => ALUSrc_in.DATAA
in_ALUControl[0] => ALUControl_in[0].DATAA
in_ALUControl[1] => ALUControl_in[1].DATAA
in_ALUControl[2] => ALUControl_in[2].DATAA
in_ALUControl[3] => ALUControl_in[3].DATAA
in_ImmType[0] => Nbit_reg:ImmType_reg.in_1[0]
in_ImmType[1] => Nbit_reg:ImmType_reg.in_1[1]
in_ImmType[2] => Nbit_reg:ImmType_reg.in_1[2]
in_regWrite => regWrite_in.DATAA
in_regWrite_addr[0] => regWrite_addr_in[0].DATAA
in_regWrite_addr[1] => regWrite_addr_in[1].DATAA
in_regWrite_addr[2] => regWrite_addr_in[2].DATAA
in_regWrite_addr[3] => regWrite_addr_in[3].DATAA
in_regWrite_addr[4] => regWrite_addr_in[4].DATAA
in_MemWrite => MemWrite_in.DATAA
in_imm_sel[0] => Nbit_reg:imm_sel_reg.in_1[0]
in_imm_sel[1] => Nbit_reg:imm_sel_reg.in_1[1]
in_branch_type[0] => Nbit_reg:branch_type_reg.in_1[0]
in_branch_type[1] => Nbit_reg:branch_type_reg.in_1[1]
in_branch_type[2] => Nbit_reg:branch_type_reg.in_1[2]
in_jump => jump_in.DATAA
in_link => Nbit_reg:link_reg.in_1[0]
in_branch => branch_in.DATAA
in_PCReg => PCReg_in.DATAA
in_auipc => Nbit_reg:auipc_reg.in_1[0]
in_data1[0] => data1_in[0].DATAA
in_data1[1] => data1_in[1].DATAA
in_data1[2] => data1_in[2].DATAA
in_data1[3] => data1_in[3].DATAA
in_data1[4] => data1_in[4].DATAA
in_data1[5] => data1_in[5].DATAA
in_data1[6] => data1_in[6].DATAA
in_data1[7] => data1_in[7].DATAA
in_data1[8] => data1_in[8].DATAA
in_data1[9] => data1_in[9].DATAA
in_data1[10] => data1_in[10].DATAA
in_data1[11] => data1_in[11].DATAA
in_data1[12] => data1_in[12].DATAA
in_data1[13] => data1_in[13].DATAA
in_data1[14] => data1_in[14].DATAA
in_data1[15] => data1_in[15].DATAA
in_data1[16] => data1_in[16].DATAA
in_data1[17] => data1_in[17].DATAA
in_data1[18] => data1_in[18].DATAA
in_data1[19] => data1_in[19].DATAA
in_data1[20] => data1_in[20].DATAA
in_data1[21] => data1_in[21].DATAA
in_data1[22] => data1_in[22].DATAA
in_data1[23] => data1_in[23].DATAA
in_data1[24] => data1_in[24].DATAA
in_data1[25] => data1_in[25].DATAA
in_data1[26] => data1_in[26].DATAA
in_data1[27] => data1_in[27].DATAA
in_data1[28] => data1_in[28].DATAA
in_data1[29] => data1_in[29].DATAA
in_data1[30] => data1_in[30].DATAA
in_data1[31] => data1_in[31].DATAA
in_data2[0] => data2_in[0].DATAA
in_data2[1] => data2_in[1].DATAA
in_data2[2] => data2_in[2].DATAA
in_data2[3] => data2_in[3].DATAA
in_data2[4] => data2_in[4].DATAA
in_data2[5] => data2_in[5].DATAA
in_data2[6] => data2_in[6].DATAA
in_data2[7] => data2_in[7].DATAA
in_data2[8] => data2_in[8].DATAA
in_data2[9] => data2_in[9].DATAA
in_data2[10] => data2_in[10].DATAA
in_data2[11] => data2_in[11].DATAA
in_data2[12] => data2_in[12].DATAA
in_data2[13] => data2_in[13].DATAA
in_data2[14] => data2_in[14].DATAA
in_data2[15] => data2_in[15].DATAA
in_data2[16] => data2_in[16].DATAA
in_data2[17] => data2_in[17].DATAA
in_data2[18] => data2_in[18].DATAA
in_data2[19] => data2_in[19].DATAA
in_data2[20] => data2_in[20].DATAA
in_data2[21] => data2_in[21].DATAA
in_data2[22] => data2_in[22].DATAA
in_data2[23] => data2_in[23].DATAA
in_data2[24] => data2_in[24].DATAA
in_data2[25] => data2_in[25].DATAA
in_data2[26] => data2_in[26].DATAA
in_data2[27] => data2_in[27].DATAA
in_data2[28] => data2_in[28].DATAA
in_data2[29] => data2_in[29].DATAA
in_data2[30] => data2_in[30].DATAA
in_data2[31] => data2_in[31].DATAA
in_extender[0] => Nbit_reg:extender_reg.in_1[0]
in_extender[1] => Nbit_reg:extender_reg.in_1[1]
in_extender[2] => Nbit_reg:extender_reg.in_1[2]
in_extender[3] => Nbit_reg:extender_reg.in_1[3]
in_extender[4] => Nbit_reg:extender_reg.in_1[4]
in_extender[5] => Nbit_reg:extender_reg.in_1[5]
in_extender[6] => Nbit_reg:extender_reg.in_1[6]
in_extender[7] => Nbit_reg:extender_reg.in_1[7]
in_extender[8] => Nbit_reg:extender_reg.in_1[8]
in_extender[9] => Nbit_reg:extender_reg.in_1[9]
in_extender[10] => Nbit_reg:extender_reg.in_1[10]
in_extender[11] => Nbit_reg:extender_reg.in_1[11]
in_extender[12] => Nbit_reg:extender_reg.in_1[12]
in_extender[13] => Nbit_reg:extender_reg.in_1[13]
in_extender[14] => Nbit_reg:extender_reg.in_1[14]
in_extender[15] => Nbit_reg:extender_reg.in_1[15]
in_extender[16] => Nbit_reg:extender_reg.in_1[16]
in_extender[17] => Nbit_reg:extender_reg.in_1[17]
in_extender[18] => Nbit_reg:extender_reg.in_1[18]
in_extender[19] => Nbit_reg:extender_reg.in_1[19]
in_extender[20] => Nbit_reg:extender_reg.in_1[20]
in_extender[21] => Nbit_reg:extender_reg.in_1[21]
in_extender[22] => Nbit_reg:extender_reg.in_1[22]
in_extender[23] => Nbit_reg:extender_reg.in_1[23]
in_extender[24] => Nbit_reg:extender_reg.in_1[24]
in_extender[25] => Nbit_reg:extender_reg.in_1[25]
in_extender[26] => Nbit_reg:extender_reg.in_1[26]
in_extender[27] => Nbit_reg:extender_reg.in_1[27]
in_extender[28] => Nbit_reg:extender_reg.in_1[28]
in_extender[29] => Nbit_reg:extender_reg.in_1[29]
in_extender[30] => Nbit_reg:extender_reg.in_1[30]
in_extender[31] => Nbit_reg:extender_reg.in_1[31]
in_halt => halt_in.DATAA
in_MemtoReg => MemtoReg_in.DATAA
in_load[0] => load_in[0].DATAA
in_load[1] => load_in[1].DATAA
in_load[2] => load_in[2].DATAA
in_pc_val[0] => pc_val_in[0].DATAA
in_pc_val[1] => pc_val_in[1].DATAA
in_pc_val[2] => pc_val_in[2].DATAA
in_pc_val[3] => pc_val_in[3].DATAA
in_pc_val[4] => pc_val_in[4].DATAA
in_pc_val[5] => pc_val_in[5].DATAA
in_pc_val[6] => pc_val_in[6].DATAA
in_pc_val[7] => pc_val_in[7].DATAA
in_pc_val[8] => pc_val_in[8].DATAA
in_pc_val[9] => pc_val_in[9].DATAA
in_pc_val[10] => pc_val_in[10].DATAA
in_pc_val[11] => pc_val_in[11].DATAA
in_pc_val[12] => pc_val_in[12].DATAA
in_pc_val[13] => pc_val_in[13].DATAA
in_pc_val[14] => pc_val_in[14].DATAA
in_pc_val[15] => pc_val_in[15].DATAA
in_pc_val[16] => pc_val_in[16].DATAA
in_pc_val[17] => pc_val_in[17].DATAA
in_pc_val[18] => pc_val_in[18].DATAA
in_pc_val[19] => pc_val_in[19].DATAA
in_pc_val[20] => pc_val_in[20].DATAA
in_pc_val[21] => pc_val_in[21].DATAA
in_pc_val[22] => pc_val_in[22].DATAA
in_pc_val[23] => pc_val_in[23].DATAA
in_pc_val[24] => pc_val_in[24].DATAA
in_pc_val[25] => pc_val_in[25].DATAA
in_pc_val[26] => pc_val_in[26].DATAA
in_pc_val[27] => pc_val_in[27].DATAA
in_pc_val[28] => pc_val_in[28].DATAA
in_pc_val[29] => pc_val_in[29].DATAA
in_pc_val[30] => pc_val_in[30].DATAA
in_pc_val[31] => pc_val_in[31].DATAA
in_pc_plus4[0] => Nbit_reg:pc_plus4_reg.in_1[0]
in_pc_plus4[1] => Nbit_reg:pc_plus4_reg.in_1[1]
in_pc_plus4[2] => Nbit_reg:pc_plus4_reg.in_1[2]
in_pc_plus4[3] => Nbit_reg:pc_plus4_reg.in_1[3]
in_pc_plus4[4] => Nbit_reg:pc_plus4_reg.in_1[4]
in_pc_plus4[5] => Nbit_reg:pc_plus4_reg.in_1[5]
in_pc_plus4[6] => Nbit_reg:pc_plus4_reg.in_1[6]
in_pc_plus4[7] => Nbit_reg:pc_plus4_reg.in_1[7]
in_pc_plus4[8] => Nbit_reg:pc_plus4_reg.in_1[8]
in_pc_plus4[9] => Nbit_reg:pc_plus4_reg.in_1[9]
in_pc_plus4[10] => Nbit_reg:pc_plus4_reg.in_1[10]
in_pc_plus4[11] => Nbit_reg:pc_plus4_reg.in_1[11]
in_pc_plus4[12] => Nbit_reg:pc_plus4_reg.in_1[12]
in_pc_plus4[13] => Nbit_reg:pc_plus4_reg.in_1[13]
in_pc_plus4[14] => Nbit_reg:pc_plus4_reg.in_1[14]
in_pc_plus4[15] => Nbit_reg:pc_plus4_reg.in_1[15]
in_pc_plus4[16] => Nbit_reg:pc_plus4_reg.in_1[16]
in_pc_plus4[17] => Nbit_reg:pc_plus4_reg.in_1[17]
in_pc_plus4[18] => Nbit_reg:pc_plus4_reg.in_1[18]
in_pc_plus4[19] => Nbit_reg:pc_plus4_reg.in_1[19]
in_pc_plus4[20] => Nbit_reg:pc_plus4_reg.in_1[20]
in_pc_plus4[21] => Nbit_reg:pc_plus4_reg.in_1[21]
in_pc_plus4[22] => Nbit_reg:pc_plus4_reg.in_1[22]
in_pc_plus4[23] => Nbit_reg:pc_plus4_reg.in_1[23]
in_pc_plus4[24] => Nbit_reg:pc_plus4_reg.in_1[24]
in_pc_plus4[25] => Nbit_reg:pc_plus4_reg.in_1[25]
in_pc_plus4[26] => Nbit_reg:pc_plus4_reg.in_1[26]
in_pc_plus4[27] => Nbit_reg:pc_plus4_reg.in_1[27]
in_pc_plus4[28] => Nbit_reg:pc_plus4_reg.in_1[28]
in_pc_plus4[29] => Nbit_reg:pc_plus4_reg.in_1[29]
in_pc_plus4[30] => Nbit_reg:pc_plus4_reg.in_1[30]
in_pc_plus4[31] => Nbit_reg:pc_plus4_reg.in_1[31]
in_instruct[0] => instruct_in[0].DATAA
in_instruct[1] => instruct_in[1].DATAA
in_instruct[2] => instruct_in[2].DATAA
in_instruct[3] => instruct_in[3].DATAA
in_instruct[4] => instruct_in[4].DATAA
in_instruct[5] => instruct_in[5].DATAA
in_instruct[6] => instruct_in[6].DATAA
in_instruct[7] => instruct_in[7].DATAA
in_instruct[8] => instruct_in[8].DATAA
in_instruct[9] => instruct_in[9].DATAA
in_instruct[10] => instruct_in[10].DATAA
in_instruct[11] => instruct_in[11].DATAA
in_instruct[12] => instruct_in[12].DATAA
in_instruct[13] => instruct_in[13].DATAA
in_instruct[14] => instruct_in[14].DATAA
in_instruct[15] => instruct_in[15].DATAA
in_instruct[16] => instruct_in[16].DATAA
in_instruct[17] => instruct_in[17].DATAA
in_instruct[18] => instruct_in[18].DATAA
in_instruct[19] => instruct_in[19].DATAA
in_instruct[20] => instruct_in[20].DATAA
in_instruct[21] => instruct_in[21].DATAA
in_instruct[22] => instruct_in[22].DATAA
in_instruct[23] => instruct_in[23].DATAA
in_instruct[24] => instruct_in[24].DATAA
in_instruct[25] => instruct_in[25].DATAA
in_instruct[26] => instruct_in[26].DATAA
in_instruct[27] => instruct_in[27].DATAA
in_instruct[28] => instruct_in[28].DATAA
in_instruct[29] => instruct_in[29].DATAA
in_instruct[30] => instruct_in[30].DATAA
in_instruct[31] => instruct_in[31].DATAA
in_stall_decode => ALUSrc_in.IN0
in_stall_decode => ALUControl_in.IN0
in_stall_decode => regWrite_in.IN0
in_stall_decode => regWrite_addr_in.IN0
in_stall_decode => MemWrite_in.IN0
in_stall_decode => jump_in.IN0
in_stall_decode => PCReg_in.IN0
in_stall_decode => data1_in.IN0
in_stall_decode => data2_in.IN0
in_stall_decode => MemtoReg_in.IN0
in_stall_decode => load_in.IN0
in_stall_decode => pc_val_in.IN0
in_stall_decode => branch_in.IN0
in_stall_decode => instruct_in.IN0
in_stall_decode => halt_in.IN0
in_flush_decode => ALUSrc_in.IN1
in_flush_decode => ALUControl_in.IN1
in_flush_decode => regWrite_in.IN1
in_flush_decode => regWrite_addr_in.IN1
in_flush_decode => MemWrite_in.IN1
in_flush_decode => jump_in.IN1
in_flush_decode => PCReg_in.IN1
in_flush_decode => data1_in.IN1
in_flush_decode => data2_in.IN1
in_flush_decode => MemtoReg_in.IN1
in_flush_decode => load_in.IN1
in_flush_decode => pc_val_in.IN1
in_flush_decode => branch_in.IN1
in_flush_decode => instruct_in.IN1
in_flush_decode => halt_in.IN1
WE => Nbit_reg:ALUSrc_reg.WE
WE => Nbit_reg:ALUControl_reg.WE
WE => Nbit_reg:ImmType_reg.WE
WE => Nbit_reg:regWrite_reg.WE
WE => Nbit_reg:regWrite_addr_reg.WE
WE => Nbit_reg:MemWrite_reg.WE
WE => Nbit_reg:imm_sel_reg.WE
WE => Nbit_reg:branch_type_reg.WE
WE => Nbit_reg:jump_reg.WE
WE => Nbit_reg:link_reg.WE
WE => Nbit_reg:branch_reg.WE
WE => Nbit_reg:PCReg_reg.WE
WE => Nbit_reg:auipc_reg.WE
WE => Nbit_reg:data1_reg.WE
WE => Nbit_reg:data2_reg.WE
WE => Nbit_reg:extender_reg.WE
WE => Nbit_reg:halt_reg.WE
WE => Nbit_reg:MemtoReg_reg.WE
WE => Nbit_reg:load_reg.WE
WE => Nbit_reg:pc_val_reg.WE
WE => Nbit_reg:pc_plus4_reg.WE
WE => Nbit_reg:instruct_reg.WE
out_ALUSrc <= Nbit_reg:ALUSrc_reg.out_1[0]
out_ALUControl[0] <= Nbit_reg:ALUControl_reg.out_1[0]
out_ALUControl[1] <= Nbit_reg:ALUControl_reg.out_1[1]
out_ALUControl[2] <= Nbit_reg:ALUControl_reg.out_1[2]
out_ALUControl[3] <= Nbit_reg:ALUControl_reg.out_1[3]
out_ImmType[0] <= Nbit_reg:ImmType_reg.out_1[0]
out_ImmType[1] <= Nbit_reg:ImmType_reg.out_1[1]
out_ImmType[2] <= Nbit_reg:ImmType_reg.out_1[2]
out_MemWrite <= Nbit_reg:MemWrite_reg.out_1[0]
out_regWrite <= Nbit_reg:regWrite_reg.out_1[0]
out_regWrite_addr[0] <= Nbit_reg:regWrite_addr_reg.out_1[0]
out_regWrite_addr[1] <= Nbit_reg:regWrite_addr_reg.out_1[1]
out_regWrite_addr[2] <= Nbit_reg:regWrite_addr_reg.out_1[2]
out_regWrite_addr[3] <= Nbit_reg:regWrite_addr_reg.out_1[3]
out_regWrite_addr[4] <= Nbit_reg:regWrite_addr_reg.out_1[4]
out_imm_sel[0] <= Nbit_reg:imm_sel_reg.out_1[0]
out_imm_sel[1] <= Nbit_reg:imm_sel_reg.out_1[1]
out_branch_type[0] <= Nbit_reg:branch_type_reg.out_1[0]
out_branch_type[1] <= Nbit_reg:branch_type_reg.out_1[1]
out_branch_type[2] <= Nbit_reg:branch_type_reg.out_1[2]
out_jump <= Nbit_reg:jump_reg.out_1[0]
out_link <= Nbit_reg:link_reg.out_1[0]
out_branch <= Nbit_reg:branch_reg.out_1[0]
out_PCReg <= Nbit_reg:PCReg_reg.out_1[0]
out_auipc <= Nbit_reg:auipc_reg.out_1[0]
out_data1[0] <= Nbit_reg:data1_reg.out_1[0]
out_data1[1] <= Nbit_reg:data1_reg.out_1[1]
out_data1[2] <= Nbit_reg:data1_reg.out_1[2]
out_data1[3] <= Nbit_reg:data1_reg.out_1[3]
out_data1[4] <= Nbit_reg:data1_reg.out_1[4]
out_data1[5] <= Nbit_reg:data1_reg.out_1[5]
out_data1[6] <= Nbit_reg:data1_reg.out_1[6]
out_data1[7] <= Nbit_reg:data1_reg.out_1[7]
out_data1[8] <= Nbit_reg:data1_reg.out_1[8]
out_data1[9] <= Nbit_reg:data1_reg.out_1[9]
out_data1[10] <= Nbit_reg:data1_reg.out_1[10]
out_data1[11] <= Nbit_reg:data1_reg.out_1[11]
out_data1[12] <= Nbit_reg:data1_reg.out_1[12]
out_data1[13] <= Nbit_reg:data1_reg.out_1[13]
out_data1[14] <= Nbit_reg:data1_reg.out_1[14]
out_data1[15] <= Nbit_reg:data1_reg.out_1[15]
out_data1[16] <= Nbit_reg:data1_reg.out_1[16]
out_data1[17] <= Nbit_reg:data1_reg.out_1[17]
out_data1[18] <= Nbit_reg:data1_reg.out_1[18]
out_data1[19] <= Nbit_reg:data1_reg.out_1[19]
out_data1[20] <= Nbit_reg:data1_reg.out_1[20]
out_data1[21] <= Nbit_reg:data1_reg.out_1[21]
out_data1[22] <= Nbit_reg:data1_reg.out_1[22]
out_data1[23] <= Nbit_reg:data1_reg.out_1[23]
out_data1[24] <= Nbit_reg:data1_reg.out_1[24]
out_data1[25] <= Nbit_reg:data1_reg.out_1[25]
out_data1[26] <= Nbit_reg:data1_reg.out_1[26]
out_data1[27] <= Nbit_reg:data1_reg.out_1[27]
out_data1[28] <= Nbit_reg:data1_reg.out_1[28]
out_data1[29] <= Nbit_reg:data1_reg.out_1[29]
out_data1[30] <= Nbit_reg:data1_reg.out_1[30]
out_data1[31] <= Nbit_reg:data1_reg.out_1[31]
out_data2[0] <= Nbit_reg:data2_reg.out_1[0]
out_data2[1] <= Nbit_reg:data2_reg.out_1[1]
out_data2[2] <= Nbit_reg:data2_reg.out_1[2]
out_data2[3] <= Nbit_reg:data2_reg.out_1[3]
out_data2[4] <= Nbit_reg:data2_reg.out_1[4]
out_data2[5] <= Nbit_reg:data2_reg.out_1[5]
out_data2[6] <= Nbit_reg:data2_reg.out_1[6]
out_data2[7] <= Nbit_reg:data2_reg.out_1[7]
out_data2[8] <= Nbit_reg:data2_reg.out_1[8]
out_data2[9] <= Nbit_reg:data2_reg.out_1[9]
out_data2[10] <= Nbit_reg:data2_reg.out_1[10]
out_data2[11] <= Nbit_reg:data2_reg.out_1[11]
out_data2[12] <= Nbit_reg:data2_reg.out_1[12]
out_data2[13] <= Nbit_reg:data2_reg.out_1[13]
out_data2[14] <= Nbit_reg:data2_reg.out_1[14]
out_data2[15] <= Nbit_reg:data2_reg.out_1[15]
out_data2[16] <= Nbit_reg:data2_reg.out_1[16]
out_data2[17] <= Nbit_reg:data2_reg.out_1[17]
out_data2[18] <= Nbit_reg:data2_reg.out_1[18]
out_data2[19] <= Nbit_reg:data2_reg.out_1[19]
out_data2[20] <= Nbit_reg:data2_reg.out_1[20]
out_data2[21] <= Nbit_reg:data2_reg.out_1[21]
out_data2[22] <= Nbit_reg:data2_reg.out_1[22]
out_data2[23] <= Nbit_reg:data2_reg.out_1[23]
out_data2[24] <= Nbit_reg:data2_reg.out_1[24]
out_data2[25] <= Nbit_reg:data2_reg.out_1[25]
out_data2[26] <= Nbit_reg:data2_reg.out_1[26]
out_data2[27] <= Nbit_reg:data2_reg.out_1[27]
out_data2[28] <= Nbit_reg:data2_reg.out_1[28]
out_data2[29] <= Nbit_reg:data2_reg.out_1[29]
out_data2[30] <= Nbit_reg:data2_reg.out_1[30]
out_data2[31] <= Nbit_reg:data2_reg.out_1[31]
out_extender[0] <= Nbit_reg:extender_reg.out_1[0]
out_extender[1] <= Nbit_reg:extender_reg.out_1[1]
out_extender[2] <= Nbit_reg:extender_reg.out_1[2]
out_extender[3] <= Nbit_reg:extender_reg.out_1[3]
out_extender[4] <= Nbit_reg:extender_reg.out_1[4]
out_extender[5] <= Nbit_reg:extender_reg.out_1[5]
out_extender[6] <= Nbit_reg:extender_reg.out_1[6]
out_extender[7] <= Nbit_reg:extender_reg.out_1[7]
out_extender[8] <= Nbit_reg:extender_reg.out_1[8]
out_extender[9] <= Nbit_reg:extender_reg.out_1[9]
out_extender[10] <= Nbit_reg:extender_reg.out_1[10]
out_extender[11] <= Nbit_reg:extender_reg.out_1[11]
out_extender[12] <= Nbit_reg:extender_reg.out_1[12]
out_extender[13] <= Nbit_reg:extender_reg.out_1[13]
out_extender[14] <= Nbit_reg:extender_reg.out_1[14]
out_extender[15] <= Nbit_reg:extender_reg.out_1[15]
out_extender[16] <= Nbit_reg:extender_reg.out_1[16]
out_extender[17] <= Nbit_reg:extender_reg.out_1[17]
out_extender[18] <= Nbit_reg:extender_reg.out_1[18]
out_extender[19] <= Nbit_reg:extender_reg.out_1[19]
out_extender[20] <= Nbit_reg:extender_reg.out_1[20]
out_extender[21] <= Nbit_reg:extender_reg.out_1[21]
out_extender[22] <= Nbit_reg:extender_reg.out_1[22]
out_extender[23] <= Nbit_reg:extender_reg.out_1[23]
out_extender[24] <= Nbit_reg:extender_reg.out_1[24]
out_extender[25] <= Nbit_reg:extender_reg.out_1[25]
out_extender[26] <= Nbit_reg:extender_reg.out_1[26]
out_extender[27] <= Nbit_reg:extender_reg.out_1[27]
out_extender[28] <= Nbit_reg:extender_reg.out_1[28]
out_extender[29] <= Nbit_reg:extender_reg.out_1[29]
out_extender[30] <= Nbit_reg:extender_reg.out_1[30]
out_extender[31] <= Nbit_reg:extender_reg.out_1[31]
out_halt <= Nbit_reg:halt_reg.out_1[0]
out_MemtoReg <= Nbit_reg:MemtoReg_reg.out_1[0]
out_load[0] <= Nbit_reg:load_reg.out_1[0]
out_load[1] <= Nbit_reg:load_reg.out_1[1]
out_load[2] <= Nbit_reg:load_reg.out_1[2]
out_pc_val[0] <= Nbit_reg:pc_val_reg.out_1[0]
out_pc_val[1] <= Nbit_reg:pc_val_reg.out_1[1]
out_pc_val[2] <= Nbit_reg:pc_val_reg.out_1[2]
out_pc_val[3] <= Nbit_reg:pc_val_reg.out_1[3]
out_pc_val[4] <= Nbit_reg:pc_val_reg.out_1[4]
out_pc_val[5] <= Nbit_reg:pc_val_reg.out_1[5]
out_pc_val[6] <= Nbit_reg:pc_val_reg.out_1[6]
out_pc_val[7] <= Nbit_reg:pc_val_reg.out_1[7]
out_pc_val[8] <= Nbit_reg:pc_val_reg.out_1[8]
out_pc_val[9] <= Nbit_reg:pc_val_reg.out_1[9]
out_pc_val[10] <= Nbit_reg:pc_val_reg.out_1[10]
out_pc_val[11] <= Nbit_reg:pc_val_reg.out_1[11]
out_pc_val[12] <= Nbit_reg:pc_val_reg.out_1[12]
out_pc_val[13] <= Nbit_reg:pc_val_reg.out_1[13]
out_pc_val[14] <= Nbit_reg:pc_val_reg.out_1[14]
out_pc_val[15] <= Nbit_reg:pc_val_reg.out_1[15]
out_pc_val[16] <= Nbit_reg:pc_val_reg.out_1[16]
out_pc_val[17] <= Nbit_reg:pc_val_reg.out_1[17]
out_pc_val[18] <= Nbit_reg:pc_val_reg.out_1[18]
out_pc_val[19] <= Nbit_reg:pc_val_reg.out_1[19]
out_pc_val[20] <= Nbit_reg:pc_val_reg.out_1[20]
out_pc_val[21] <= Nbit_reg:pc_val_reg.out_1[21]
out_pc_val[22] <= Nbit_reg:pc_val_reg.out_1[22]
out_pc_val[23] <= Nbit_reg:pc_val_reg.out_1[23]
out_pc_val[24] <= Nbit_reg:pc_val_reg.out_1[24]
out_pc_val[25] <= Nbit_reg:pc_val_reg.out_1[25]
out_pc_val[26] <= Nbit_reg:pc_val_reg.out_1[26]
out_pc_val[27] <= Nbit_reg:pc_val_reg.out_1[27]
out_pc_val[28] <= Nbit_reg:pc_val_reg.out_1[28]
out_pc_val[29] <= Nbit_reg:pc_val_reg.out_1[29]
out_pc_val[30] <= Nbit_reg:pc_val_reg.out_1[30]
out_pc_val[31] <= Nbit_reg:pc_val_reg.out_1[31]
out_pc_plus4[0] <= Nbit_reg:pc_plus4_reg.out_1[0]
out_pc_plus4[1] <= Nbit_reg:pc_plus4_reg.out_1[1]
out_pc_plus4[2] <= Nbit_reg:pc_plus4_reg.out_1[2]
out_pc_plus4[3] <= Nbit_reg:pc_plus4_reg.out_1[3]
out_pc_plus4[4] <= Nbit_reg:pc_plus4_reg.out_1[4]
out_pc_plus4[5] <= Nbit_reg:pc_plus4_reg.out_1[5]
out_pc_plus4[6] <= Nbit_reg:pc_plus4_reg.out_1[6]
out_pc_plus4[7] <= Nbit_reg:pc_plus4_reg.out_1[7]
out_pc_plus4[8] <= Nbit_reg:pc_plus4_reg.out_1[8]
out_pc_plus4[9] <= Nbit_reg:pc_plus4_reg.out_1[9]
out_pc_plus4[10] <= Nbit_reg:pc_plus4_reg.out_1[10]
out_pc_plus4[11] <= Nbit_reg:pc_plus4_reg.out_1[11]
out_pc_plus4[12] <= Nbit_reg:pc_plus4_reg.out_1[12]
out_pc_plus4[13] <= Nbit_reg:pc_plus4_reg.out_1[13]
out_pc_plus4[14] <= Nbit_reg:pc_plus4_reg.out_1[14]
out_pc_plus4[15] <= Nbit_reg:pc_plus4_reg.out_1[15]
out_pc_plus4[16] <= Nbit_reg:pc_plus4_reg.out_1[16]
out_pc_plus4[17] <= Nbit_reg:pc_plus4_reg.out_1[17]
out_pc_plus4[18] <= Nbit_reg:pc_plus4_reg.out_1[18]
out_pc_plus4[19] <= Nbit_reg:pc_plus4_reg.out_1[19]
out_pc_plus4[20] <= Nbit_reg:pc_plus4_reg.out_1[20]
out_pc_plus4[21] <= Nbit_reg:pc_plus4_reg.out_1[21]
out_pc_plus4[22] <= Nbit_reg:pc_plus4_reg.out_1[22]
out_pc_plus4[23] <= Nbit_reg:pc_plus4_reg.out_1[23]
out_pc_plus4[24] <= Nbit_reg:pc_plus4_reg.out_1[24]
out_pc_plus4[25] <= Nbit_reg:pc_plus4_reg.out_1[25]
out_pc_plus4[26] <= Nbit_reg:pc_plus4_reg.out_1[26]
out_pc_plus4[27] <= Nbit_reg:pc_plus4_reg.out_1[27]
out_pc_plus4[28] <= Nbit_reg:pc_plus4_reg.out_1[28]
out_pc_plus4[29] <= Nbit_reg:pc_plus4_reg.out_1[29]
out_pc_plus4[30] <= Nbit_reg:pc_plus4_reg.out_1[30]
out_pc_plus4[31] <= Nbit_reg:pc_plus4_reg.out_1[31]
out_instruct[0] <= Nbit_reg:instruct_reg.out_1[0]
out_instruct[1] <= Nbit_reg:instruct_reg.out_1[1]
out_instruct[2] <= Nbit_reg:instruct_reg.out_1[2]
out_instruct[3] <= Nbit_reg:instruct_reg.out_1[3]
out_instruct[4] <= Nbit_reg:instruct_reg.out_1[4]
out_instruct[5] <= Nbit_reg:instruct_reg.out_1[5]
out_instruct[6] <= Nbit_reg:instruct_reg.out_1[6]
out_instruct[7] <= Nbit_reg:instruct_reg.out_1[7]
out_instruct[8] <= Nbit_reg:instruct_reg.out_1[8]
out_instruct[9] <= Nbit_reg:instruct_reg.out_1[9]
out_instruct[10] <= Nbit_reg:instruct_reg.out_1[10]
out_instruct[11] <= Nbit_reg:instruct_reg.out_1[11]
out_instruct[12] <= Nbit_reg:instruct_reg.out_1[12]
out_instruct[13] <= Nbit_reg:instruct_reg.out_1[13]
out_instruct[14] <= Nbit_reg:instruct_reg.out_1[14]
out_instruct[15] <= Nbit_reg:instruct_reg.out_1[15]
out_instruct[16] <= Nbit_reg:instruct_reg.out_1[16]
out_instruct[17] <= Nbit_reg:instruct_reg.out_1[17]
out_instruct[18] <= Nbit_reg:instruct_reg.out_1[18]
out_instruct[19] <= Nbit_reg:instruct_reg.out_1[19]
out_instruct[20] <= Nbit_reg:instruct_reg.out_1[20]
out_instruct[21] <= Nbit_reg:instruct_reg.out_1[21]
out_instruct[22] <= Nbit_reg:instruct_reg.out_1[22]
out_instruct[23] <= Nbit_reg:instruct_reg.out_1[23]
out_instruct[24] <= Nbit_reg:instruct_reg.out_1[24]
out_instruct[25] <= Nbit_reg:instruct_reg.out_1[25]
out_instruct[26] <= Nbit_reg:instruct_reg.out_1[26]
out_instruct[27] <= Nbit_reg:instruct_reg.out_1[27]
out_instruct[28] <= Nbit_reg:instruct_reg.out_1[28]
out_instruct[29] <= Nbit_reg:instruct_reg.out_1[29]
out_instruct[30] <= Nbit_reg:instruct_reg.out_1[30]
out_instruct[31] <= Nbit_reg:instruct_reg.out_1[31]
RST => Nbit_reg:ALUSrc_reg.RST
RST => Nbit_reg:ALUControl_reg.RST
RST => Nbit_reg:ImmType_reg.RST
RST => Nbit_reg:regWrite_reg.RST
RST => Nbit_reg:regWrite_addr_reg.RST
RST => Nbit_reg:MemWrite_reg.RST
RST => Nbit_reg:imm_sel_reg.RST
RST => Nbit_reg:branch_type_reg.RST
RST => Nbit_reg:jump_reg.RST
RST => Nbit_reg:link_reg.RST
RST => Nbit_reg:branch_reg.RST
RST => Nbit_reg:PCReg_reg.RST
RST => Nbit_reg:auipc_reg.RST
RST => Nbit_reg:data1_reg.RST
RST => Nbit_reg:data2_reg.RST
RST => Nbit_reg:extender_reg.RST
RST => Nbit_reg:halt_reg.RST
RST => Nbit_reg:MemtoReg_reg.RST
RST => Nbit_reg:load_reg.RST
RST => Nbit_reg:pc_val_reg.RST
RST => Nbit_reg:pc_plus4_reg.RST
RST => Nbit_reg:instruct_reg.RST
CLK => Nbit_reg:ALUSrc_reg.CLK
CLK => Nbit_reg:ALUControl_reg.CLK
CLK => Nbit_reg:ImmType_reg.CLK
CLK => Nbit_reg:regWrite_reg.CLK
CLK => Nbit_reg:regWrite_addr_reg.CLK
CLK => Nbit_reg:MemWrite_reg.CLK
CLK => Nbit_reg:imm_sel_reg.CLK
CLK => Nbit_reg:branch_type_reg.CLK
CLK => Nbit_reg:jump_reg.CLK
CLK => Nbit_reg:link_reg.CLK
CLK => Nbit_reg:branch_reg.CLK
CLK => Nbit_reg:PCReg_reg.CLK
CLK => Nbit_reg:auipc_reg.CLK
CLK => Nbit_reg:data1_reg.CLK
CLK => Nbit_reg:data2_reg.CLK
CLK => Nbit_reg:extender_reg.CLK
CLK => Nbit_reg:halt_reg.CLK
CLK => Nbit_reg:MemtoReg_reg.CLK
CLK => Nbit_reg:load_reg.CLK
CLK => Nbit_reg:pc_val_reg.CLK
CLK => Nbit_reg:pc_plus4_reg.CLK
CLK => Nbit_reg:instruct_reg.CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ALUSrc_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ALUSrc_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ALUControl_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ALUControl_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ALUControl_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ALUControl_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ALUControl_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ImmType_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ImmType_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ImmType_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:ImmType_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_addr_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:MemWrite_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:MemWrite_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:imm_sel_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:imm_sel_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:imm_sel_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:branch_type_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:branch_type_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:branch_type_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:branch_type_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:jump_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:link_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:link_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:branch_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:PCReg_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:auipc_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:auipc_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data1_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:data2_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:extender_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:halt_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:halt_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:MemtoReg_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:MemtoReg_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:load_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_val_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:pc_plus4_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ID_EX:reg_ID_EX|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux_4t1:ALU_Src_Mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
in0[0] => Mux31.IN2
in0[1] => Mux30.IN2
in0[2] => Mux29.IN2
in0[3] => Mux28.IN2
in0[4] => Mux27.IN2
in0[5] => Mux26.IN2
in0[6] => Mux25.IN2
in0[7] => Mux24.IN2
in0[8] => Mux23.IN2
in0[9] => Mux22.IN2
in0[10] => Mux21.IN2
in0[11] => Mux20.IN2
in0[12] => Mux19.IN2
in0[13] => Mux18.IN2
in0[14] => Mux17.IN2
in0[15] => Mux16.IN2
in0[16] => Mux15.IN2
in0[17] => Mux14.IN2
in0[18] => Mux13.IN2
in0[19] => Mux12.IN2
in0[20] => Mux11.IN2
in0[21] => Mux10.IN2
in0[22] => Mux9.IN2
in0[23] => Mux8.IN2
in0[24] => Mux7.IN2
in0[25] => Mux6.IN2
in0[26] => Mux5.IN2
in0[27] => Mux4.IN2
in0[28] => Mux3.IN2
in0[29] => Mux2.IN2
in0[30] => Mux1.IN2
in0[31] => Mux0.IN2
in1[0] => Mux31.IN3
in1[1] => Mux30.IN3
in1[2] => Mux29.IN3
in1[3] => Mux28.IN3
in1[4] => Mux27.IN3
in1[5] => Mux26.IN3
in1[6] => Mux25.IN3
in1[7] => Mux24.IN3
in1[8] => Mux23.IN3
in1[9] => Mux22.IN3
in1[10] => Mux21.IN3
in1[11] => Mux20.IN3
in1[12] => Mux19.IN3
in1[13] => Mux18.IN3
in1[14] => Mux17.IN3
in1[15] => Mux16.IN3
in1[16] => Mux15.IN3
in1[17] => Mux14.IN3
in1[18] => Mux13.IN3
in1[19] => Mux12.IN3
in1[20] => Mux11.IN3
in1[21] => Mux10.IN3
in1[22] => Mux9.IN3
in1[23] => Mux8.IN3
in1[24] => Mux7.IN3
in1[25] => Mux6.IN3
in1[26] => Mux5.IN3
in1[27] => Mux4.IN3
in1[28] => Mux3.IN3
in1[29] => Mux2.IN3
in1[30] => Mux1.IN3
in1[31] => Mux0.IN3
in2[0] => Mux31.IN4
in2[1] => Mux30.IN4
in2[2] => Mux29.IN4
in2[3] => Mux28.IN4
in2[4] => Mux27.IN4
in2[5] => Mux26.IN4
in2[6] => Mux25.IN4
in2[7] => Mux24.IN4
in2[8] => Mux23.IN4
in2[9] => Mux22.IN4
in2[10] => Mux21.IN4
in2[11] => Mux20.IN4
in2[12] => Mux19.IN4
in2[13] => Mux18.IN4
in2[14] => Mux17.IN4
in2[15] => Mux16.IN4
in2[16] => Mux15.IN4
in2[17] => Mux14.IN4
in2[18] => Mux13.IN4
in2[19] => Mux12.IN4
in2[20] => Mux11.IN4
in2[21] => Mux10.IN4
in2[22] => Mux9.IN4
in2[23] => Mux8.IN4
in2[24] => Mux7.IN4
in2[25] => Mux6.IN4
in2[26] => Mux5.IN4
in2[27] => Mux4.IN4
in2[28] => Mux3.IN4
in2[29] => Mux2.IN4
in2[30] => Mux1.IN4
in2[31] => Mux0.IN4
in3[0] => Mux31.IN5
in3[1] => Mux30.IN5
in3[2] => Mux29.IN5
in3[3] => Mux28.IN5
in3[4] => Mux27.IN5
in3[5] => Mux26.IN5
in3[6] => Mux25.IN5
in3[7] => Mux24.IN5
in3[8] => Mux23.IN5
in3[9] => Mux22.IN5
in3[10] => Mux21.IN5
in3[11] => Mux20.IN5
in3[12] => Mux19.IN5
in3[13] => Mux18.IN5
in3[14] => Mux17.IN5
in3[15] => Mux16.IN5
in3[16] => Mux15.IN5
in3[17] => Mux14.IN5
in3[18] => Mux13.IN5
in3[19] => Mux12.IN5
in3[20] => Mux11.IN5
in3[21] => Mux10.IN5
in3[22] => Mux9.IN5
in3[23] => Mux8.IN5
in3[24] => Mux7.IN5
in3[25] => Mux6.IN5
in3[26] => Mux5.IN5
in3[27] => Mux4.IN5
in3[28] => Mux3.IN5
in3[29] => Mux2.IN5
in3[30] => Mux1.IN5
in3[31] => Mux0.IN5
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux_4t1:AuiPC_Mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
in0[0] => Mux31.IN2
in0[1] => Mux30.IN2
in0[2] => Mux29.IN2
in0[3] => Mux28.IN2
in0[4] => Mux27.IN2
in0[5] => Mux26.IN2
in0[6] => Mux25.IN2
in0[7] => Mux24.IN2
in0[8] => Mux23.IN2
in0[9] => Mux22.IN2
in0[10] => Mux21.IN2
in0[11] => Mux20.IN2
in0[12] => Mux19.IN2
in0[13] => Mux18.IN2
in0[14] => Mux17.IN2
in0[15] => Mux16.IN2
in0[16] => Mux15.IN2
in0[17] => Mux14.IN2
in0[18] => Mux13.IN2
in0[19] => Mux12.IN2
in0[20] => Mux11.IN2
in0[21] => Mux10.IN2
in0[22] => Mux9.IN2
in0[23] => Mux8.IN2
in0[24] => Mux7.IN2
in0[25] => Mux6.IN2
in0[26] => Mux5.IN2
in0[27] => Mux4.IN2
in0[28] => Mux3.IN2
in0[29] => Mux2.IN2
in0[30] => Mux1.IN2
in0[31] => Mux0.IN2
in1[0] => Mux31.IN3
in1[1] => Mux30.IN3
in1[2] => Mux29.IN3
in1[3] => Mux28.IN3
in1[4] => Mux27.IN3
in1[5] => Mux26.IN3
in1[6] => Mux25.IN3
in1[7] => Mux24.IN3
in1[8] => Mux23.IN3
in1[9] => Mux22.IN3
in1[10] => Mux21.IN3
in1[11] => Mux20.IN3
in1[12] => Mux19.IN3
in1[13] => Mux18.IN3
in1[14] => Mux17.IN3
in1[15] => Mux16.IN3
in1[16] => Mux15.IN3
in1[17] => Mux14.IN3
in1[18] => Mux13.IN3
in1[19] => Mux12.IN3
in1[20] => Mux11.IN3
in1[21] => Mux10.IN3
in1[22] => Mux9.IN3
in1[23] => Mux8.IN3
in1[24] => Mux7.IN3
in1[25] => Mux6.IN3
in1[26] => Mux5.IN3
in1[27] => Mux4.IN3
in1[28] => Mux3.IN3
in1[29] => Mux2.IN3
in1[30] => Mux1.IN3
in1[31] => Mux0.IN3
in2[0] => Mux31.IN4
in2[1] => Mux30.IN4
in2[2] => Mux29.IN4
in2[3] => Mux28.IN4
in2[4] => Mux27.IN4
in2[5] => Mux26.IN4
in2[6] => Mux25.IN4
in2[7] => Mux24.IN4
in2[8] => Mux23.IN4
in2[9] => Mux22.IN4
in2[10] => Mux21.IN4
in2[11] => Mux20.IN4
in2[12] => Mux19.IN4
in2[13] => Mux18.IN4
in2[14] => Mux17.IN4
in2[15] => Mux16.IN4
in2[16] => Mux15.IN4
in2[17] => Mux14.IN4
in2[18] => Mux13.IN4
in2[19] => Mux12.IN4
in2[20] => Mux11.IN4
in2[21] => Mux10.IN4
in2[22] => Mux9.IN4
in2[23] => Mux8.IN4
in2[24] => Mux7.IN4
in2[25] => Mux6.IN4
in2[26] => Mux5.IN4
in2[27] => Mux4.IN4
in2[28] => Mux3.IN4
in2[29] => Mux2.IN4
in2[30] => Mux1.IN4
in2[31] => Mux0.IN4
in3[0] => Mux31.IN5
in3[1] => Mux30.IN5
in3[2] => Mux29.IN5
in3[3] => Mux28.IN5
in3[4] => Mux27.IN5
in3[5] => Mux26.IN5
in3[6] => Mux25.IN5
in3[7] => Mux24.IN5
in3[8] => Mux23.IN5
in3[9] => Mux22.IN5
in3[10] => Mux21.IN5
in3[11] => Mux20.IN5
in3[12] => Mux19.IN5
in3[13] => Mux18.IN5
in3[14] => Mux17.IN5
in3[15] => Mux16.IN5
in3[16] => Mux15.IN5
in3[17] => Mux14.IN5
in3[18] => Mux13.IN5
in3[19] => Mux12.IN5
in3[20] => Mux11.IN5
in3[21] => Mux10.IN5
in3[22] => Mux9.IN5
in3[23] => Mux8.IN5
in3[24] => Mux7.IN5
in3[25] => Mux6.IN5
in3[26] => Mux5.IN5
in3[27] => Mux4.IN5
in3[28] => Mux3.IN5
in3[29] => Mux2.IN5
in3[30] => Mux1.IN5
in3[31] => Mux0.IN5
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux_4t1:SW_Mux
sel[0] => Mux0.IN1
sel[0] => Mux1.IN1
sel[0] => Mux2.IN1
sel[0] => Mux3.IN1
sel[0] => Mux4.IN1
sel[0] => Mux5.IN1
sel[0] => Mux6.IN1
sel[0] => Mux7.IN1
sel[0] => Mux8.IN1
sel[0] => Mux9.IN1
sel[0] => Mux10.IN1
sel[0] => Mux11.IN1
sel[0] => Mux12.IN1
sel[0] => Mux13.IN1
sel[0] => Mux14.IN1
sel[0] => Mux15.IN1
sel[0] => Mux16.IN1
sel[0] => Mux17.IN1
sel[0] => Mux18.IN1
sel[0] => Mux19.IN1
sel[0] => Mux20.IN1
sel[0] => Mux21.IN1
sel[0] => Mux22.IN1
sel[0] => Mux23.IN1
sel[0] => Mux24.IN1
sel[0] => Mux25.IN1
sel[0] => Mux26.IN1
sel[0] => Mux27.IN1
sel[0] => Mux28.IN1
sel[0] => Mux29.IN1
sel[0] => Mux30.IN1
sel[0] => Mux31.IN1
sel[1] => Mux0.IN0
sel[1] => Mux1.IN0
sel[1] => Mux2.IN0
sel[1] => Mux3.IN0
sel[1] => Mux4.IN0
sel[1] => Mux5.IN0
sel[1] => Mux6.IN0
sel[1] => Mux7.IN0
sel[1] => Mux8.IN0
sel[1] => Mux9.IN0
sel[1] => Mux10.IN0
sel[1] => Mux11.IN0
sel[1] => Mux12.IN0
sel[1] => Mux13.IN0
sel[1] => Mux14.IN0
sel[1] => Mux15.IN0
sel[1] => Mux16.IN0
sel[1] => Mux17.IN0
sel[1] => Mux18.IN0
sel[1] => Mux19.IN0
sel[1] => Mux20.IN0
sel[1] => Mux21.IN0
sel[1] => Mux22.IN0
sel[1] => Mux23.IN0
sel[1] => Mux24.IN0
sel[1] => Mux25.IN0
sel[1] => Mux26.IN0
sel[1] => Mux27.IN0
sel[1] => Mux28.IN0
sel[1] => Mux29.IN0
sel[1] => Mux30.IN0
sel[1] => Mux31.IN0
in0[0] => Mux31.IN2
in0[1] => Mux30.IN2
in0[2] => Mux29.IN2
in0[3] => Mux28.IN2
in0[4] => Mux27.IN2
in0[5] => Mux26.IN2
in0[6] => Mux25.IN2
in0[7] => Mux24.IN2
in0[8] => Mux23.IN2
in0[9] => Mux22.IN2
in0[10] => Mux21.IN2
in0[11] => Mux20.IN2
in0[12] => Mux19.IN2
in0[13] => Mux18.IN2
in0[14] => Mux17.IN2
in0[15] => Mux16.IN2
in0[16] => Mux15.IN2
in0[17] => Mux14.IN2
in0[18] => Mux13.IN2
in0[19] => Mux12.IN2
in0[20] => Mux11.IN2
in0[21] => Mux10.IN2
in0[22] => Mux9.IN2
in0[23] => Mux8.IN2
in0[24] => Mux7.IN2
in0[25] => Mux6.IN2
in0[26] => Mux5.IN2
in0[27] => Mux4.IN2
in0[28] => Mux3.IN2
in0[29] => Mux2.IN2
in0[30] => Mux1.IN2
in0[31] => Mux0.IN2
in1[0] => Mux31.IN3
in1[1] => Mux30.IN3
in1[2] => Mux29.IN3
in1[3] => Mux28.IN3
in1[4] => Mux27.IN3
in1[5] => Mux26.IN3
in1[6] => Mux25.IN3
in1[7] => Mux24.IN3
in1[8] => Mux23.IN3
in1[9] => Mux22.IN3
in1[10] => Mux21.IN3
in1[11] => Mux20.IN3
in1[12] => Mux19.IN3
in1[13] => Mux18.IN3
in1[14] => Mux17.IN3
in1[15] => Mux16.IN3
in1[16] => Mux15.IN3
in1[17] => Mux14.IN3
in1[18] => Mux13.IN3
in1[19] => Mux12.IN3
in1[20] => Mux11.IN3
in1[21] => Mux10.IN3
in1[22] => Mux9.IN3
in1[23] => Mux8.IN3
in1[24] => Mux7.IN3
in1[25] => Mux6.IN3
in1[26] => Mux5.IN3
in1[27] => Mux4.IN3
in1[28] => Mux3.IN3
in1[29] => Mux2.IN3
in1[30] => Mux1.IN3
in1[31] => Mux0.IN3
in2[0] => Mux31.IN4
in2[1] => Mux30.IN4
in2[2] => Mux29.IN4
in2[3] => Mux28.IN4
in2[4] => Mux27.IN4
in2[5] => Mux26.IN4
in2[6] => Mux25.IN4
in2[7] => Mux24.IN4
in2[8] => Mux23.IN4
in2[9] => Mux22.IN4
in2[10] => Mux21.IN4
in2[11] => Mux20.IN4
in2[12] => Mux19.IN4
in2[13] => Mux18.IN4
in2[14] => Mux17.IN4
in2[15] => Mux16.IN4
in2[16] => Mux15.IN4
in2[17] => Mux14.IN4
in2[18] => Mux13.IN4
in2[19] => Mux12.IN4
in2[20] => Mux11.IN4
in2[21] => Mux10.IN4
in2[22] => Mux9.IN4
in2[23] => Mux8.IN4
in2[24] => Mux7.IN4
in2[25] => Mux6.IN4
in2[26] => Mux5.IN4
in2[27] => Mux4.IN4
in2[28] => Mux3.IN4
in2[29] => Mux2.IN4
in2[30] => Mux1.IN4
in2[31] => Mux0.IN4
in3[0] => Mux31.IN5
in3[1] => Mux30.IN5
in3[2] => Mux29.IN5
in3[3] => Mux28.IN5
in3[4] => Mux27.IN5
in3[5] => Mux26.IN5
in3[6] => Mux25.IN5
in3[7] => Mux24.IN5
in3[8] => Mux23.IN5
in3[9] => Mux22.IN5
in3[10] => Mux21.IN5
in3[11] => Mux20.IN5
in3[12] => Mux19.IN5
in3[13] => Mux18.IN5
in3[14] => Mux17.IN5
in3[15] => Mux16.IN5
in3[16] => Mux15.IN5
in3[17] => Mux14.IN5
in3[18] => Mux13.IN5
in3[19] => Mux12.IN5
in3[20] => Mux11.IN5
in3[21] => Mux10.IN5
in3[22] => Mux9.IN5
in3[23] => Mux8.IN5
in3[24] => Mux7.IN5
in3[25] => Mux6.IN5
in3[26] => Mux5.IN5
in3[27] => Mux4.IN5
in3[28] => Mux3.IN5
in3[29] => Mux2.IN5
in3[30] => Mux1.IN5
in3[31] => Mux0.IN5
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU
A[0] => s_AND[0].IN0
A[0] => s_OR[0].IN0
A[0] => s_XOR[0].IN0
A[0] => AddSub_overflow:adder.A_i[0]
A[0] => barrel_shifter:shifty_time.data_in[0]
A[1] => s_AND[1].IN0
A[1] => s_OR[1].IN0
A[1] => s_XOR[1].IN0
A[1] => AddSub_overflow:adder.A_i[1]
A[1] => barrel_shifter:shifty_time.data_in[1]
A[2] => s_AND[2].IN0
A[2] => s_OR[2].IN0
A[2] => s_XOR[2].IN0
A[2] => AddSub_overflow:adder.A_i[2]
A[2] => barrel_shifter:shifty_time.data_in[2]
A[3] => s_AND[3].IN0
A[3] => s_OR[3].IN0
A[3] => s_XOR[3].IN0
A[3] => AddSub_overflow:adder.A_i[3]
A[3] => barrel_shifter:shifty_time.data_in[3]
A[4] => s_AND[4].IN0
A[4] => s_OR[4].IN0
A[4] => s_XOR[4].IN0
A[4] => AddSub_overflow:adder.A_i[4]
A[4] => barrel_shifter:shifty_time.data_in[4]
A[5] => s_AND[5].IN0
A[5] => s_OR[5].IN0
A[5] => s_XOR[5].IN0
A[5] => AddSub_overflow:adder.A_i[5]
A[5] => barrel_shifter:shifty_time.data_in[5]
A[6] => s_AND[6].IN0
A[6] => s_OR[6].IN0
A[6] => s_XOR[6].IN0
A[6] => AddSub_overflow:adder.A_i[6]
A[6] => barrel_shifter:shifty_time.data_in[6]
A[7] => s_AND[7].IN0
A[7] => s_OR[7].IN0
A[7] => s_XOR[7].IN0
A[7] => AddSub_overflow:adder.A_i[7]
A[7] => barrel_shifter:shifty_time.data_in[7]
A[8] => s_AND[8].IN0
A[8] => s_OR[8].IN0
A[8] => s_XOR[8].IN0
A[8] => AddSub_overflow:adder.A_i[8]
A[8] => barrel_shifter:shifty_time.data_in[8]
A[9] => s_AND[9].IN0
A[9] => s_OR[9].IN0
A[9] => s_XOR[9].IN0
A[9] => AddSub_overflow:adder.A_i[9]
A[9] => barrel_shifter:shifty_time.data_in[9]
A[10] => s_AND[10].IN0
A[10] => s_OR[10].IN0
A[10] => s_XOR[10].IN0
A[10] => AddSub_overflow:adder.A_i[10]
A[10] => barrel_shifter:shifty_time.data_in[10]
A[11] => s_AND[11].IN0
A[11] => s_OR[11].IN0
A[11] => s_XOR[11].IN0
A[11] => AddSub_overflow:adder.A_i[11]
A[11] => barrel_shifter:shifty_time.data_in[11]
A[12] => s_AND[12].IN0
A[12] => s_OR[12].IN0
A[12] => s_XOR[12].IN0
A[12] => AddSub_overflow:adder.A_i[12]
A[12] => barrel_shifter:shifty_time.data_in[12]
A[13] => s_AND[13].IN0
A[13] => s_OR[13].IN0
A[13] => s_XOR[13].IN0
A[13] => AddSub_overflow:adder.A_i[13]
A[13] => barrel_shifter:shifty_time.data_in[13]
A[14] => s_AND[14].IN0
A[14] => s_OR[14].IN0
A[14] => s_XOR[14].IN0
A[14] => AddSub_overflow:adder.A_i[14]
A[14] => barrel_shifter:shifty_time.data_in[14]
A[15] => s_AND[15].IN0
A[15] => s_OR[15].IN0
A[15] => s_XOR[15].IN0
A[15] => AddSub_overflow:adder.A_i[15]
A[15] => barrel_shifter:shifty_time.data_in[15]
A[16] => s_AND[16].IN0
A[16] => s_OR[16].IN0
A[16] => s_XOR[16].IN0
A[16] => AddSub_overflow:adder.A_i[16]
A[16] => barrel_shifter:shifty_time.data_in[16]
A[17] => s_AND[17].IN0
A[17] => s_OR[17].IN0
A[17] => s_XOR[17].IN0
A[17] => AddSub_overflow:adder.A_i[17]
A[17] => barrel_shifter:shifty_time.data_in[17]
A[18] => s_AND[18].IN0
A[18] => s_OR[18].IN0
A[18] => s_XOR[18].IN0
A[18] => AddSub_overflow:adder.A_i[18]
A[18] => barrel_shifter:shifty_time.data_in[18]
A[19] => s_AND[19].IN0
A[19] => s_OR[19].IN0
A[19] => s_XOR[19].IN0
A[19] => AddSub_overflow:adder.A_i[19]
A[19] => barrel_shifter:shifty_time.data_in[19]
A[20] => s_AND[20].IN0
A[20] => s_OR[20].IN0
A[20] => s_XOR[20].IN0
A[20] => AddSub_overflow:adder.A_i[20]
A[20] => barrel_shifter:shifty_time.data_in[20]
A[21] => s_AND[21].IN0
A[21] => s_OR[21].IN0
A[21] => s_XOR[21].IN0
A[21] => AddSub_overflow:adder.A_i[21]
A[21] => barrel_shifter:shifty_time.data_in[21]
A[22] => s_AND[22].IN0
A[22] => s_OR[22].IN0
A[22] => s_XOR[22].IN0
A[22] => AddSub_overflow:adder.A_i[22]
A[22] => barrel_shifter:shifty_time.data_in[22]
A[23] => s_AND[23].IN0
A[23] => s_OR[23].IN0
A[23] => s_XOR[23].IN0
A[23] => AddSub_overflow:adder.A_i[23]
A[23] => barrel_shifter:shifty_time.data_in[23]
A[24] => s_AND[24].IN0
A[24] => s_OR[24].IN0
A[24] => s_XOR[24].IN0
A[24] => AddSub_overflow:adder.A_i[24]
A[24] => barrel_shifter:shifty_time.data_in[24]
A[25] => s_AND[25].IN0
A[25] => s_OR[25].IN0
A[25] => s_XOR[25].IN0
A[25] => AddSub_overflow:adder.A_i[25]
A[25] => barrel_shifter:shifty_time.data_in[25]
A[26] => s_AND[26].IN0
A[26] => s_OR[26].IN0
A[26] => s_XOR[26].IN0
A[26] => AddSub_overflow:adder.A_i[26]
A[26] => barrel_shifter:shifty_time.data_in[26]
A[27] => s_AND[27].IN0
A[27] => s_OR[27].IN0
A[27] => s_XOR[27].IN0
A[27] => AddSub_overflow:adder.A_i[27]
A[27] => barrel_shifter:shifty_time.data_in[27]
A[28] => s_AND[28].IN0
A[28] => s_OR[28].IN0
A[28] => s_XOR[28].IN0
A[28] => AddSub_overflow:adder.A_i[28]
A[28] => barrel_shifter:shifty_time.data_in[28]
A[29] => s_AND[29].IN0
A[29] => s_OR[29].IN0
A[29] => s_XOR[29].IN0
A[29] => AddSub_overflow:adder.A_i[29]
A[29] => barrel_shifter:shifty_time.data_in[29]
A[30] => s_AND[30].IN0
A[30] => s_OR[30].IN0
A[30] => s_XOR[30].IN0
A[30] => AddSub_overflow:adder.A_i[30]
A[30] => barrel_shifter:shifty_time.data_in[30]
A[31] => s_AND[31].IN0
A[31] => s_OR[31].IN0
A[31] => s_XOR[31].IN0
A[31] => AddSub_overflow:adder.A_i[31]
A[31] => barrel_shifter:shifty_time.data_in[31]
B[0] => s_AND[0].IN1
B[0] => s_OR[0].IN1
B[0] => s_XOR[0].IN1
B[0] => AddSub_overflow:adder.B_i[0]
B[0] => barrel_shifter:shifty_time.shift_amt[0]
B[0] => mux_16t1:big_mux.in11[0]
B[1] => s_AND[1].IN1
B[1] => s_OR[1].IN1
B[1] => s_XOR[1].IN1
B[1] => AddSub_overflow:adder.B_i[1]
B[1] => barrel_shifter:shifty_time.shift_amt[1]
B[1] => mux_16t1:big_mux.in11[1]
B[2] => s_AND[2].IN1
B[2] => s_OR[2].IN1
B[2] => s_XOR[2].IN1
B[2] => AddSub_overflow:adder.B_i[2]
B[2] => barrel_shifter:shifty_time.shift_amt[2]
B[2] => mux_16t1:big_mux.in11[2]
B[3] => s_AND[3].IN1
B[3] => s_OR[3].IN1
B[3] => s_XOR[3].IN1
B[3] => AddSub_overflow:adder.B_i[3]
B[3] => barrel_shifter:shifty_time.shift_amt[3]
B[3] => mux_16t1:big_mux.in11[3]
B[4] => s_AND[4].IN1
B[4] => s_OR[4].IN1
B[4] => s_XOR[4].IN1
B[4] => AddSub_overflow:adder.B_i[4]
B[4] => barrel_shifter:shifty_time.shift_amt[4]
B[4] => mux_16t1:big_mux.in11[4]
B[5] => s_AND[5].IN1
B[5] => s_OR[5].IN1
B[5] => s_XOR[5].IN1
B[5] => AddSub_overflow:adder.B_i[5]
B[5] => mux_16t1:big_mux.in11[5]
B[6] => s_AND[6].IN1
B[6] => s_OR[6].IN1
B[6] => s_XOR[6].IN1
B[6] => AddSub_overflow:adder.B_i[6]
B[6] => mux_16t1:big_mux.in11[6]
B[7] => s_AND[7].IN1
B[7] => s_OR[7].IN1
B[7] => s_XOR[7].IN1
B[7] => AddSub_overflow:adder.B_i[7]
B[7] => mux_16t1:big_mux.in11[7]
B[8] => s_AND[8].IN1
B[8] => s_OR[8].IN1
B[8] => s_XOR[8].IN1
B[8] => AddSub_overflow:adder.B_i[8]
B[8] => mux_16t1:big_mux.in11[8]
B[9] => s_AND[9].IN1
B[9] => s_OR[9].IN1
B[9] => s_XOR[9].IN1
B[9] => AddSub_overflow:adder.B_i[9]
B[9] => mux_16t1:big_mux.in11[9]
B[10] => s_AND[10].IN1
B[10] => s_OR[10].IN1
B[10] => s_XOR[10].IN1
B[10] => AddSub_overflow:adder.B_i[10]
B[10] => mux_16t1:big_mux.in11[10]
B[11] => s_AND[11].IN1
B[11] => s_OR[11].IN1
B[11] => s_XOR[11].IN1
B[11] => AddSub_overflow:adder.B_i[11]
B[11] => mux_16t1:big_mux.in11[11]
B[12] => s_AND[12].IN1
B[12] => s_OR[12].IN1
B[12] => s_XOR[12].IN1
B[12] => AddSub_overflow:adder.B_i[12]
B[12] => mux_16t1:big_mux.in11[12]
B[13] => s_AND[13].IN1
B[13] => s_OR[13].IN1
B[13] => s_XOR[13].IN1
B[13] => AddSub_overflow:adder.B_i[13]
B[13] => mux_16t1:big_mux.in11[13]
B[14] => s_AND[14].IN1
B[14] => s_OR[14].IN1
B[14] => s_XOR[14].IN1
B[14] => AddSub_overflow:adder.B_i[14]
B[14] => mux_16t1:big_mux.in11[14]
B[15] => s_AND[15].IN1
B[15] => s_OR[15].IN1
B[15] => s_XOR[15].IN1
B[15] => AddSub_overflow:adder.B_i[15]
B[15] => mux_16t1:big_mux.in11[15]
B[16] => s_AND[16].IN1
B[16] => s_OR[16].IN1
B[16] => s_XOR[16].IN1
B[16] => AddSub_overflow:adder.B_i[16]
B[16] => mux_16t1:big_mux.in11[16]
B[17] => s_AND[17].IN1
B[17] => s_OR[17].IN1
B[17] => s_XOR[17].IN1
B[17] => AddSub_overflow:adder.B_i[17]
B[17] => mux_16t1:big_mux.in11[17]
B[18] => s_AND[18].IN1
B[18] => s_OR[18].IN1
B[18] => s_XOR[18].IN1
B[18] => AddSub_overflow:adder.B_i[18]
B[18] => mux_16t1:big_mux.in11[18]
B[19] => s_AND[19].IN1
B[19] => s_OR[19].IN1
B[19] => s_XOR[19].IN1
B[19] => AddSub_overflow:adder.B_i[19]
B[19] => mux_16t1:big_mux.in11[19]
B[20] => s_AND[20].IN1
B[20] => s_OR[20].IN1
B[20] => s_XOR[20].IN1
B[20] => AddSub_overflow:adder.B_i[20]
B[20] => mux_16t1:big_mux.in11[20]
B[21] => s_AND[21].IN1
B[21] => s_OR[21].IN1
B[21] => s_XOR[21].IN1
B[21] => AddSub_overflow:adder.B_i[21]
B[21] => mux_16t1:big_mux.in11[21]
B[22] => s_AND[22].IN1
B[22] => s_OR[22].IN1
B[22] => s_XOR[22].IN1
B[22] => AddSub_overflow:adder.B_i[22]
B[22] => mux_16t1:big_mux.in11[22]
B[23] => s_AND[23].IN1
B[23] => s_OR[23].IN1
B[23] => s_XOR[23].IN1
B[23] => AddSub_overflow:adder.B_i[23]
B[23] => mux_16t1:big_mux.in11[23]
B[24] => s_AND[24].IN1
B[24] => s_OR[24].IN1
B[24] => s_XOR[24].IN1
B[24] => AddSub_overflow:adder.B_i[24]
B[24] => mux_16t1:big_mux.in11[24]
B[25] => s_AND[25].IN1
B[25] => s_OR[25].IN1
B[25] => s_XOR[25].IN1
B[25] => AddSub_overflow:adder.B_i[25]
B[25] => mux_16t1:big_mux.in11[25]
B[26] => s_AND[26].IN1
B[26] => s_OR[26].IN1
B[26] => s_XOR[26].IN1
B[26] => AddSub_overflow:adder.B_i[26]
B[26] => mux_16t1:big_mux.in11[26]
B[27] => s_AND[27].IN1
B[27] => s_OR[27].IN1
B[27] => s_XOR[27].IN1
B[27] => AddSub_overflow:adder.B_i[27]
B[27] => mux_16t1:big_mux.in11[27]
B[28] => s_AND[28].IN1
B[28] => s_OR[28].IN1
B[28] => s_XOR[28].IN1
B[28] => AddSub_overflow:adder.B_i[28]
B[28] => mux_16t1:big_mux.in11[28]
B[29] => s_AND[29].IN1
B[29] => s_OR[29].IN1
B[29] => s_XOR[29].IN1
B[29] => AddSub_overflow:adder.B_i[29]
B[29] => mux_16t1:big_mux.in11[29]
B[30] => s_AND[30].IN1
B[30] => s_OR[30].IN1
B[30] => s_XOR[30].IN1
B[30] => AddSub_overflow:adder.B_i[30]
B[30] => mux_16t1:big_mux.in11[30]
B[31] => s_AND[31].IN1
B[31] => s_OR[31].IN1
B[31] => s_XOR[31].IN1
B[31] => AddSub_overflow:adder.B_i[31]
B[31] => mux_16t1:big_mux.in11[31]
ALU_Control[0] => barrel_shifter:shifty_time.ALU_Control[0]
ALU_Control[0] => mux_16t1:big_mux.sel[0]
ALU_Control[0] => Equal0.IN3
ALU_Control[0] => Equal1.IN3
ALU_Control[0] => Equal2.IN1
ALU_Control[1] => barrel_shifter:shifty_time.ALU_Control[1]
ALU_Control[1] => mux_16t1:big_mux.sel[1]
ALU_Control[1] => Equal0.IN1
ALU_Control[1] => Equal1.IN2
ALU_Control[1] => Equal2.IN3
ALU_Control[2] => barrel_shifter:shifty_time.ALU_Control[2]
ALU_Control[2] => mux_16t1:big_mux.sel[2]
ALU_Control[2] => Equal0.IN0
ALU_Control[2] => Equal1.IN1
ALU_Control[2] => Equal2.IN2
ALU_Control[3] => barrel_shifter:shifty_time.ALU_Control[3]
ALU_Control[3] => mux_16t1:big_mux.sel[3]
ALU_Control[3] => Equal0.IN2
ALU_Control[3] => Equal1.IN0
ALU_Control[3] => Equal2.IN0
Branch_Control[0] => Branch:branch_time.Branch_Control[0]
Branch_Control[1] => Branch:branch_time.Branch_Control[1]
Branch_Control[2] => Branch:branch_time.Branch_Control[2]
S[0] <= mux_16t1:big_mux.y[0]
S[1] <= mux_16t1:big_mux.y[1]
S[2] <= mux_16t1:big_mux.y[2]
S[3] <= mux_16t1:big_mux.y[3]
S[4] <= mux_16t1:big_mux.y[4]
S[5] <= mux_16t1:big_mux.y[5]
S[6] <= mux_16t1:big_mux.y[6]
S[7] <= mux_16t1:big_mux.y[7]
S[8] <= mux_16t1:big_mux.y[8]
S[9] <= mux_16t1:big_mux.y[9]
S[10] <= mux_16t1:big_mux.y[10]
S[11] <= mux_16t1:big_mux.y[11]
S[12] <= mux_16t1:big_mux.y[12]
S[13] <= mux_16t1:big_mux.y[13]
S[14] <= mux_16t1:big_mux.y[14]
S[15] <= mux_16t1:big_mux.y[15]
S[16] <= mux_16t1:big_mux.y[16]
S[17] <= mux_16t1:big_mux.y[17]
S[18] <= mux_16t1:big_mux.y[18]
S[19] <= mux_16t1:big_mux.y[19]
S[20] <= mux_16t1:big_mux.y[20]
S[21] <= mux_16t1:big_mux.y[21]
S[22] <= mux_16t1:big_mux.y[22]
S[23] <= mux_16t1:big_mux.y[23]
S[24] <= mux_16t1:big_mux.y[24]
S[25] <= mux_16t1:big_mux.y[25]
S[26] <= mux_16t1:big_mux.y[26]
S[27] <= mux_16t1:big_mux.y[27]
S[28] <= mux_16t1:big_mux.y[28]
S[29] <= mux_16t1:big_mux.y[29]
S[30] <= mux_16t1:big_mux.y[30]
S[31] <= mux_16t1:big_mux.y[31]
zero <= Branch:branch_time.Zero
overflow <= <GND>


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder
A_i[0] => carry_adder_N_over:ADDER.A_i[0]
A_i[1] => carry_adder_N_over:ADDER.A_i[1]
A_i[2] => carry_adder_N_over:ADDER.A_i[2]
A_i[3] => carry_adder_N_over:ADDER.A_i[3]
A_i[4] => carry_adder_N_over:ADDER.A_i[4]
A_i[5] => carry_adder_N_over:ADDER.A_i[5]
A_i[6] => carry_adder_N_over:ADDER.A_i[6]
A_i[7] => carry_adder_N_over:ADDER.A_i[7]
A_i[8] => carry_adder_N_over:ADDER.A_i[8]
A_i[9] => carry_adder_N_over:ADDER.A_i[9]
A_i[10] => carry_adder_N_over:ADDER.A_i[10]
A_i[11] => carry_adder_N_over:ADDER.A_i[11]
A_i[12] => carry_adder_N_over:ADDER.A_i[12]
A_i[13] => carry_adder_N_over:ADDER.A_i[13]
A_i[14] => carry_adder_N_over:ADDER.A_i[14]
A_i[15] => carry_adder_N_over:ADDER.A_i[15]
A_i[16] => carry_adder_N_over:ADDER.A_i[16]
A_i[17] => carry_adder_N_over:ADDER.A_i[17]
A_i[18] => carry_adder_N_over:ADDER.A_i[18]
A_i[19] => carry_adder_N_over:ADDER.A_i[19]
A_i[20] => carry_adder_N_over:ADDER.A_i[20]
A_i[21] => carry_adder_N_over:ADDER.A_i[21]
A_i[22] => carry_adder_N_over:ADDER.A_i[22]
A_i[23] => carry_adder_N_over:ADDER.A_i[23]
A_i[24] => carry_adder_N_over:ADDER.A_i[24]
A_i[25] => carry_adder_N_over:ADDER.A_i[25]
A_i[26] => carry_adder_N_over:ADDER.A_i[26]
A_i[27] => carry_adder_N_over:ADDER.A_i[27]
A_i[28] => carry_adder_N_over:ADDER.A_i[28]
A_i[29] => carry_adder_N_over:ADDER.A_i[29]
A_i[30] => carry_adder_N_over:ADDER.A_i[30]
A_i[31] => carry_adder_N_over:ADDER.A_i[31]
B_i[0] => ones_comp_N:INV_B.i_C[0]
B_i[0] => mux2t1_N:B_SELECT.i_D0[0]
B_i[1] => ones_comp_N:INV_B.i_C[1]
B_i[1] => mux2t1_N:B_SELECT.i_D0[1]
B_i[2] => ones_comp_N:INV_B.i_C[2]
B_i[2] => mux2t1_N:B_SELECT.i_D0[2]
B_i[3] => ones_comp_N:INV_B.i_C[3]
B_i[3] => mux2t1_N:B_SELECT.i_D0[3]
B_i[4] => ones_comp_N:INV_B.i_C[4]
B_i[4] => mux2t1_N:B_SELECT.i_D0[4]
B_i[5] => ones_comp_N:INV_B.i_C[5]
B_i[5] => mux2t1_N:B_SELECT.i_D0[5]
B_i[6] => ones_comp_N:INV_B.i_C[6]
B_i[6] => mux2t1_N:B_SELECT.i_D0[6]
B_i[7] => ones_comp_N:INV_B.i_C[7]
B_i[7] => mux2t1_N:B_SELECT.i_D0[7]
B_i[8] => ones_comp_N:INV_B.i_C[8]
B_i[8] => mux2t1_N:B_SELECT.i_D0[8]
B_i[9] => ones_comp_N:INV_B.i_C[9]
B_i[9] => mux2t1_N:B_SELECT.i_D0[9]
B_i[10] => ones_comp_N:INV_B.i_C[10]
B_i[10] => mux2t1_N:B_SELECT.i_D0[10]
B_i[11] => ones_comp_N:INV_B.i_C[11]
B_i[11] => mux2t1_N:B_SELECT.i_D0[11]
B_i[12] => ones_comp_N:INV_B.i_C[12]
B_i[12] => mux2t1_N:B_SELECT.i_D0[12]
B_i[13] => ones_comp_N:INV_B.i_C[13]
B_i[13] => mux2t1_N:B_SELECT.i_D0[13]
B_i[14] => ones_comp_N:INV_B.i_C[14]
B_i[14] => mux2t1_N:B_SELECT.i_D0[14]
B_i[15] => ones_comp_N:INV_B.i_C[15]
B_i[15] => mux2t1_N:B_SELECT.i_D0[15]
B_i[16] => ones_comp_N:INV_B.i_C[16]
B_i[16] => mux2t1_N:B_SELECT.i_D0[16]
B_i[17] => ones_comp_N:INV_B.i_C[17]
B_i[17] => mux2t1_N:B_SELECT.i_D0[17]
B_i[18] => ones_comp_N:INV_B.i_C[18]
B_i[18] => mux2t1_N:B_SELECT.i_D0[18]
B_i[19] => ones_comp_N:INV_B.i_C[19]
B_i[19] => mux2t1_N:B_SELECT.i_D0[19]
B_i[20] => ones_comp_N:INV_B.i_C[20]
B_i[20] => mux2t1_N:B_SELECT.i_D0[20]
B_i[21] => ones_comp_N:INV_B.i_C[21]
B_i[21] => mux2t1_N:B_SELECT.i_D0[21]
B_i[22] => ones_comp_N:INV_B.i_C[22]
B_i[22] => mux2t1_N:B_SELECT.i_D0[22]
B_i[23] => ones_comp_N:INV_B.i_C[23]
B_i[23] => mux2t1_N:B_SELECT.i_D0[23]
B_i[24] => ones_comp_N:INV_B.i_C[24]
B_i[24] => mux2t1_N:B_SELECT.i_D0[24]
B_i[25] => ones_comp_N:INV_B.i_C[25]
B_i[25] => mux2t1_N:B_SELECT.i_D0[25]
B_i[26] => ones_comp_N:INV_B.i_C[26]
B_i[26] => mux2t1_N:B_SELECT.i_D0[26]
B_i[27] => ones_comp_N:INV_B.i_C[27]
B_i[27] => mux2t1_N:B_SELECT.i_D0[27]
B_i[28] => ones_comp_N:INV_B.i_C[28]
B_i[28] => mux2t1_N:B_SELECT.i_D0[28]
B_i[29] => ones_comp_N:INV_B.i_C[29]
B_i[29] => mux2t1_N:B_SELECT.i_D0[29]
B_i[30] => ones_comp_N:INV_B.i_C[30]
B_i[30] => mux2t1_N:B_SELECT.i_D0[30]
B_i[31] => ones_comp_N:INV_B.i_C[31]
B_i[31] => mux2t1_N:B_SELECT.i_D0[31]
nAdd_Sub => mux2t1_N:B_SELECT.i_S
nAdd_Sub => carry_adder_N_over:ADDER.C_in
S_i[0] <= carry_adder_N_over:ADDER.S_i[0]
S_i[1] <= carry_adder_N_over:ADDER.S_i[1]
S_i[2] <= carry_adder_N_over:ADDER.S_i[2]
S_i[3] <= carry_adder_N_over:ADDER.S_i[3]
S_i[4] <= carry_adder_N_over:ADDER.S_i[4]
S_i[5] <= carry_adder_N_over:ADDER.S_i[5]
S_i[6] <= carry_adder_N_over:ADDER.S_i[6]
S_i[7] <= carry_adder_N_over:ADDER.S_i[7]
S_i[8] <= carry_adder_N_over:ADDER.S_i[8]
S_i[9] <= carry_adder_N_over:ADDER.S_i[9]
S_i[10] <= carry_adder_N_over:ADDER.S_i[10]
S_i[11] <= carry_adder_N_over:ADDER.S_i[11]
S_i[12] <= carry_adder_N_over:ADDER.S_i[12]
S_i[13] <= carry_adder_N_over:ADDER.S_i[13]
S_i[14] <= carry_adder_N_over:ADDER.S_i[14]
S_i[15] <= carry_adder_N_over:ADDER.S_i[15]
S_i[16] <= carry_adder_N_over:ADDER.S_i[16]
S_i[17] <= carry_adder_N_over:ADDER.S_i[17]
S_i[18] <= carry_adder_N_over:ADDER.S_i[18]
S_i[19] <= carry_adder_N_over:ADDER.S_i[19]
S_i[20] <= carry_adder_N_over:ADDER.S_i[20]
S_i[21] <= carry_adder_N_over:ADDER.S_i[21]
S_i[22] <= carry_adder_N_over:ADDER.S_i[22]
S_i[23] <= carry_adder_N_over:ADDER.S_i[23]
S_i[24] <= carry_adder_N_over:ADDER.S_i[24]
S_i[25] <= carry_adder_N_over:ADDER.S_i[25]
S_i[26] <= carry_adder_N_over:ADDER.S_i[26]
S_i[27] <= carry_adder_N_over:ADDER.S_i[27]
S_i[28] <= carry_adder_N_over:ADDER.S_i[28]
S_i[29] <= carry_adder_N_over:ADDER.S_i[29]
S_i[30] <= carry_adder_N_over:ADDER.S_i[30]
S_i[31] <= carry_adder_N_over:ADDER.S_i[31]
C_out <= carry_adder_N_over:ADDER.C_N
Overflow_out <= Overflow_out.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B
i_C[0] => invg:G_NBit_OnesComp:0:INVGI.i_A
i_C[1] => invg:G_NBit_OnesComp:1:INVGI.i_A
i_C[2] => invg:G_NBit_OnesComp:2:INVGI.i_A
i_C[3] => invg:G_NBit_OnesComp:3:INVGI.i_A
i_C[4] => invg:G_NBit_OnesComp:4:INVGI.i_A
i_C[5] => invg:G_NBit_OnesComp:5:INVGI.i_A
i_C[6] => invg:G_NBit_OnesComp:6:INVGI.i_A
i_C[7] => invg:G_NBit_OnesComp:7:INVGI.i_A
i_C[8] => invg:G_NBit_OnesComp:8:INVGI.i_A
i_C[9] => invg:G_NBit_OnesComp:9:INVGI.i_A
i_C[10] => invg:G_NBit_OnesComp:10:INVGI.i_A
i_C[11] => invg:G_NBit_OnesComp:11:INVGI.i_A
i_C[12] => invg:G_NBit_OnesComp:12:INVGI.i_A
i_C[13] => invg:G_NBit_OnesComp:13:INVGI.i_A
i_C[14] => invg:G_NBit_OnesComp:14:INVGI.i_A
i_C[15] => invg:G_NBit_OnesComp:15:INVGI.i_A
i_C[16] => invg:G_NBit_OnesComp:16:INVGI.i_A
i_C[17] => invg:G_NBit_OnesComp:17:INVGI.i_A
i_C[18] => invg:G_NBit_OnesComp:18:INVGI.i_A
i_C[19] => invg:G_NBit_OnesComp:19:INVGI.i_A
i_C[20] => invg:G_NBit_OnesComp:20:INVGI.i_A
i_C[21] => invg:G_NBit_OnesComp:21:INVGI.i_A
i_C[22] => invg:G_NBit_OnesComp:22:INVGI.i_A
i_C[23] => invg:G_NBit_OnesComp:23:INVGI.i_A
i_C[24] => invg:G_NBit_OnesComp:24:INVGI.i_A
i_C[25] => invg:G_NBit_OnesComp:25:INVGI.i_A
i_C[26] => invg:G_NBit_OnesComp:26:INVGI.i_A
i_C[27] => invg:G_NBit_OnesComp:27:INVGI.i_A
i_C[28] => invg:G_NBit_OnesComp:28:INVGI.i_A
i_C[29] => invg:G_NBit_OnesComp:29:INVGI.i_A
i_C[30] => invg:G_NBit_OnesComp:30:INVGI.i_A
i_C[31] => invg:G_NBit_OnesComp:31:INVGI.i_A
o_C[0] <= invg:G_NBit_OnesComp:0:INVGI.o_F
o_C[1] <= invg:G_NBit_OnesComp:1:INVGI.o_F
o_C[2] <= invg:G_NBit_OnesComp:2:INVGI.o_F
o_C[3] <= invg:G_NBit_OnesComp:3:INVGI.o_F
o_C[4] <= invg:G_NBit_OnesComp:4:INVGI.o_F
o_C[5] <= invg:G_NBit_OnesComp:5:INVGI.o_F
o_C[6] <= invg:G_NBit_OnesComp:6:INVGI.o_F
o_C[7] <= invg:G_NBit_OnesComp:7:INVGI.o_F
o_C[8] <= invg:G_NBit_OnesComp:8:INVGI.o_F
o_C[9] <= invg:G_NBit_OnesComp:9:INVGI.o_F
o_C[10] <= invg:G_NBit_OnesComp:10:INVGI.o_F
o_C[11] <= invg:G_NBit_OnesComp:11:INVGI.o_F
o_C[12] <= invg:G_NBit_OnesComp:12:INVGI.o_F
o_C[13] <= invg:G_NBit_OnesComp:13:INVGI.o_F
o_C[14] <= invg:G_NBit_OnesComp:14:INVGI.o_F
o_C[15] <= invg:G_NBit_OnesComp:15:INVGI.o_F
o_C[16] <= invg:G_NBit_OnesComp:16:INVGI.o_F
o_C[17] <= invg:G_NBit_OnesComp:17:INVGI.o_F
o_C[18] <= invg:G_NBit_OnesComp:18:INVGI.o_F
o_C[19] <= invg:G_NBit_OnesComp:19:INVGI.o_F
o_C[20] <= invg:G_NBit_OnesComp:20:INVGI.o_F
o_C[21] <= invg:G_NBit_OnesComp:21:INVGI.o_F
o_C[22] <= invg:G_NBit_OnesComp:22:INVGI.o_F
o_C[23] <= invg:G_NBit_OnesComp:23:INVGI.o_F
o_C[24] <= invg:G_NBit_OnesComp:24:INVGI.o_F
o_C[25] <= invg:G_NBit_OnesComp:25:INVGI.o_F
o_C[26] <= invg:G_NBit_OnesComp:26:INVGI.o_F
o_C[27] <= invg:G_NBit_OnesComp:27:INVGI.o_F
o_C[28] <= invg:G_NBit_OnesComp:28:INVGI.o_F
o_C[29] <= invg:G_NBit_OnesComp:29:INVGI.o_F
o_C[30] <= invg:G_NBit_OnesComp:30:INVGI.o_F
o_C[31] <= invg:G_NBit_OnesComp:31:INVGI.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:0:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:1:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:2:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:3:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:4:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:5:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:6:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:7:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:8:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:9:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:10:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:11:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:12:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:13:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:14:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:15:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:16:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:17:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:18:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:19:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:20:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:21:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:22:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:23:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:24:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:25:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:26:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:27:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:28:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:29:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:30:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|ones_comp_N:INV_B|invg:\G_NBit_OnesComp:31:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:1:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:2:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:3:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:4:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:5:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:6:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:7:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:8:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:9:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:10:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:11:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:12:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:13:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:14:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:15:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:16:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:17:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:18:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:19:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:20:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:21:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:22:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:23:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:24:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:25:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:26:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:27:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:28:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:29:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:30:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:31:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|mux2t1_N:B_SELECT|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER
A_i[0] => full_adder:G_NBit_Carry_Adder:0:full_adderI.A
A_i[1] => full_adder:G_NBit_Carry_Adder:1:full_adderI.A
A_i[2] => full_adder:G_NBit_Carry_Adder:2:full_adderI.A
A_i[3] => full_adder:G_NBit_Carry_Adder:3:full_adderI.A
A_i[4] => full_adder:G_NBit_Carry_Adder:4:full_adderI.A
A_i[5] => full_adder:G_NBit_Carry_Adder:5:full_adderI.A
A_i[6] => full_adder:G_NBit_Carry_Adder:6:full_adderI.A
A_i[7] => full_adder:G_NBit_Carry_Adder:7:full_adderI.A
A_i[8] => full_adder:G_NBit_Carry_Adder:8:full_adderI.A
A_i[9] => full_adder:G_NBit_Carry_Adder:9:full_adderI.A
A_i[10] => full_adder:G_NBit_Carry_Adder:10:full_adderI.A
A_i[11] => full_adder:G_NBit_Carry_Adder:11:full_adderI.A
A_i[12] => full_adder:G_NBit_Carry_Adder:12:full_adderI.A
A_i[13] => full_adder:G_NBit_Carry_Adder:13:full_adderI.A
A_i[14] => full_adder:G_NBit_Carry_Adder:14:full_adderI.A
A_i[15] => full_adder:G_NBit_Carry_Adder:15:full_adderI.A
A_i[16] => full_adder:G_NBit_Carry_Adder:16:full_adderI.A
A_i[17] => full_adder:G_NBit_Carry_Adder:17:full_adderI.A
A_i[18] => full_adder:G_NBit_Carry_Adder:18:full_adderI.A
A_i[19] => full_adder:G_NBit_Carry_Adder:19:full_adderI.A
A_i[20] => full_adder:G_NBit_Carry_Adder:20:full_adderI.A
A_i[21] => full_adder:G_NBit_Carry_Adder:21:full_adderI.A
A_i[22] => full_adder:G_NBit_Carry_Adder:22:full_adderI.A
A_i[23] => full_adder:G_NBit_Carry_Adder:23:full_adderI.A
A_i[24] => full_adder:G_NBit_Carry_Adder:24:full_adderI.A
A_i[25] => full_adder:G_NBit_Carry_Adder:25:full_adderI.A
A_i[26] => full_adder:G_NBit_Carry_Adder:26:full_adderI.A
A_i[27] => full_adder:G_NBit_Carry_Adder:27:full_adderI.A
A_i[28] => full_adder:G_NBit_Carry_Adder:28:full_adderI.A
A_i[29] => full_adder:G_NBit_Carry_Adder:29:full_adderI.A
A_i[30] => full_adder:G_NBit_Carry_Adder:30:full_adderI.A
A_i[31] => full_adder:G_NBit_Carry_Adder:31:full_adderI.A
B_i[0] => full_adder:G_NBit_Carry_Adder:0:full_adderI.B
B_i[1] => full_adder:G_NBit_Carry_Adder:1:full_adderI.B
B_i[2] => full_adder:G_NBit_Carry_Adder:2:full_adderI.B
B_i[3] => full_adder:G_NBit_Carry_Adder:3:full_adderI.B
B_i[4] => full_adder:G_NBit_Carry_Adder:4:full_adderI.B
B_i[5] => full_adder:G_NBit_Carry_Adder:5:full_adderI.B
B_i[6] => full_adder:G_NBit_Carry_Adder:6:full_adderI.B
B_i[7] => full_adder:G_NBit_Carry_Adder:7:full_adderI.B
B_i[8] => full_adder:G_NBit_Carry_Adder:8:full_adderI.B
B_i[9] => full_adder:G_NBit_Carry_Adder:9:full_adderI.B
B_i[10] => full_adder:G_NBit_Carry_Adder:10:full_adderI.B
B_i[11] => full_adder:G_NBit_Carry_Adder:11:full_adderI.B
B_i[12] => full_adder:G_NBit_Carry_Adder:12:full_adderI.B
B_i[13] => full_adder:G_NBit_Carry_Adder:13:full_adderI.B
B_i[14] => full_adder:G_NBit_Carry_Adder:14:full_adderI.B
B_i[15] => full_adder:G_NBit_Carry_Adder:15:full_adderI.B
B_i[16] => full_adder:G_NBit_Carry_Adder:16:full_adderI.B
B_i[17] => full_adder:G_NBit_Carry_Adder:17:full_adderI.B
B_i[18] => full_adder:G_NBit_Carry_Adder:18:full_adderI.B
B_i[19] => full_adder:G_NBit_Carry_Adder:19:full_adderI.B
B_i[20] => full_adder:G_NBit_Carry_Adder:20:full_adderI.B
B_i[21] => full_adder:G_NBit_Carry_Adder:21:full_adderI.B
B_i[22] => full_adder:G_NBit_Carry_Adder:22:full_adderI.B
B_i[23] => full_adder:G_NBit_Carry_Adder:23:full_adderI.B
B_i[24] => full_adder:G_NBit_Carry_Adder:24:full_adderI.B
B_i[25] => full_adder:G_NBit_Carry_Adder:25:full_adderI.B
B_i[26] => full_adder:G_NBit_Carry_Adder:26:full_adderI.B
B_i[27] => full_adder:G_NBit_Carry_Adder:27:full_adderI.B
B_i[28] => full_adder:G_NBit_Carry_Adder:28:full_adderI.B
B_i[29] => full_adder:G_NBit_Carry_Adder:29:full_adderI.B
B_i[30] => full_adder:G_NBit_Carry_Adder:30:full_adderI.B
B_i[31] => full_adder:G_NBit_Carry_Adder:31:full_adderI.B
C_in => full_adder:G_NBit_Carry_Adder:0:full_adderI.Cin
S_i[0] <= full_adder:G_NBit_Carry_Adder:0:full_adderI.S
S_i[1] <= full_adder:G_NBit_Carry_Adder:1:full_adderI.S
S_i[2] <= full_adder:G_NBit_Carry_Adder:2:full_adderI.S
S_i[3] <= full_adder:G_NBit_Carry_Adder:3:full_adderI.S
S_i[4] <= full_adder:G_NBit_Carry_Adder:4:full_adderI.S
S_i[5] <= full_adder:G_NBit_Carry_Adder:5:full_adderI.S
S_i[6] <= full_adder:G_NBit_Carry_Adder:6:full_adderI.S
S_i[7] <= full_adder:G_NBit_Carry_Adder:7:full_adderI.S
S_i[8] <= full_adder:G_NBit_Carry_Adder:8:full_adderI.S
S_i[9] <= full_adder:G_NBit_Carry_Adder:9:full_adderI.S
S_i[10] <= full_adder:G_NBit_Carry_Adder:10:full_adderI.S
S_i[11] <= full_adder:G_NBit_Carry_Adder:11:full_adderI.S
S_i[12] <= full_adder:G_NBit_Carry_Adder:12:full_adderI.S
S_i[13] <= full_adder:G_NBit_Carry_Adder:13:full_adderI.S
S_i[14] <= full_adder:G_NBit_Carry_Adder:14:full_adderI.S
S_i[15] <= full_adder:G_NBit_Carry_Adder:15:full_adderI.S
S_i[16] <= full_adder:G_NBit_Carry_Adder:16:full_adderI.S
S_i[17] <= full_adder:G_NBit_Carry_Adder:17:full_adderI.S
S_i[18] <= full_adder:G_NBit_Carry_Adder:18:full_adderI.S
S_i[19] <= full_adder:G_NBit_Carry_Adder:19:full_adderI.S
S_i[20] <= full_adder:G_NBit_Carry_Adder:20:full_adderI.S
S_i[21] <= full_adder:G_NBit_Carry_Adder:21:full_adderI.S
S_i[22] <= full_adder:G_NBit_Carry_Adder:22:full_adderI.S
S_i[23] <= full_adder:G_NBit_Carry_Adder:23:full_adderI.S
S_i[24] <= full_adder:G_NBit_Carry_Adder:24:full_adderI.S
S_i[25] <= full_adder:G_NBit_Carry_Adder:25:full_adderI.S
S_i[26] <= full_adder:G_NBit_Carry_Adder:26:full_adderI.S
S_i[27] <= full_adder:G_NBit_Carry_Adder:27:full_adderI.S
S_i[28] <= full_adder:G_NBit_Carry_Adder:28:full_adderI.S
S_i[29] <= full_adder:G_NBit_Carry_Adder:29:full_adderI.S
S_i[30] <= full_adder:G_NBit_Carry_Adder:30:full_adderI.S
S_i[31] <= full_adder:G_NBit_Carry_Adder:31:full_adderI.S
C_Nsub1 <= full_adder:G_NBit_Carry_Adder:30:full_adderI.Cout
C_N <= full_adder:G_NBit_Carry_Adder:31:full_adderI.Cout


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:0:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:1:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:2:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:3:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:4:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:5:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:6:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:7:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:8:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:9:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:10:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:11:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:12:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:13:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:14:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:15:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:16:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:17:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:18:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:19:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:20:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:21:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:22:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:23:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:24:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:25:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:26:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:27:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:28:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:29:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:30:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|AddSub_overflow:adder|carry_adder_N_over:ADDER|full_adder:\G_NBit_Carry_Adder:31:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time
data_in[0] => \gen_stage1_mux:0:D0.DATAB
data_in[0] => \gen_stage1_mux:30:D1.DATAA
data_in[1] => \gen_stage1_mux:1:D0.DATAB
data_in[1] => \gen_stage1_mux:30:D0.DATAA
data_in[2] => \gen_stage1_mux:2:D0.DATAB
data_in[2] => \gen_stage1_mux:29:D0.DATAA
data_in[3] => \gen_stage1_mux:3:D0.DATAB
data_in[3] => \gen_stage1_mux:28:D0.DATAA
data_in[4] => \gen_stage1_mux:4:D0.DATAB
data_in[4] => \gen_stage1_mux:27:D0.DATAA
data_in[5] => \gen_stage1_mux:5:D0.DATAB
data_in[5] => \gen_stage1_mux:26:D0.DATAA
data_in[6] => \gen_stage1_mux:6:D0.DATAB
data_in[6] => \gen_stage1_mux:25:D0.DATAA
data_in[7] => \gen_stage1_mux:7:D0.DATAB
data_in[7] => \gen_stage1_mux:24:D0.DATAA
data_in[8] => \gen_stage1_mux:8:D0.DATAB
data_in[8] => \gen_stage1_mux:23:D0.DATAA
data_in[9] => \gen_stage1_mux:9:D0.DATAB
data_in[9] => \gen_stage1_mux:22:D0.DATAA
data_in[10] => \gen_stage1_mux:10:D0.DATAB
data_in[10] => \gen_stage1_mux:21:D0.DATAA
data_in[11] => \gen_stage1_mux:11:D0.DATAB
data_in[11] => \gen_stage1_mux:20:D0.DATAA
data_in[12] => \gen_stage1_mux:12:D0.DATAB
data_in[12] => \gen_stage1_mux:19:D0.DATAA
data_in[13] => \gen_stage1_mux:13:D0.DATAB
data_in[13] => \gen_stage1_mux:18:D0.DATAA
data_in[14] => \gen_stage1_mux:14:D0.DATAB
data_in[14] => \gen_stage1_mux:17:D0.DATAA
data_in[15] => \gen_stage1_mux:15:D0.DATAB
data_in[15] => \gen_stage1_mux:16:D0.DATAA
data_in[16] => \gen_stage1_mux:15:D0.DATAA
data_in[16] => \gen_stage1_mux:16:D0.DATAB
data_in[17] => \gen_stage1_mux:14:D0.DATAA
data_in[17] => \gen_stage1_mux:17:D0.DATAB
data_in[18] => \gen_stage1_mux:13:D0.DATAA
data_in[18] => \gen_stage1_mux:18:D0.DATAB
data_in[19] => \gen_stage1_mux:12:D0.DATAA
data_in[19] => \gen_stage1_mux:19:D0.DATAB
data_in[20] => \gen_stage1_mux:11:D0.DATAA
data_in[20] => \gen_stage1_mux:20:D0.DATAB
data_in[21] => \gen_stage1_mux:10:D0.DATAA
data_in[21] => \gen_stage1_mux:21:D0.DATAB
data_in[22] => \gen_stage1_mux:9:D0.DATAA
data_in[22] => \gen_stage1_mux:22:D0.DATAB
data_in[23] => \gen_stage1_mux:8:D0.DATAA
data_in[23] => \gen_stage1_mux:23:D0.DATAB
data_in[24] => \gen_stage1_mux:7:D0.DATAA
data_in[24] => \gen_stage1_mux:24:D0.DATAB
data_in[25] => \gen_stage1_mux:6:D0.DATAA
data_in[25] => \gen_stage1_mux:25:D0.DATAB
data_in[26] => \gen_stage1_mux:5:D0.DATAA
data_in[26] => \gen_stage1_mux:26:D0.DATAB
data_in[27] => \gen_stage1_mux:4:D0.DATAA
data_in[27] => \gen_stage1_mux:27:D0.DATAB
data_in[28] => \gen_stage1_mux:3:D0.DATAA
data_in[28] => \gen_stage1_mux:28:D0.DATAB
data_in[29] => \gen_stage1_mux:2:D0.DATAA
data_in[29] => \gen_stage1_mux:29:D0.DATAB
data_in[30] => \gen_stage1_mux:1:D0.DATAA
data_in[30] => \gen_stage1_mux:30:D0.DATAB
data_in[31] => ext_bit.DATAB
data_in[31] => \gen_stage1_mux:0:D0.DATAA
data_in[31] => \gen_stage1_mux:30:D1.DATAB
shift_amt[0] => shift_amt_int[0].DATAA
shift_amt[1] => shift_amt_int[1].DATAA
shift_amt[2] => shift_amt_int[2].DATAA
shift_amt[3] => shift_amt_int[3].DATAA
shift_amt[4] => shift_amt_int[4].DATAA
ALU_control[0] => Equal0.IN3
ALU_control[0] => Equal1.IN3
ALU_control[0] => Equal2.IN2
ALU_control[0] => Equal3.IN2
ALU_control[1] => Equal0.IN2
ALU_control[1] => Equal1.IN2
ALU_control[1] => Equal2.IN3
ALU_control[1] => Equal3.IN1
ALU_control[2] => Equal0.IN1
ALU_control[2] => Equal1.IN1
ALU_control[2] => Equal2.IN1
ALU_control[2] => Equal3.IN3
ALU_control[3] => Equal0.IN0
ALU_control[3] => Equal1.IN0
ALU_control[3] => Equal2.IN0
ALU_control[3] => Equal3.IN0
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:0:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:0:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:0:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:0:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:0:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:1:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:1:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:1:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:1:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:1:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:2:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:2:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:2:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:2:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:2:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:3:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:3:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:3:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:3:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:3:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:4:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:4:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:4:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:4:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:4:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:5:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:5:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:5:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:5:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:5:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:6:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:6:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:6:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:6:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:6:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:7:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:7:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:7:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:7:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:7:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:8:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:8:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:8:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:8:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:8:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:9:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:9:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:9:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:9:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:9:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:10:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:10:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:10:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:10:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:10:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:11:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:11:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:11:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:11:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:11:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:12:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:12:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:12:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:12:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:12:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:13:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:13:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:13:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:13:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:13:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:14:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:14:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:14:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:14:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:14:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:15:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:15:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:15:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:15:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:15:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:16:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:16:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:16:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:16:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:16:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:17:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:17:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:17:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:17:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:17:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:18:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:18:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:18:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:18:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:18:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:19:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:19:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:19:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:19:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:19:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:20:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:20:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:20:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:20:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:20:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:21:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:21:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:21:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:21:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:21:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:22:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:22:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:22:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:22:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:22:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:23:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:23:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:23:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:23:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:23:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:24:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:24:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:24:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:24:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:24:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:25:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:25:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:25:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:25:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:25:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:26:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:26:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:26:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:26:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:26:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:27:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:27:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:27:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:27:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:27:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:28:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:28:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:28:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:28:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:28:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:29:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:29:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:29:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:29:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:29:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:30:mux1
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:30:mux1|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:30:mux1|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:30:mux1|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage1_mux:30:mux1|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:0:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:0:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:0:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:0:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:0:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:1:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:1:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:1:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:1:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:1:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:2:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:2:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:2:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:2:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:2:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:3:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:3:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:3:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:3:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:3:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:4:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:4:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:4:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:4:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:4:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:5:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:5:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:5:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:5:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:5:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:6:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:6:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:6:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:6:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:6:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:7:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:7:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:7:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:7:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:7:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:8:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:8:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:8:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:8:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:8:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:9:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:9:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:9:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:9:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:9:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:10:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:10:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:10:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:10:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:10:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:11:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:11:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:11:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:11:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:11:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:12:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:12:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:12:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:12:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:12:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:13:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:13:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:13:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:13:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:13:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:14:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:14:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:14:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:14:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:14:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:15:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:15:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:15:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:15:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:15:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:16:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:16:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:16:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:16:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:16:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:17:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:17:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:17:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:17:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:17:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:18:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:18:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:18:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:18:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:18:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:19:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:19:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:19:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:19:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:19:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:20:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:20:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:20:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:20:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:20:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:21:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:21:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:21:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:21:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:21:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:22:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:22:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:22:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:22:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:22:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:23:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:23:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:23:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:23:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:23:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:24:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:24:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:24:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:24:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:24:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:25:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:25:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:25:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:25:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:25:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:26:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:26:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:26:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:26:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:26:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:27:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:27:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:27:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:27:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:27:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:28:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:28:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:28:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:28:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:28:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:29:mux2
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:29:mux2|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:29:mux2|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:29:mux2|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage2_mux:29:mux2|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:0:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:0:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:0:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:0:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:0:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:1:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:1:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:1:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:1:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:1:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:2:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:2:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:2:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:2:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:2:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:3:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:3:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:3:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:3:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:3:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:4:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:4:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:4:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:4:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:4:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:5:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:5:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:5:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:5:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:5:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:6:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:6:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:6:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:6:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:6:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:7:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:7:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:7:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:7:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:7:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:8:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:8:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:8:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:8:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:8:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:9:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:9:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:9:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:9:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:9:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:10:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:10:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:10:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:10:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:10:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:11:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:11:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:11:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:11:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:11:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:12:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:12:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:12:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:12:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:12:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:13:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:13:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:13:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:13:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:13:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:14:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:14:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:14:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:14:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:14:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:15:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:15:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:15:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:15:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:15:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:16:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:16:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:16:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:16:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:16:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:17:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:17:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:17:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:17:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:17:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:18:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:18:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:18:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:18:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:18:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:19:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:19:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:19:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:19:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:19:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:20:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:20:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:20:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:20:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:20:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:21:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:21:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:21:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:21:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:21:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:22:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:22:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:22:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:22:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:22:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:23:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:23:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:23:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:23:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:23:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:24:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:24:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:24:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:24:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:24:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:25:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:25:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:25:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:25:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:25:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:26:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:26:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:26:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:26:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:26:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:27:mux3
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:27:mux3|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:27:mux3|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:27:mux3|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage3_mux:27:mux3|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:0:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:0:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:0:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:0:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:0:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:1:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:1:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:1:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:1:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:1:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:2:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:2:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:2:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:2:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:2:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:3:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:3:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:3:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:3:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:3:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:4:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:4:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:4:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:4:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:4:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:5:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:5:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:5:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:5:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:5:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:6:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:6:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:6:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:6:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:6:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:7:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:7:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:7:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:7:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:7:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:8:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:8:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:8:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:8:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:8:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:9:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:9:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:9:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:9:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:9:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:10:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:10:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:10:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:10:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:10:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:11:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:11:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:11:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:11:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:11:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:12:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:12:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:12:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:12:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:12:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:13:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:13:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:13:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:13:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:13:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:14:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:14:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:14:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:14:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:14:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:15:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:15:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:15:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:15:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:15:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:16:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:16:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:16:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:16:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:16:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:17:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:17:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:17:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:17:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:17:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:18:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:18:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:18:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:18:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:18:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:19:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:19:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:19:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:19:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:19:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:20:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:20:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:20:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:20:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:20:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:21:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:21:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:21:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:21:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:21:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:22:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:22:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:22:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:22:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:22:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:23:mux4
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:23:mux4|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:23:mux4|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:23:mux4|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage4_mux:23:mux4|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:0:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:0:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:0:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:0:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:0:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:1:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:1:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:1:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:1:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:1:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:2:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:2:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:2:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:2:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:2:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:3:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:4:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:4:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:4:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:4:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:4:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:5:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:5:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:5:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:5:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:5:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:6:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:6:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:6:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:6:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:6:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:7:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:8:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:8:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:8:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:8:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:8:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:9:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:9:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:9:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:9:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:9:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:10:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:10:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:10:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:10:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:10:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:11:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:11:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:11:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:11:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:11:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:12:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:12:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:12:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:12:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:12:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:13:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:14:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:14:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:14:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:14:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:14:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:15:mux5
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:15:mux5|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:15:mux5|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:15:mux5|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|barrel_shifter:shifty_time|mux2t1:\gen_stage5_mux:15:mux5|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|Branch:branch_time
Difference[0] => Equal0.IN31
Difference[1] => Equal0.IN30
Difference[2] => Equal0.IN29
Difference[3] => Equal0.IN28
Difference[4] => Equal0.IN27
Difference[5] => Equal0.IN26
Difference[6] => Equal0.IN25
Difference[7] => Equal0.IN24
Difference[8] => Equal0.IN23
Difference[9] => Equal0.IN22
Difference[10] => Equal0.IN21
Difference[11] => Equal0.IN20
Difference[12] => Equal0.IN19
Difference[13] => Equal0.IN18
Difference[14] => Equal0.IN17
Difference[15] => Equal0.IN16
Difference[16] => Equal0.IN15
Difference[17] => Equal0.IN14
Difference[18] => Equal0.IN13
Difference[19] => Equal0.IN12
Difference[20] => Equal0.IN11
Difference[21] => Equal0.IN10
Difference[22] => Equal0.IN9
Difference[23] => Equal0.IN8
Difference[24] => Equal0.IN7
Difference[25] => Equal0.IN6
Difference[26] => Equal0.IN5
Difference[27] => Equal0.IN4
Difference[28] => Equal0.IN3
Difference[29] => Equal0.IN2
Difference[30] => Equal0.IN1
Difference[31] => s_blt.IN0
Difference[31] => Equal0.IN0
Branch_Control[0] => Mux0.IN4
Branch_Control[1] => Mux0.IN3
Branch_Control[2] => Mux0.IN2
C_out => Mux0.IN10
C_out => Mux0.IN9
Overflow => s_blt.IN1
Zero <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|ALU_Total:ALU|mux_16t1:big_mux
sel[0] => Mux0.IN3
sel[0] => Mux1.IN3
sel[0] => Mux2.IN3
sel[0] => Mux3.IN3
sel[0] => Mux4.IN3
sel[0] => Mux5.IN3
sel[0] => Mux6.IN3
sel[0] => Mux7.IN3
sel[0] => Mux8.IN3
sel[0] => Mux9.IN3
sel[0] => Mux10.IN3
sel[0] => Mux11.IN3
sel[0] => Mux12.IN3
sel[0] => Mux13.IN3
sel[0] => Mux14.IN3
sel[0] => Mux15.IN3
sel[0] => Mux16.IN3
sel[0] => Mux17.IN3
sel[0] => Mux18.IN3
sel[0] => Mux19.IN3
sel[0] => Mux20.IN3
sel[0] => Mux21.IN3
sel[0] => Mux22.IN3
sel[0] => Mux23.IN3
sel[0] => Mux24.IN3
sel[0] => Mux25.IN3
sel[0] => Mux26.IN3
sel[0] => Mux27.IN3
sel[0] => Mux28.IN3
sel[0] => Mux29.IN3
sel[0] => Mux30.IN3
sel[0] => Mux31.IN3
sel[1] => Mux0.IN2
sel[1] => Mux1.IN2
sel[1] => Mux2.IN2
sel[1] => Mux3.IN2
sel[1] => Mux4.IN2
sel[1] => Mux5.IN2
sel[1] => Mux6.IN2
sel[1] => Mux7.IN2
sel[1] => Mux8.IN2
sel[1] => Mux9.IN2
sel[1] => Mux10.IN2
sel[1] => Mux11.IN2
sel[1] => Mux12.IN2
sel[1] => Mux13.IN2
sel[1] => Mux14.IN2
sel[1] => Mux15.IN2
sel[1] => Mux16.IN2
sel[1] => Mux17.IN2
sel[1] => Mux18.IN2
sel[1] => Mux19.IN2
sel[1] => Mux20.IN2
sel[1] => Mux21.IN2
sel[1] => Mux22.IN2
sel[1] => Mux23.IN2
sel[1] => Mux24.IN2
sel[1] => Mux25.IN2
sel[1] => Mux26.IN2
sel[1] => Mux27.IN2
sel[1] => Mux28.IN2
sel[1] => Mux29.IN2
sel[1] => Mux30.IN2
sel[1] => Mux31.IN2
sel[2] => Mux0.IN1
sel[2] => Mux1.IN1
sel[2] => Mux2.IN1
sel[2] => Mux3.IN1
sel[2] => Mux4.IN1
sel[2] => Mux5.IN1
sel[2] => Mux6.IN1
sel[2] => Mux7.IN1
sel[2] => Mux8.IN1
sel[2] => Mux9.IN1
sel[2] => Mux10.IN1
sel[2] => Mux11.IN1
sel[2] => Mux12.IN1
sel[2] => Mux13.IN1
sel[2] => Mux14.IN1
sel[2] => Mux15.IN1
sel[2] => Mux16.IN1
sel[2] => Mux17.IN1
sel[2] => Mux18.IN1
sel[2] => Mux19.IN1
sel[2] => Mux20.IN1
sel[2] => Mux21.IN1
sel[2] => Mux22.IN1
sel[2] => Mux23.IN1
sel[2] => Mux24.IN1
sel[2] => Mux25.IN1
sel[2] => Mux26.IN1
sel[2] => Mux27.IN1
sel[2] => Mux28.IN1
sel[2] => Mux29.IN1
sel[2] => Mux30.IN1
sel[2] => Mux31.IN1
sel[3] => Mux0.IN0
sel[3] => Mux1.IN0
sel[3] => Mux2.IN0
sel[3] => Mux3.IN0
sel[3] => Mux4.IN0
sel[3] => Mux5.IN0
sel[3] => Mux6.IN0
sel[3] => Mux7.IN0
sel[3] => Mux8.IN0
sel[3] => Mux9.IN0
sel[3] => Mux10.IN0
sel[3] => Mux11.IN0
sel[3] => Mux12.IN0
sel[3] => Mux13.IN0
sel[3] => Mux14.IN0
sel[3] => Mux15.IN0
sel[3] => Mux16.IN0
sel[3] => Mux17.IN0
sel[3] => Mux18.IN0
sel[3] => Mux19.IN0
sel[3] => Mux20.IN0
sel[3] => Mux21.IN0
sel[3] => Mux22.IN0
sel[3] => Mux23.IN0
sel[3] => Mux24.IN0
sel[3] => Mux25.IN0
sel[3] => Mux26.IN0
sel[3] => Mux27.IN0
sel[3] => Mux28.IN0
sel[3] => Mux29.IN0
sel[3] => Mux30.IN0
sel[3] => Mux31.IN0
in0[0] => Mux31.IN4
in0[1] => Mux30.IN4
in0[2] => Mux29.IN4
in0[3] => Mux28.IN4
in0[4] => Mux27.IN4
in0[5] => Mux26.IN4
in0[6] => Mux25.IN4
in0[7] => Mux24.IN4
in0[8] => Mux23.IN4
in0[9] => Mux22.IN4
in0[10] => Mux21.IN4
in0[11] => Mux20.IN4
in0[12] => Mux19.IN4
in0[13] => Mux18.IN4
in0[14] => Mux17.IN4
in0[15] => Mux16.IN4
in0[16] => Mux15.IN4
in0[17] => Mux14.IN4
in0[18] => Mux13.IN4
in0[19] => Mux12.IN4
in0[20] => Mux11.IN4
in0[21] => Mux10.IN4
in0[22] => Mux9.IN4
in0[23] => Mux8.IN4
in0[24] => Mux7.IN4
in0[25] => Mux6.IN4
in0[26] => Mux5.IN4
in0[27] => Mux4.IN4
in0[28] => Mux3.IN4
in0[29] => Mux2.IN4
in0[30] => Mux1.IN4
in0[31] => Mux0.IN4
in1[0] => Mux31.IN5
in1[1] => Mux30.IN5
in1[2] => Mux29.IN5
in1[3] => Mux28.IN5
in1[4] => Mux27.IN5
in1[5] => Mux26.IN5
in1[6] => Mux25.IN5
in1[7] => Mux24.IN5
in1[8] => Mux23.IN5
in1[9] => Mux22.IN5
in1[10] => Mux21.IN5
in1[11] => Mux20.IN5
in1[12] => Mux19.IN5
in1[13] => Mux18.IN5
in1[14] => Mux17.IN5
in1[15] => Mux16.IN5
in1[16] => Mux15.IN5
in1[17] => Mux14.IN5
in1[18] => Mux13.IN5
in1[19] => Mux12.IN5
in1[20] => Mux11.IN5
in1[21] => Mux10.IN5
in1[22] => Mux9.IN5
in1[23] => Mux8.IN5
in1[24] => Mux7.IN5
in1[25] => Mux6.IN5
in1[26] => Mux5.IN5
in1[27] => Mux4.IN5
in1[28] => Mux3.IN5
in1[29] => Mux2.IN5
in1[30] => Mux1.IN5
in1[31] => Mux0.IN5
in2[0] => Mux31.IN6
in2[1] => Mux30.IN6
in2[2] => Mux29.IN6
in2[3] => Mux28.IN6
in2[4] => Mux27.IN6
in2[5] => Mux26.IN6
in2[6] => Mux25.IN6
in2[7] => Mux24.IN6
in2[8] => Mux23.IN6
in2[9] => Mux22.IN6
in2[10] => Mux21.IN6
in2[11] => Mux20.IN6
in2[12] => Mux19.IN6
in2[13] => Mux18.IN6
in2[14] => Mux17.IN6
in2[15] => Mux16.IN6
in2[16] => Mux15.IN6
in2[17] => Mux14.IN6
in2[18] => Mux13.IN6
in2[19] => Mux12.IN6
in2[20] => Mux11.IN6
in2[21] => Mux10.IN6
in2[22] => Mux9.IN6
in2[23] => Mux8.IN6
in2[24] => Mux7.IN6
in2[25] => Mux6.IN6
in2[26] => Mux5.IN6
in2[27] => Mux4.IN6
in2[28] => Mux3.IN6
in2[29] => Mux2.IN6
in2[30] => Mux1.IN6
in2[31] => Mux0.IN6
in3[0] => Mux31.IN7
in3[1] => Mux30.IN7
in3[2] => Mux29.IN7
in3[3] => Mux28.IN7
in3[4] => Mux27.IN7
in3[5] => Mux26.IN7
in3[6] => Mux25.IN7
in3[7] => Mux24.IN7
in3[8] => Mux23.IN7
in3[9] => Mux22.IN7
in3[10] => Mux21.IN7
in3[11] => Mux20.IN7
in3[12] => Mux19.IN7
in3[13] => Mux18.IN7
in3[14] => Mux17.IN7
in3[15] => Mux16.IN7
in3[16] => Mux15.IN7
in3[17] => Mux14.IN7
in3[18] => Mux13.IN7
in3[19] => Mux12.IN7
in3[20] => Mux11.IN7
in3[21] => Mux10.IN7
in3[22] => Mux9.IN7
in3[23] => Mux8.IN7
in3[24] => Mux7.IN7
in3[25] => Mux6.IN7
in3[26] => Mux5.IN7
in3[27] => Mux4.IN7
in3[28] => Mux3.IN7
in3[29] => Mux2.IN7
in3[30] => Mux1.IN7
in3[31] => Mux0.IN7
in4[0] => Mux31.IN8
in4[1] => Mux30.IN8
in4[2] => Mux29.IN8
in4[3] => Mux28.IN8
in4[4] => Mux27.IN8
in4[5] => Mux26.IN8
in4[6] => Mux25.IN8
in4[7] => Mux24.IN8
in4[8] => Mux23.IN8
in4[9] => Mux22.IN8
in4[10] => Mux21.IN8
in4[11] => Mux20.IN8
in4[12] => Mux19.IN8
in4[13] => Mux18.IN8
in4[14] => Mux17.IN8
in4[15] => Mux16.IN8
in4[16] => Mux15.IN8
in4[17] => Mux14.IN8
in4[18] => Mux13.IN8
in4[19] => Mux12.IN8
in4[20] => Mux11.IN8
in4[21] => Mux10.IN8
in4[22] => Mux9.IN8
in4[23] => Mux8.IN8
in4[24] => Mux7.IN8
in4[25] => Mux6.IN8
in4[26] => Mux5.IN8
in4[27] => Mux4.IN8
in4[28] => Mux3.IN8
in4[29] => Mux2.IN8
in4[30] => Mux1.IN8
in4[31] => Mux0.IN8
in5[0] => Mux31.IN9
in5[1] => Mux30.IN9
in5[2] => Mux29.IN9
in5[3] => Mux28.IN9
in5[4] => Mux27.IN9
in5[5] => Mux26.IN9
in5[6] => Mux25.IN9
in5[7] => Mux24.IN9
in5[8] => Mux23.IN9
in5[9] => Mux22.IN9
in5[10] => Mux21.IN9
in5[11] => Mux20.IN9
in5[12] => Mux19.IN9
in5[13] => Mux18.IN9
in5[14] => Mux17.IN9
in5[15] => Mux16.IN9
in5[16] => Mux15.IN9
in5[17] => Mux14.IN9
in5[18] => Mux13.IN9
in5[19] => Mux12.IN9
in5[20] => Mux11.IN9
in5[21] => Mux10.IN9
in5[22] => Mux9.IN9
in5[23] => Mux8.IN9
in5[24] => Mux7.IN9
in5[25] => Mux6.IN9
in5[26] => Mux5.IN9
in5[27] => Mux4.IN9
in5[28] => Mux3.IN9
in5[29] => Mux2.IN9
in5[30] => Mux1.IN9
in5[31] => Mux0.IN9
in6[0] => Mux31.IN10
in6[1] => Mux30.IN10
in6[2] => Mux29.IN10
in6[3] => Mux28.IN10
in6[4] => Mux27.IN10
in6[5] => Mux26.IN10
in6[6] => Mux25.IN10
in6[7] => Mux24.IN10
in6[8] => Mux23.IN10
in6[9] => Mux22.IN10
in6[10] => Mux21.IN10
in6[11] => Mux20.IN10
in6[12] => Mux19.IN10
in6[13] => Mux18.IN10
in6[14] => Mux17.IN10
in6[15] => Mux16.IN10
in6[16] => Mux15.IN10
in6[17] => Mux14.IN10
in6[18] => Mux13.IN10
in6[19] => Mux12.IN10
in6[20] => Mux11.IN10
in6[21] => Mux10.IN10
in6[22] => Mux9.IN10
in6[23] => Mux8.IN10
in6[24] => Mux7.IN10
in6[25] => Mux6.IN10
in6[26] => Mux5.IN10
in6[27] => Mux4.IN10
in6[28] => Mux3.IN10
in6[29] => Mux2.IN10
in6[30] => Mux1.IN10
in6[31] => Mux0.IN10
in7[0] => Mux31.IN11
in7[1] => Mux30.IN11
in7[2] => Mux29.IN11
in7[3] => Mux28.IN11
in7[4] => Mux27.IN11
in7[5] => Mux26.IN11
in7[6] => Mux25.IN11
in7[7] => Mux24.IN11
in7[8] => Mux23.IN11
in7[9] => Mux22.IN11
in7[10] => Mux21.IN11
in7[11] => Mux20.IN11
in7[12] => Mux19.IN11
in7[13] => Mux18.IN11
in7[14] => Mux17.IN11
in7[15] => Mux16.IN11
in7[16] => Mux15.IN11
in7[17] => Mux14.IN11
in7[18] => Mux13.IN11
in7[19] => Mux12.IN11
in7[20] => Mux11.IN11
in7[21] => Mux10.IN11
in7[22] => Mux9.IN11
in7[23] => Mux8.IN11
in7[24] => Mux7.IN11
in7[25] => Mux6.IN11
in7[26] => Mux5.IN11
in7[27] => Mux4.IN11
in7[28] => Mux3.IN11
in7[29] => Mux2.IN11
in7[30] => Mux1.IN11
in7[31] => Mux0.IN11
in8[0] => Mux31.IN12
in8[1] => Mux30.IN12
in8[2] => Mux29.IN12
in8[3] => Mux28.IN12
in8[4] => Mux27.IN12
in8[5] => Mux26.IN12
in8[6] => Mux25.IN12
in8[7] => Mux24.IN12
in8[8] => Mux23.IN12
in8[9] => Mux22.IN12
in8[10] => Mux21.IN12
in8[11] => Mux20.IN12
in8[12] => Mux19.IN12
in8[13] => Mux18.IN12
in8[14] => Mux17.IN12
in8[15] => Mux16.IN12
in8[16] => Mux15.IN12
in8[17] => Mux14.IN12
in8[18] => Mux13.IN12
in8[19] => Mux12.IN12
in8[20] => Mux11.IN12
in8[21] => Mux10.IN12
in8[22] => Mux9.IN12
in8[23] => Mux8.IN12
in8[24] => Mux7.IN12
in8[25] => Mux6.IN12
in8[26] => Mux5.IN12
in8[27] => Mux4.IN12
in8[28] => Mux3.IN12
in8[29] => Mux2.IN12
in8[30] => Mux1.IN12
in8[31] => Mux0.IN12
in9[0] => Mux31.IN13
in9[1] => Mux30.IN13
in9[2] => Mux29.IN13
in9[3] => Mux28.IN13
in9[4] => Mux27.IN13
in9[5] => Mux26.IN13
in9[6] => Mux25.IN13
in9[7] => Mux24.IN13
in9[8] => Mux23.IN13
in9[9] => Mux22.IN13
in9[10] => Mux21.IN13
in9[11] => Mux20.IN13
in9[12] => Mux19.IN13
in9[13] => Mux18.IN13
in9[14] => Mux17.IN13
in9[15] => Mux16.IN13
in9[16] => Mux15.IN13
in9[17] => Mux14.IN13
in9[18] => Mux13.IN13
in9[19] => Mux12.IN13
in9[20] => Mux11.IN13
in9[21] => Mux10.IN13
in9[22] => Mux9.IN13
in9[23] => Mux8.IN13
in9[24] => Mux7.IN13
in9[25] => Mux6.IN13
in9[26] => Mux5.IN13
in9[27] => Mux4.IN13
in9[28] => Mux3.IN13
in9[29] => Mux2.IN13
in9[30] => Mux1.IN13
in9[31] => Mux0.IN13
in10[0] => Mux31.IN14
in10[1] => Mux30.IN14
in10[2] => Mux29.IN14
in10[3] => Mux28.IN14
in10[4] => Mux27.IN14
in10[5] => Mux26.IN14
in10[6] => Mux25.IN14
in10[7] => Mux24.IN14
in10[8] => Mux23.IN14
in10[9] => Mux22.IN14
in10[10] => Mux21.IN14
in10[11] => Mux20.IN14
in10[12] => Mux19.IN14
in10[13] => Mux18.IN14
in10[14] => Mux17.IN14
in10[15] => Mux16.IN14
in10[16] => Mux15.IN14
in10[17] => Mux14.IN14
in10[18] => Mux13.IN14
in10[19] => Mux12.IN14
in10[20] => Mux11.IN14
in10[21] => Mux10.IN14
in10[22] => Mux9.IN14
in10[23] => Mux8.IN14
in10[24] => Mux7.IN14
in10[25] => Mux6.IN14
in10[26] => Mux5.IN14
in10[27] => Mux4.IN14
in10[28] => Mux3.IN14
in10[29] => Mux2.IN14
in10[30] => Mux1.IN14
in10[31] => Mux0.IN14
in11[0] => Mux31.IN15
in11[1] => Mux30.IN15
in11[2] => Mux29.IN15
in11[3] => Mux28.IN15
in11[4] => Mux27.IN15
in11[5] => Mux26.IN15
in11[6] => Mux25.IN15
in11[7] => Mux24.IN15
in11[8] => Mux23.IN15
in11[9] => Mux22.IN15
in11[10] => Mux21.IN15
in11[11] => Mux20.IN15
in11[12] => Mux19.IN15
in11[13] => Mux18.IN15
in11[14] => Mux17.IN15
in11[15] => Mux16.IN15
in11[16] => Mux15.IN15
in11[17] => Mux14.IN15
in11[18] => Mux13.IN15
in11[19] => Mux12.IN15
in11[20] => Mux11.IN15
in11[21] => Mux10.IN15
in11[22] => Mux9.IN15
in11[23] => Mux8.IN15
in11[24] => Mux7.IN15
in11[25] => Mux6.IN15
in11[26] => Mux5.IN15
in11[27] => Mux4.IN15
in11[28] => Mux3.IN15
in11[29] => Mux2.IN15
in11[30] => Mux1.IN15
in11[31] => Mux0.IN15
in12[0] => Mux31.IN16
in12[1] => Mux30.IN16
in12[2] => Mux29.IN16
in12[3] => Mux28.IN16
in12[4] => Mux27.IN16
in12[5] => Mux26.IN16
in12[6] => Mux25.IN16
in12[7] => Mux24.IN16
in12[8] => Mux23.IN16
in12[9] => Mux22.IN16
in12[10] => Mux21.IN16
in12[11] => Mux20.IN16
in12[12] => Mux19.IN16
in12[13] => Mux18.IN16
in12[14] => Mux17.IN16
in12[15] => Mux16.IN16
in12[16] => Mux15.IN16
in12[17] => Mux14.IN16
in12[18] => Mux13.IN16
in12[19] => Mux12.IN16
in12[20] => Mux11.IN16
in12[21] => Mux10.IN16
in12[22] => Mux9.IN16
in12[23] => Mux8.IN16
in12[24] => Mux7.IN16
in12[25] => Mux6.IN16
in12[26] => Mux5.IN16
in12[27] => Mux4.IN16
in12[28] => Mux3.IN16
in12[29] => Mux2.IN16
in12[30] => Mux1.IN16
in12[31] => Mux0.IN16
in13[0] => Mux31.IN17
in13[1] => Mux30.IN17
in13[2] => Mux29.IN17
in13[3] => Mux28.IN17
in13[4] => Mux27.IN17
in13[5] => Mux26.IN17
in13[6] => Mux25.IN17
in13[7] => Mux24.IN17
in13[8] => Mux23.IN17
in13[9] => Mux22.IN17
in13[10] => Mux21.IN17
in13[11] => Mux20.IN17
in13[12] => Mux19.IN17
in13[13] => Mux18.IN17
in13[14] => Mux17.IN17
in13[15] => Mux16.IN17
in13[16] => Mux15.IN17
in13[17] => Mux14.IN17
in13[18] => Mux13.IN17
in13[19] => Mux12.IN17
in13[20] => Mux11.IN17
in13[21] => Mux10.IN17
in13[22] => Mux9.IN17
in13[23] => Mux8.IN17
in13[24] => Mux7.IN17
in13[25] => Mux6.IN17
in13[26] => Mux5.IN17
in13[27] => Mux4.IN17
in13[28] => Mux3.IN17
in13[29] => Mux2.IN17
in13[30] => Mux1.IN17
in13[31] => Mux0.IN17
in14[0] => Mux31.IN18
in14[1] => Mux30.IN18
in14[2] => Mux29.IN18
in14[3] => Mux28.IN18
in14[4] => Mux27.IN18
in14[5] => Mux26.IN18
in14[6] => Mux25.IN18
in14[7] => Mux24.IN18
in14[8] => Mux23.IN18
in14[9] => Mux22.IN18
in14[10] => Mux21.IN18
in14[11] => Mux20.IN18
in14[12] => Mux19.IN18
in14[13] => Mux18.IN18
in14[14] => Mux17.IN18
in14[15] => Mux16.IN18
in14[16] => Mux15.IN18
in14[17] => Mux14.IN18
in14[18] => Mux13.IN18
in14[19] => Mux12.IN18
in14[20] => Mux11.IN18
in14[21] => Mux10.IN18
in14[22] => Mux9.IN18
in14[23] => Mux8.IN18
in14[24] => Mux7.IN18
in14[25] => Mux6.IN18
in14[26] => Mux5.IN18
in14[27] => Mux4.IN18
in14[28] => Mux3.IN18
in14[29] => Mux2.IN18
in14[30] => Mux1.IN18
in14[31] => Mux0.IN18
in15[0] => Mux31.IN19
in15[1] => Mux30.IN19
in15[2] => Mux29.IN19
in15[3] => Mux28.IN19
in15[4] => Mux27.IN19
in15[5] => Mux26.IN19
in15[6] => Mux25.IN19
in15[7] => Mux24.IN19
in15[8] => Mux23.IN19
in15[9] => Mux22.IN19
in15[10] => Mux21.IN19
in15[11] => Mux20.IN19
in15[12] => Mux19.IN19
in15[13] => Mux18.IN19
in15[14] => Mux17.IN19
in15[15] => Mux16.IN19
in15[16] => Mux15.IN19
in15[17] => Mux14.IN19
in15[18] => Mux13.IN19
in15[19] => Mux12.IN19
in15[20] => Mux11.IN19
in15[21] => Mux10.IN19
in15[22] => Mux9.IN19
in15[23] => Mux8.IN19
in15[24] => Mux7.IN19
in15[25] => Mux6.IN19
in15[26] => Mux5.IN19
in15[27] => Mux4.IN19
in15[28] => Mux3.IN19
in15[29] => Mux2.IN19
in15[30] => Mux1.IN19
in15[31] => Mux0.IN19
y[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:AndLink_Mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|Left_Shifter:shift_off
i[0] => o[0].DATAIN
i[1] => o[1].DATAIN
i[2] => o[2].DATAIN
i[3] => o[3].DATAIN
i[4] => o[4].DATAIN
i[5] => o[5].DATAIN
i[6] => o[6].DATAIN
i[7] => o[7].DATAIN
i[8] => o[8].DATAIN
i[9] => o[9].DATAIN
i[10] => o[10].DATAIN
i[11] => o[11].DATAIN
i[12] => o[12].DATAIN
i[13] => o[13].DATAIN
i[14] => o[14].DATAIN
i[15] => o[15].DATAIN
i[16] => o[16].DATAIN
i[17] => o[17].DATAIN
i[18] => o[18].DATAIN
i[19] => o[19].DATAIN
i[20] => o[20].DATAIN
i[21] => o[21].DATAIN
i[22] => o[22].DATAIN
i[23] => o[23].DATAIN
i[24] => o[24].DATAIN
i[25] => o[25].DATAIN
i[26] => o[26].DATAIN
i[27] => o[27].DATAIN
i[28] => o[28].DATAIN
i[29] => o[29].DATAIN
i[30] => o[30].DATAIN
i[31] => o[31].DATAIN
o[0] <= i[0].DB_MAX_OUTPUT_PORT_TYPE
o[1] <= i[1].DB_MAX_OUTPUT_PORT_TYPE
o[2] <= i[2].DB_MAX_OUTPUT_PORT_TYPE
o[3] <= i[3].DB_MAX_OUTPUT_PORT_TYPE
o[4] <= i[4].DB_MAX_OUTPUT_PORT_TYPE
o[5] <= i[5].DB_MAX_OUTPUT_PORT_TYPE
o[6] <= i[6].DB_MAX_OUTPUT_PORT_TYPE
o[7] <= i[7].DB_MAX_OUTPUT_PORT_TYPE
o[8] <= i[8].DB_MAX_OUTPUT_PORT_TYPE
o[9] <= i[9].DB_MAX_OUTPUT_PORT_TYPE
o[10] <= i[10].DB_MAX_OUTPUT_PORT_TYPE
o[11] <= i[11].DB_MAX_OUTPUT_PORT_TYPE
o[12] <= i[12].DB_MAX_OUTPUT_PORT_TYPE
o[13] <= i[13].DB_MAX_OUTPUT_PORT_TYPE
o[14] <= i[14].DB_MAX_OUTPUT_PORT_TYPE
o[15] <= i[15].DB_MAX_OUTPUT_PORT_TYPE
o[16] <= i[16].DB_MAX_OUTPUT_PORT_TYPE
o[17] <= i[17].DB_MAX_OUTPUT_PORT_TYPE
o[18] <= i[18].DB_MAX_OUTPUT_PORT_TYPE
o[19] <= i[19].DB_MAX_OUTPUT_PORT_TYPE
o[20] <= i[20].DB_MAX_OUTPUT_PORT_TYPE
o[21] <= i[21].DB_MAX_OUTPUT_PORT_TYPE
o[22] <= i[22].DB_MAX_OUTPUT_PORT_TYPE
o[23] <= i[23].DB_MAX_OUTPUT_PORT_TYPE
o[24] <= i[24].DB_MAX_OUTPUT_PORT_TYPE
o[25] <= i[25].DB_MAX_OUTPUT_PORT_TYPE
o[26] <= i[26].DB_MAX_OUTPUT_PORT_TYPE
o[27] <= i[27].DB_MAX_OUTPUT_PORT_TYPE
o[28] <= i[28].DB_MAX_OUTPUT_PORT_TYPE
o[29] <= i[29].DB_MAX_OUTPUT_PORT_TYPE
o[30] <= i[30].DB_MAX_OUTPUT_PORT_TYPE
o[31] <= i[31].DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset
A_i[0] => full_adder:G_NBit_Carry_Adder:0:full_adderI.A
A_i[1] => full_adder:G_NBit_Carry_Adder:1:full_adderI.A
A_i[2] => full_adder:G_NBit_Carry_Adder:2:full_adderI.A
A_i[3] => full_adder:G_NBit_Carry_Adder:3:full_adderI.A
A_i[4] => full_adder:G_NBit_Carry_Adder:4:full_adderI.A
A_i[5] => full_adder:G_NBit_Carry_Adder:5:full_adderI.A
A_i[6] => full_adder:G_NBit_Carry_Adder:6:full_adderI.A
A_i[7] => full_adder:G_NBit_Carry_Adder:7:full_adderI.A
A_i[8] => full_adder:G_NBit_Carry_Adder:8:full_adderI.A
A_i[9] => full_adder:G_NBit_Carry_Adder:9:full_adderI.A
A_i[10] => full_adder:G_NBit_Carry_Adder:10:full_adderI.A
A_i[11] => full_adder:G_NBit_Carry_Adder:11:full_adderI.A
A_i[12] => full_adder:G_NBit_Carry_Adder:12:full_adderI.A
A_i[13] => full_adder:G_NBit_Carry_Adder:13:full_adderI.A
A_i[14] => full_adder:G_NBit_Carry_Adder:14:full_adderI.A
A_i[15] => full_adder:G_NBit_Carry_Adder:15:full_adderI.A
A_i[16] => full_adder:G_NBit_Carry_Adder:16:full_adderI.A
A_i[17] => full_adder:G_NBit_Carry_Adder:17:full_adderI.A
A_i[18] => full_adder:G_NBit_Carry_Adder:18:full_adderI.A
A_i[19] => full_adder:G_NBit_Carry_Adder:19:full_adderI.A
A_i[20] => full_adder:G_NBit_Carry_Adder:20:full_adderI.A
A_i[21] => full_adder:G_NBit_Carry_Adder:21:full_adderI.A
A_i[22] => full_adder:G_NBit_Carry_Adder:22:full_adderI.A
A_i[23] => full_adder:G_NBit_Carry_Adder:23:full_adderI.A
A_i[24] => full_adder:G_NBit_Carry_Adder:24:full_adderI.A
A_i[25] => full_adder:G_NBit_Carry_Adder:25:full_adderI.A
A_i[26] => full_adder:G_NBit_Carry_Adder:26:full_adderI.A
A_i[27] => full_adder:G_NBit_Carry_Adder:27:full_adderI.A
A_i[28] => full_adder:G_NBit_Carry_Adder:28:full_adderI.A
A_i[29] => full_adder:G_NBit_Carry_Adder:29:full_adderI.A
A_i[30] => full_adder:G_NBit_Carry_Adder:30:full_adderI.A
A_i[31] => full_adder:G_NBit_Carry_Adder:31:full_adderI.A
B_i[0] => full_adder:G_NBit_Carry_Adder:0:full_adderI.B
B_i[1] => full_adder:G_NBit_Carry_Adder:1:full_adderI.B
B_i[2] => full_adder:G_NBit_Carry_Adder:2:full_adderI.B
B_i[3] => full_adder:G_NBit_Carry_Adder:3:full_adderI.B
B_i[4] => full_adder:G_NBit_Carry_Adder:4:full_adderI.B
B_i[5] => full_adder:G_NBit_Carry_Adder:5:full_adderI.B
B_i[6] => full_adder:G_NBit_Carry_Adder:6:full_adderI.B
B_i[7] => full_adder:G_NBit_Carry_Adder:7:full_adderI.B
B_i[8] => full_adder:G_NBit_Carry_Adder:8:full_adderI.B
B_i[9] => full_adder:G_NBit_Carry_Adder:9:full_adderI.B
B_i[10] => full_adder:G_NBit_Carry_Adder:10:full_adderI.B
B_i[11] => full_adder:G_NBit_Carry_Adder:11:full_adderI.B
B_i[12] => full_adder:G_NBit_Carry_Adder:12:full_adderI.B
B_i[13] => full_adder:G_NBit_Carry_Adder:13:full_adderI.B
B_i[14] => full_adder:G_NBit_Carry_Adder:14:full_adderI.B
B_i[15] => full_adder:G_NBit_Carry_Adder:15:full_adderI.B
B_i[16] => full_adder:G_NBit_Carry_Adder:16:full_adderI.B
B_i[17] => full_adder:G_NBit_Carry_Adder:17:full_adderI.B
B_i[18] => full_adder:G_NBit_Carry_Adder:18:full_adderI.B
B_i[19] => full_adder:G_NBit_Carry_Adder:19:full_adderI.B
B_i[20] => full_adder:G_NBit_Carry_Adder:20:full_adderI.B
B_i[21] => full_adder:G_NBit_Carry_Adder:21:full_adderI.B
B_i[22] => full_adder:G_NBit_Carry_Adder:22:full_adderI.B
B_i[23] => full_adder:G_NBit_Carry_Adder:23:full_adderI.B
B_i[24] => full_adder:G_NBit_Carry_Adder:24:full_adderI.B
B_i[25] => full_adder:G_NBit_Carry_Adder:25:full_adderI.B
B_i[26] => full_adder:G_NBit_Carry_Adder:26:full_adderI.B
B_i[27] => full_adder:G_NBit_Carry_Adder:27:full_adderI.B
B_i[28] => full_adder:G_NBit_Carry_Adder:28:full_adderI.B
B_i[29] => full_adder:G_NBit_Carry_Adder:29:full_adderI.B
B_i[30] => full_adder:G_NBit_Carry_Adder:30:full_adderI.B
B_i[31] => full_adder:G_NBit_Carry_Adder:31:full_adderI.B
C_in => full_adder:G_NBit_Carry_Adder:0:full_adderI.Cin
S_i[0] <= full_adder:G_NBit_Carry_Adder:0:full_adderI.S
S_i[1] <= full_adder:G_NBit_Carry_Adder:1:full_adderI.S
S_i[2] <= full_adder:G_NBit_Carry_Adder:2:full_adderI.S
S_i[3] <= full_adder:G_NBit_Carry_Adder:3:full_adderI.S
S_i[4] <= full_adder:G_NBit_Carry_Adder:4:full_adderI.S
S_i[5] <= full_adder:G_NBit_Carry_Adder:5:full_adderI.S
S_i[6] <= full_adder:G_NBit_Carry_Adder:6:full_adderI.S
S_i[7] <= full_adder:G_NBit_Carry_Adder:7:full_adderI.S
S_i[8] <= full_adder:G_NBit_Carry_Adder:8:full_adderI.S
S_i[9] <= full_adder:G_NBit_Carry_Adder:9:full_adderI.S
S_i[10] <= full_adder:G_NBit_Carry_Adder:10:full_adderI.S
S_i[11] <= full_adder:G_NBit_Carry_Adder:11:full_adderI.S
S_i[12] <= full_adder:G_NBit_Carry_Adder:12:full_adderI.S
S_i[13] <= full_adder:G_NBit_Carry_Adder:13:full_adderI.S
S_i[14] <= full_adder:G_NBit_Carry_Adder:14:full_adderI.S
S_i[15] <= full_adder:G_NBit_Carry_Adder:15:full_adderI.S
S_i[16] <= full_adder:G_NBit_Carry_Adder:16:full_adderI.S
S_i[17] <= full_adder:G_NBit_Carry_Adder:17:full_adderI.S
S_i[18] <= full_adder:G_NBit_Carry_Adder:18:full_adderI.S
S_i[19] <= full_adder:G_NBit_Carry_Adder:19:full_adderI.S
S_i[20] <= full_adder:G_NBit_Carry_Adder:20:full_adderI.S
S_i[21] <= full_adder:G_NBit_Carry_Adder:21:full_adderI.S
S_i[22] <= full_adder:G_NBit_Carry_Adder:22:full_adderI.S
S_i[23] <= full_adder:G_NBit_Carry_Adder:23:full_adderI.S
S_i[24] <= full_adder:G_NBit_Carry_Adder:24:full_adderI.S
S_i[25] <= full_adder:G_NBit_Carry_Adder:25:full_adderI.S
S_i[26] <= full_adder:G_NBit_Carry_Adder:26:full_adderI.S
S_i[27] <= full_adder:G_NBit_Carry_Adder:27:full_adderI.S
S_i[28] <= full_adder:G_NBit_Carry_Adder:28:full_adderI.S
S_i[29] <= full_adder:G_NBit_Carry_Adder:29:full_adderI.S
S_i[30] <= full_adder:G_NBit_Carry_Adder:30:full_adderI.S
S_i[31] <= full_adder:G_NBit_Carry_Adder:31:full_adderI.S
C_out <= full_adder:G_NBit_Carry_Adder:31:full_adderI.Cout


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:0:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:0:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:0:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:0:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:1:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:2:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:3:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:4:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:5:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:6:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:7:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:8:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:9:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:10:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:11:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:12:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:13:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:14:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:15:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:16:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:17:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:18:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:19:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:20:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:21:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:22:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:23:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:24:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:25:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:26:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:27:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:28:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:29:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:30:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI
A => xorg2:xor_gate1.i_A
A => andg2:and_gate1.i_A
B => xorg2:xor_gate1.i_B
B => andg2:and_gate1.i_B
Cin => xorg2:xor_gate2.i_B
Cin => andg2:and_gate2.i_B
S <= xorg2:xor_gate2.o_F
Cout <= org2:or_gate1.o_F


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI|xorg2:xor_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|carry_adder_N:pc_plus_offset|full_adder:\G_NBit_Carry_Adder:31:full_adderI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|forwarding_unit:forward
i_rs1_ex[0] => Equal1.IN4
i_rs1_ex[0] => Equal3.IN4
i_rs1_ex[1] => Equal1.IN3
i_rs1_ex[1] => Equal3.IN3
i_rs1_ex[2] => Equal1.IN2
i_rs1_ex[2] => Equal3.IN2
i_rs1_ex[3] => Equal1.IN1
i_rs1_ex[3] => Equal3.IN1
i_rs1_ex[4] => Equal1.IN0
i_rs1_ex[4] => Equal3.IN0
i_rs2_ex[0] => Equal4.IN4
i_rs2_ex[0] => Equal5.IN4
i_rs2_ex[1] => Equal4.IN3
i_rs2_ex[1] => Equal5.IN3
i_rs2_ex[2] => Equal4.IN2
i_rs2_ex[2] => Equal5.IN2
i_rs2_ex[3] => Equal4.IN1
i_rs2_ex[3] => Equal5.IN1
i_rs2_ex[4] => Equal4.IN0
i_rs2_ex[4] => Equal5.IN0
i_rd_mem[0] => Equal3.IN9
i_rd_mem[0] => Equal5.IN9
i_rd_mem[0] => Equal2.IN4
i_rd_mem[1] => Equal3.IN8
i_rd_mem[1] => Equal5.IN8
i_rd_mem[1] => Equal2.IN3
i_rd_mem[2] => Equal3.IN7
i_rd_mem[2] => Equal5.IN7
i_rd_mem[2] => Equal2.IN2
i_rd_mem[3] => Equal3.IN6
i_rd_mem[3] => Equal5.IN6
i_rd_mem[3] => Equal2.IN1
i_rd_mem[4] => Equal3.IN5
i_rd_mem[4] => Equal5.IN5
i_rd_mem[4] => Equal2.IN0
i_rd_wb[0] => Equal1.IN9
i_rd_wb[0] => Equal4.IN9
i_rd_wb[0] => Equal0.IN4
i_rd_wb[1] => Equal1.IN8
i_rd_wb[1] => Equal4.IN8
i_rd_wb[1] => Equal0.IN3
i_rd_wb[2] => Equal1.IN7
i_rd_wb[2] => Equal4.IN7
i_rd_wb[2] => Equal0.IN2
i_rd_wb[3] => Equal1.IN6
i_rd_wb[3] => Equal4.IN6
i_rd_wb[3] => Equal0.IN1
i_rd_wb[4] => Equal1.IN5
i_rd_wb[4] => Equal4.IN5
i_rd_wb[4] => Equal0.IN0
i_regWrite_mem => o_alu_a_mux.IN1
i_regWrite_wb => o_alu_a_mux.IN1
i_ALU_src => o_alu_b_mux.OUTPUTSELECT
i_ALU_src => o_alu_b_mux.OUTPUTSELECT
i_auipc => o_alu_a_mux.OUTPUTSELECT
i_auipc => o_alu_a_mux.OUTPUTSELECT
o_alu_a_mux[0] <= o_alu_a_mux.DB_MAX_OUTPUT_PORT_TYPE
o_alu_a_mux[1] <= o_alu_a_mux.DB_MAX_OUTPUT_PORT_TYPE
o_alu_b_mux[0] <= o_alu_b_mux.DB_MAX_OUTPUT_PORT_TYPE
o_alu_b_mux[1] <= o_alu_b_mux.DB_MAX_OUTPUT_PORT_TYPE
o_sw_mux[0] <= o_sw_mux.DB_MAX_OUTPUT_PORT_TYPE
o_sw_mux[1] <= o_alu_b_mux.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM
in_ImmType[0] => Nbit_reg:ImmType_reg.in_1[0]
in_ImmType[1] => Nbit_reg:ImmType_reg.in_1[1]
in_ImmType[2] => Nbit_reg:ImmType_reg.in_1[2]
in_MemWrite => MemWrite_in.DATAA
in_imm_sel[0] => Nbit_reg:imm_sel_reg.in_1[0]
in_imm_sel[1] => Nbit_reg:imm_sel_reg.in_1[1]
in_branch_type[0] => Nbit_reg:branch_type_reg.in_1[0]
in_branch_type[1] => Nbit_reg:branch_type_reg.in_1[1]
in_branch_type[2] => Nbit_reg:branch_type_reg.in_1[2]
in_jump => jump_in.DATAA
in_branch => branch_in.DATAA
in_PCReg => PCReg_in.DATAA
in_data1[0] => data1_in[0].DATAA
in_data1[1] => data1_in[1].DATAA
in_data1[2] => data1_in[2].DATAA
in_data1[3] => data1_in[3].DATAA
in_data1[4] => data1_in[4].DATAA
in_data1[5] => data1_in[5].DATAA
in_data1[6] => data1_in[6].DATAA
in_data1[7] => data1_in[7].DATAA
in_data1[8] => data1_in[8].DATAA
in_data1[9] => data1_in[9].DATAA
in_data1[10] => data1_in[10].DATAA
in_data1[11] => data1_in[11].DATAA
in_data1[12] => data1_in[12].DATAA
in_data1[13] => data1_in[13].DATAA
in_data1[14] => data1_in[14].DATAA
in_data1[15] => data1_in[15].DATAA
in_data1[16] => data1_in[16].DATAA
in_data1[17] => data1_in[17].DATAA
in_data1[18] => data1_in[18].DATAA
in_data1[19] => data1_in[19].DATAA
in_data1[20] => data1_in[20].DATAA
in_data1[21] => data1_in[21].DATAA
in_data1[22] => data1_in[22].DATAA
in_data1[23] => data1_in[23].DATAA
in_data1[24] => data1_in[24].DATAA
in_data1[25] => data1_in[25].DATAA
in_data1[26] => data1_in[26].DATAA
in_data1[27] => data1_in[27].DATAA
in_data1[28] => data1_in[28].DATAA
in_data1[29] => data1_in[29].DATAA
in_data1[30] => data1_in[30].DATAA
in_data1[31] => data1_in[31].DATAA
in_data2[0] => data2_in[0].DATAA
in_data2[1] => data2_in[1].DATAA
in_data2[2] => data2_in[2].DATAA
in_data2[3] => data2_in[3].DATAA
in_data2[4] => data2_in[4].DATAA
in_data2[5] => data2_in[5].DATAA
in_data2[6] => data2_in[6].DATAA
in_data2[7] => data2_in[7].DATAA
in_data2[8] => data2_in[8].DATAA
in_data2[9] => data2_in[9].DATAA
in_data2[10] => data2_in[10].DATAA
in_data2[11] => data2_in[11].DATAA
in_data2[12] => data2_in[12].DATAA
in_data2[13] => data2_in[13].DATAA
in_data2[14] => data2_in[14].DATAA
in_data2[15] => data2_in[15].DATAA
in_data2[16] => data2_in[16].DATAA
in_data2[17] => data2_in[17].DATAA
in_data2[18] => data2_in[18].DATAA
in_data2[19] => data2_in[19].DATAA
in_data2[20] => data2_in[20].DATAA
in_data2[21] => data2_in[21].DATAA
in_data2[22] => data2_in[22].DATAA
in_data2[23] => data2_in[23].DATAA
in_data2[24] => data2_in[24].DATAA
in_data2[25] => data2_in[25].DATAA
in_data2[26] => data2_in[26].DATAA
in_data2[27] => data2_in[27].DATAA
in_data2[28] => data2_in[28].DATAA
in_data2[29] => data2_in[29].DATAA
in_data2[30] => data2_in[30].DATAA
in_data2[31] => data2_in[31].DATAA
in_extender[0] => Nbit_reg:extender_reg.in_1[0]
in_extender[1] => Nbit_reg:extender_reg.in_1[1]
in_extender[2] => Nbit_reg:extender_reg.in_1[2]
in_extender[3] => Nbit_reg:extender_reg.in_1[3]
in_extender[4] => Nbit_reg:extender_reg.in_1[4]
in_extender[5] => Nbit_reg:extender_reg.in_1[5]
in_extender[6] => Nbit_reg:extender_reg.in_1[6]
in_extender[7] => Nbit_reg:extender_reg.in_1[7]
in_extender[8] => Nbit_reg:extender_reg.in_1[8]
in_extender[9] => Nbit_reg:extender_reg.in_1[9]
in_extender[10] => Nbit_reg:extender_reg.in_1[10]
in_extender[11] => Nbit_reg:extender_reg.in_1[11]
in_extender[12] => Nbit_reg:extender_reg.in_1[12]
in_extender[13] => Nbit_reg:extender_reg.in_1[13]
in_extender[14] => Nbit_reg:extender_reg.in_1[14]
in_extender[15] => Nbit_reg:extender_reg.in_1[15]
in_extender[16] => Nbit_reg:extender_reg.in_1[16]
in_extender[17] => Nbit_reg:extender_reg.in_1[17]
in_extender[18] => Nbit_reg:extender_reg.in_1[18]
in_extender[19] => Nbit_reg:extender_reg.in_1[19]
in_extender[20] => Nbit_reg:extender_reg.in_1[20]
in_extender[21] => Nbit_reg:extender_reg.in_1[21]
in_extender[22] => Nbit_reg:extender_reg.in_1[22]
in_extender[23] => Nbit_reg:extender_reg.in_1[23]
in_extender[24] => Nbit_reg:extender_reg.in_1[24]
in_extender[25] => Nbit_reg:extender_reg.in_1[25]
in_extender[26] => Nbit_reg:extender_reg.in_1[26]
in_extender[27] => Nbit_reg:extender_reg.in_1[27]
in_extender[28] => Nbit_reg:extender_reg.in_1[28]
in_extender[29] => Nbit_reg:extender_reg.in_1[29]
in_extender[30] => Nbit_reg:extender_reg.in_1[30]
in_extender[31] => Nbit_reg:extender_reg.in_1[31]
in_halt => halt_in.DATAA
in_MemtoReg => MemtoReg_in.DATAA
in_regWrite => regWrite_in.DATAA
in_regWrite_addr[0] => regWrite_addr_in[0].DATAA
in_regWrite_addr[1] => regWrite_addr_in[1].DATAA
in_regWrite_addr[2] => regWrite_addr_in[2].DATAA
in_regWrite_addr[3] => regWrite_addr_in[3].DATAA
in_regWrite_addr[4] => regWrite_addr_in[4].DATAA
in_load[0] => load_in[0].DATAA
in_load[1] => load_in[1].DATAA
in_load[2] => load_in[2].DATAA
in_mux[0] => Nbit_reg:mux_reg.in_1[0]
in_mux[1] => Nbit_reg:mux_reg.in_1[1]
in_mux[2] => Nbit_reg:mux_reg.in_1[2]
in_mux[3] => Nbit_reg:mux_reg.in_1[3]
in_mux[4] => Nbit_reg:mux_reg.in_1[4]
in_mux[5] => Nbit_reg:mux_reg.in_1[5]
in_mux[6] => Nbit_reg:mux_reg.in_1[6]
in_mux[7] => Nbit_reg:mux_reg.in_1[7]
in_mux[8] => Nbit_reg:mux_reg.in_1[8]
in_mux[9] => Nbit_reg:mux_reg.in_1[9]
in_mux[10] => Nbit_reg:mux_reg.in_1[10]
in_mux[11] => Nbit_reg:mux_reg.in_1[11]
in_mux[12] => Nbit_reg:mux_reg.in_1[12]
in_mux[13] => Nbit_reg:mux_reg.in_1[13]
in_mux[14] => Nbit_reg:mux_reg.in_1[14]
in_mux[15] => Nbit_reg:mux_reg.in_1[15]
in_mux[16] => Nbit_reg:mux_reg.in_1[16]
in_mux[17] => Nbit_reg:mux_reg.in_1[17]
in_mux[18] => Nbit_reg:mux_reg.in_1[18]
in_mux[19] => Nbit_reg:mux_reg.in_1[19]
in_mux[20] => Nbit_reg:mux_reg.in_1[20]
in_mux[21] => Nbit_reg:mux_reg.in_1[21]
in_mux[22] => Nbit_reg:mux_reg.in_1[22]
in_mux[23] => Nbit_reg:mux_reg.in_1[23]
in_mux[24] => Nbit_reg:mux_reg.in_1[24]
in_mux[25] => Nbit_reg:mux_reg.in_1[25]
in_mux[26] => Nbit_reg:mux_reg.in_1[26]
in_mux[27] => Nbit_reg:mux_reg.in_1[27]
in_mux[28] => Nbit_reg:mux_reg.in_1[28]
in_mux[29] => Nbit_reg:mux_reg.in_1[29]
in_mux[30] => Nbit_reg:mux_reg.in_1[30]
in_mux[31] => Nbit_reg:mux_reg.in_1[31]
in_alu[0] => Nbit_reg:alu_reg.in_1[0]
in_alu[1] => Nbit_reg:alu_reg.in_1[1]
in_alu[2] => Nbit_reg:alu_reg.in_1[2]
in_alu[3] => Nbit_reg:alu_reg.in_1[3]
in_alu[4] => Nbit_reg:alu_reg.in_1[4]
in_alu[5] => Nbit_reg:alu_reg.in_1[5]
in_alu[6] => Nbit_reg:alu_reg.in_1[6]
in_alu[7] => Nbit_reg:alu_reg.in_1[7]
in_alu[8] => Nbit_reg:alu_reg.in_1[8]
in_alu[9] => Nbit_reg:alu_reg.in_1[9]
in_alu[10] => Nbit_reg:alu_reg.in_1[10]
in_alu[11] => Nbit_reg:alu_reg.in_1[11]
in_alu[12] => Nbit_reg:alu_reg.in_1[12]
in_alu[13] => Nbit_reg:alu_reg.in_1[13]
in_alu[14] => Nbit_reg:alu_reg.in_1[14]
in_alu[15] => Nbit_reg:alu_reg.in_1[15]
in_alu[16] => Nbit_reg:alu_reg.in_1[16]
in_alu[17] => Nbit_reg:alu_reg.in_1[17]
in_alu[18] => Nbit_reg:alu_reg.in_1[18]
in_alu[19] => Nbit_reg:alu_reg.in_1[19]
in_alu[20] => Nbit_reg:alu_reg.in_1[20]
in_alu[21] => Nbit_reg:alu_reg.in_1[21]
in_alu[22] => Nbit_reg:alu_reg.in_1[22]
in_alu[23] => Nbit_reg:alu_reg.in_1[23]
in_alu[24] => Nbit_reg:alu_reg.in_1[24]
in_alu[25] => Nbit_reg:alu_reg.in_1[25]
in_alu[26] => Nbit_reg:alu_reg.in_1[26]
in_alu[27] => Nbit_reg:alu_reg.in_1[27]
in_alu[28] => Nbit_reg:alu_reg.in_1[28]
in_alu[29] => Nbit_reg:alu_reg.in_1[29]
in_alu[30] => Nbit_reg:alu_reg.in_1[30]
in_alu[31] => Nbit_reg:alu_reg.in_1[31]
in_zero => Nbit_reg:zero_reg.in_1[0]
in_PC_offset[0] => Nbit_reg:PC_offset_reg.in_1[0]
in_PC_offset[1] => Nbit_reg:PC_offset_reg.in_1[1]
in_PC_offset[2] => Nbit_reg:PC_offset_reg.in_1[2]
in_PC_offset[3] => Nbit_reg:PC_offset_reg.in_1[3]
in_PC_offset[4] => Nbit_reg:PC_offset_reg.in_1[4]
in_PC_offset[5] => Nbit_reg:PC_offset_reg.in_1[5]
in_PC_offset[6] => Nbit_reg:PC_offset_reg.in_1[6]
in_PC_offset[7] => Nbit_reg:PC_offset_reg.in_1[7]
in_PC_offset[8] => Nbit_reg:PC_offset_reg.in_1[8]
in_PC_offset[9] => Nbit_reg:PC_offset_reg.in_1[9]
in_PC_offset[10] => Nbit_reg:PC_offset_reg.in_1[10]
in_PC_offset[11] => Nbit_reg:PC_offset_reg.in_1[11]
in_PC_offset[12] => Nbit_reg:PC_offset_reg.in_1[12]
in_PC_offset[13] => Nbit_reg:PC_offset_reg.in_1[13]
in_PC_offset[14] => Nbit_reg:PC_offset_reg.in_1[14]
in_PC_offset[15] => Nbit_reg:PC_offset_reg.in_1[15]
in_PC_offset[16] => Nbit_reg:PC_offset_reg.in_1[16]
in_PC_offset[17] => Nbit_reg:PC_offset_reg.in_1[17]
in_PC_offset[18] => Nbit_reg:PC_offset_reg.in_1[18]
in_PC_offset[19] => Nbit_reg:PC_offset_reg.in_1[19]
in_PC_offset[20] => Nbit_reg:PC_offset_reg.in_1[20]
in_PC_offset[21] => Nbit_reg:PC_offset_reg.in_1[21]
in_PC_offset[22] => Nbit_reg:PC_offset_reg.in_1[22]
in_PC_offset[23] => Nbit_reg:PC_offset_reg.in_1[23]
in_PC_offset[24] => Nbit_reg:PC_offset_reg.in_1[24]
in_PC_offset[25] => Nbit_reg:PC_offset_reg.in_1[25]
in_PC_offset[26] => Nbit_reg:PC_offset_reg.in_1[26]
in_PC_offset[27] => Nbit_reg:PC_offset_reg.in_1[27]
in_PC_offset[28] => Nbit_reg:PC_offset_reg.in_1[28]
in_PC_offset[29] => Nbit_reg:PC_offset_reg.in_1[29]
in_PC_offset[30] => Nbit_reg:PC_offset_reg.in_1[30]
in_PC_offset[31] => Nbit_reg:PC_offset_reg.in_1[31]
in_instruct[0] => instruct_in[0].DATAA
in_instruct[1] => instruct_in[1].DATAA
in_instruct[2] => instruct_in[2].DATAA
in_instruct[3] => instruct_in[3].DATAA
in_instruct[4] => instruct_in[4].DATAA
in_instruct[5] => instruct_in[5].DATAA
in_instruct[6] => instruct_in[6].DATAA
in_instruct[7] => instruct_in[7].DATAA
in_instruct[8] => instruct_in[8].DATAA
in_instruct[9] => instruct_in[9].DATAA
in_instruct[10] => instruct_in[10].DATAA
in_instruct[11] => instruct_in[11].DATAA
in_instruct[12] => instruct_in[12].DATAA
in_instruct[13] => instruct_in[13].DATAA
in_instruct[14] => instruct_in[14].DATAA
in_instruct[15] => instruct_in[15].DATAA
in_instruct[16] => instruct_in[16].DATAA
in_instruct[17] => instruct_in[17].DATAA
in_instruct[18] => instruct_in[18].DATAA
in_instruct[19] => instruct_in[19].DATAA
in_instruct[20] => instruct_in[20].DATAA
in_instruct[21] => instruct_in[21].DATAA
in_instruct[22] => instruct_in[22].DATAA
in_instruct[23] => instruct_in[23].DATAA
in_instruct[24] => instruct_in[24].DATAA
in_instruct[25] => instruct_in[25].DATAA
in_instruct[26] => instruct_in[26].DATAA
in_instruct[27] => instruct_in[27].DATAA
in_instruct[28] => instruct_in[28].DATAA
in_instruct[29] => instruct_in[29].DATAA
in_instruct[30] => instruct_in[30].DATAA
in_instruct[31] => instruct_in[31].DATAA
in_flush_execute => regWrite_in.OUTPUTSELECT
in_flush_execute => regWrite_addr_in[4].OUTPUTSELECT
in_flush_execute => regWrite_addr_in[3].OUTPUTSELECT
in_flush_execute => regWrite_addr_in[2].OUTPUTSELECT
in_flush_execute => regWrite_addr_in[1].OUTPUTSELECT
in_flush_execute => regWrite_addr_in[0].OUTPUTSELECT
in_flush_execute => MemWrite_in.OUTPUTSELECT
in_flush_execute => jump_in.OUTPUTSELECT
in_flush_execute => PCReg_in.OUTPUTSELECT
in_flush_execute => data1_in[31].OUTPUTSELECT
in_flush_execute => data1_in[30].OUTPUTSELECT
in_flush_execute => data1_in[29].OUTPUTSELECT
in_flush_execute => data1_in[28].OUTPUTSELECT
in_flush_execute => data1_in[27].OUTPUTSELECT
in_flush_execute => data1_in[26].OUTPUTSELECT
in_flush_execute => data1_in[25].OUTPUTSELECT
in_flush_execute => data1_in[24].OUTPUTSELECT
in_flush_execute => data1_in[23].OUTPUTSELECT
in_flush_execute => data1_in[22].OUTPUTSELECT
in_flush_execute => data1_in[21].OUTPUTSELECT
in_flush_execute => data1_in[20].OUTPUTSELECT
in_flush_execute => data1_in[19].OUTPUTSELECT
in_flush_execute => data1_in[18].OUTPUTSELECT
in_flush_execute => data1_in[17].OUTPUTSELECT
in_flush_execute => data1_in[16].OUTPUTSELECT
in_flush_execute => data1_in[15].OUTPUTSELECT
in_flush_execute => data1_in[14].OUTPUTSELECT
in_flush_execute => data1_in[13].OUTPUTSELECT
in_flush_execute => data1_in[12].OUTPUTSELECT
in_flush_execute => data1_in[11].OUTPUTSELECT
in_flush_execute => data1_in[10].OUTPUTSELECT
in_flush_execute => data1_in[9].OUTPUTSELECT
in_flush_execute => data1_in[8].OUTPUTSELECT
in_flush_execute => data1_in[7].OUTPUTSELECT
in_flush_execute => data1_in[6].OUTPUTSELECT
in_flush_execute => data1_in[5].OUTPUTSELECT
in_flush_execute => data1_in[4].OUTPUTSELECT
in_flush_execute => data1_in[3].OUTPUTSELECT
in_flush_execute => data1_in[2].OUTPUTSELECT
in_flush_execute => data1_in[1].OUTPUTSELECT
in_flush_execute => data1_in[0].OUTPUTSELECT
in_flush_execute => data2_in[31].OUTPUTSELECT
in_flush_execute => data2_in[30].OUTPUTSELECT
in_flush_execute => data2_in[29].OUTPUTSELECT
in_flush_execute => data2_in[28].OUTPUTSELECT
in_flush_execute => data2_in[27].OUTPUTSELECT
in_flush_execute => data2_in[26].OUTPUTSELECT
in_flush_execute => data2_in[25].OUTPUTSELECT
in_flush_execute => data2_in[24].OUTPUTSELECT
in_flush_execute => data2_in[23].OUTPUTSELECT
in_flush_execute => data2_in[22].OUTPUTSELECT
in_flush_execute => data2_in[21].OUTPUTSELECT
in_flush_execute => data2_in[20].OUTPUTSELECT
in_flush_execute => data2_in[19].OUTPUTSELECT
in_flush_execute => data2_in[18].OUTPUTSELECT
in_flush_execute => data2_in[17].OUTPUTSELECT
in_flush_execute => data2_in[16].OUTPUTSELECT
in_flush_execute => data2_in[15].OUTPUTSELECT
in_flush_execute => data2_in[14].OUTPUTSELECT
in_flush_execute => data2_in[13].OUTPUTSELECT
in_flush_execute => data2_in[12].OUTPUTSELECT
in_flush_execute => data2_in[11].OUTPUTSELECT
in_flush_execute => data2_in[10].OUTPUTSELECT
in_flush_execute => data2_in[9].OUTPUTSELECT
in_flush_execute => data2_in[8].OUTPUTSELECT
in_flush_execute => data2_in[7].OUTPUTSELECT
in_flush_execute => data2_in[6].OUTPUTSELECT
in_flush_execute => data2_in[5].OUTPUTSELECT
in_flush_execute => data2_in[4].OUTPUTSELECT
in_flush_execute => data2_in[3].OUTPUTSELECT
in_flush_execute => data2_in[2].OUTPUTSELECT
in_flush_execute => data2_in[1].OUTPUTSELECT
in_flush_execute => data2_in[0].OUTPUTSELECT
in_flush_execute => MemtoReg_in.OUTPUTSELECT
in_flush_execute => load_in[2].OUTPUTSELECT
in_flush_execute => load_in[1].OUTPUTSELECT
in_flush_execute => load_in[0].OUTPUTSELECT
in_flush_execute => halt_in.OUTPUTSELECT
in_flush_execute => branch_in.OUTPUTSELECT
in_flush_execute => instruct_in[31].OUTPUTSELECT
in_flush_execute => instruct_in[30].OUTPUTSELECT
in_flush_execute => instruct_in[29].OUTPUTSELECT
in_flush_execute => instruct_in[28].OUTPUTSELECT
in_flush_execute => instruct_in[27].OUTPUTSELECT
in_flush_execute => instruct_in[26].OUTPUTSELECT
in_flush_execute => instruct_in[25].OUTPUTSELECT
in_flush_execute => instruct_in[24].OUTPUTSELECT
in_flush_execute => instruct_in[23].OUTPUTSELECT
in_flush_execute => instruct_in[22].OUTPUTSELECT
in_flush_execute => instruct_in[21].OUTPUTSELECT
in_flush_execute => instruct_in[20].OUTPUTSELECT
in_flush_execute => instruct_in[19].OUTPUTSELECT
in_flush_execute => instruct_in[18].OUTPUTSELECT
in_flush_execute => instruct_in[17].OUTPUTSELECT
in_flush_execute => instruct_in[16].OUTPUTSELECT
in_flush_execute => instruct_in[15].OUTPUTSELECT
in_flush_execute => instruct_in[14].OUTPUTSELECT
in_flush_execute => instruct_in[13].OUTPUTSELECT
in_flush_execute => instruct_in[12].OUTPUTSELECT
in_flush_execute => instruct_in[11].OUTPUTSELECT
in_flush_execute => instruct_in[10].OUTPUTSELECT
in_flush_execute => instruct_in[9].OUTPUTSELECT
in_flush_execute => instruct_in[8].OUTPUTSELECT
in_flush_execute => instruct_in[7].OUTPUTSELECT
in_flush_execute => instruct_in[6].OUTPUTSELECT
in_flush_execute => instruct_in[5].OUTPUTSELECT
in_flush_execute => instruct_in[4].OUTPUTSELECT
in_flush_execute => instruct_in[3].OUTPUTSELECT
in_flush_execute => instruct_in[2].OUTPUTSELECT
in_flush_execute => instruct_in[1].OUTPUTSELECT
in_flush_execute => instruct_in[0].OUTPUTSELECT
WE => Nbit_reg:ImmType_reg.WE
WE => Nbit_reg:MemWrite_reg.WE
WE => Nbit_reg:regWrite_reg.WE
WE => Nbit_reg:regWrite_addr_reg.WE
WE => Nbit_reg:imm_sel_reg.WE
WE => Nbit_reg:branch_type_reg.WE
WE => Nbit_reg:jump_reg.WE
WE => Nbit_reg:branch_reg.WE
WE => Nbit_reg:PCReg_reg.WE
WE => Nbit_reg:data1_reg.WE
WE => Nbit_reg:data2_reg.WE
WE => Nbit_reg:extender_reg.WE
WE => Nbit_reg:halt_reg.WE
WE => Nbit_reg:MemtoReg_reg.WE
WE => Nbit_reg:load_reg.WE
WE => Nbit_reg:mux_reg.WE
WE => Nbit_reg:alu_reg.WE
WE => Nbit_reg:zero_reg.WE
WE => Nbit_reg:PC_offset_reg.WE
WE => Nbit_reg:instruct_reg.WE
out_ImmType[0] <= Nbit_reg:ImmType_reg.out_1[0]
out_ImmType[1] <= Nbit_reg:ImmType_reg.out_1[1]
out_ImmType[2] <= Nbit_reg:ImmType_reg.out_1[2]
out_MemWrite <= Nbit_reg:MemWrite_reg.out_1[0]
out_regWrite <= Nbit_reg:regWrite_reg.out_1[0]
out_regWrite_addr[0] <= Nbit_reg:regWrite_addr_reg.out_1[0]
out_regWrite_addr[1] <= Nbit_reg:regWrite_addr_reg.out_1[1]
out_regWrite_addr[2] <= Nbit_reg:regWrite_addr_reg.out_1[2]
out_regWrite_addr[3] <= Nbit_reg:regWrite_addr_reg.out_1[3]
out_regWrite_addr[4] <= Nbit_reg:regWrite_addr_reg.out_1[4]
out_imm_sel[0] <= Nbit_reg:imm_sel_reg.out_1[0]
out_imm_sel[1] <= Nbit_reg:imm_sel_reg.out_1[1]
out_branch_type[0] <= Nbit_reg:branch_type_reg.out_1[0]
out_branch_type[1] <= Nbit_reg:branch_type_reg.out_1[1]
out_branch_type[2] <= Nbit_reg:branch_type_reg.out_1[2]
out_jump <= Nbit_reg:jump_reg.out_1[0]
out_branch <= Nbit_reg:branch_reg.out_1[0]
out_PCReg <= Nbit_reg:PCReg_reg.out_1[0]
out_data1[0] <= Nbit_reg:data1_reg.out_1[0]
out_data1[1] <= Nbit_reg:data1_reg.out_1[1]
out_data1[2] <= Nbit_reg:data1_reg.out_1[2]
out_data1[3] <= Nbit_reg:data1_reg.out_1[3]
out_data1[4] <= Nbit_reg:data1_reg.out_1[4]
out_data1[5] <= Nbit_reg:data1_reg.out_1[5]
out_data1[6] <= Nbit_reg:data1_reg.out_1[6]
out_data1[7] <= Nbit_reg:data1_reg.out_1[7]
out_data1[8] <= Nbit_reg:data1_reg.out_1[8]
out_data1[9] <= Nbit_reg:data1_reg.out_1[9]
out_data1[10] <= Nbit_reg:data1_reg.out_1[10]
out_data1[11] <= Nbit_reg:data1_reg.out_1[11]
out_data1[12] <= Nbit_reg:data1_reg.out_1[12]
out_data1[13] <= Nbit_reg:data1_reg.out_1[13]
out_data1[14] <= Nbit_reg:data1_reg.out_1[14]
out_data1[15] <= Nbit_reg:data1_reg.out_1[15]
out_data1[16] <= Nbit_reg:data1_reg.out_1[16]
out_data1[17] <= Nbit_reg:data1_reg.out_1[17]
out_data1[18] <= Nbit_reg:data1_reg.out_1[18]
out_data1[19] <= Nbit_reg:data1_reg.out_1[19]
out_data1[20] <= Nbit_reg:data1_reg.out_1[20]
out_data1[21] <= Nbit_reg:data1_reg.out_1[21]
out_data1[22] <= Nbit_reg:data1_reg.out_1[22]
out_data1[23] <= Nbit_reg:data1_reg.out_1[23]
out_data1[24] <= Nbit_reg:data1_reg.out_1[24]
out_data1[25] <= Nbit_reg:data1_reg.out_1[25]
out_data1[26] <= Nbit_reg:data1_reg.out_1[26]
out_data1[27] <= Nbit_reg:data1_reg.out_1[27]
out_data1[28] <= Nbit_reg:data1_reg.out_1[28]
out_data1[29] <= Nbit_reg:data1_reg.out_1[29]
out_data1[30] <= Nbit_reg:data1_reg.out_1[30]
out_data1[31] <= Nbit_reg:data1_reg.out_1[31]
out_data2[0] <= Nbit_reg:data2_reg.out_1[0]
out_data2[1] <= Nbit_reg:data2_reg.out_1[1]
out_data2[2] <= Nbit_reg:data2_reg.out_1[2]
out_data2[3] <= Nbit_reg:data2_reg.out_1[3]
out_data2[4] <= Nbit_reg:data2_reg.out_1[4]
out_data2[5] <= Nbit_reg:data2_reg.out_1[5]
out_data2[6] <= Nbit_reg:data2_reg.out_1[6]
out_data2[7] <= Nbit_reg:data2_reg.out_1[7]
out_data2[8] <= Nbit_reg:data2_reg.out_1[8]
out_data2[9] <= Nbit_reg:data2_reg.out_1[9]
out_data2[10] <= Nbit_reg:data2_reg.out_1[10]
out_data2[11] <= Nbit_reg:data2_reg.out_1[11]
out_data2[12] <= Nbit_reg:data2_reg.out_1[12]
out_data2[13] <= Nbit_reg:data2_reg.out_1[13]
out_data2[14] <= Nbit_reg:data2_reg.out_1[14]
out_data2[15] <= Nbit_reg:data2_reg.out_1[15]
out_data2[16] <= Nbit_reg:data2_reg.out_1[16]
out_data2[17] <= Nbit_reg:data2_reg.out_1[17]
out_data2[18] <= Nbit_reg:data2_reg.out_1[18]
out_data2[19] <= Nbit_reg:data2_reg.out_1[19]
out_data2[20] <= Nbit_reg:data2_reg.out_1[20]
out_data2[21] <= Nbit_reg:data2_reg.out_1[21]
out_data2[22] <= Nbit_reg:data2_reg.out_1[22]
out_data2[23] <= Nbit_reg:data2_reg.out_1[23]
out_data2[24] <= Nbit_reg:data2_reg.out_1[24]
out_data2[25] <= Nbit_reg:data2_reg.out_1[25]
out_data2[26] <= Nbit_reg:data2_reg.out_1[26]
out_data2[27] <= Nbit_reg:data2_reg.out_1[27]
out_data2[28] <= Nbit_reg:data2_reg.out_1[28]
out_data2[29] <= Nbit_reg:data2_reg.out_1[29]
out_data2[30] <= Nbit_reg:data2_reg.out_1[30]
out_data2[31] <= Nbit_reg:data2_reg.out_1[31]
out_extender[0] <= Nbit_reg:extender_reg.out_1[0]
out_extender[1] <= Nbit_reg:extender_reg.out_1[1]
out_extender[2] <= Nbit_reg:extender_reg.out_1[2]
out_extender[3] <= Nbit_reg:extender_reg.out_1[3]
out_extender[4] <= Nbit_reg:extender_reg.out_1[4]
out_extender[5] <= Nbit_reg:extender_reg.out_1[5]
out_extender[6] <= Nbit_reg:extender_reg.out_1[6]
out_extender[7] <= Nbit_reg:extender_reg.out_1[7]
out_extender[8] <= Nbit_reg:extender_reg.out_1[8]
out_extender[9] <= Nbit_reg:extender_reg.out_1[9]
out_extender[10] <= Nbit_reg:extender_reg.out_1[10]
out_extender[11] <= Nbit_reg:extender_reg.out_1[11]
out_extender[12] <= Nbit_reg:extender_reg.out_1[12]
out_extender[13] <= Nbit_reg:extender_reg.out_1[13]
out_extender[14] <= Nbit_reg:extender_reg.out_1[14]
out_extender[15] <= Nbit_reg:extender_reg.out_1[15]
out_extender[16] <= Nbit_reg:extender_reg.out_1[16]
out_extender[17] <= Nbit_reg:extender_reg.out_1[17]
out_extender[18] <= Nbit_reg:extender_reg.out_1[18]
out_extender[19] <= Nbit_reg:extender_reg.out_1[19]
out_extender[20] <= Nbit_reg:extender_reg.out_1[20]
out_extender[21] <= Nbit_reg:extender_reg.out_1[21]
out_extender[22] <= Nbit_reg:extender_reg.out_1[22]
out_extender[23] <= Nbit_reg:extender_reg.out_1[23]
out_extender[24] <= Nbit_reg:extender_reg.out_1[24]
out_extender[25] <= Nbit_reg:extender_reg.out_1[25]
out_extender[26] <= Nbit_reg:extender_reg.out_1[26]
out_extender[27] <= Nbit_reg:extender_reg.out_1[27]
out_extender[28] <= Nbit_reg:extender_reg.out_1[28]
out_extender[29] <= Nbit_reg:extender_reg.out_1[29]
out_extender[30] <= Nbit_reg:extender_reg.out_1[30]
out_extender[31] <= Nbit_reg:extender_reg.out_1[31]
out_halt <= Nbit_reg:halt_reg.out_1[0]
out_MemtoReg <= Nbit_reg:MemtoReg_reg.out_1[0]
out_load[0] <= Nbit_reg:load_reg.out_1[0]
out_load[1] <= Nbit_reg:load_reg.out_1[1]
out_load[2] <= Nbit_reg:load_reg.out_1[2]
out_mux[0] <= Nbit_reg:mux_reg.out_1[0]
out_mux[1] <= Nbit_reg:mux_reg.out_1[1]
out_mux[2] <= Nbit_reg:mux_reg.out_1[2]
out_mux[3] <= Nbit_reg:mux_reg.out_1[3]
out_mux[4] <= Nbit_reg:mux_reg.out_1[4]
out_mux[5] <= Nbit_reg:mux_reg.out_1[5]
out_mux[6] <= Nbit_reg:mux_reg.out_1[6]
out_mux[7] <= Nbit_reg:mux_reg.out_1[7]
out_mux[8] <= Nbit_reg:mux_reg.out_1[8]
out_mux[9] <= Nbit_reg:mux_reg.out_1[9]
out_mux[10] <= Nbit_reg:mux_reg.out_1[10]
out_mux[11] <= Nbit_reg:mux_reg.out_1[11]
out_mux[12] <= Nbit_reg:mux_reg.out_1[12]
out_mux[13] <= Nbit_reg:mux_reg.out_1[13]
out_mux[14] <= Nbit_reg:mux_reg.out_1[14]
out_mux[15] <= Nbit_reg:mux_reg.out_1[15]
out_mux[16] <= Nbit_reg:mux_reg.out_1[16]
out_mux[17] <= Nbit_reg:mux_reg.out_1[17]
out_mux[18] <= Nbit_reg:mux_reg.out_1[18]
out_mux[19] <= Nbit_reg:mux_reg.out_1[19]
out_mux[20] <= Nbit_reg:mux_reg.out_1[20]
out_mux[21] <= Nbit_reg:mux_reg.out_1[21]
out_mux[22] <= Nbit_reg:mux_reg.out_1[22]
out_mux[23] <= Nbit_reg:mux_reg.out_1[23]
out_mux[24] <= Nbit_reg:mux_reg.out_1[24]
out_mux[25] <= Nbit_reg:mux_reg.out_1[25]
out_mux[26] <= Nbit_reg:mux_reg.out_1[26]
out_mux[27] <= Nbit_reg:mux_reg.out_1[27]
out_mux[28] <= Nbit_reg:mux_reg.out_1[28]
out_mux[29] <= Nbit_reg:mux_reg.out_1[29]
out_mux[30] <= Nbit_reg:mux_reg.out_1[30]
out_mux[31] <= Nbit_reg:mux_reg.out_1[31]
out_alu[0] <= Nbit_reg:alu_reg.out_1[0]
out_alu[1] <= Nbit_reg:alu_reg.out_1[1]
out_alu[2] <= Nbit_reg:alu_reg.out_1[2]
out_alu[3] <= Nbit_reg:alu_reg.out_1[3]
out_alu[4] <= Nbit_reg:alu_reg.out_1[4]
out_alu[5] <= Nbit_reg:alu_reg.out_1[5]
out_alu[6] <= Nbit_reg:alu_reg.out_1[6]
out_alu[7] <= Nbit_reg:alu_reg.out_1[7]
out_alu[8] <= Nbit_reg:alu_reg.out_1[8]
out_alu[9] <= Nbit_reg:alu_reg.out_1[9]
out_alu[10] <= Nbit_reg:alu_reg.out_1[10]
out_alu[11] <= Nbit_reg:alu_reg.out_1[11]
out_alu[12] <= Nbit_reg:alu_reg.out_1[12]
out_alu[13] <= Nbit_reg:alu_reg.out_1[13]
out_alu[14] <= Nbit_reg:alu_reg.out_1[14]
out_alu[15] <= Nbit_reg:alu_reg.out_1[15]
out_alu[16] <= Nbit_reg:alu_reg.out_1[16]
out_alu[17] <= Nbit_reg:alu_reg.out_1[17]
out_alu[18] <= Nbit_reg:alu_reg.out_1[18]
out_alu[19] <= Nbit_reg:alu_reg.out_1[19]
out_alu[20] <= Nbit_reg:alu_reg.out_1[20]
out_alu[21] <= Nbit_reg:alu_reg.out_1[21]
out_alu[22] <= Nbit_reg:alu_reg.out_1[22]
out_alu[23] <= Nbit_reg:alu_reg.out_1[23]
out_alu[24] <= Nbit_reg:alu_reg.out_1[24]
out_alu[25] <= Nbit_reg:alu_reg.out_1[25]
out_alu[26] <= Nbit_reg:alu_reg.out_1[26]
out_alu[27] <= Nbit_reg:alu_reg.out_1[27]
out_alu[28] <= Nbit_reg:alu_reg.out_1[28]
out_alu[29] <= Nbit_reg:alu_reg.out_1[29]
out_alu[30] <= Nbit_reg:alu_reg.out_1[30]
out_alu[31] <= Nbit_reg:alu_reg.out_1[31]
out_zero <= Nbit_reg:zero_reg.out_1[0]
out_PC_offset[0] <= Nbit_reg:PC_offset_reg.out_1[0]
out_PC_offset[1] <= Nbit_reg:PC_offset_reg.out_1[1]
out_PC_offset[2] <= Nbit_reg:PC_offset_reg.out_1[2]
out_PC_offset[3] <= Nbit_reg:PC_offset_reg.out_1[3]
out_PC_offset[4] <= Nbit_reg:PC_offset_reg.out_1[4]
out_PC_offset[5] <= Nbit_reg:PC_offset_reg.out_1[5]
out_PC_offset[6] <= Nbit_reg:PC_offset_reg.out_1[6]
out_PC_offset[7] <= Nbit_reg:PC_offset_reg.out_1[7]
out_PC_offset[8] <= Nbit_reg:PC_offset_reg.out_1[8]
out_PC_offset[9] <= Nbit_reg:PC_offset_reg.out_1[9]
out_PC_offset[10] <= Nbit_reg:PC_offset_reg.out_1[10]
out_PC_offset[11] <= Nbit_reg:PC_offset_reg.out_1[11]
out_PC_offset[12] <= Nbit_reg:PC_offset_reg.out_1[12]
out_PC_offset[13] <= Nbit_reg:PC_offset_reg.out_1[13]
out_PC_offset[14] <= Nbit_reg:PC_offset_reg.out_1[14]
out_PC_offset[15] <= Nbit_reg:PC_offset_reg.out_1[15]
out_PC_offset[16] <= Nbit_reg:PC_offset_reg.out_1[16]
out_PC_offset[17] <= Nbit_reg:PC_offset_reg.out_1[17]
out_PC_offset[18] <= Nbit_reg:PC_offset_reg.out_1[18]
out_PC_offset[19] <= Nbit_reg:PC_offset_reg.out_1[19]
out_PC_offset[20] <= Nbit_reg:PC_offset_reg.out_1[20]
out_PC_offset[21] <= Nbit_reg:PC_offset_reg.out_1[21]
out_PC_offset[22] <= Nbit_reg:PC_offset_reg.out_1[22]
out_PC_offset[23] <= Nbit_reg:PC_offset_reg.out_1[23]
out_PC_offset[24] <= Nbit_reg:PC_offset_reg.out_1[24]
out_PC_offset[25] <= Nbit_reg:PC_offset_reg.out_1[25]
out_PC_offset[26] <= Nbit_reg:PC_offset_reg.out_1[26]
out_PC_offset[27] <= Nbit_reg:PC_offset_reg.out_1[27]
out_PC_offset[28] <= Nbit_reg:PC_offset_reg.out_1[28]
out_PC_offset[29] <= Nbit_reg:PC_offset_reg.out_1[29]
out_PC_offset[30] <= Nbit_reg:PC_offset_reg.out_1[30]
out_PC_offset[31] <= Nbit_reg:PC_offset_reg.out_1[31]
out_instruct[0] <= Nbit_reg:instruct_reg.out_1[0]
out_instruct[1] <= Nbit_reg:instruct_reg.out_1[1]
out_instruct[2] <= Nbit_reg:instruct_reg.out_1[2]
out_instruct[3] <= Nbit_reg:instruct_reg.out_1[3]
out_instruct[4] <= Nbit_reg:instruct_reg.out_1[4]
out_instruct[5] <= Nbit_reg:instruct_reg.out_1[5]
out_instruct[6] <= Nbit_reg:instruct_reg.out_1[6]
out_instruct[7] <= Nbit_reg:instruct_reg.out_1[7]
out_instruct[8] <= Nbit_reg:instruct_reg.out_1[8]
out_instruct[9] <= Nbit_reg:instruct_reg.out_1[9]
out_instruct[10] <= Nbit_reg:instruct_reg.out_1[10]
out_instruct[11] <= Nbit_reg:instruct_reg.out_1[11]
out_instruct[12] <= Nbit_reg:instruct_reg.out_1[12]
out_instruct[13] <= Nbit_reg:instruct_reg.out_1[13]
out_instruct[14] <= Nbit_reg:instruct_reg.out_1[14]
out_instruct[15] <= Nbit_reg:instruct_reg.out_1[15]
out_instruct[16] <= Nbit_reg:instruct_reg.out_1[16]
out_instruct[17] <= Nbit_reg:instruct_reg.out_1[17]
out_instruct[18] <= Nbit_reg:instruct_reg.out_1[18]
out_instruct[19] <= Nbit_reg:instruct_reg.out_1[19]
out_instruct[20] <= Nbit_reg:instruct_reg.out_1[20]
out_instruct[21] <= Nbit_reg:instruct_reg.out_1[21]
out_instruct[22] <= Nbit_reg:instruct_reg.out_1[22]
out_instruct[23] <= Nbit_reg:instruct_reg.out_1[23]
out_instruct[24] <= Nbit_reg:instruct_reg.out_1[24]
out_instruct[25] <= Nbit_reg:instruct_reg.out_1[25]
out_instruct[26] <= Nbit_reg:instruct_reg.out_1[26]
out_instruct[27] <= Nbit_reg:instruct_reg.out_1[27]
out_instruct[28] <= Nbit_reg:instruct_reg.out_1[28]
out_instruct[29] <= Nbit_reg:instruct_reg.out_1[29]
out_instruct[30] <= Nbit_reg:instruct_reg.out_1[30]
out_instruct[31] <= Nbit_reg:instruct_reg.out_1[31]
RST => Nbit_reg:ImmType_reg.RST
RST => Nbit_reg:MemWrite_reg.RST
RST => Nbit_reg:regWrite_reg.RST
RST => Nbit_reg:regWrite_addr_reg.RST
RST => Nbit_reg:imm_sel_reg.RST
RST => Nbit_reg:branch_type_reg.RST
RST => Nbit_reg:jump_reg.RST
RST => Nbit_reg:branch_reg.RST
RST => Nbit_reg:PCReg_reg.RST
RST => Nbit_reg:data1_reg.RST
RST => Nbit_reg:data2_reg.RST
RST => Nbit_reg:extender_reg.RST
RST => Nbit_reg:halt_reg.RST
RST => Nbit_reg:MemtoReg_reg.RST
RST => Nbit_reg:load_reg.RST
RST => Nbit_reg:mux_reg.RST
RST => Nbit_reg:alu_reg.RST
RST => Nbit_reg:zero_reg.RST
RST => Nbit_reg:PC_offset_reg.RST
RST => Nbit_reg:instruct_reg.RST
CLK => Nbit_reg:ImmType_reg.CLK
CLK => Nbit_reg:MemWrite_reg.CLK
CLK => Nbit_reg:regWrite_reg.CLK
CLK => Nbit_reg:regWrite_addr_reg.CLK
CLK => Nbit_reg:imm_sel_reg.CLK
CLK => Nbit_reg:branch_type_reg.CLK
CLK => Nbit_reg:jump_reg.CLK
CLK => Nbit_reg:branch_reg.CLK
CLK => Nbit_reg:PCReg_reg.CLK
CLK => Nbit_reg:data1_reg.CLK
CLK => Nbit_reg:data2_reg.CLK
CLK => Nbit_reg:extender_reg.CLK
CLK => Nbit_reg:halt_reg.CLK
CLK => Nbit_reg:MemtoReg_reg.CLK
CLK => Nbit_reg:load_reg.CLK
CLK => Nbit_reg:mux_reg.CLK
CLK => Nbit_reg:alu_reg.CLK
CLK => Nbit_reg:zero_reg.CLK
CLK => Nbit_reg:PC_offset_reg.CLK
CLK => Nbit_reg:instruct_reg.CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:ImmType_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:ImmType_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:ImmType_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:ImmType_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:MemWrite_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:MemWrite_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:regWrite_addr_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:imm_sel_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:imm_sel_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:imm_sel_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:branch_type_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:branch_type_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:branch_type_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:branch_type_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:jump_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:branch_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PCReg_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data1_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:data2_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:extender_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:halt_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:halt_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:MemtoReg_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:MemtoReg_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:load_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:zero_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:PC_offset_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|EX_MEM:reg_EX_MEM|Nbit_reg:instruct_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|RISCV_Processor|MEM_WB:reg_MEM_WB
in_dmem[0] => Nbit_reg:dmem_reg.in_1[0]
in_dmem[1] => Nbit_reg:dmem_reg.in_1[1]
in_dmem[2] => Nbit_reg:dmem_reg.in_1[2]
in_dmem[3] => Nbit_reg:dmem_reg.in_1[3]
in_dmem[4] => Nbit_reg:dmem_reg.in_1[4]
in_dmem[5] => Nbit_reg:dmem_reg.in_1[5]
in_dmem[6] => Nbit_reg:dmem_reg.in_1[6]
in_dmem[7] => Nbit_reg:dmem_reg.in_1[7]
in_dmem[8] => Nbit_reg:dmem_reg.in_1[8]
in_dmem[9] => Nbit_reg:dmem_reg.in_1[9]
in_dmem[10] => Nbit_reg:dmem_reg.in_1[10]
in_dmem[11] => Nbit_reg:dmem_reg.in_1[11]
in_dmem[12] => Nbit_reg:dmem_reg.in_1[12]
in_dmem[13] => Nbit_reg:dmem_reg.in_1[13]
in_dmem[14] => Nbit_reg:dmem_reg.in_1[14]
in_dmem[15] => Nbit_reg:dmem_reg.in_1[15]
in_dmem[16] => Nbit_reg:dmem_reg.in_1[16]
in_dmem[17] => Nbit_reg:dmem_reg.in_1[17]
in_dmem[18] => Nbit_reg:dmem_reg.in_1[18]
in_dmem[19] => Nbit_reg:dmem_reg.in_1[19]
in_dmem[20] => Nbit_reg:dmem_reg.in_1[20]
in_dmem[21] => Nbit_reg:dmem_reg.in_1[21]
in_dmem[22] => Nbit_reg:dmem_reg.in_1[22]
in_dmem[23] => Nbit_reg:dmem_reg.in_1[23]
in_dmem[24] => Nbit_reg:dmem_reg.in_1[24]
in_dmem[25] => Nbit_reg:dmem_reg.in_1[25]
in_dmem[26] => Nbit_reg:dmem_reg.in_1[26]
in_dmem[27] => Nbit_reg:dmem_reg.in_1[27]
in_dmem[28] => Nbit_reg:dmem_reg.in_1[28]
in_dmem[29] => Nbit_reg:dmem_reg.in_1[29]
in_dmem[30] => Nbit_reg:dmem_reg.in_1[30]
in_dmem[31] => Nbit_reg:dmem_reg.in_1[31]
in_MemtoReg => Nbit_reg:MemtoReg_reg.in_1[0]
in_RegWrite => Nbit_reg:RegWrite_reg.in_1[0]
in_regWrite_addr[0] => Nbit_reg:RegWriteAddress_reg.in_1[0]
in_regWrite_addr[1] => Nbit_reg:RegWriteAddress_reg.in_1[1]
in_regWrite_addr[2] => Nbit_reg:RegWriteAddress_reg.in_1[2]
in_regWrite_addr[3] => Nbit_reg:RegWriteAddress_reg.in_1[3]
in_regWrite_addr[4] => Nbit_reg:RegWriteAddress_reg.in_1[4]
in_mux[0] => Nbit_reg:mux_reg.in_1[0]
in_mux[1] => Nbit_reg:mux_reg.in_1[1]
in_mux[2] => Nbit_reg:mux_reg.in_1[2]
in_mux[3] => Nbit_reg:mux_reg.in_1[3]
in_mux[4] => Nbit_reg:mux_reg.in_1[4]
in_mux[5] => Nbit_reg:mux_reg.in_1[5]
in_mux[6] => Nbit_reg:mux_reg.in_1[6]
in_mux[7] => Nbit_reg:mux_reg.in_1[7]
in_mux[8] => Nbit_reg:mux_reg.in_1[8]
in_mux[9] => Nbit_reg:mux_reg.in_1[9]
in_mux[10] => Nbit_reg:mux_reg.in_1[10]
in_mux[11] => Nbit_reg:mux_reg.in_1[11]
in_mux[12] => Nbit_reg:mux_reg.in_1[12]
in_mux[13] => Nbit_reg:mux_reg.in_1[13]
in_mux[14] => Nbit_reg:mux_reg.in_1[14]
in_mux[15] => Nbit_reg:mux_reg.in_1[15]
in_mux[16] => Nbit_reg:mux_reg.in_1[16]
in_mux[17] => Nbit_reg:mux_reg.in_1[17]
in_mux[18] => Nbit_reg:mux_reg.in_1[18]
in_mux[19] => Nbit_reg:mux_reg.in_1[19]
in_mux[20] => Nbit_reg:mux_reg.in_1[20]
in_mux[21] => Nbit_reg:mux_reg.in_1[21]
in_mux[22] => Nbit_reg:mux_reg.in_1[22]
in_mux[23] => Nbit_reg:mux_reg.in_1[23]
in_mux[24] => Nbit_reg:mux_reg.in_1[24]
in_mux[25] => Nbit_reg:mux_reg.in_1[25]
in_mux[26] => Nbit_reg:mux_reg.in_1[26]
in_mux[27] => Nbit_reg:mux_reg.in_1[27]
in_mux[28] => Nbit_reg:mux_reg.in_1[28]
in_mux[29] => Nbit_reg:mux_reg.in_1[29]
in_mux[30] => Nbit_reg:mux_reg.in_1[30]
in_mux[31] => Nbit_reg:mux_reg.in_1[31]
in_alu[0] => Nbit_reg:alu_reg.in_1[0]
in_alu[1] => Nbit_reg:alu_reg.in_1[1]
in_alu[2] => Nbit_reg:alu_reg.in_1[2]
in_alu[3] => Nbit_reg:alu_reg.in_1[3]
in_alu[4] => Nbit_reg:alu_reg.in_1[4]
in_alu[5] => Nbit_reg:alu_reg.in_1[5]
in_alu[6] => Nbit_reg:alu_reg.in_1[6]
in_alu[7] => Nbit_reg:alu_reg.in_1[7]
in_alu[8] => Nbit_reg:alu_reg.in_1[8]
in_alu[9] => Nbit_reg:alu_reg.in_1[9]
in_alu[10] => Nbit_reg:alu_reg.in_1[10]
in_alu[11] => Nbit_reg:alu_reg.in_1[11]
in_alu[12] => Nbit_reg:alu_reg.in_1[12]
in_alu[13] => Nbit_reg:alu_reg.in_1[13]
in_alu[14] => Nbit_reg:alu_reg.in_1[14]
in_alu[15] => Nbit_reg:alu_reg.in_1[15]
in_alu[16] => Nbit_reg:alu_reg.in_1[16]
in_alu[17] => Nbit_reg:alu_reg.in_1[17]
in_alu[18] => Nbit_reg:alu_reg.in_1[18]
in_alu[19] => Nbit_reg:alu_reg.in_1[19]
in_alu[20] => Nbit_reg:alu_reg.in_1[20]
in_alu[21] => Nbit_reg:alu_reg.in_1[21]
in_alu[22] => Nbit_reg:alu_reg.in_1[22]
in_alu[23] => Nbit_reg:alu_reg.in_1[23]
in_alu[24] => Nbit_reg:alu_reg.in_1[24]
in_alu[25] => Nbit_reg:alu_reg.in_1[25]
in_alu[26] => Nbit_reg:alu_reg.in_1[26]
in_alu[27] => Nbit_reg:alu_reg.in_1[27]
in_alu[28] => Nbit_reg:alu_reg.in_1[28]
in_alu[29] => Nbit_reg:alu_reg.in_1[29]
in_alu[30] => Nbit_reg:alu_reg.in_1[30]
in_alu[31] => Nbit_reg:alu_reg.in_1[31]
in_load[0] => Nbit_reg:load_reg.in_1[0]
in_load[1] => Nbit_reg:load_reg.in_1[1]
in_load[2] => Nbit_reg:load_reg.in_1[2]
in_halt => Nbit_reg:halt_reg.in_1[0]
WE => Nbit_reg:dmem_reg.WE
WE => Nbit_reg:MemtoReg_reg.WE
WE => Nbit_reg:RegWrite_reg.WE
WE => Nbit_reg:RegWriteAddress_reg.WE
WE => Nbit_reg:load_reg.WE
WE => Nbit_reg:halt_reg.WE
WE => Nbit_reg:mux_reg.WE
WE => Nbit_reg:alu_reg.WE
out_dmem[0] <= Nbit_reg:dmem_reg.out_1[0]
out_dmem[1] <= Nbit_reg:dmem_reg.out_1[1]
out_dmem[2] <= Nbit_reg:dmem_reg.out_1[2]
out_dmem[3] <= Nbit_reg:dmem_reg.out_1[3]
out_dmem[4] <= Nbit_reg:dmem_reg.out_1[4]
out_dmem[5] <= Nbit_reg:dmem_reg.out_1[5]
out_dmem[6] <= Nbit_reg:dmem_reg.out_1[6]
out_dmem[7] <= Nbit_reg:dmem_reg.out_1[7]
out_dmem[8] <= Nbit_reg:dmem_reg.out_1[8]
out_dmem[9] <= Nbit_reg:dmem_reg.out_1[9]
out_dmem[10] <= Nbit_reg:dmem_reg.out_1[10]
out_dmem[11] <= Nbit_reg:dmem_reg.out_1[11]
out_dmem[12] <= Nbit_reg:dmem_reg.out_1[12]
out_dmem[13] <= Nbit_reg:dmem_reg.out_1[13]
out_dmem[14] <= Nbit_reg:dmem_reg.out_1[14]
out_dmem[15] <= Nbit_reg:dmem_reg.out_1[15]
out_dmem[16] <= Nbit_reg:dmem_reg.out_1[16]
out_dmem[17] <= Nbit_reg:dmem_reg.out_1[17]
out_dmem[18] <= Nbit_reg:dmem_reg.out_1[18]
out_dmem[19] <= Nbit_reg:dmem_reg.out_1[19]
out_dmem[20] <= Nbit_reg:dmem_reg.out_1[20]
out_dmem[21] <= Nbit_reg:dmem_reg.out_1[21]
out_dmem[22] <= Nbit_reg:dmem_reg.out_1[22]
out_dmem[23] <= Nbit_reg:dmem_reg.out_1[23]
out_dmem[24] <= Nbit_reg:dmem_reg.out_1[24]
out_dmem[25] <= Nbit_reg:dmem_reg.out_1[25]
out_dmem[26] <= Nbit_reg:dmem_reg.out_1[26]
out_dmem[27] <= Nbit_reg:dmem_reg.out_1[27]
out_dmem[28] <= Nbit_reg:dmem_reg.out_1[28]
out_dmem[29] <= Nbit_reg:dmem_reg.out_1[29]
out_dmem[30] <= Nbit_reg:dmem_reg.out_1[30]
out_dmem[31] <= Nbit_reg:dmem_reg.out_1[31]
out_MemtoReg <= Nbit_reg:MemtoReg_reg.out_1[0]
out_RegWrite <= Nbit_reg:RegWrite_reg.out_1[0]
out_regWrite_addr[0] <= Nbit_reg:RegWriteAddress_reg.out_1[0]
out_regWrite_addr[1] <= Nbit_reg:RegWriteAddress_reg.out_1[1]
out_regWrite_addr[2] <= Nbit_reg:RegWriteAddress_reg.out_1[2]
out_regWrite_addr[3] <= Nbit_reg:RegWriteAddress_reg.out_1[3]
out_regWrite_addr[4] <= Nbit_reg:RegWriteAddress_reg.out_1[4]
out_mux[0] <= Nbit_reg:mux_reg.out_1[0]
out_mux[1] <= Nbit_reg:mux_reg.out_1[1]
out_mux[2] <= Nbit_reg:mux_reg.out_1[2]
out_mux[3] <= Nbit_reg:mux_reg.out_1[3]
out_mux[4] <= Nbit_reg:mux_reg.out_1[4]
out_mux[5] <= Nbit_reg:mux_reg.out_1[5]
out_mux[6] <= Nbit_reg:mux_reg.out_1[6]
out_mux[7] <= Nbit_reg:mux_reg.out_1[7]
out_mux[8] <= Nbit_reg:mux_reg.out_1[8]
out_mux[9] <= Nbit_reg:mux_reg.out_1[9]
out_mux[10] <= Nbit_reg:mux_reg.out_1[10]
out_mux[11] <= Nbit_reg:mux_reg.out_1[11]
out_mux[12] <= Nbit_reg:mux_reg.out_1[12]
out_mux[13] <= Nbit_reg:mux_reg.out_1[13]
out_mux[14] <= Nbit_reg:mux_reg.out_1[14]
out_mux[15] <= Nbit_reg:mux_reg.out_1[15]
out_mux[16] <= Nbit_reg:mux_reg.out_1[16]
out_mux[17] <= Nbit_reg:mux_reg.out_1[17]
out_mux[18] <= Nbit_reg:mux_reg.out_1[18]
out_mux[19] <= Nbit_reg:mux_reg.out_1[19]
out_mux[20] <= Nbit_reg:mux_reg.out_1[20]
out_mux[21] <= Nbit_reg:mux_reg.out_1[21]
out_mux[22] <= Nbit_reg:mux_reg.out_1[22]
out_mux[23] <= Nbit_reg:mux_reg.out_1[23]
out_mux[24] <= Nbit_reg:mux_reg.out_1[24]
out_mux[25] <= Nbit_reg:mux_reg.out_1[25]
out_mux[26] <= Nbit_reg:mux_reg.out_1[26]
out_mux[27] <= Nbit_reg:mux_reg.out_1[27]
out_mux[28] <= Nbit_reg:mux_reg.out_1[28]
out_mux[29] <= Nbit_reg:mux_reg.out_1[29]
out_mux[30] <= Nbit_reg:mux_reg.out_1[30]
out_mux[31] <= Nbit_reg:mux_reg.out_1[31]
out_alu[0] <= Nbit_reg:alu_reg.out_1[0]
out_alu[1] <= Nbit_reg:alu_reg.out_1[1]
out_alu[2] <= Nbit_reg:alu_reg.out_1[2]
out_alu[3] <= Nbit_reg:alu_reg.out_1[3]
out_alu[4] <= Nbit_reg:alu_reg.out_1[4]
out_alu[5] <= Nbit_reg:alu_reg.out_1[5]
out_alu[6] <= Nbit_reg:alu_reg.out_1[6]
out_alu[7] <= Nbit_reg:alu_reg.out_1[7]
out_alu[8] <= Nbit_reg:alu_reg.out_1[8]
out_alu[9] <= Nbit_reg:alu_reg.out_1[9]
out_alu[10] <= Nbit_reg:alu_reg.out_1[10]
out_alu[11] <= Nbit_reg:alu_reg.out_1[11]
out_alu[12] <= Nbit_reg:alu_reg.out_1[12]
out_alu[13] <= Nbit_reg:alu_reg.out_1[13]
out_alu[14] <= Nbit_reg:alu_reg.out_1[14]
out_alu[15] <= Nbit_reg:alu_reg.out_1[15]
out_alu[16] <= Nbit_reg:alu_reg.out_1[16]
out_alu[17] <= Nbit_reg:alu_reg.out_1[17]
out_alu[18] <= Nbit_reg:alu_reg.out_1[18]
out_alu[19] <= Nbit_reg:alu_reg.out_1[19]
out_alu[20] <= Nbit_reg:alu_reg.out_1[20]
out_alu[21] <= Nbit_reg:alu_reg.out_1[21]
out_alu[22] <= Nbit_reg:alu_reg.out_1[22]
out_alu[23] <= Nbit_reg:alu_reg.out_1[23]
out_alu[24] <= Nbit_reg:alu_reg.out_1[24]
out_alu[25] <= Nbit_reg:alu_reg.out_1[25]
out_alu[26] <= Nbit_reg:alu_reg.out_1[26]
out_alu[27] <= Nbit_reg:alu_reg.out_1[27]
out_alu[28] <= Nbit_reg:alu_reg.out_1[28]
out_alu[29] <= Nbit_reg:alu_reg.out_1[29]
out_alu[30] <= Nbit_reg:alu_reg.out_1[30]
out_alu[31] <= Nbit_reg:alu_reg.out_1[31]
out_load[0] <= Nbit_reg:load_reg.out_1[0]
out_load[1] <= Nbit_reg:load_reg.out_1[1]
out_load[2] <= Nbit_reg:load_reg.out_1[2]
out_halt <= Nbit_reg:halt_reg.out_1[0]
RST => Nbit_reg:dmem_reg.RST
RST => Nbit_reg:MemtoReg_reg.RST
RST => Nbit_reg:RegWrite_reg.RST
RST => Nbit_reg:RegWriteAddress_reg.RST
RST => Nbit_reg:load_reg.RST
RST => Nbit_reg:halt_reg.RST
RST => Nbit_reg:mux_reg.RST
RST => Nbit_reg:alu_reg.RST
CLK => Nbit_reg:dmem_reg.CLK
CLK => Nbit_reg:MemtoReg_reg.CLK
CLK => Nbit_reg:RegWrite_reg.CLK
CLK => Nbit_reg:RegWriteAddress_reg.CLK
CLK => Nbit_reg:load_reg.CLK
CLK => Nbit_reg:halt_reg.CLK
CLK => Nbit_reg:mux_reg.CLK
CLK => Nbit_reg:alu_reg.CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:dmem_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:MemtoReg_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:MemtoReg_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWrite_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWrite_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWriteAddress_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWriteAddress_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWriteAddress_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWriteAddress_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWriteAddress_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:RegWriteAddress_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:load_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:load_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:halt_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:halt_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:mux_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg
in_1[0] => dffg:G_NBit_reg:0:dffgI.i_D
in_1[1] => dffg:G_NBit_reg:1:dffgI.i_D
in_1[2] => dffg:G_NBit_reg:2:dffgI.i_D
in_1[3] => dffg:G_NBit_reg:3:dffgI.i_D
in_1[4] => dffg:G_NBit_reg:4:dffgI.i_D
in_1[5] => dffg:G_NBit_reg:5:dffgI.i_D
in_1[6] => dffg:G_NBit_reg:6:dffgI.i_D
in_1[7] => dffg:G_NBit_reg:7:dffgI.i_D
in_1[8] => dffg:G_NBit_reg:8:dffgI.i_D
in_1[9] => dffg:G_NBit_reg:9:dffgI.i_D
in_1[10] => dffg:G_NBit_reg:10:dffgI.i_D
in_1[11] => dffg:G_NBit_reg:11:dffgI.i_D
in_1[12] => dffg:G_NBit_reg:12:dffgI.i_D
in_1[13] => dffg:G_NBit_reg:13:dffgI.i_D
in_1[14] => dffg:G_NBit_reg:14:dffgI.i_D
in_1[15] => dffg:G_NBit_reg:15:dffgI.i_D
in_1[16] => dffg:G_NBit_reg:16:dffgI.i_D
in_1[17] => dffg:G_NBit_reg:17:dffgI.i_D
in_1[18] => dffg:G_NBit_reg:18:dffgI.i_D
in_1[19] => dffg:G_NBit_reg:19:dffgI.i_D
in_1[20] => dffg:G_NBit_reg:20:dffgI.i_D
in_1[21] => dffg:G_NBit_reg:21:dffgI.i_D
in_1[22] => dffg:G_NBit_reg:22:dffgI.i_D
in_1[23] => dffg:G_NBit_reg:23:dffgI.i_D
in_1[24] => dffg:G_NBit_reg:24:dffgI.i_D
in_1[25] => dffg:G_NBit_reg:25:dffgI.i_D
in_1[26] => dffg:G_NBit_reg:26:dffgI.i_D
in_1[27] => dffg:G_NBit_reg:27:dffgI.i_D
in_1[28] => dffg:G_NBit_reg:28:dffgI.i_D
in_1[29] => dffg:G_NBit_reg:29:dffgI.i_D
in_1[30] => dffg:G_NBit_reg:30:dffgI.i_D
in_1[31] => dffg:G_NBit_reg:31:dffgI.i_D
WE => dffg:G_NBit_reg:0:dffgI.i_WE
WE => dffg:G_NBit_reg:1:dffgI.i_WE
WE => dffg:G_NBit_reg:2:dffgI.i_WE
WE => dffg:G_NBit_reg:3:dffgI.i_WE
WE => dffg:G_NBit_reg:4:dffgI.i_WE
WE => dffg:G_NBit_reg:5:dffgI.i_WE
WE => dffg:G_NBit_reg:6:dffgI.i_WE
WE => dffg:G_NBit_reg:7:dffgI.i_WE
WE => dffg:G_NBit_reg:8:dffgI.i_WE
WE => dffg:G_NBit_reg:9:dffgI.i_WE
WE => dffg:G_NBit_reg:10:dffgI.i_WE
WE => dffg:G_NBit_reg:11:dffgI.i_WE
WE => dffg:G_NBit_reg:12:dffgI.i_WE
WE => dffg:G_NBit_reg:13:dffgI.i_WE
WE => dffg:G_NBit_reg:14:dffgI.i_WE
WE => dffg:G_NBit_reg:15:dffgI.i_WE
WE => dffg:G_NBit_reg:16:dffgI.i_WE
WE => dffg:G_NBit_reg:17:dffgI.i_WE
WE => dffg:G_NBit_reg:18:dffgI.i_WE
WE => dffg:G_NBit_reg:19:dffgI.i_WE
WE => dffg:G_NBit_reg:20:dffgI.i_WE
WE => dffg:G_NBit_reg:21:dffgI.i_WE
WE => dffg:G_NBit_reg:22:dffgI.i_WE
WE => dffg:G_NBit_reg:23:dffgI.i_WE
WE => dffg:G_NBit_reg:24:dffgI.i_WE
WE => dffg:G_NBit_reg:25:dffgI.i_WE
WE => dffg:G_NBit_reg:26:dffgI.i_WE
WE => dffg:G_NBit_reg:27:dffgI.i_WE
WE => dffg:G_NBit_reg:28:dffgI.i_WE
WE => dffg:G_NBit_reg:29:dffgI.i_WE
WE => dffg:G_NBit_reg:30:dffgI.i_WE
WE => dffg:G_NBit_reg:31:dffgI.i_WE
out_1[0] <= dffg:G_NBit_reg:0:dffgI.o_Q
out_1[1] <= dffg:G_NBit_reg:1:dffgI.o_Q
out_1[2] <= dffg:G_NBit_reg:2:dffgI.o_Q
out_1[3] <= dffg:G_NBit_reg:3:dffgI.o_Q
out_1[4] <= dffg:G_NBit_reg:4:dffgI.o_Q
out_1[5] <= dffg:G_NBit_reg:5:dffgI.o_Q
out_1[6] <= dffg:G_NBit_reg:6:dffgI.o_Q
out_1[7] <= dffg:G_NBit_reg:7:dffgI.o_Q
out_1[8] <= dffg:G_NBit_reg:8:dffgI.o_Q
out_1[9] <= dffg:G_NBit_reg:9:dffgI.o_Q
out_1[10] <= dffg:G_NBit_reg:10:dffgI.o_Q
out_1[11] <= dffg:G_NBit_reg:11:dffgI.o_Q
out_1[12] <= dffg:G_NBit_reg:12:dffgI.o_Q
out_1[13] <= dffg:G_NBit_reg:13:dffgI.o_Q
out_1[14] <= dffg:G_NBit_reg:14:dffgI.o_Q
out_1[15] <= dffg:G_NBit_reg:15:dffgI.o_Q
out_1[16] <= dffg:G_NBit_reg:16:dffgI.o_Q
out_1[17] <= dffg:G_NBit_reg:17:dffgI.o_Q
out_1[18] <= dffg:G_NBit_reg:18:dffgI.o_Q
out_1[19] <= dffg:G_NBit_reg:19:dffgI.o_Q
out_1[20] <= dffg:G_NBit_reg:20:dffgI.o_Q
out_1[21] <= dffg:G_NBit_reg:21:dffgI.o_Q
out_1[22] <= dffg:G_NBit_reg:22:dffgI.o_Q
out_1[23] <= dffg:G_NBit_reg:23:dffgI.o_Q
out_1[24] <= dffg:G_NBit_reg:24:dffgI.o_Q
out_1[25] <= dffg:G_NBit_reg:25:dffgI.o_Q
out_1[26] <= dffg:G_NBit_reg:26:dffgI.o_Q
out_1[27] <= dffg:G_NBit_reg:27:dffgI.o_Q
out_1[28] <= dffg:G_NBit_reg:28:dffgI.o_Q
out_1[29] <= dffg:G_NBit_reg:29:dffgI.o_Q
out_1[30] <= dffg:G_NBit_reg:30:dffgI.o_Q
out_1[31] <= dffg:G_NBit_reg:31:dffgI.o_Q
RST => dffg:G_NBit_reg:0:dffgI.i_RST
RST => dffg:G_NBit_reg:1:dffgI.i_RST
RST => dffg:G_NBit_reg:2:dffgI.i_RST
RST => dffg:G_NBit_reg:3:dffgI.i_RST
RST => dffg:G_NBit_reg:4:dffgI.i_RST
RST => dffg:G_NBit_reg:5:dffgI.i_RST
RST => dffg:G_NBit_reg:6:dffgI.i_RST
RST => dffg:G_NBit_reg:7:dffgI.i_RST
RST => dffg:G_NBit_reg:8:dffgI.i_RST
RST => dffg:G_NBit_reg:9:dffgI.i_RST
RST => dffg:G_NBit_reg:10:dffgI.i_RST
RST => dffg:G_NBit_reg:11:dffgI.i_RST
RST => dffg:G_NBit_reg:12:dffgI.i_RST
RST => dffg:G_NBit_reg:13:dffgI.i_RST
RST => dffg:G_NBit_reg:14:dffgI.i_RST
RST => dffg:G_NBit_reg:15:dffgI.i_RST
RST => dffg:G_NBit_reg:16:dffgI.i_RST
RST => dffg:G_NBit_reg:17:dffgI.i_RST
RST => dffg:G_NBit_reg:18:dffgI.i_RST
RST => dffg:G_NBit_reg:19:dffgI.i_RST
RST => dffg:G_NBit_reg:20:dffgI.i_RST
RST => dffg:G_NBit_reg:21:dffgI.i_RST
RST => dffg:G_NBit_reg:22:dffgI.i_RST
RST => dffg:G_NBit_reg:23:dffgI.i_RST
RST => dffg:G_NBit_reg:24:dffgI.i_RST
RST => dffg:G_NBit_reg:25:dffgI.i_RST
RST => dffg:G_NBit_reg:26:dffgI.i_RST
RST => dffg:G_NBit_reg:27:dffgI.i_RST
RST => dffg:G_NBit_reg:28:dffgI.i_RST
RST => dffg:G_NBit_reg:29:dffgI.i_RST
RST => dffg:G_NBit_reg:30:dffgI.i_RST
RST => dffg:G_NBit_reg:31:dffgI.i_RST
CLK => dffg:G_NBit_reg:0:dffgI.i_CLK
CLK => dffg:G_NBit_reg:1:dffgI.i_CLK
CLK => dffg:G_NBit_reg:2:dffgI.i_CLK
CLK => dffg:G_NBit_reg:3:dffgI.i_CLK
CLK => dffg:G_NBit_reg:4:dffgI.i_CLK
CLK => dffg:G_NBit_reg:5:dffgI.i_CLK
CLK => dffg:G_NBit_reg:6:dffgI.i_CLK
CLK => dffg:G_NBit_reg:7:dffgI.i_CLK
CLK => dffg:G_NBit_reg:8:dffgI.i_CLK
CLK => dffg:G_NBit_reg:9:dffgI.i_CLK
CLK => dffg:G_NBit_reg:10:dffgI.i_CLK
CLK => dffg:G_NBit_reg:11:dffgI.i_CLK
CLK => dffg:G_NBit_reg:12:dffgI.i_CLK
CLK => dffg:G_NBit_reg:13:dffgI.i_CLK
CLK => dffg:G_NBit_reg:14:dffgI.i_CLK
CLK => dffg:G_NBit_reg:15:dffgI.i_CLK
CLK => dffg:G_NBit_reg:16:dffgI.i_CLK
CLK => dffg:G_NBit_reg:17:dffgI.i_CLK
CLK => dffg:G_NBit_reg:18:dffgI.i_CLK
CLK => dffg:G_NBit_reg:19:dffgI.i_CLK
CLK => dffg:G_NBit_reg:20:dffgI.i_CLK
CLK => dffg:G_NBit_reg:21:dffgI.i_CLK
CLK => dffg:G_NBit_reg:22:dffgI.i_CLK
CLK => dffg:G_NBit_reg:23:dffgI.i_CLK
CLK => dffg:G_NBit_reg:24:dffgI.i_CLK
CLK => dffg:G_NBit_reg:25:dffgI.i_CLK
CLK => dffg:G_NBit_reg:26:dffgI.i_CLK
CLK => dffg:G_NBit_reg:27:dffgI.i_CLK
CLK => dffg:G_NBit_reg:28:dffgI.i_CLK
CLK => dffg:G_NBit_reg:29:dffgI.i_CLK
CLK => dffg:G_NBit_reg:30:dffgI.i_CLK
CLK => dffg:G_NBit_reg:31:dffgI.i_CLK


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:0:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:1:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:2:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:3:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:4:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:5:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:6:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:7:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:8:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:9:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:10:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:11:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:12:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:13:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:14:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:15:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:16:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:17:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:18:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:19:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:20:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:21:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:22:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:23:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:24:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:25:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:26:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:27:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:28:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:29:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:30:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|MEM_WB:reg_MEM_WB|Nbit_reg:alu_reg|dffg:\G_NBit_reg:31:dffgI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|load_handler:DMEM_fixer
DMEM_in[0] => Mux7.IN3
DMEM_in[0] => Mux23.IN3
DMEM_in[0] => Mux55.IN3
DMEM_in[1] => Mux6.IN3
DMEM_in[1] => Mux22.IN3
DMEM_in[1] => Mux54.IN3
DMEM_in[2] => Mux5.IN3
DMEM_in[2] => Mux21.IN3
DMEM_in[2] => Mux53.IN3
DMEM_in[3] => Mux4.IN3
DMEM_in[3] => Mux20.IN3
DMEM_in[3] => Mux52.IN3
DMEM_in[4] => Mux3.IN3
DMEM_in[4] => Mux19.IN3
DMEM_in[4] => Mux51.IN3
DMEM_in[5] => Mux2.IN3
DMEM_in[5] => Mux18.IN3
DMEM_in[5] => Mux50.IN3
DMEM_in[6] => Mux1.IN3
DMEM_in[6] => Mux17.IN3
DMEM_in[6] => Mux49.IN3
DMEM_in[7] => Mux0.IN3
DMEM_in[7] => Mux16.IN3
DMEM_in[7] => Mux48.IN3
DMEM_in[8] => Mux7.IN2
DMEM_in[8] => Mux15.IN3
DMEM_in[8] => Mux23.IN2
DMEM_in[8] => Mux47.IN4
DMEM_in[9] => Mux6.IN2
DMEM_in[9] => Mux14.IN3
DMEM_in[9] => Mux22.IN2
DMEM_in[9] => Mux46.IN4
DMEM_in[10] => Mux5.IN2
DMEM_in[10] => Mux13.IN3
DMEM_in[10] => Mux21.IN2
DMEM_in[10] => Mux45.IN4
DMEM_in[11] => Mux4.IN2
DMEM_in[11] => Mux12.IN3
DMEM_in[11] => Mux20.IN2
DMEM_in[11] => Mux44.IN4
DMEM_in[12] => Mux3.IN2
DMEM_in[12] => Mux11.IN3
DMEM_in[12] => Mux19.IN2
DMEM_in[12] => Mux43.IN4
DMEM_in[13] => Mux2.IN2
DMEM_in[13] => Mux10.IN3
DMEM_in[13] => Mux18.IN2
DMEM_in[13] => Mux42.IN4
DMEM_in[14] => Mux1.IN2
DMEM_in[14] => Mux9.IN3
DMEM_in[14] => Mux17.IN2
DMEM_in[14] => Mux41.IN4
DMEM_in[15] => Mux0.IN2
DMEM_in[15] => Mux8.IN3
DMEM_in[15] => Mux16.IN2
DMEM_in[15] => Mux40.IN4
DMEM_in[16] => Mux7.IN1
DMEM_in[16] => Mux15.IN2
DMEM_in[16] => Mux23.IN1
DMEM_in[16] => Mux39.IN5
DMEM_in[17] => Mux6.IN1
DMEM_in[17] => Mux14.IN2
DMEM_in[17] => Mux22.IN1
DMEM_in[17] => Mux38.IN5
DMEM_in[18] => Mux5.IN1
DMEM_in[18] => Mux13.IN2
DMEM_in[18] => Mux21.IN1
DMEM_in[18] => Mux37.IN5
DMEM_in[19] => Mux4.IN1
DMEM_in[19] => Mux12.IN2
DMEM_in[19] => Mux20.IN1
DMEM_in[19] => Mux36.IN5
DMEM_in[20] => Mux3.IN1
DMEM_in[20] => Mux11.IN2
DMEM_in[20] => Mux19.IN1
DMEM_in[20] => Mux35.IN5
DMEM_in[21] => Mux2.IN1
DMEM_in[21] => Mux10.IN2
DMEM_in[21] => Mux18.IN1
DMEM_in[21] => Mux34.IN5
DMEM_in[22] => Mux1.IN1
DMEM_in[22] => Mux9.IN2
DMEM_in[22] => Mux17.IN1
DMEM_in[22] => Mux33.IN5
DMEM_in[23] => Mux0.IN1
DMEM_in[23] => Mux8.IN2
DMEM_in[23] => Mux16.IN1
DMEM_in[23] => Mux32.IN5
DMEM_in[24] => Mux7.IN0
DMEM_in[24] => Mux15.IN1
DMEM_in[24] => Mux31.IN5
DMEM_in[25] => Mux6.IN0
DMEM_in[25] => Mux14.IN1
DMEM_in[25] => Mux30.IN5
DMEM_in[26] => Mux5.IN0
DMEM_in[26] => Mux13.IN1
DMEM_in[26] => Mux29.IN5
DMEM_in[27] => Mux4.IN0
DMEM_in[27] => Mux12.IN1
DMEM_in[27] => Mux28.IN5
DMEM_in[28] => Mux3.IN0
DMEM_in[28] => Mux11.IN1
DMEM_in[28] => Mux27.IN5
DMEM_in[29] => Mux2.IN0
DMEM_in[29] => Mux10.IN1
DMEM_in[29] => Mux26.IN5
DMEM_in[30] => Mux1.IN0
DMEM_in[30] => Mux9.IN1
DMEM_in[30] => Mux25.IN5
DMEM_in[31] => Mux0.IN0
DMEM_in[31] => Mux8.IN1
DMEM_in[31] => Mux24.IN5
load_control[0] => Mux24.IN8
load_control[0] => Mux25.IN8
load_control[0] => Mux26.IN8
load_control[0] => Mux27.IN8
load_control[0] => Mux28.IN8
load_control[0] => Mux29.IN8
load_control[0] => Mux30.IN8
load_control[0] => Mux31.IN8
load_control[0] => Mux32.IN8
load_control[0] => Mux33.IN8
load_control[0] => Mux34.IN8
load_control[0] => Mux35.IN8
load_control[0] => Mux36.IN8
load_control[0] => Mux37.IN8
load_control[0] => Mux38.IN8
load_control[0] => Mux39.IN8
load_control[0] => Mux40.IN7
load_control[0] => Mux41.IN7
load_control[0] => Mux42.IN7
load_control[0] => Mux43.IN7
load_control[0] => Mux44.IN7
load_control[0] => Mux45.IN7
load_control[0] => Mux46.IN7
load_control[0] => Mux47.IN7
load_control[0] => Mux48.IN6
load_control[0] => Mux49.IN6
load_control[0] => Mux50.IN6
load_control[0] => Mux51.IN6
load_control[0] => Mux52.IN6
load_control[0] => Mux53.IN6
load_control[0] => Mux54.IN6
load_control[0] => Mux55.IN6
load_control[1] => Mux24.IN7
load_control[1] => Mux25.IN7
load_control[1] => Mux26.IN7
load_control[1] => Mux27.IN7
load_control[1] => Mux28.IN7
load_control[1] => Mux29.IN7
load_control[1] => Mux30.IN7
load_control[1] => Mux31.IN7
load_control[1] => Mux32.IN7
load_control[1] => Mux33.IN7
load_control[1] => Mux34.IN7
load_control[1] => Mux35.IN7
load_control[1] => Mux36.IN7
load_control[1] => Mux37.IN7
load_control[1] => Mux38.IN7
load_control[1] => Mux39.IN7
load_control[1] => Mux40.IN6
load_control[1] => Mux41.IN6
load_control[1] => Mux42.IN6
load_control[1] => Mux43.IN6
load_control[1] => Mux44.IN6
load_control[1] => Mux45.IN6
load_control[1] => Mux46.IN6
load_control[1] => Mux47.IN6
load_control[1] => Mux48.IN5
load_control[1] => Mux49.IN5
load_control[1] => Mux50.IN5
load_control[1] => Mux51.IN5
load_control[1] => Mux52.IN5
load_control[1] => Mux53.IN5
load_control[1] => Mux54.IN5
load_control[1] => Mux55.IN5
load_control[2] => Mux24.IN6
load_control[2] => Mux25.IN6
load_control[2] => Mux26.IN6
load_control[2] => Mux27.IN6
load_control[2] => Mux28.IN6
load_control[2] => Mux29.IN6
load_control[2] => Mux30.IN6
load_control[2] => Mux31.IN6
load_control[2] => Mux32.IN6
load_control[2] => Mux33.IN6
load_control[2] => Mux34.IN6
load_control[2] => Mux35.IN6
load_control[2] => Mux36.IN6
load_control[2] => Mux37.IN6
load_control[2] => Mux38.IN6
load_control[2] => Mux39.IN6
load_control[2] => Mux40.IN5
load_control[2] => Mux41.IN5
load_control[2] => Mux42.IN5
load_control[2] => Mux43.IN5
load_control[2] => Mux44.IN5
load_control[2] => Mux45.IN5
load_control[2] => Mux46.IN5
load_control[2] => Mux47.IN5
load_control[2] => Mux48.IN4
load_control[2] => Mux49.IN4
load_control[2] => Mux50.IN4
load_control[2] => Mux51.IN4
load_control[2] => Mux52.IN4
load_control[2] => Mux53.IN4
load_control[2] => Mux54.IN4
load_control[2] => Mux55.IN4
offset[0] => Mux0.IN5
offset[0] => Mux1.IN5
offset[0] => Mux2.IN5
offset[0] => Mux3.IN5
offset[0] => Mux4.IN5
offset[0] => Mux5.IN5
offset[0] => Mux6.IN5
offset[0] => Mux7.IN5
offset[0] => Mux8.IN5
offset[0] => Mux9.IN5
offset[0] => Mux10.IN5
offset[0] => Mux11.IN5
offset[0] => Mux12.IN5
offset[0] => Mux13.IN5
offset[0] => Mux14.IN5
offset[0] => Mux15.IN5
offset[0] => Mux16.IN5
offset[0] => Mux17.IN5
offset[0] => Mux18.IN5
offset[0] => Mux19.IN5
offset[0] => Mux20.IN5
offset[0] => Mux21.IN5
offset[0] => Mux22.IN5
offset[0] => Mux23.IN5
offset[1] => Mux0.IN4
offset[1] => Mux1.IN4
offset[1] => Mux2.IN4
offset[1] => Mux3.IN4
offset[1] => Mux4.IN4
offset[1] => Mux5.IN4
offset[1] => Mux6.IN4
offset[1] => Mux7.IN4
offset[1] => Mux8.IN4
offset[1] => Mux9.IN4
offset[1] => Mux10.IN4
offset[1] => Mux11.IN4
offset[1] => Mux12.IN4
offset[1] => Mux13.IN4
offset[1] => Mux14.IN4
offset[1] => Mux15.IN4
offset[1] => Mux16.IN4
offset[1] => Mux17.IN4
offset[1] => Mux18.IN4
offset[1] => Mux19.IN4
offset[1] => Mux20.IN4
offset[1] => Mux21.IN4
offset[1] => Mux22.IN4
offset[1] => Mux23.IN4
DMEM_out[0] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[1] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[2] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[3] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[4] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[5] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[6] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[7] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[8] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[9] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[10] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[11] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[12] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[13] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[14] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[15] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[16] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[17] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[18] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[19] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[20] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[21] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[22] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[23] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[24] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[25] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[26] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[27] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[28] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[29] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[30] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DMEM_out[31] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux
i_S => mux2t1:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1:G_NBit_MUX:31:MUXI.o_O


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:0:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:0:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:0:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:0:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:1:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:1:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:1:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:1:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:2:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:3:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:3:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:3:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:3:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:4:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:4:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:4:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:4:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:5:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:5:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:5:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:5:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:6:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:6:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:6:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:6:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:7:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:7:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:7:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:7:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:8:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:8:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:8:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:8:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:9:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:9:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:9:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:9:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:10:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:10:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:10:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:10:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:11:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:11:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:11:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:11:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:12:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:12:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:12:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:12:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:13:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:13:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:13:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:13:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:14:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:15:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:15:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:15:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:15:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:16:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:16:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:16:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:16:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:17:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:17:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:17:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:17:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:18:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:18:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:18:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:18:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:19:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:19:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:19:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:19:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:20:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:21:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:21:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:21:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:21:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:22:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:22:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:22:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:22:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:23:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:23:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:23:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:23:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:24:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:24:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:24:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:24:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:25:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:25:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:25:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:25:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:26:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:26:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:26:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:26:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:27:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:27:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:27:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:27:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:28:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:28:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:28:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:28:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:29:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:29:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:29:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:29:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:30:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:30:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:30:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:30:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:31:MUXI
i_D0 => andg2:and_gate1.i_B
i_D1 => andg2:and_gate2.i_B
i_S => invg:not_gate1.i_A
i_S => andg2:and_gate2.i_A
o_O <= org2:or_gate1.o_F


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:31:MUXI|invg:not_gate1
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:31:MUXI|andg2:and_gate2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|RISCV_Processor|mux2t1_N:MemtoReg_Mux|mux2t1:\G_NBit_MUX:31:MUXI|org2:or_gate1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


