@W: MT529 :"g:\todas las carpetas\escom\semestre5\arquitectura de computadoras\practicas\registro izquierda\registro10.vhd":20:2:20:3|Found inferred clock ci00|clk which controls 8 sequential elements including salida[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
