var pairs =
{
"latch":{"two-state":1,"acts":1}
,"two-state":{"buffer":1}
,"buffer":{"fed":1,"outputs":1}
,"fed":{"two":1}
,"two":{"inputs":1,"integrated":1,"points":1}
,"inputs":{"input":1,"devices":1}
,"input":{"low":1,"case":1,"input":1,"high":1,"value":1,"captures":1,"affects":1,"developing":1,"pin":1}
,"low":{"acts":1,"cost":1,"power":1,"signal":1}
,"acts":{"transparent":1,"buffer":1}
,"transparent":{"input":1}
,"case":{"latch":1}
,"outputs":{"value":1}
,"value":{"input":1,"edge-sensitive":1}
,"high":{"ignores":1,"density":1,"level":1}
,"ignores":{"input":1}
,"latch-up":{"condition":1}
,"condition":{"circuit":1}
,"circuit":{"draws":1,"components":1,"composed":1}
,"draws":{"uncontrolled":1}
,"uncontrolled":{"amounts":1}
,"amounts":{"current":1}
,"current":{"across":1,"routing":1}
,"across":{"junction":1,"surface":1}
,"junction":{"forcing":1}
,"forcing":{"certain":1}
,"certain":{"voltages":1,"level":1}
,"voltages":{"certain":1}
,"level":{"resulting":1,"standards":1,"logic":1}
,"resulting":{"degradation":1}
,"degradation":{"system":1}
,"system":{"performance":1,"tools":1,"used":1,"fpga":1,"level":1,"adapted":1}
,"latched":{"input":1}
,"captures":{"asynchronous":1}
,"asynchronous":{"inputs":1}
,"lateral":{"capacitance":1}
,"capacitance":{"capacitance":1,"conductors":1,"associated":1,"total":1,"net":1}
,"conductors":{"layer":1}
,"refers":{"type":1}
,"type":{"download":1}
,"download":{"cable":1}
,"parallel":{"port":1}
,"port":{"port":1,"download":1}
,"synthesis":{"engine":1,"tool":1,".ldc":1,"constraint":1,"process":1}
,"engine":{"lse":1,"integrated":1}
,"lse":{"synthesis":1}
,"tool":{"integrated":1}
,"integrated":{"diamond":1,"tools":1,"synthesis":1,"circuit":1}
,"diamond":{"software":1,"application":1,"project":1,"used":1}
,"software":{"supported":1,"two":1,"coordinate":1,"drive":1,"allows":1,"enables":1}
,"supported":{"device":1}
,"device":{"families":1,"based":1,"write":1,"variety":1,"observe":1,"includes":1,"test":1}
,"families":{"including":1,"libraries":1}
,"including":{"machxo":1,"dual":1}
,"machxo":{"machxo2":1}
,"machxo2":{"platform":1}
,"platform":{"manager":1}
,"manager":{".ldc":1,"diamond":1,"platform":1,"devices":1}
,"latticecore":{"module":1,"modules":1}
,"module":{"large":1,"epic":1}
,"large":{"modular":1,"amount":1}
,"modular":{"design":1}
,"design":{"block":1,"latticecore":1,"security":1,"information":1,"generate":1,"writes":1,"desired":1,"back":1,"constraint":1,"elements":1,"constraints":1,".lpf":1}
,"block":{"implements":1,"ram":1,"memories":1,"editor":1,"view":1,"defining":1}
,"implements":{"popular":1}
,"popular":{"industry-standard":1}
,"industry-standard":{"functions":1}
,"functions":{"reused":1,"features":1,"require":1}
,"reused":{"easily":1}
,"easily":{"placed":1}
,"placed":{"within":1,"routed":1}
,"within":{"programmable":1,"pac-designer":1,"diamond":1,"latticeecp":1}
,"programmable":{"logic":1}
,"logic":{"design":1,"distributed":1,"without":1,"support":1,"block":1,"selected":1,"value":1,"three":1,"logic":1,"used":1,"analysis":1,"intellectual":1,"details":1,"cell":1,"circuit":1,"element":1,"function":1,"expression":1,"gate":1,"gates":1,"optimization":1,"synthesis":1,"abstraction":1,"memory":1,"lvpecl":1}
,"modules":{"optimized":1}
,"optimized":{"device":1,"latticeec":1,"fpga":1}
,"latticeec":{"economy":1,"fabric":1}
,"economy":{"family":1}
,"family":{"fpga":1,"high-speed":1,"feature":1,"ispxp":1}
,"fpga":{"devices":1,"device":1,"fabric":1,"architecture":1}
,"devices":{"characterized":1,"combines":1,"based":1,"latticeecp2m":1,"include":1,"latticeecp2":1,"offers":1,"family":1,"combine":1,"driven":1,"power":1,"low":1}
,"characterized":{"low":1,"advanced":1,"high-performance":1,"features":1}
,"cost":{"lut-based":1,"optimization":1}
,"lut-based":{"logic":1}
,"distributed":{"embedded":1}
,"embedded":{"memory":1,"processor":1,"advance":1,"block":1,"structured":1}
,"memory":{"plls":1,"interface":1,"phase-locked":1,"interfaces":1,"149k":1,"design":1,"phase":1,"logic":1}
,"plls":{"support":1,"delay-locked":1,"numerous":1,"pre-engineered":1}
,"support":{"mainstream":1,"enhanced":1,"including":1,"system":1,"live":1}
,"mainstream":{"dedicated":1}
,"dedicated":{"ddr":1,"function":1,"high-performance":1,"logic":1}
,"ddr":{"memory":1}
,"interface":{"logic":1,"standard":1}
,"without":{"dedicated":1}
,"function":{"blocks":1,"transitions":1,"boolean":1}
,"latticeecp":{"economyplus":1,"pfu":1,"latticexp":1}
,"economyplus":{"family":1,"second":1}
,"combines":{"optimized":1}
,"fabric":{"dedicated":1,"high-speed":1,"flash":1}
,"high-performance":{"dsp":1,"fpga":1,"7.8":1}
,"dsp":{"blocks":1,"functions":1,"capabilities":1}
,"blocks":{"on-chip":1,"high-speed":1,"advanced":1,"per":1}
,"on-chip":{"tailored":1,"memory":1,"storage":1}
,"tailored":{"implementation":1}
,"implementation":{"common":1,"logic":1}
,"common":{"dsp":1,"negative":1}
,"features":{"lut-based":1,"latticesc":1,"instant-on":1}
,"latticeecp2":{"economyplus":1,"devices":1}
,"second":{"generation":1}
,"generation":{"family":1}
,"based":{"90-nanometer":1,"eclipse":1}
,"90-nanometer":{"technology":1}
,"technology":{"characterized":1,"single":1}
,"advanced":{"dsp":1,"configuration":1}
,"high-speed":{"serdes":1,"source":1,"low-power":1,"data":1}
,"serdes":{"pcs":1,"xaui":1,"embedded":1}
,"pcs":{"latticeecp2m":1,"physical":1}
,"latticeecp2m":{"family":1,"devices":1}
,"source":{"synchronous":1,"file":1}
,"synchronous":{"interfaces":1,"support":1,"enhanced":1}
,"interfaces":{"lut-based":1,"dsp":1}
,"phase-locked":{"loops":1}
,"loops":{"plls":1,"dlls":1}
,"delay-locked":{"loops":1}
,"dlls":{"pre-engineered":1,"dynamic":1}
,"pre-engineered":{"source":1,"blocks":1}
,"enhanced":{"sysdsp":1}
,"sysdsp":{"blocks":1}
,"configuration":{"support":1,"modes":1,"file":1,"parameters":1}
,"dual":{"boot":1}
,"boot":{"capabilities":1}
,"latticeecp2ms":{"devices":1}
,"include":{"security":1,"maco":1,"lut-based":1}
,"security":{"encryption":1,"latticexp2":1}
,"encryption":{"bitstream":1,"dual-boot":1,"decryption":1}
,"bitstream":{"latticeecp2":1}
,"latticeecp2s":{"devices":1}
,"latticeecp3":{"family":1}
,"offers":{"multi-protocol":1}
,"multi-protocol":{"3.2g":1}
,"3.2g":{"serdes":1}
,"xaui":{"jitter":1}
,"jitter":{"compliance":1}
,"compliance":{"ddr3":1}
,"ddr3":{"memory":1}
,"capabilities":{"high":1}
,"density":{"on-chip":1}
,"149k":{"luts":1}
,"luts":{"low":1}
,"power":{"consumption":1,"supply":1,"manager":1}
,"latticemico":{"system":1}
,"tools":{"used":1,"cdt":1,"latticemico":1}
,"used":{"implement":1,"combination":1,"latticeec":1,"specify":1,"synthesis":1,"create":1,"data":1,"integrated":1,"input":1}
,"implement":{"soft":1}
,"soft":{"microcontroller":1}
,"microcontroller":{"attached":1}
,"attached":{"peripheral":1}
,"peripheral":{"components":1}
,"components":{"fpga":1,"placed":1,"replicated":1,"performs":1,"functional":1}
,"eclipse":{"development":1}
,"development":{"tools":1,"application":1}
,"cdt":{"environment":1}
,"environment":{"industry":1}
,"industry":{"open-source":1}
,"open-source":{"development":1}
,"application":{"framework":1,"editing":1}
,"framework":{"building":1}
,"building":{"software":1,"embedded":1,"block":1}
,"combination":{"diamond":1}
,"coordinate":{"building":1}
,"processor":{"system":1}
,"write":{"software":1}
,"drive":{"msb":1}
,"msb":{"spe":1}
,"latticesc":{"family":1,"devices":1}
,"advance":{"pcs":1}
,"physical":{"coding":1,"design":1,"information":1,"view":1,"portion":1,"implementation":1}
,"coding":{"sub-layer":1}
,"sub-layer":{"high-performance":1}
,"7.8":{"megabits":1}
,"megabits":{"sysmem":1}
,"sysmem":{"embedded":1}
,"ram":{"dedicated":1}
,"standards":{"rapidio":1}
,"rapidio":{"spi4.2":1}
,"spi4.2":{"sfi-4":1}
,"sfi-4":{"utopia":1}
,"utopia":{"xgmii":1}
,"xgmii":{"csix":1}
,"csix":{"devices":1}
,"feature":{"clock":1}
,"clock":{"multiply":1,"muxs":1}
,"multiply":{"divide":1}
,"divide":{"phase-shift":1}
,"phase-shift":{"plls":1}
,"numerous":{"dlls":1}
,"dynamic":{"glitch-free":1}
,"glitch-free":{"clock":1}
,"latticescm":{"family":1}
,"maco":{"masked":1}
,"masked":{"array":1}
,"array":{"cost":1,"called":1}
,"optimization":{"embedded":1,"options":1,"process":1}
,"structured":{"asic":1}
,"asic":{"blocks":1}
,"per":{"device":1}
,"variety":{"pre-engineered":1}
,"latticexp":{"expanded":1,"latticesc":1}
,"expanded":{"programmability":1}
,"programmability":{"family":1,"second":1}
,"architecture":{"used":1,"referred":1}
,"ispxp":{"technology":1}
,"single":{"low-cost":1,"logic":1}
,"low-cost":{"chip":1,"130-nm":1}
,"chip":{"implemented":1}
,"implemented":{"low-cost":1,"using":1}
,"130-nm":{"flash":1}
,"flash":{"process":1,"non-volatile":1}
,"process":{"provide":1,"capturing":1,"decreasing":1,"starting":1}
,"provide":{"instant-on":1}
,"instant-on":{"high-security":1,"small":1}
,"high-security":{"non-volatile":1}
,"non-volatile":{"reconfigurable":1,"cells":1}
,"reconfigurable":{"features":1}
,"latticexp2":{"expanded":1,"parts":1}
,"combine":{"look-up":1}
,"look-up":{"table":1}
,"table":{"lut":1,"lookup":1}
,"lut":{"-based":1,"architectural":1,"acronym":1}
,"-based":{"fpga":1}
,"cells":{"architecture":1}
,"referred":{"flexiflash":1,"logic":1}
,"flexiflash":{"flexiflash":1,"features":1}
,"small":{"footprint":1}
,"footprint":{"on-chip":1}
,"storage":{"flashbak-embedded":1}
,"flashbak-embedded":{"block":1}
,"memories":{"serial":1}
,"serial":{"tag":1}
,"tag":{"memory":1}
,"parts":{"support":1}
,"live":{"updates":1}
,"updates":{"transfr":1}
,"transfr":{"128-bit":1}
,"128-bit":{"aes":1}
,"aes":{"encryption":1}
,"dual-boot":{"technologies":1}
,"technologies":{"include":1}
,"phase":{"locked":1}
,"locked":{"loops":1}
,"lbe":{"abbreviation":1}
,"abbreviation":{"logic":1,"linear":1,"local":1}
,"editor":{"module":1,"text":1,"sdc":1,"diamond":1,"spreadsheet":1}
,"epic":{"enables":1}
,"enables":{"edit":1,"examine":1}
,"edit":{"logic":1}
,"selected":{"component":1,"components":1,"ipexpress":1}
,"component":{"present":1,"pin":1,"containing":1,"connections":1,"initializes":1}
,"present":{"configuration":1}
,".lci":{"file":1}
,"file":{"constraint":1,"flat":1,"used":1,"ldbanno":1,"uses":1,"edited":1,"diamond":1,"collection":1,"parameter":1,"contains":1,".lpf":1,"storing":1,"automatically":1}
,"constraint":{"file":1,"format":1,"sdc":1,".ldc":1,"locks":1,"specifies":1}
,"flat":{"ascii":1}
,"ascii":{"file":1}
,"specify":{"optimization":1}
,"options":{"hardware-specific":1}
,"hardware-specific":{"parameters":1}
,"parameters":{"read":1,"selected":1}
,"read":{"diamond":1}
,"ldbanno":{"command-line":1,"program":1}
,"command-line":{"program":1}
,"program":{"distributes":1,"back":1,"equivalent":1}
,"distributes":{"physical":1}
,"information":{"back":1,"example":1}
,"back":{"logical":1,"annotates":1,"annotate":1}
,"logical":{"design":1,"diagram":1,"manner":1,"preference":1}
,"generate":{"timing":1}
,"timing":{"simulation":1}
,"simulation":{"file":1}
,"annotates":{"physical":1}
,"example":{"net":1}
,"net":{"delays":1,"segment":1}
,"delays":{"logical":1}
,"writes":{"back-annotated":1}
,"back-annotated":{"design":1}
,"desired":{"netlist":1}
,"netlist":{"format":1}
,"format":{"ldbanno":1,"synopsys":1}
,"equivalent":{"design":1}
,"annotate":{"assignments":1}
,"assignments":{"command":1}
,"command":{"diamond":1}
,".ldc":{"file":1,"files":1}
,"uses":{"constraint":1,"low-voltage":1}
,"synopsys":{"design":1}
,"sdc":{"language":1,"synthesis":1}
,"language":{".ldc":1}
,"edited":{"ldc":1,"diamond\u2019s":1}
,"ldc":{"editor":1}
,"text":{"editor":1}
,"editing":{"design":1}
,".ldf":{"file":1}
,"project":{"file":1,"diamond":1}
,"level-sensitive":{"signal":1}
,"signal":{"input":1,"latticeecp":1,"local":1}
,"affects":{"function":1}
,"transitions":{"logic":1}
,"edge-sensitive":{"signal":1}
,"lfsr":{"abbreviation":1}
,"linear":{"feedback":1}
,"feedback":{"shift":1,"two":1}
,"shift":{"register":1}
,"register":{"shift":1,"feedback":1,"chain":1}
,"points":{"register":1,"called":1}
,"chain":{"points":1}
,"called":{"taps":1,"basic":1}
,"taps":{"lsfrs":1}
,"lsfrs":{"particularly":1}
,"particularly":{"useful":1}
,"useful":{"encryption":1}
,"decryption":{"applications":1}
,".lib":{"file":1}
,"collection":{"library":1}
,"library":{"elements":1,"manager":1,"macros":1,"containing":1}
,"elements":{"compatible":1,"typically":1}
,"compatible":{"fpga":1}
,"libraries":{"symbols":1}
,"symbols":{"managed":1}
,"managed":{"using":1}
,"using":{"symbol":1,"power":1,"single":1,"library":1}
,"symbol":{"library":1}
,"macros":{"adders":1,"higher-level":1}
,"adders":{"buffers":1}
,"buffers":{"flip-flops":1}
,"flip-flops":{"used":1,"gates":1,"latches":1}
,"create":{"schematic":1,"new":1}
,"schematic":{"designs":1,"shows":1}
,"linux":{"unix":1}
,"unix":{"operating":1}
,"operating":{"system":1}
,"adapted":{"personal":1}
,"personal":{"computers":1}
,"computers":{"unix":1}
,"load":{"resistance":1}
,"resistance":{"capacitance":1}
,"associated":{"inputs":1}
,"driven":{"output":1}
,"lock":{"constraint":1}
,"locks":{"component":1}
,"pin":{"lock":1,"lsr":1}
,"specifies":{"current":1}
,"routing":{"cannot":1}
,"cannot":{"changed":1}
,"changed":{"unrouted":1}
,"logibuilder":{"utility":1}
,"utility":{"within":1}
,"pac-designer":{"software":1}
,"allows":{"define":1}
,"define":{"power":1}
,"supply":{"sequence":1,"rather":1}
,"sequence":{"controller":1,"digital":1}
,"controller":{"monitor":1}
,"monitor":{"control":1}
,"control":{"circuits":1,"functions":1}
,"circuits":{"using":1}
,"three":{"major":1}
,"major":{"classes":1,"physical":1}
,"classes":{"ics":1}
,"ics":{"digital":1}
,"digital":{"electronic":1,"data":1,"events":1,"circuit":1}
,"electronic":{"systems":1}
,"systems":{"microprocessors":1}
,"microprocessors":{"memory":1}
,"data":{"manipulation":1,"device":1,"graphical":1,"transmission":1}
,"manipulation":{"control":1}
,"require":{"higher":1}
,"higher":{"speed":1}
,"speed":{"microprocessor":1,"design":1}
,"microprocessor":{"provide":1}
,"analysis":{"process":1,"core":1,"reveal":1}
,"capturing":{"digital":1}
,"observe":{"behavior":1}
,"behavior":{"signals":1}
,"signals":{"locate":1}
,"locate":{"failures":1}
,"failures":{"device":1}
,"includes":{"ability":1}
,"ability":{"trigger":1}
,"trigger":{"complicated":1}
,"complicated":{"sequence":1}
,"events":{"copy":1}
,"copy":{"large":1}
,"amount":{"digital":1}
,"test":{"device\u2019s":1}
,"device\u2019s":{"jtag":1}
,"jtag":{"ports":1}
,"ports":{"display":1}
,"display":{"data":1}
,"graphical":{"user":1}
,"user":{"interface":1}
,"core":{"precharacterized":1}
,"precharacterized":{"piece":1}
,"piece":{"logic":1}
,"intellectual":{"property":1}
,"property":{"specifically":1}
,"specifically":{"designed":1}
,"designed":{"logic":1}
,"reveal":{"core":1}
,"view":{"view":1,"within":1,"accessed":1,"physical":1,"ncd":1,"text":1}
,"examine":{"logic":1}
,"details":{"selected":1}
,"routed":{"logic":1}
,"accessed":{"floorplan":1}
,"floorplan":{"view":1}
,"ncd":{"view":1}
,"cell":{"predefined":1,"sometimes":1,"major":1}
,"predefined":{"group":1}
,"group":{"unconnected":1}
,"unconnected":{"components":1}
,"replicated":{"across":1}
,"surface":{"gate":1}
,"gate":{"array":1,"complex":1,"physical":1}
,"basic":{"cell":1}
,"sometimes":{"pfus":1}
,"pfus":{"referred":1}
,"portion":{"cell":1}
,"performs":{"processing":1}
,"processing":{"controlling":1}
,"controlling":{"function":1}
,"element":{"building":1,"within":1}
,"defining":{"logic":1}
,"typically":{"primitives":1,"verilog":1}
,"primitives":{"flip-flops":1}
,"gates":{"gates":1,"forth":1,"used":1}
,"forth":{"macros":1}
,"higher-level":{"combinations":1}
,"combinations":{"primitives":1}
,"boolean":{"logic":1}
,"expression":{"expressions":1}
,"expressions":{"implemented":1}
,"complex":{"component":1}
,"containing":{"logic":1,"primitives":1}
,"decreasing":{"area":1}
,"area":{"increasing":1}
,"increasing":{"speed":1}
,"starting":{"high":1}
,"abstraction":{"typically":1,"using":1}
,"verilog":{"vhdl":1}
,"vhdl":{"automatically":1}
,"automatically":{"creating":1,"generated":1}
,"creating":{"lower":1}
,"lower":{"level":1}
,"diagram":{"schematic":1}
,"shows":{"component":1}
,"connections":{"nets":1}
,"nets":{"components":1}
,"functional":{"logical":1}
,"lookup":{"table":1}
,"architectural":{"element":1}
,"pfu":{"implementing":1}
,"implementing":{"combinational":1,"design":1}
,"combinational":{"logic":1}
,".lpc":{"file":1}
,"parameter":{"configuration":1}
,"contains":{"configuration":1}
,"preference":{"file":1}
,".lpf":{"post-synthesis":1,"file":1}
,"post-synthesis":{"source":1}
,"storing":{"design":1}
,"constraints":{"known":1}
,"known":{"preferences":1}
,"preferences":{"file":1}
,"generated":{"create":1}
,"new":{"project":1}
,"developing":{"implementing":1}
,"diamond\u2019s":{"preference-editing":1}
,"preference-editing":{"views":1}
,"views":{"spreadsheet":1}
,"spreadsheet":{"view":1}
,"lsr":{"abbreviation":1,"input":1,"component":1}
,"local":{"reset":1}
,"reset":{"signal":1,"lsr":1}
,"initializes":{"flip-flops":1}
,"lumped":{"capacitance":1}
,"total":{"capacitance":1}
,"segment":{"net":1}
,"acronym":{"lookup":1,"low-voltage":1}
,"lvds":{"acronym":1,"standardized":1,"generic":1}
,"low-voltage":{"differential":1,"positive":1,"power":1}
,"differential":{"signaling":1}
,"signaling":{"high-speed":1}
,"low-power":{"data":1}
,"transmission":{"standard":1}
,"standard":{"lvds":1,"high-speed":1}
,"standardized":{"ansi":1}
,"ansi":{"tia":1}
,"tia":{"eia-644-1995":1}
,"eia-644-1995":{"electrical":1}
,"electrical":{"characteristics":1}
,"characteristics":{"standard":1}
,"generic":{"interface":1}
,"lvpecl":{"acronym":1,"digital":1}
,"positive":{"emitter-coupled":1}
,"emitter-coupled":{"logic":1}
,"composed":{"bipolar":1}
,"bipolar":{"transistors":1}
,"transistors":{"emitter":1}
,"emitter":{"ends":1}
,"ends":{"wired":1}
,"wired":{"together":1}
,"together":{"uses":1}
,"rather":{"common":1}
,"negative":{"power":1}
}
;Search.control.loadWordPairs(pairs);
