{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642249670383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642249670383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 15 13:27:50 2022 " "Processing started: Sat Jan 15 13:27:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642249670383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249670383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249670383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642249670744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642249670744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src/ram.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249678203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io-Behavioral " "Found design unit 1: io-Behavioral" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""} { "Info" "ISGN_ENTITY_NAME" "1 io " "Found entity 1: io" {  } { { "../src/io.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/io.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249678203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/flash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLASH-Behavioral " "Found design unit 1: FLASH-Behavioral" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLASH " "Found entity 1: FLASH" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249678203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavioral " "Found design unit 1: cpu-Behavioral" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249678203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/siedl/desktop/fpga-cpu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/siedl/desktop/fpga-cpu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249678203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249678203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642249678265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU_C " "Elaborating entity \"alu\" for hierarchy \"alu:ALU_C\"" {  } { { "../src/cpu.vhd" "ALU_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642249678281 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycles alu.vhd(1277) " "VHDL Process Statement warning at alu.vhd(1277): signal \"cycles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642249678328 "|cpu|alu:ALU_C"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLASH_OUT alu.vhd(1278) " "VHDL Process Statement warning at alu.vhd(1278): signal \"FLASH_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 1278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642249678328 "|cpu|alu:ALU_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLASH alu:ALU_C\|FLASH:FLASH_C " "Elaborating entity \"FLASH\" for hierarchy \"alu:ALU_C\|FLASH:FLASH_C\"" {  } { { "../src/alu.vhd" "FLASH_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642249678328 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FLASH flash.vhd(79) " "VHDL Signal Declaration warning at flash.vhd(79): used explicit default value for signal \"FLASH\" because signal was never assigned a value" {  } { { "../src/flash.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/flash.vhd" 79 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1642249678328 "|cpu|alu:ALU_C|FLASH:FLASH_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram alu:ALU_C\|ram:RAM_C " "Elaborating entity \"ram\" for hierarchy \"alu:ALU_C\|ram:RAM_C\"" {  } { { "../src/alu.vhd" "RAM_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642249678609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io alu:ALU_C\|io:IO_C " "Elaborating entity \"io\" for hierarchy \"alu:ALU_C\|io:IO_C\"" {  } { { "../src/alu.vhd" "IO_C" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642249678750 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "alu:ALU_C\|ram:RAM_C\|RAM_rtl_0 " "Inferred RAM node \"alu:ALU_C\|ram:RAM_C\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1642249688943 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "alu:ALU_C\|ram:RAM_C\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"alu:ALU_C\|ram:RAM_C\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1642249713550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1642249713550 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1642249713550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642249713597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"alu:ALU_C\|ram:RAM_C\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1642249713597 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1642249713597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2eg1 " "Found entity 1: altsyncram_2eg1" {  } { { "db/altsyncram_2eg1.tdf" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/hw/db/altsyncram_2eg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642249713629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249713629 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642249714254 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[0\] " "Inserted always-enabled tri-state buffer between \"PINS\[0\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[1\] " "Inserted always-enabled tri-state buffer between \"PINS\[1\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[2\] " "Inserted always-enabled tri-state buffer between \"PINS\[2\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[3\] " "Inserted always-enabled tri-state buffer between \"PINS\[3\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[4\] " "Inserted always-enabled tri-state buffer between \"PINS\[4\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[5\] " "Inserted always-enabled tri-state buffer between \"PINS\[5\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[6\] " "Inserted always-enabled tri-state buffer between \"PINS\[6\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[7\] " "Inserted always-enabled tri-state buffer between \"PINS\[7\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[8\] " "Inserted always-enabled tri-state buffer between \"PINS\[8\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[9\] " "Inserted always-enabled tri-state buffer between \"PINS\[9\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[10\] " "Inserted always-enabled tri-state buffer between \"PINS\[10\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[11\] " "Inserted always-enabled tri-state buffer between \"PINS\[11\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[12\] " "Inserted always-enabled tri-state buffer between \"PINS\[12\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[13\] " "Inserted always-enabled tri-state buffer between \"PINS\[13\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[14\] " "Inserted always-enabled tri-state buffer between \"PINS\[14\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[15\] " "Inserted always-enabled tri-state buffer between \"PINS\[15\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[16\] " "Inserted always-enabled tri-state buffer between \"PINS\[16\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[17\] " "Inserted always-enabled tri-state buffer between \"PINS\[17\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[18\] " "Inserted always-enabled tri-state buffer between \"PINS\[18\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[19\] " "Inserted always-enabled tri-state buffer between \"PINS\[19\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[20\] " "Inserted always-enabled tri-state buffer between \"PINS\[20\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[21\] " "Inserted always-enabled tri-state buffer between \"PINS\[21\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "PINS\[22\] " "Inserted always-enabled tri-state buffer between \"PINS\[22\]\" and its non-tri-state driver." {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1642249714316 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1642249714316 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[0\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[1\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[2\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[3\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[4\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[5\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[6\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[7\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[8\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[9\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[10\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[11\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[12\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[13\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[14\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[15\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[16\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[17\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[18\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[19\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[20\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[21\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "PINS\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"PINS\[22\]\" is moved to its source" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1642249714332 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1642249714332 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[43\] alu:ALU_C\|INS\[43\]~_emulated alu:ALU_C\|INS\[43\]~1 " "Register \"alu:ALU_C\|INS\[43\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[43\]~_emulated\" and latch \"alu:ALU_C\|INS\[43\]~1\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[43]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[42\] alu:ALU_C\|INS\[42\]~_emulated alu:ALU_C\|INS\[42\]~5 " "Register \"alu:ALU_C\|INS\[42\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[42\]~_emulated\" and latch \"alu:ALU_C\|INS\[42\]~5\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[42]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[40\] alu:ALU_C\|INS\[40\]~_emulated alu:ALU_C\|INS\[40\]~9 " "Register \"alu:ALU_C\|INS\[40\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[40\]~_emulated\" and latch \"alu:ALU_C\|INS\[40\]~9\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[40]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[47\] alu:ALU_C\|INS\[47\]~_emulated alu:ALU_C\|INS\[47\]~13 " "Register \"alu:ALU_C\|INS\[47\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[47\]~_emulated\" and latch \"alu:ALU_C\|INS\[47\]~13\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[47]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[46\] alu:ALU_C\|INS\[46\]~_emulated alu:ALU_C\|INS\[46\]~17 " "Register \"alu:ALU_C\|INS\[46\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[46\]~_emulated\" and latch \"alu:ALU_C\|INS\[46\]~17\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[46]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[44\] alu:ALU_C\|INS\[44\]~_emulated alu:ALU_C\|INS\[44\]~21 " "Register \"alu:ALU_C\|INS\[44\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[44\]~_emulated\" and latch \"alu:ALU_C\|INS\[44\]~21\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[44]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[41\] alu:ALU_C\|INS\[41\]~_emulated alu:ALU_C\|INS\[41\]~25 " "Register \"alu:ALU_C\|INS\[41\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[41\]~_emulated\" and latch \"alu:ALU_C\|INS\[41\]~25\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[41]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[35\] alu:ALU_C\|INS\[35\]~_emulated alu:ALU_C\|INS\[35\]~29 " "Register \"alu:ALU_C\|INS\[35\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[35\]~_emulated\" and latch \"alu:ALU_C\|INS\[35\]~29\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[35]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[34\] alu:ALU_C\|INS\[34\]~_emulated alu:ALU_C\|INS\[34\]~33 " "Register \"alu:ALU_C\|INS\[34\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[34\]~_emulated\" and latch \"alu:ALU_C\|INS\[34\]~33\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[34]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[45\] alu:ALU_C\|INS\[45\]~_emulated alu:ALU_C\|INS\[45\]~37 " "Register \"alu:ALU_C\|INS\[45\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[45\]~_emulated\" and latch \"alu:ALU_C\|INS\[45\]~37\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[45]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[32\] alu:ALU_C\|INS\[32\]~_emulated alu:ALU_C\|INS\[32\]~41 " "Register \"alu:ALU_C\|INS\[32\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[32\]~_emulated\" and latch \"alu:ALU_C\|INS\[32\]~41\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[32]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[33\] alu:ALU_C\|INS\[33\]~_emulated alu:ALU_C\|INS\[33\]~45 " "Register \"alu:ALU_C\|INS\[33\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[33\]~_emulated\" and latch \"alu:ALU_C\|INS\[33\]~45\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[33]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[38\] alu:ALU_C\|INS\[38\]~_emulated alu:ALU_C\|INS\[38\]~49 " "Register \"alu:ALU_C\|INS\[38\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[38\]~_emulated\" and latch \"alu:ALU_C\|INS\[38\]~49\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[38]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[37\] alu:ALU_C\|INS\[37\]~_emulated alu:ALU_C\|INS\[37\]~53 " "Register \"alu:ALU_C\|INS\[37\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[37\]~_emulated\" and latch \"alu:ALU_C\|INS\[37\]~53\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[37]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[39\] alu:ALU_C\|INS\[39\]~_emulated alu:ALU_C\|INS\[39\]~57 " "Register \"alu:ALU_C\|INS\[39\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[39\]~_emulated\" and latch \"alu:ALU_C\|INS\[39\]~57\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[39]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[36\] alu:ALU_C\|INS\[36\]~_emulated alu:ALU_C\|INS\[36\]~61 " "Register \"alu:ALU_C\|INS\[36\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[36\]~_emulated\" and latch \"alu:ALU_C\|INS\[36\]~61\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[36]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[31\] alu:ALU_C\|INS\[31\]~_emulated alu:ALU_C\|INS\[31\]~65 " "Register \"alu:ALU_C\|INS\[31\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[31\]~_emulated\" and latch \"alu:ALU_C\|INS\[31\]~65\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[30\] alu:ALU_C\|INS\[30\]~_emulated alu:ALU_C\|INS\[30\]~69 " "Register \"alu:ALU_C\|INS\[30\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[30\]~_emulated\" and latch \"alu:ALU_C\|INS\[30\]~69\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[29\] alu:ALU_C\|INS\[29\]~_emulated alu:ALU_C\|INS\[29\]~73 " "Register \"alu:ALU_C\|INS\[29\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[29\]~_emulated\" and latch \"alu:ALU_C\|INS\[29\]~73\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[28\] alu:ALU_C\|INS\[28\]~_emulated alu:ALU_C\|INS\[28\]~77 " "Register \"alu:ALU_C\|INS\[28\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[28\]~_emulated\" and latch \"alu:ALU_C\|INS\[28\]~77\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[27\] alu:ALU_C\|INS\[27\]~_emulated alu:ALU_C\|INS\[27\]~81 " "Register \"alu:ALU_C\|INS\[27\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[27\]~_emulated\" and latch \"alu:ALU_C\|INS\[27\]~81\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[26\] alu:ALU_C\|INS\[26\]~_emulated alu:ALU_C\|INS\[26\]~85 " "Register \"alu:ALU_C\|INS\[26\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[26\]~_emulated\" and latch \"alu:ALU_C\|INS\[26\]~85\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[25\] alu:ALU_C\|INS\[25\]~_emulated alu:ALU_C\|INS\[25\]~89 " "Register \"alu:ALU_C\|INS\[25\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[25\]~_emulated\" and latch \"alu:ALU_C\|INS\[25\]~89\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[24\] alu:ALU_C\|INS\[24\]~_emulated alu:ALU_C\|INS\[24\]~93 " "Register \"alu:ALU_C\|INS\[24\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[24\]~_emulated\" and latch \"alu:ALU_C\|INS\[24\]~93\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[23\] alu:ALU_C\|INS\[23\]~_emulated alu:ALU_C\|INS\[23\]~97 " "Register \"alu:ALU_C\|INS\[23\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[23\]~_emulated\" and latch \"alu:ALU_C\|INS\[23\]~97\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[22\] alu:ALU_C\|INS\[22\]~_emulated alu:ALU_C\|INS\[22\]~101 " "Register \"alu:ALU_C\|INS\[22\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[22\]~_emulated\" and latch \"alu:ALU_C\|INS\[22\]~101\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[21\] alu:ALU_C\|INS\[21\]~_emulated alu:ALU_C\|INS\[21\]~105 " "Register \"alu:ALU_C\|INS\[21\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[21\]~_emulated\" and latch \"alu:ALU_C\|INS\[21\]~105\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[20\] alu:ALU_C\|INS\[20\]~_emulated alu:ALU_C\|INS\[20\]~109 " "Register \"alu:ALU_C\|INS\[20\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[20\]~_emulated\" and latch \"alu:ALU_C\|INS\[20\]~109\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[19\] alu:ALU_C\|INS\[19\]~_emulated alu:ALU_C\|INS\[19\]~113 " "Register \"alu:ALU_C\|INS\[19\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[19\]~_emulated\" and latch \"alu:ALU_C\|INS\[19\]~113\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[18\] alu:ALU_C\|INS\[18\]~_emulated alu:ALU_C\|INS\[18\]~117 " "Register \"alu:ALU_C\|INS\[18\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[18\]~_emulated\" and latch \"alu:ALU_C\|INS\[18\]~117\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[17\] alu:ALU_C\|INS\[17\]~_emulated alu:ALU_C\|INS\[17\]~121 " "Register \"alu:ALU_C\|INS\[17\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[17\]~_emulated\" and latch \"alu:ALU_C\|INS\[17\]~121\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[16\] alu:ALU_C\|INS\[16\]~_emulated alu:ALU_C\|INS\[16\]~125 " "Register \"alu:ALU_C\|INS\[16\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[16\]~_emulated\" and latch \"alu:ALU_C\|INS\[16\]~125\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[15\] alu:ALU_C\|INS\[15\]~_emulated alu:ALU_C\|INS\[15\]~129 " "Register \"alu:ALU_C\|INS\[15\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[15\]~_emulated\" and latch \"alu:ALU_C\|INS\[15\]~129\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[14\] alu:ALU_C\|INS\[14\]~_emulated alu:ALU_C\|INS\[14\]~133 " "Register \"alu:ALU_C\|INS\[14\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[14\]~_emulated\" and latch \"alu:ALU_C\|INS\[14\]~133\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[13\] alu:ALU_C\|INS\[13\]~_emulated alu:ALU_C\|INS\[13\]~137 " "Register \"alu:ALU_C\|INS\[13\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[13\]~_emulated\" and latch \"alu:ALU_C\|INS\[13\]~137\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[12\] alu:ALU_C\|INS\[12\]~_emulated alu:ALU_C\|INS\[12\]~141 " "Register \"alu:ALU_C\|INS\[12\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[12\]~_emulated\" and latch \"alu:ALU_C\|INS\[12\]~141\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[11\] alu:ALU_C\|INS\[11\]~_emulated alu:ALU_C\|INS\[11\]~145 " "Register \"alu:ALU_C\|INS\[11\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[11\]~_emulated\" and latch \"alu:ALU_C\|INS\[11\]~145\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[10\] alu:ALU_C\|INS\[10\]~_emulated alu:ALU_C\|INS\[10\]~149 " "Register \"alu:ALU_C\|INS\[10\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[10\]~_emulated\" and latch \"alu:ALU_C\|INS\[10\]~149\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[9\] alu:ALU_C\|INS\[9\]~_emulated alu:ALU_C\|INS\[9\]~153 " "Register \"alu:ALU_C\|INS\[9\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[9\]~_emulated\" and latch \"alu:ALU_C\|INS\[9\]~153\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[8\] alu:ALU_C\|INS\[8\]~_emulated alu:ALU_C\|INS\[8\]~157 " "Register \"alu:ALU_C\|INS\[8\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[8\]~_emulated\" and latch \"alu:ALU_C\|INS\[8\]~157\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[0\] alu:ALU_C\|INS\[0\]~_emulated alu:ALU_C\|INS\[0\]~161 " "Register \"alu:ALU_C\|INS\[0\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[0\]~_emulated\" and latch \"alu:ALU_C\|INS\[0\]~161\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[1\] alu:ALU_C\|INS\[1\]~_emulated alu:ALU_C\|INS\[1\]~165 " "Register \"alu:ALU_C\|INS\[1\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[1\]~_emulated\" and latch \"alu:ALU_C\|INS\[1\]~165\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[2\] alu:ALU_C\|INS\[2\]~_emulated alu:ALU_C\|INS\[2\]~169 " "Register \"alu:ALU_C\|INS\[2\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[2\]~_emulated\" and latch \"alu:ALU_C\|INS\[2\]~169\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[3\] alu:ALU_C\|INS\[3\]~_emulated alu:ALU_C\|INS\[3\]~173 " "Register \"alu:ALU_C\|INS\[3\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[3\]~_emulated\" and latch \"alu:ALU_C\|INS\[3\]~173\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[4\] alu:ALU_C\|INS\[4\]~_emulated alu:ALU_C\|INS\[4\]~177 " "Register \"alu:ALU_C\|INS\[4\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[4\]~_emulated\" and latch \"alu:ALU_C\|INS\[4\]~177\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[5\] alu:ALU_C\|INS\[5\]~_emulated alu:ALU_C\|INS\[5\]~181 " "Register \"alu:ALU_C\|INS\[5\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[5\]~_emulated\" and latch \"alu:ALU_C\|INS\[5\]~181\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[6\] alu:ALU_C\|INS\[6\]~_emulated alu:ALU_C\|INS\[6\]~185 " "Register \"alu:ALU_C\|INS\[6\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[6\]~_emulated\" and latch \"alu:ALU_C\|INS\[6\]~185\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "alu:ALU_C\|INS\[7\] alu:ALU_C\|INS\[7\]~_emulated alu:ALU_C\|INS\[7\]~189 " "Register \"alu:ALU_C\|INS\[7\]\" is converted into an equivalent circuit using register \"alu:ALU_C\|INS\[7\]~_emulated\" and latch \"alu:ALU_C\|INS\[7\]~189\"" {  } { { "../src/alu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/alu.vhd" 124 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642249714363 "|cpu|alu:ALU_C|INS[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1642249714363 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[0\]~synth " "Node \"PINS\[0\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[1\]~synth " "Node \"PINS\[1\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[2\]~synth " "Node \"PINS\[2\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[3\]~synth " "Node \"PINS\[3\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[4\]~synth " "Node \"PINS\[4\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[5\]~synth " "Node \"PINS\[5\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[6\]~synth " "Node \"PINS\[6\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[7\]~synth " "Node \"PINS\[7\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[8\]~synth " "Node \"PINS\[8\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[9\]~synth " "Node \"PINS\[9\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[10\]~synth " "Node \"PINS\[10\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[11\]~synth " "Node \"PINS\[11\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[12\]~synth " "Node \"PINS\[12\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[13\]~synth " "Node \"PINS\[13\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[14\]~synth " "Node \"PINS\[14\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[15\]~synth " "Node \"PINS\[15\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[16\]~synth " "Node \"PINS\[16\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[17\]~synth " "Node \"PINS\[17\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[18\]~synth " "Node \"PINS\[18\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[19\]~synth " "Node \"PINS\[19\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[20\]~synth " "Node \"PINS\[20\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[21\]~synth " "Node \"PINS\[21\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""} { "Warning" "WMLS_MLS_NODE_NAME" "PINS\[22\]~synth " "Node \"PINS\[22\]~synth\"" {  } { { "../src/cpu.vhd" "" { Text "C:/Users/siedl/Desktop/FPGA-CPU/src/cpu.vhd" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1642249719833 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1642249719833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642249720067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642249742672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642249742672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6969 " "Implemented 6969 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642249742938 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642249742938 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1642249742938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6936 " "Implemented 6936 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642249742938 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642249742938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642249742938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5078 " "Peak virtual memory: 5078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642249742953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 15 13:29:02 2022 " "Processing ended: Sat Jan 15 13:29:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642249742953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642249742953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642249742953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642249742953 ""}
