// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1574[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<256>;
	.reg .b16 	%rs<112>;
	.reg .b32 	%r<1206>;
	.reg .f32 	%f<927>;
	.reg .b64 	%rd<164>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r154, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r155, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r155, 69887;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:                                 // %L10
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd31, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %ctaid.x;
	shl.b32 	%r156, %r3, 9;
	mov.u32 	%r4, %tid.x;
	or.b32  	%r157, %r156, %r4;
	or.b32  	%r158, %r157, %r2;
	mul.wide.u32 	%rd53, %r158, 4;
	add.s64 	%rd4, %rd47, %rd53;
	mov.u32 	%r159, 1;
	st.global.u32 	[%rd4], %r159;
	ld.global.u32 	%r5, [%rd31];
	setp.lt.s32 	%p2, %r5, 0;
	@%p2 bra 	LBB0_7;
// %bb.3:                               // %L205
	ld.param.u64 	%rd35, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r6, [%rd35];
	setp.lt.s32 	%p3, %r6, %r5;
	setp.gt.s32 	%p4, %r6, 262144;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	LBB0_7;
// %bb.4:                               // %L215
	ld.param.u64 	%rd39, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r7, [%rd39];
	sub.s32 	%r160, %r6, %r5;
	and.b32  	%r161, %r160, 255;
	setp.ne.s32 	%p6, %r161, 0;
	setp.lt.s32 	%p7, %r7, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	LBB0_7;
// %bb.5:                               // %L221
	ld.param.u64 	%rd43, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r8, [%rd43];
	setp.lt.s32 	%p9, %r8, %r7;
	setp.gt.s32 	%p10, %r8, 16384;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	LBB0_7;
// %bb.6:                               // %L231
	sub.s32 	%r162, %r8, %r7;
	add.s32 	%r163, %r162, 3;
	and.b32  	%r164, %r163, 15;
	setp.eq.s32 	%p12, %r164, 0;
	@%p12 bra 	LBB0_8;
	bra.uni 	LBB0_7;
LBB0_8:                                 // %L341
	bfe.u32 	%r15, %r4, 1, 1;
	and.b32  	%r16, %r4, 1;
	shl.b32 	%r168, %r16, 1;
	shl.b32 	%r169, %r15, 2;
	or.b32  	%r170, %r168, %r169;
	bfe.u32 	%r18, %r4, 2, 1;
	or.b32  	%r19, %r18, %r170;
	or.b32  	%r20, %r19, 8;
	mov.f32 	%f184, 0f40000000;
	mov.f32 	%f185, 0f427C0000;
	div.approx.f32 	%f1, %f185, %f184;
	cvt.rn.f32.s32 	%f186, %r19;
	sub.f32 	%f187, %f186, %f1;
	mov.f32 	%f216, 0f41800000;
	div.approx.f32 	%f3, %f187, %f216;
	setp.eq.f32 	%p18, %f3, 0f00000000;
	mov.f32 	%f894, 0f3F800000;
	mov.f32 	%f887, %f894;
	@%p18 bra 	LBB0_10;
// %bb.9:                               // %L506
	sin.approx.f32 	%f217, %f3;
	div.approx.f32 	%f887, %f217, %f3;
LBB0_10:                                // %L509
	cvt.rn.f32.s32 	%f220, %r20;
	sub.f32 	%f221, %f220, %f1;
	div.approx.f32 	%f8, %f221, %f216;
	setp.eq.f32 	%p24, %f8, 0f00000000;
	mov.f32 	%f888, %f894;
	@%p24 bra 	LBB0_12;
// %bb.11:                              // %L526
	sin.approx.f32 	%f251, %f8;
	div.approx.f32 	%f888, %f251, %f8;
LBB0_12:                                // %L529
	or.b32  	%r188, %r19, 16;
	or.b32  	%r22, %r19, 24;
	cvt.rn.f32.s32 	%f255, %r188;
	sub.f32 	%f256, %f255, %f1;
	div.approx.f32 	%f12, %f256, %f216;
	setp.eq.f32 	%p30, %f12, 0f00000000;
	mov.f32 	%f889, %f894;
	@%p30 bra 	LBB0_14;
// %bb.13:                              // %L608
	sin.approx.f32 	%f286, %f12;
	div.approx.f32 	%f889, %f286, %f12;
LBB0_14:                                // %L611
	cvt.rn.f32.s32 	%f289, %r22;
	sub.f32 	%f290, %f289, %f1;
	div.approx.f32 	%f17, %f290, %f216;
	setp.eq.f32 	%p36, %f17, 0f00000000;
	mov.f32 	%f890, %f894;
	@%p36 bra 	LBB0_16;
// %bb.15:                              // %L628
	sin.approx.f32 	%f320, %f17;
	div.approx.f32 	%f890, %f320, %f17;
LBB0_16:                                // %L631
	or.b32  	%r206, %r19, 32;
	or.b32  	%r24, %r19, 40;
	cvt.rn.f32.s32 	%f324, %r206;
	sub.f32 	%f325, %f324, %f1;
	div.approx.f32 	%f21, %f325, %f216;
	setp.eq.f32 	%p42, %f21, 0f00000000;
	mov.f32 	%f891, %f894;
	@%p42 bra 	LBB0_18;
// %bb.17:                              // %L710
	sin.approx.f32 	%f355, %f21;
	div.approx.f32 	%f891, %f355, %f21;
LBB0_18:                                // %L713
	cvt.rn.f32.s32 	%f358, %r24;
	sub.f32 	%f359, %f358, %f1;
	div.approx.f32 	%f26, %f359, %f216;
	setp.eq.f32 	%p48, %f26, 0f00000000;
	mov.f32 	%f892, %f894;
	@%p48 bra 	LBB0_20;
// %bb.19:                              // %L730
	sin.approx.f32 	%f389, %f26;
	div.approx.f32 	%f892, %f389, %f26;
LBB0_20:                                // %L733
	or.b32  	%r224, %r19, 48;
	or.b32  	%r26, %r19, 56;
	cvt.rn.f32.s32 	%f393, %r224;
	sub.f32 	%f394, %f393, %f1;
	div.approx.f32 	%f30, %f394, %f216;
	setp.eq.f32 	%p54, %f30, 0f00000000;
	mov.f32 	%f893, %f894;
	@%p54 bra 	LBB0_22;
// %bb.21:                              // %L812
	sin.approx.f32 	%f424, %f30;
	div.approx.f32 	%f893, %f424, %f30;
LBB0_22:                                // %L815
	cvt.rn.f32.s32 	%f427, %r26;
	sub.f32 	%f428, %f427, %f1;
	div.approx.f32 	%f35, %f428, %f216;
	setp.eq.f32 	%p60, %f35, 0f00000000;
	@%p60 bra 	LBB0_24;
// %bb.23:                              // %L832
	sin.approx.f32 	%f458, %f35;
	div.approx.f32 	%f894, %f458, %f35;
LBB0_24:                                // %L835
	mul.lo.s32 	%r28, %r19, 15;
	cvt.rn.f32.s32 	%f461, %r28;
	div.approx.f32 	%f38, %f461, %f216;
	abs.f32 	%f897, %f38;
	setp.lt.f32 	%p61, %f897, 0f40000000;
	@%p61 bra 	LBB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f897, 0f4B800000;
	@%p62 bra 	LBB0_32;
	bra.uni 	LBB0_26;
LBB0_32:
	mov.b32 	%r30, %f897;
	and.b32  	%r242, %r30, 8388607;
	or.b32  	%r1181, %r242, 1065353216;
	mov.b32 	%f896, %r1181;
	add.s32 	%r243, %r30, -1073741824;
	and.b32  	%r1182, %r243, -8388608;
	setp.eq.s32 	%p68, %r1182, 0;
	@%p68 bra 	LBB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f472, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f471,%f472;
	// end inline asm
LBB0_34:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r244, %r1182, 192937984;
	add.s32 	%r245, %r244, %r1181;
	mov.b32 	%f473, %r245;
	mul.f32 	%f474, %f471, %f473;
	sub.f32 	%f475, %f473, %f474;
	fma.rn.f32 	%f476, %f475, %f471, %f474;
	sub.f32 	%f477, %f473, %f476;
	fma.rz.f32 	%f478, %f477, %f471, %f476;
	cvt.rzi.f32.f32 	%f479, %f478;
	sub.f32 	%f896, %f473, %f479;
	sub.s32 	%r1182, %r1182, %r244;
	mov.b32 	%r1181, %f896;
	setp.ne.s32 	%p69, %r1182, 0;
	setp.ne.s32 	%p70, %r1181, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	LBB0_34;
LBB0_35:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r30, 2139095039;
	selp.f32 	%f480, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f481, %f896, 0f34000000;
	mul.f32 	%f897, %f480, %f481;
	bra.uni 	LBB0_36;
LBB0_26:                                // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f464, %f897, %f184;
	cvt.rzi.f32.f32 	%f895, %f464;
	fma.rn.f32 	%f41, %f895, 0fC0000000, %f897;
	mov.b32 	%r29, %f41;
	setp.lt.u32 	%p63, %r29, 1073741824;
	@%p63 bra 	LBB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r29, -2147483647;
	@%p64 bra 	LBB0_29;
// %bb.28:
	add.f32 	%f469, %f895, 0fBF800000;
	setp.lt.f32 	%p67, %f41, 0fC0000000;
	add.f32 	%f470, %f469, 0fBF800000;
	selp.f32 	%f895, %f470, %f469, %p67;
	bra.uni 	LBB0_31;
LBB0_29:
	add.f32 	%f895, %f895, 0f3F800000;
	setp.ltu.f32 	%p65, %f41, 0f40800000;
	@%p65 bra 	LBB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f465, %f895, 0f3F800000;
	fma.rn.f32 	%f467, %f184, 0fC0400000, %f41;
	setp.ge.f32 	%p66, %f467, 0f00000000;
	add.f32 	%f468, %f465, 0f3F800000;
	selp.f32 	%f895, %f468, %f465, %p66;
LBB0_31:                                // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f897, %f895, 0fC0000000, %f897;
LBB0_36:                                // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f482, %f897;
	setp.gtu.f32 	%p73, %f482, 0f7F800000;
	@%p73 bra 	LBB0_38;
// %bb.37:
	mov.b32 	%r246, %f38;
	and.b32  	%r247, %r246, -2147483648;
	mov.b32 	%r248, %f897;
	or.b32  	%r249, %r247, %r248;
	mov.b32 	%f897, %r249;
LBB0_38:                                // %__nv_fmodf.exit
	add.s32 	%r258, %r28, 120;
	cvt.rn.f32.s32 	%f513, %r258;
	div.approx.f32 	%f57, %f513, %f216;
	abs.f32 	%f901, %f57;
	setp.lt.f32 	%p81, %f901, 0f40000000;
	@%p81 bra 	LBB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f901, 0f4B800000;
	@%p82 bra 	LBB0_46;
	bra.uni 	LBB0_40;
LBB0_46:
	mov.b32 	%r38, %f901;
	and.b32  	%r259, %r38, 8388607;
	or.b32  	%r1183, %r259, 1065353216;
	mov.b32 	%f900, %r1183;
	add.s32 	%r260, %r38, -1073741824;
	and.b32  	%r1184, %r260, -8388608;
	setp.eq.s32 	%p88, %r1184, 0;
	@%p88 bra 	LBB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i877.preheader
	mov.f32 	%f524, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f523,%f524;
	// end inline asm
LBB0_48:                                // %__nv_fmaf_rn.exit4.i.i.i877
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r261, %r1184, 192937984;
	add.s32 	%r262, %r261, %r1183;
	mov.b32 	%f525, %r262;
	mul.f32 	%f526, %f523, %f525;
	sub.f32 	%f527, %f525, %f526;
	fma.rn.f32 	%f528, %f527, %f523, %f526;
	sub.f32 	%f529, %f525, %f528;
	fma.rz.f32 	%f530, %f529, %f523, %f528;
	cvt.rzi.f32.f32 	%f531, %f530;
	sub.f32 	%f900, %f525, %f531;
	sub.s32 	%r1184, %r1184, %r261;
	mov.b32 	%r1183, %f900;
	setp.ne.s32 	%p89, %r1184, 0;
	setp.ne.s32 	%p90, %r1183, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	LBB0_48;
LBB0_49:                                // %__internal_fmodf_slowpath_mod.exit.i.i879
	setp.gt.u32 	%p92, %r38, 2139095039;
	selp.f32 	%f532, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f533, %f900, 0f34000000;
	mul.f32 	%f901, %f532, %f533;
	bra.uni 	LBB0_50;
LBB0_40:                                // %__nv_fast_fdividef.exit.i.i.i849
	div.approx.f32 	%f516, %f901, %f184;
	cvt.rzi.f32.f32 	%f899, %f516;
	fma.rn.f32 	%f60, %f899, 0fC0000000, %f901;
	mov.b32 	%r37, %f60;
	setp.lt.u32 	%p83, %r37, 1073741824;
	@%p83 bra 	LBB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r37, -2147483647;
	@%p84 bra 	LBB0_43;
// %bb.42:
	add.f32 	%f521, %f899, 0fBF800000;
	setp.lt.f32 	%p87, %f60, 0fC0000000;
	add.f32 	%f522, %f521, 0fBF800000;
	selp.f32 	%f899, %f522, %f521, %p87;
	bra.uni 	LBB0_45;
LBB0_43:
	add.f32 	%f899, %f899, 0f3F800000;
	setp.ltu.f32 	%p85, %f60, 0f40800000;
	@%p85 bra 	LBB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i854
	add.f32 	%f517, %f899, 0f3F800000;
	fma.rn.f32 	%f519, %f184, 0fC0400000, %f60;
	setp.ge.f32 	%p86, %f519, 0f00000000;
	add.f32 	%f520, %f517, 0f3F800000;
	selp.f32 	%f899, %f520, %f517, %p86;
LBB0_45:                                // %__internal_fmodf_fastpath_quot.exit.i.i858
	fma.rn.f32 	%f901, %f899, 0fC0000000, %f901;
LBB0_50:                                // %__internal_fmodf_kernel.exit.i883
	shr.u32 	%r17, %r4, 2;
	abs.f32 	%f534, %f901;
	setp.gtu.f32 	%p93, %f534, 0f7F800000;
	@%p93 bra 	LBB0_52;
// %bb.51:
	mov.b32 	%r263, %f57;
	and.b32  	%r264, %r263, -2147483648;
	mov.b32 	%r265, %f901;
	or.b32  	%r266, %r264, %r265;
	mov.b32 	%f901, %r266;
LBB0_52:                                // %__nv_fmodf.exit884
	and.b32  	%r281, %r4, 3;
	mul.lo.s32 	%r282, %r281, %r17;
	shl.b32 	%r283, %r282, 1;
	neg.s32 	%r49, %r283;
	cvt.rn.f32.s32 	%f567, %r49;
	mov.f32 	%f568, 0f41000000;
	div.approx.f32 	%f74, %f567, %f568;
	abs.f32 	%f905, %f74;
	setp.lt.f32 	%p101, %f905, 0f40000000;
	@%p101 bra 	LBB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f905, 0f4B800000;
	@%p102 bra 	LBB0_60;
	bra.uni 	LBB0_54;
LBB0_60:
	mov.b32 	%r51, %f905;
	and.b32  	%r284, %r51, 8388607;
	or.b32  	%r1185, %r284, 1065353216;
	mov.b32 	%f904, %r1185;
	add.s32 	%r285, %r51, -1073741824;
	and.b32  	%r1186, %r285, -8388608;
	setp.eq.s32 	%p108, %r1186, 0;
	@%p108 bra 	LBB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i923.preheader
	mov.f32 	%f578, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f577,%f578;
	// end inline asm
LBB0_62:                                // %__nv_fmaf_rn.exit4.i.i.i923
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r286, %r1186, 192937984;
	add.s32 	%r287, %r286, %r1185;
	mov.b32 	%f579, %r287;
	mul.f32 	%f580, %f577, %f579;
	sub.f32 	%f581, %f579, %f580;
	fma.rn.f32 	%f582, %f581, %f577, %f580;
	sub.f32 	%f583, %f579, %f582;
	fma.rz.f32 	%f584, %f583, %f577, %f582;
	cvt.rzi.f32.f32 	%f585, %f584;
	sub.f32 	%f904, %f579, %f585;
	sub.s32 	%r1186, %r1186, %r286;
	mov.b32 	%r1185, %f904;
	setp.ne.s32 	%p109, %r1186, 0;
	setp.ne.s32 	%p110, %r1185, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	LBB0_62;
LBB0_63:                                // %__internal_fmodf_slowpath_mod.exit.i.i925
	setp.gt.u32 	%p112, %r51, 2139095039;
	selp.f32 	%f586, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f587, %f904, 0f34000000;
	mul.f32 	%f905, %f586, %f587;
	bra.uni 	LBB0_64;
LBB0_54:                                // %__nv_fast_fdividef.exit.i.i.i895
	div.approx.f32 	%f570, %f905, %f184;
	cvt.rzi.f32.f32 	%f903, %f570;
	fma.rn.f32 	%f77, %f903, 0fC0000000, %f905;
	mov.b32 	%r50, %f77;
	setp.lt.u32 	%p103, %r50, 1073741824;
	@%p103 bra 	LBB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r50, -2147483647;
	@%p104 bra 	LBB0_57;
// %bb.56:
	add.f32 	%f575, %f903, 0fBF800000;
	setp.lt.f32 	%p107, %f77, 0fC0000000;
	add.f32 	%f576, %f575, 0fBF800000;
	selp.f32 	%f903, %f576, %f575, %p107;
	bra.uni 	LBB0_59;
LBB0_57:
	add.f32 	%f903, %f903, 0f3F800000;
	setp.ltu.f32 	%p105, %f77, 0f40800000;
	@%p105 bra 	LBB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i900
	add.f32 	%f571, %f903, 0f3F800000;
	fma.rn.f32 	%f573, %f184, 0fC0400000, %f77;
	setp.ge.f32 	%p106, %f573, 0f00000000;
	add.f32 	%f574, %f571, 0f3F800000;
	selp.f32 	%f903, %f574, %f571, %p106;
LBB0_59:                                // %__internal_fmodf_fastpath_quot.exit.i.i904
	fma.rn.f32 	%f905, %f903, 0fC0000000, %f905;
LBB0_64:                                // %__internal_fmodf_kernel.exit.i929
	abs.f32 	%f588, %f905;
	setp.gtu.f32 	%p113, %f588, 0f7F800000;
	@%p113 bra 	LBB0_66;
// %bb.65:
	mov.b32 	%r288, %f74;
	and.b32  	%r289, %r288, -2147483648;
	mov.b32 	%r290, %f905;
	or.b32  	%r291, %r289, %r290;
	mov.b32 	%f905, %r291;
LBB0_66:                                // %__nv_fmodf.exit930
	shl.b32 	%r300, %r17, 3;
	sub.s32 	%r301, %r49, %r300;
	cvt.rn.f32.s32 	%f619, %r301;
	div.approx.f32 	%f93, %f619, %f568;
	abs.f32 	%f909, %f93;
	setp.lt.f32 	%p121, %f909, 0f40000000;
	@%p121 bra 	LBB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f909, 0f4B800000;
	@%p122 bra 	LBB0_74;
	bra.uni 	LBB0_68;
LBB0_74:
	mov.b32 	%r59, %f909;
	and.b32  	%r302, %r59, 8388607;
	or.b32  	%r1187, %r302, 1065353216;
	mov.b32 	%f908, %r1187;
	add.s32 	%r303, %r59, -1073741824;
	and.b32  	%r1188, %r303, -8388608;
	setp.eq.s32 	%p128, %r1188, 0;
	@%p128 bra 	LBB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i969.preheader
	mov.f32 	%f630, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f629,%f630;
	// end inline asm
LBB0_76:                                // %__nv_fmaf_rn.exit4.i.i.i969
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r304, %r1188, 192937984;
	add.s32 	%r305, %r304, %r1187;
	mov.b32 	%f631, %r305;
	mul.f32 	%f632, %f629, %f631;
	sub.f32 	%f633, %f631, %f632;
	fma.rn.f32 	%f634, %f633, %f629, %f632;
	sub.f32 	%f635, %f631, %f634;
	fma.rz.f32 	%f636, %f635, %f629, %f634;
	cvt.rzi.f32.f32 	%f637, %f636;
	sub.f32 	%f908, %f631, %f637;
	sub.s32 	%r1188, %r1188, %r304;
	mov.b32 	%r1187, %f908;
	setp.ne.s32 	%p129, %r1188, 0;
	setp.ne.s32 	%p130, %r1187, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	LBB0_76;
LBB0_77:                                // %__internal_fmodf_slowpath_mod.exit.i.i971
	setp.gt.u32 	%p132, %r59, 2139095039;
	selp.f32 	%f638, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f639, %f908, 0f34000000;
	mul.f32 	%f909, %f638, %f639;
	bra.uni 	LBB0_78;
LBB0_68:                                // %__nv_fast_fdividef.exit.i.i.i941
	div.approx.f32 	%f622, %f909, %f184;
	cvt.rzi.f32.f32 	%f907, %f622;
	fma.rn.f32 	%f96, %f907, 0fC0000000, %f909;
	mov.b32 	%r58, %f96;
	setp.lt.u32 	%p123, %r58, 1073741824;
	@%p123 bra 	LBB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r58, -2147483647;
	@%p124 bra 	LBB0_71;
// %bb.70:
	add.f32 	%f627, %f907, 0fBF800000;
	setp.lt.f32 	%p127, %f96, 0fC0000000;
	add.f32 	%f628, %f627, 0fBF800000;
	selp.f32 	%f907, %f628, %f627, %p127;
	bra.uni 	LBB0_73;
LBB0_71:
	add.f32 	%f907, %f907, 0f3F800000;
	setp.ltu.f32 	%p125, %f96, 0f40800000;
	@%p125 bra 	LBB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i946
	add.f32 	%f623, %f907, 0f3F800000;
	fma.rn.f32 	%f625, %f184, 0fC0400000, %f96;
	setp.ge.f32 	%p126, %f625, 0f00000000;
	add.f32 	%f626, %f623, 0f3F800000;
	selp.f32 	%f907, %f626, %f623, %p126;
LBB0_73:                                // %__internal_fmodf_fastpath_quot.exit.i.i950
	fma.rn.f32 	%f909, %f907, 0fC0000000, %f909;
LBB0_78:                                // %__internal_fmodf_kernel.exit.i975
	mov.f32 	%f213, 0f00000000;
	abs.f32 	%f640, %f909;
	setp.gtu.f32 	%p133, %f640, 0f7F800000;
	@%p133 bra 	LBB0_80;
// %bb.79:
	mov.b32 	%r306, %f93;
	and.b32  	%r307, %r306, -2147483648;
	mov.b32 	%r308, %f909;
	or.b32  	%r309, %r307, %r308;
	mov.b32 	%f909, %r309;
LBB0_80:                                // %__nv_fmodf.exit976
	div.approx.f32 	%f110, %f213, %f216;
	abs.f32 	%f913, %f110;
	setp.lt.f32 	%p141, %f913, 0f40000000;
	@%p141 bra 	LBB0_92;
// %bb.81:
	setp.gtu.f32 	%p142, %f913, 0f4B800000;
	@%p142 bra 	LBB0_88;
	bra.uni 	LBB0_82;
LBB0_88:
	mov.b32 	%r71, %f913;
	and.b32  	%r330, %r71, 8388607;
	or.b32  	%r1189, %r330, 1065353216;
	mov.b32 	%f912, %r1189;
	add.s32 	%r331, %r71, -1073741824;
	and.b32  	%r1190, %r331, -8388608;
	setp.eq.s32 	%p148, %r1190, 0;
	@%p148 bra 	LBB0_91;
// %bb.89:                              // %__nv_fmaf_rn.exit4.i.i.i1015.preheader
	mov.f32 	%f683, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f682,%f683;
	// end inline asm
LBB0_90:                                // %__nv_fmaf_rn.exit4.i.i.i1015
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r332, %r1190, 192937984;
	add.s32 	%r333, %r332, %r1189;
	mov.b32 	%f684, %r333;
	mul.f32 	%f685, %f682, %f684;
	sub.f32 	%f686, %f684, %f685;
	fma.rn.f32 	%f687, %f686, %f682, %f685;
	sub.f32 	%f688, %f684, %f687;
	fma.rz.f32 	%f689, %f688, %f682, %f687;
	cvt.rzi.f32.f32 	%f690, %f689;
	sub.f32 	%f912, %f684, %f690;
	sub.s32 	%r1190, %r1190, %r332;
	mov.b32 	%r1189, %f912;
	setp.ne.s32 	%p149, %r1190, 0;
	setp.ne.s32 	%p150, %r1189, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	LBB0_90;
LBB0_91:                                // %__internal_fmodf_slowpath_mod.exit.i.i1017
	setp.gt.u32 	%p152, %r71, 2139095039;
	selp.f32 	%f691, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f692, %f912, 0f34000000;
	mul.f32 	%f913, %f691, %f692;
	bra.uni 	LBB0_92;
LBB0_82:                                // %__nv_fast_fdividef.exit.i.i.i987
	div.approx.f32 	%f675, %f913, %f184;
	cvt.rzi.f32.f32 	%f911, %f675;
	fma.rn.f32 	%f113, %f911, 0fC0000000, %f913;
	mov.b32 	%r70, %f113;
	setp.lt.u32 	%p143, %r70, 1073741824;
	@%p143 bra 	LBB0_87;
// %bb.83:
	setp.lt.u32 	%p144, %r70, -2147483647;
	@%p144 bra 	LBB0_85;
// %bb.84:
	add.f32 	%f680, %f911, 0fBF800000;
	setp.lt.f32 	%p147, %f113, 0fC0000000;
	add.f32 	%f681, %f680, 0fBF800000;
	selp.f32 	%f911, %f681, %f680, %p147;
	bra.uni 	LBB0_87;
LBB0_85:
	add.f32 	%f911, %f911, 0f3F800000;
	setp.ltu.f32 	%p145, %f113, 0f40800000;
	@%p145 bra 	LBB0_87;
// %bb.86:                              // %__nv_fmaf_rn.exit.i.i.i992
	add.f32 	%f676, %f911, 0f3F800000;
	fma.rn.f32 	%f678, %f184, 0fC0400000, %f113;
	setp.ge.f32 	%p146, %f678, 0f00000000;
	add.f32 	%f679, %f676, 0f3F800000;
	selp.f32 	%f911, %f679, %f676, %p146;
LBB0_87:                                // %__internal_fmodf_fastpath_quot.exit.i.i996
	fma.rn.f32 	%f913, %f911, 0fC0000000, %f913;
LBB0_92:                                // %__internal_fmodf_kernel.exit.i1021
	abs.f32 	%f693, %f913;
	setp.gtu.f32 	%p153, %f693, 0f7F800000;
	@%p153 bra 	LBB0_94;
// %bb.93:
	mov.b32 	%r334, %f110;
	and.b32  	%r335, %r334, -2147483648;
	mov.b32 	%r336, %f913;
	or.b32  	%r337, %r335, %r336;
	mov.b32 	%f913, %r337;
LBB0_94:                                // %__nv_fmodf.exit1022
	shl.b32 	%r346, %r17, 1;
	neg.s32 	%r347, %r346;
	cvt.rn.f32.s32 	%f724, %r347;
	div.approx.f32 	%f129, %f724, %f216;
	abs.f32 	%f917, %f129;
	setp.lt.f32 	%p161, %f917, 0f40000000;
	@%p161 bra 	LBB0_106;
// %bb.95:
	setp.gtu.f32 	%p162, %f917, 0f4B800000;
	@%p162 bra 	LBB0_102;
	bra.uni 	LBB0_96;
LBB0_102:
	mov.b32 	%r79, %f917;
	and.b32  	%r348, %r79, 8388607;
	or.b32  	%r1191, %r348, 1065353216;
	mov.b32 	%f916, %r1191;
	add.s32 	%r349, %r79, -1073741824;
	and.b32  	%r1192, %r349, -8388608;
	setp.eq.s32 	%p168, %r1192, 0;
	@%p168 bra 	LBB0_105;
// %bb.103:                             // %__nv_fmaf_rn.exit4.i.i.i1061.preheader
	mov.f32 	%f735, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f734,%f735;
	// end inline asm
LBB0_104:                               // %__nv_fmaf_rn.exit4.i.i.i1061
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r350, %r1192, 192937984;
	add.s32 	%r351, %r350, %r1191;
	mov.b32 	%f736, %r351;
	mul.f32 	%f737, %f734, %f736;
	sub.f32 	%f738, %f736, %f737;
	fma.rn.f32 	%f739, %f738, %f734, %f737;
	sub.f32 	%f740, %f736, %f739;
	fma.rz.f32 	%f741, %f740, %f734, %f739;
	cvt.rzi.f32.f32 	%f742, %f741;
	sub.f32 	%f916, %f736, %f742;
	sub.s32 	%r1192, %r1192, %r350;
	mov.b32 	%r1191, %f916;
	setp.ne.s32 	%p169, %r1192, 0;
	setp.ne.s32 	%p170, %r1191, 0;
	and.pred  	%p171, %p169, %p170;
	@%p171 bra 	LBB0_104;
LBB0_105:                               // %__internal_fmodf_slowpath_mod.exit.i.i1063
	setp.gt.u32 	%p172, %r79, 2139095039;
	selp.f32 	%f743, 0f7FFFFFFF, 0f4B800000, %p172;
	mul.f32 	%f744, %f916, 0f34000000;
	mul.f32 	%f917, %f743, %f744;
	bra.uni 	LBB0_106;
LBB0_96:                                // %__nv_fast_fdividef.exit.i.i.i1033
	div.approx.f32 	%f727, %f917, %f184;
	cvt.rzi.f32.f32 	%f915, %f727;
	fma.rn.f32 	%f132, %f915, 0fC0000000, %f917;
	mov.b32 	%r78, %f132;
	setp.lt.u32 	%p163, %r78, 1073741824;
	@%p163 bra 	LBB0_101;
// %bb.97:
	setp.lt.u32 	%p164, %r78, -2147483647;
	@%p164 bra 	LBB0_99;
// %bb.98:
	add.f32 	%f732, %f915, 0fBF800000;
	setp.lt.f32 	%p167, %f132, 0fC0000000;
	add.f32 	%f733, %f732, 0fBF800000;
	selp.f32 	%f915, %f733, %f732, %p167;
	bra.uni 	LBB0_101;
LBB0_99:
	add.f32 	%f915, %f915, 0f3F800000;
	setp.ltu.f32 	%p165, %f132, 0f40800000;
	@%p165 bra 	LBB0_101;
// %bb.100:                             // %__nv_fmaf_rn.exit.i.i.i1038
	add.f32 	%f728, %f915, 0f3F800000;
	fma.rn.f32 	%f730, %f184, 0fC0400000, %f132;
	setp.ge.f32 	%p166, %f730, 0f00000000;
	add.f32 	%f731, %f728, 0f3F800000;
	selp.f32 	%f915, %f731, %f728, %p166;
LBB0_101:                               // %__internal_fmodf_fastpath_quot.exit.i.i1042
	fma.rn.f32 	%f917, %f915, 0fC0000000, %f917;
LBB0_106:                               // %__internal_fmodf_kernel.exit.i1067
	abs.f32 	%f745, %f917;
	setp.gtu.f32 	%p173, %f745, 0f7F800000;
	@%p173 bra 	LBB0_108;
// %bb.107:
	mov.b32 	%r352, %f129;
	and.b32  	%r353, %r352, -2147483648;
	mov.b32 	%r354, %f917;
	or.b32  	%r355, %r353, %r354;
	mov.b32 	%f917, %r355;
LBB0_108:                               // %__nv_fmodf.exit1068
	div.approx.f32 	%f146, %f213, %f184;
	abs.f32 	%f921, %f146;
	setp.lt.f32 	%p181, %f921, 0f40000000;
	@%p181 bra 	LBB0_125;
// %bb.109:
	setp.gtu.f32 	%p182, %f921, 0f4B800000;
	@%p182 bra 	LBB0_121;
	bra.uni 	LBB0_110;
LBB0_121:
	mov.b32 	%r103, %f921;
	and.b32  	%r370, %r103, 8388607;
	or.b32  	%r1201, %r370, 1065353216;
	mov.b32 	%f920, %r1201;
	add.s32 	%r371, %r103, -1073741824;
	and.b32  	%r1202, %r371, -8388608;
	setp.eq.s32 	%p188, %r1202, 0;
	@%p188 bra 	LBB0_124;
// %bb.122:                             // %__nv_fmaf_rn.exit4.i.i.i1107.preheader
	mov.f32 	%f788, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f787,%f788;
	// end inline asm
LBB0_123:                               // %__nv_fmaf_rn.exit4.i.i.i1107
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r372, %r1202, 192937984;
	add.s32 	%r373, %r372, %r1201;
	mov.b32 	%f789, %r373;
	mul.f32 	%f790, %f787, %f789;
	sub.f32 	%f791, %f789, %f790;
	fma.rn.f32 	%f792, %f791, %f787, %f790;
	sub.f32 	%f793, %f789, %f792;
	fma.rz.f32 	%f794, %f793, %f787, %f792;
	cvt.rzi.f32.f32 	%f795, %f794;
	sub.f32 	%f920, %f789, %f795;
	sub.s32 	%r1202, %r1202, %r372;
	mov.b32 	%r1201, %f920;
	setp.ne.s32 	%p189, %r1202, 0;
	setp.ne.s32 	%p190, %r1201, 0;
	and.pred  	%p191, %p189, %p190;
	@%p191 bra 	LBB0_123;
LBB0_124:                               // %__internal_fmodf_slowpath_mod.exit.i.i1109
	setp.gt.u32 	%p192, %r103, 2139095039;
	selp.f32 	%f796, 0f7FFFFFFF, 0f4B800000, %p192;
	mul.f32 	%f797, %f920, 0f34000000;
	mul.f32 	%f921, %f796, %f797;
	bra.uni 	LBB0_125;
LBB0_110:                               // %__nv_fast_fdividef.exit.i.i.i1079
	div.approx.f32 	%f780, %f921, %f184;
	cvt.rzi.f32.f32 	%f919, %f780;
	fma.rn.f32 	%f149, %f919, 0fC0000000, %f921;
	mov.b32 	%r102, %f149;
	setp.lt.u32 	%p183, %r102, 1073741824;
	@%p183 bra 	LBB0_120;
// %bb.111:
	setp.lt.u32 	%p184, %r102, -2147483647;
	@%p184 bra 	LBB0_118;
// %bb.112:
	add.f32 	%f785, %f919, 0fBF800000;
	setp.lt.f32 	%p187, %f149, 0fC0000000;
	add.f32 	%f786, %f785, 0fBF800000;
	selp.f32 	%f919, %f786, %f785, %p187;
	bra.uni 	LBB0_120;
LBB0_118:
	add.f32 	%f919, %f919, 0f3F800000;
	setp.ltu.f32 	%p185, %f149, 0f40800000;
	@%p185 bra 	LBB0_120;
// %bb.119:                             // %__nv_fmaf_rn.exit.i.i.i1084
	add.f32 	%f781, %f919, 0f3F800000;
	fma.rn.f32 	%f783, %f184, 0fC0400000, %f149;
	setp.ge.f32 	%p186, %f783, 0f00000000;
	add.f32 	%f784, %f781, 0f3F800000;
	selp.f32 	%f919, %f784, %f781, %p186;
LBB0_120:                               // %__internal_fmodf_fastpath_quot.exit.i.i1088
	fma.rn.f32 	%f921, %f919, 0fC0000000, %f921;
LBB0_125:                               // %__internal_fmodf_kernel.exit.i1113
	abs.f32 	%f798, %f921;
	setp.gtu.f32 	%p193, %f798, 0f7F800000;
	@%p193 bra 	LBB0_127;
// %bb.126:
	mov.b32 	%r374, %f146;
	and.b32  	%r375, %r374, -2147483648;
	mov.b32 	%r376, %f921;
	or.b32  	%r377, %r375, %r376;
	mov.b32 	%f921, %r377;
LBB0_127:                               // %__nv_fmodf.exit1114
	shl.b32 	%r386, %r18, 1;
	neg.s32 	%r387, %r386;
	cvt.rn.f32.s32 	%f831, %r387;
	div.approx.f32 	%f166, %f831, %f184;
	abs.f32 	%f925, %f166;
	setp.lt.f32 	%p202, %f925, 0f40000000;
	@%p202 bra 	LBB0_139;
// %bb.128:
	setp.gtu.f32 	%p203, %f925, 0f4B800000;
	@%p203 bra 	LBB0_135;
	bra.uni 	LBB0_129;
LBB0_135:
	mov.b32 	%r111, %f925;
	and.b32  	%r388, %r111, 8388607;
	or.b32  	%r1203, %r388, 1065353216;
	mov.b32 	%f924, %r1203;
	add.s32 	%r389, %r111, -1073741824;
	and.b32  	%r1204, %r389, -8388608;
	setp.eq.s32 	%p209, %r1204, 0;
	@%p209 bra 	LBB0_138;
// %bb.136:                             // %__nv_fmaf_rn.exit4.i.i.i1153.preheader
	mov.f32 	%f842, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f841,%f842;
	// end inline asm
LBB0_137:                               // %__nv_fmaf_rn.exit4.i.i.i1153
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r390, %r1204, 192937984;
	add.s32 	%r391, %r390, %r1203;
	mov.b32 	%f843, %r391;
	mul.f32 	%f844, %f841, %f843;
	sub.f32 	%f845, %f843, %f844;
	fma.rn.f32 	%f846, %f845, %f841, %f844;
	sub.f32 	%f847, %f843, %f846;
	fma.rz.f32 	%f848, %f847, %f841, %f846;
	cvt.rzi.f32.f32 	%f849, %f848;
	sub.f32 	%f924, %f843, %f849;
	sub.s32 	%r1204, %r1204, %r390;
	mov.b32 	%r1203, %f924;
	setp.ne.s32 	%p210, %r1204, 0;
	setp.ne.s32 	%p211, %r1203, 0;
	and.pred  	%p212, %p210, %p211;
	@%p212 bra 	LBB0_137;
LBB0_138:                               // %__internal_fmodf_slowpath_mod.exit.i.i1155
	setp.gt.u32 	%p213, %r111, 2139095039;
	selp.f32 	%f850, 0f7FFFFFFF, 0f4B800000, %p213;
	mul.f32 	%f851, %f924, 0f34000000;
	mul.f32 	%f925, %f850, %f851;
	bra.uni 	LBB0_139;
LBB0_129:                               // %__nv_fast_fdividef.exit.i.i.i1125
	div.approx.f32 	%f834, %f925, %f184;
	cvt.rzi.f32.f32 	%f923, %f834;
	fma.rn.f32 	%f169, %f923, 0fC0000000, %f925;
	mov.b32 	%r110, %f169;
	setp.lt.u32 	%p204, %r110, 1073741824;
	@%p204 bra 	LBB0_134;
// %bb.130:
	setp.lt.u32 	%p205, %r110, -2147483647;
	@%p205 bra 	LBB0_132;
// %bb.131:
	add.f32 	%f839, %f923, 0fBF800000;
	setp.lt.f32 	%p208, %f169, 0fC0000000;
	add.f32 	%f840, %f839, 0fBF800000;
	selp.f32 	%f923, %f840, %f839, %p208;
	bra.uni 	LBB0_134;
LBB0_132:
	add.f32 	%f923, %f923, 0f3F800000;
	setp.ltu.f32 	%p206, %f169, 0f40800000;
	@%p206 bra 	LBB0_134;
// %bb.133:                             // %__nv_fmaf_rn.exit.i.i.i1130
	add.f32 	%f835, %f923, 0f3F800000;
	fma.rn.f32 	%f837, %f184, 0fC0400000, %f169;
	setp.ge.f32 	%p207, %f837, 0f00000000;
	add.f32 	%f838, %f835, 0f3F800000;
	selp.f32 	%f923, %f838, %f835, %p207;
LBB0_134:                               // %__internal_fmodf_fastpath_quot.exit.i.i1134
	fma.rn.f32 	%f925, %f923, 0fC0000000, %f925;
LBB0_139:                               // %__internal_fmodf_kernel.exit.i1159
	abs.f32 	%f852, %f925;
	setp.gtu.f32 	%p214, %f852, 0f7F800000;
	@%p214 bra 	LBB0_141;
// %bb.140:
	mov.b32 	%r392, %f166;
	and.b32  	%r393, %r392, -2147483648;
	mov.b32 	%r394, %f925;
	or.b32  	%r395, %r393, %r394;
	mov.b32 	%f925, %r395;
LBB0_141:                               // %__nv_fmodf.exit1160
	setp.le.s32 	%p222, %r6, %r5;
	mov.u32 	%r1179, 0;
	@%p222 bra 	LBB0_146;
// %bb.142:                             // %L1292.lr.ph
	mov.f32 	%f188, 0f42820000;
	div.approx.f32 	%f189, %f187, %f188;
	div.approx.f32 	%f223, %f221, %f188;
	div.approx.f32 	%f258, %f256, %f188;
	div.approx.f32 	%f292, %f290, %f188;
	div.approx.f32 	%f327, %f325, %f188;
	div.approx.f32 	%f361, %f359, %f188;
	div.approx.f32 	%f396, %f394, %f188;
	div.approx.f32 	%f430, %f428, %f188;
	abs.f32 	%f190, %f189;
	abs.f32 	%f224, %f223;
	abs.f32 	%f259, %f258;
	abs.f32 	%f293, %f292;
	abs.f32 	%f328, %f327;
	abs.f32 	%f362, %f361;
	abs.f32 	%f397, %f396;
	abs.f32 	%f431, %f430;
	setp.gt.f32 	%p13, %f190, 0f4B800000;
	mul.f32 	%f191, %f189, 0f00000000;
	setp.gt.f32 	%p19, %f224, 0f4B800000;
	mul.f32 	%f225, %f223, 0f00000000;
	setp.gt.f32 	%p25, %f259, 0f4B800000;
	mul.f32 	%f260, %f258, 0f00000000;
	setp.gt.f32 	%p31, %f293, 0f4B800000;
	mul.f32 	%f294, %f292, 0f00000000;
	setp.gt.f32 	%p37, %f328, 0f4B800000;
	mul.f32 	%f329, %f327, 0f00000000;
	setp.gt.f32 	%p43, %f362, 0f4B800000;
	mul.f32 	%f363, %f361, 0f00000000;
	setp.gt.f32 	%p49, %f397, 0f4B800000;
	mul.f32 	%f398, %f396, 0f00000000;
	setp.gt.f32 	%p55, %f431, 0f4B800000;
	mul.f32 	%f432, %f430, 0f00000000;
	selp.f32 	%f192, %f191, %f189, %p13;
	selp.f32 	%f226, %f225, %f223, %p19;
	selp.f32 	%f261, %f260, %f258, %p25;
	selp.f32 	%f295, %f294, %f292, %p31;
	selp.f32 	%f330, %f329, %f327, %p37;
	selp.f32 	%f364, %f363, %f361, %p43;
	selp.f32 	%f399, %f398, %f396, %p49;
	selp.f32 	%f433, %f432, %f430, %p55;
	add.f32 	%f589, %f905, %f905;
	add.f32 	%f641, %f909, %f909;
	add.f32 	%f193, %f192, %f192;
	add.f32 	%f227, %f226, %f226;
	add.f32 	%f262, %f261, %f261;
	add.f32 	%f296, %f295, %f295;
	add.f32 	%f331, %f330, %f330;
	add.f32 	%f365, %f364, %f364;
	add.f32 	%f400, %f399, %f399;
	add.f32 	%f434, %f433, %f433;
	add.f32 	%f483, %f897, %f897;
	add.f32 	%f535, %f901, %f901;
	mov.b32 	%r292, %f589;
	mov.b32 	%r322, %f641;
	add.f32 	%f694, %f913, %f913;
	add.f32 	%f746, %f917, %f917;
	add.f32 	%f799, %f921, %f921;
	mov.b32 	%r171, %f193;
	mov.b32 	%r178, %f227;
	mov.b32 	%r189, %f262;
	mov.b32 	%r196, %f296;
	mov.b32 	%r207, %f331;
	mov.b32 	%r214, %f365;
	mov.b32 	%r225, %f400;
	mov.b32 	%r232, %f434;
	mov.b32 	%r250, %f483;
	mov.b32 	%r273, %f535;
	and.b32  	%r293, %r292, -2147483648;
	and.b32  	%r323, %r322, -2147483648;
	mov.b32 	%r338, %f694;
	mov.b32 	%r362, %f746;
	mov.b32 	%r378, %f799;
	and.b32  	%r172, %r171, -2147483648;
	and.b32  	%r179, %r178, -2147483648;
	and.b32  	%r190, %r189, -2147483648;
	and.b32  	%r197, %r196, -2147483648;
	and.b32  	%r208, %r207, -2147483648;
	and.b32  	%r215, %r214, -2147483648;
	and.b32  	%r226, %r225, -2147483648;
	and.b32  	%r233, %r232, -2147483648;
	and.b32  	%r251, %r250, -2147483648;
	and.b32  	%r274, %r273, -2147483648;
	or.b32  	%r294, %r293, 1056964608;
	or.b32  	%r324, %r323, 1056964608;
	and.b32  	%r339, %r338, -2147483648;
	and.b32  	%r363, %r362, -2147483648;
	and.b32  	%r379, %r378, -2147483648;
	cvt.u16.u32 	%rs1, %r4;
	or.b32  	%r173, %r172, 1056964608;
	or.b32  	%r180, %r179, 1056964608;
	or.b32  	%r191, %r190, 1056964608;
	or.b32  	%r198, %r197, 1056964608;
	or.b32  	%r209, %r208, 1056964608;
	or.b32  	%r216, %r215, 1056964608;
	or.b32  	%r227, %r226, 1056964608;
	or.b32  	%r234, %r233, 1056964608;
	or.b32  	%r252, %r251, 1056964608;
	or.b32  	%r275, %r274, 1056964608;
	mov.b32 	%f590, %r294;
	mov.b32 	%f642, %r324;
	or.b32  	%r340, %r339, 1056964608;
	or.b32  	%r364, %r363, 1056964608;
	or.b32  	%r380, %r379, 1056964608;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	mov.b32 	%f194, %r173;
	mov.b32 	%f228, %r180;
	mov.b32 	%f263, %r191;
	mov.b32 	%f297, %r198;
	mov.b32 	%f332, %r209;
	mov.b32 	%f366, %r216;
	mov.b32 	%f401, %r227;
	mov.b32 	%f435, %r234;
	mov.b32 	%f484, %r252;
	mov.b32 	%f536, %r275;
	add.f32 	%f591, %f589, %f590;
	abs.f32 	%f593, %f589;
	add.f32 	%f643, %f641, %f642;
	abs.f32 	%f645, %f641;
	mov.b32 	%f695, %r340;
	mov.b32 	%f747, %r364;
	mov.b32 	%f800, %r380;
	or.b16  	%rs4, %rs3, %rs2;
	add.f32 	%f195, %f193, %f194;
	abs.f32 	%f197, %f193;
	add.f32 	%f229, %f227, %f228;
	abs.f32 	%f231, %f227;
	add.f32 	%f264, %f262, %f263;
	abs.f32 	%f266, %f262;
	add.f32 	%f298, %f296, %f297;
	abs.f32 	%f300, %f296;
	add.f32 	%f333, %f331, %f332;
	abs.f32 	%f335, %f331;
	add.f32 	%f367, %f365, %f366;
	abs.f32 	%f369, %f365;
	add.f32 	%f402, %f400, %f401;
	abs.f32 	%f404, %f400;
	add.f32 	%f436, %f434, %f435;
	abs.f32 	%f438, %f434;
	add.f32 	%f485, %f483, %f484;
	abs.f32 	%f487, %f483;
	add.f32 	%f537, %f535, %f536;
	abs.f32 	%f539, %f535;
	cvt.rzi.f32.f32 	%f592, %f591;
	setp.gt.f32 	%p114, %f593, 0f4B000000;
	cvt.rzi.f32.f32 	%f644, %f643;
	setp.gt.f32 	%p134, %f645, 0f4B000000;
	add.f32 	%f696, %f694, %f695;
	abs.f32 	%f698, %f694;
	add.f32 	%f748, %f746, %f747;
	abs.f32 	%f750, %f746;
	add.f32 	%f801, %f799, %f800;
	abs.f32 	%f803, %f799;
	shr.u16 	%rs6, %rs4, 4;
	cvt.rzi.f32.f32 	%f196, %f195;
	setp.gt.f32 	%p14, %f197, 0f4B000000;
	cvt.rzi.f32.f32 	%f230, %f229;
	setp.gt.f32 	%p20, %f231, 0f4B000000;
	cvt.rzi.f32.f32 	%f265, %f264;
	setp.gt.f32 	%p26, %f266, 0f4B000000;
	cvt.rzi.f32.f32 	%f299, %f298;
	setp.gt.f32 	%p32, %f300, 0f4B000000;
	cvt.rzi.f32.f32 	%f334, %f333;
	setp.gt.f32 	%p38, %f335, 0f4B000000;
	cvt.rzi.f32.f32 	%f368, %f367;
	setp.gt.f32 	%p44, %f369, 0f4B000000;
	cvt.rzi.f32.f32 	%f403, %f402;
	setp.gt.f32 	%p50, %f404, 0f4B000000;
	cvt.rzi.f32.f32 	%f437, %f436;
	setp.gt.f32 	%p56, %f438, 0f4B000000;
	cvt.rzi.f32.f32 	%f486, %f485;
	setp.gt.f32 	%p74, %f487, 0f4B000000;
	cvt.rzi.f32.f32 	%f538, %f537;
	setp.gt.f32 	%p94, %f539, 0f4B000000;
	selp.f32 	%f594, %f589, %f592, %p114;
	cvt.rzi.f32.f32 	%f595, %f589;
	setp.lt.f32 	%p115, %f593, 0f3F000000;
	selp.f32 	%f646, %f641, %f644, %p134;
	cvt.rzi.f32.f32 	%f647, %f641;
	setp.lt.f32 	%p135, %f645, 0f3F000000;
	cvt.rzi.f32.f32 	%f697, %f696;
	setp.gt.f32 	%p154, %f698, 0f4B000000;
	cvt.rzi.f32.f32 	%f749, %f748;
	setp.gt.f32 	%p174, %f750, 0f4B000000;
	cvt.rzi.f32.f32 	%f802, %f801;
	setp.gt.f32 	%p195, %f803, 0f4B000000;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	selp.f32 	%f198, %f193, %f196, %p14;
	cvt.rzi.f32.f32 	%f199, %f193;
	setp.lt.f32 	%p15, %f197, 0f3F000000;
	selp.f32 	%f232, %f227, %f230, %p20;
	cvt.rzi.f32.f32 	%f233, %f227;
	setp.lt.f32 	%p21, %f231, 0f3F000000;
	selp.f32 	%f267, %f262, %f265, %p26;
	cvt.rzi.f32.f32 	%f268, %f262;
	setp.lt.f32 	%p27, %f266, 0f3F000000;
	selp.f32 	%f301, %f296, %f299, %p32;
	cvt.rzi.f32.f32 	%f302, %f296;
	setp.lt.f32 	%p33, %f300, 0f3F000000;
	selp.f32 	%f336, %f331, %f334, %p38;
	cvt.rzi.f32.f32 	%f337, %f331;
	setp.lt.f32 	%p39, %f335, 0f3F000000;
	selp.f32 	%f370, %f365, %f368, %p44;
	cvt.rzi.f32.f32 	%f371, %f365;
	setp.lt.f32 	%p45, %f369, 0f3F000000;
	selp.f32 	%f405, %f400, %f403, %p50;
	cvt.rzi.f32.f32 	%f406, %f400;
	setp.lt.f32 	%p51, %f404, 0f3F000000;
	selp.f32 	%f439, %f434, %f437, %p56;
	cvt.rzi.f32.f32 	%f440, %f434;
	setp.lt.f32 	%p57, %f438, 0f3F000000;
	selp.f32 	%f488, %f483, %f486, %p74;
	cvt.rzi.f32.f32 	%f489, %f483;
	setp.lt.f32 	%p75, %f487, 0f3F000000;
	selp.f32 	%f540, %f535, %f538, %p94;
	cvt.rzi.f32.f32 	%f541, %f535;
	setp.lt.f32 	%p95, %f539, 0f3F000000;
	selp.f32 	%f596, %f595, %f594, %p115;
	selp.f32 	%f648, %f647, %f646, %p135;
	selp.f32 	%f699, %f694, %f697, %p154;
	cvt.rzi.f32.f32 	%f700, %f694;
	setp.lt.f32 	%p155, %f698, 0f3F000000;
	selp.f32 	%f751, %f746, %f749, %p174;
	cvt.rzi.f32.f32 	%f752, %f746;
	setp.lt.f32 	%p175, %f750, 0f3F000000;
	selp.f32 	%f804, %f799, %f802, %p195;
	cvt.rzi.f32.f32 	%f805, %f799;
	setp.lt.f32 	%p196, %f803, 0f3F000000;
	or.b16  	%rs8, %rs7, %rs5;
	selp.f32 	%f200, %f199, %f198, %p15;
	selp.f32 	%f234, %f233, %f232, %p21;
	selp.f32 	%f269, %f268, %f267, %p27;
	selp.f32 	%f303, %f302, %f301, %p33;
	selp.f32 	%f338, %f337, %f336, %p39;
	selp.f32 	%f372, %f371, %f370, %p45;
	selp.f32 	%f407, %f406, %f405, %p51;
	selp.f32 	%f441, %f440, %f439, %p57;
	selp.f32 	%f490, %f489, %f488, %p75;
	selp.f32 	%f542, %f541, %f540, %p95;
	fma.rn.f32 	%f597, %f596, 0fBF000000, %f905;
	fma.rn.f32 	%f649, %f648, 0fBF000000, %f909;
	selp.f32 	%f701, %f700, %f699, %p155;
	selp.f32 	%f753, %f752, %f751, %p175;
	selp.f32 	%f806, %f805, %f804, %p196;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	fma.rn.f32 	%f201, %f200, 0fBF000000, %f192;
	fma.rn.f32 	%f235, %f234, 0fBF000000, %f226;
	fma.rn.f32 	%f270, %f269, 0fBF000000, %f261;
	fma.rn.f32 	%f304, %f303, 0fBF000000, %f295;
	fma.rn.f32 	%f339, %f338, 0fBF000000, %f330;
	fma.rn.f32 	%f373, %f372, 0fBF000000, %f364;
	fma.rn.f32 	%f408, %f407, 0fBF000000, %f399;
	fma.rn.f32 	%f442, %f441, 0fBF000000, %f433;
	fma.rn.f32 	%f491, %f490, 0fBF000000, %f897;
	fma.rn.f32 	%f543, %f542, 0fBF000000, %f901;
	mul.f32 	%f598, %f597, %f597;
	mul.f32 	%f650, %f649, %f649;
	fma.rn.f32 	%f702, %f701, 0fBF000000, %f913;
	fma.rn.f32 	%f754, %f753, 0fBF000000, %f917;
	fma.rn.f32 	%f807, %f806, 0fBF000000, %f921;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	mul.f32 	%f202, %f201, %f201;
	mul.f32 	%f236, %f235, %f235;
	mul.f32 	%f271, %f270, %f270;
	mul.f32 	%f305, %f304, %f304;
	mul.f32 	%f340, %f339, %f339;
	mul.f32 	%f374, %f373, %f373;
	mul.f32 	%f409, %f408, %f408;
	mul.f32 	%f443, %f442, %f442;
	mul.f32 	%f492, %f491, %f491;
	mul.f32 	%f544, %f543, %f543;
	fma.rn.f32 	%f599, %f598, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f600, %f598, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f651, %f650, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f652, %f650, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f703, %f702, %f702;
	mul.f32 	%f755, %f754, %f754;
	mul.f32 	%f808, %f807, %f807;
	or.b16  	%rs13, %rs12, %rs10;
	cvt.rzi.s32.f32 	%r174, %f200;
	fma.rn.f32 	%f203, %f202, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f204, %f202, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r181, %f234;
	fma.rn.f32 	%f237, %f236, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f238, %f236, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r192, %f269;
	fma.rn.f32 	%f272, %f271, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f273, %f271, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r199, %f303;
	fma.rn.f32 	%f306, %f305, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f307, %f305, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r210, %f338;
	fma.rn.f32 	%f341, %f340, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f342, %f340, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r217, %f372;
	fma.rn.f32 	%f375, %f374, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f376, %f374, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r228, %f407;
	fma.rn.f32 	%f410, %f409, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f411, %f409, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r235, %f441;
	fma.rn.f32 	%f444, %f443, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f445, %f443, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f493, %f492, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f494, %f492, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f545, %f544, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f546, %f544, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r295, %f596;
	fma.rn.f32 	%f601, %f599, %f598, 0fC0A55DF6;
	fma.rn.f32 	%f602, %f600, %f598, 0f4081E0CF;
	fma.rn.f32 	%f603, %f598, %f597, 0f00000000;
	cvt.rzi.s32.f32 	%r325, %f648;
	fma.rn.f32 	%f653, %f651, %f650, 0fC0A55DF6;
	fma.rn.f32 	%f654, %f652, %f650, 0f4081E0CF;
	fma.rn.f32 	%f655, %f650, %f649, 0f00000000;
	fma.rn.f32 	%f704, %f703, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f705, %f703, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f756, %f755, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f757, %f755, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f809, %f808, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f810, %f808, 0f3E684E12, 0fBFAAD2E0;
	and.b16  	%rs15, %rs13, 16384;
	add.s32 	%r175, %r174, 1;
	fma.rn.f32 	%f205, %f203, %f202, 0fC0A55DF6;
	fma.rn.f32 	%f206, %f204, %f202, 0f4081E0CF;
	fma.rn.f32 	%f207, %f202, %f201, 0f00000000;
	add.s32 	%r182, %r181, 1;
	fma.rn.f32 	%f239, %f237, %f236, 0fC0A55DF6;
	fma.rn.f32 	%f240, %f238, %f236, 0f4081E0CF;
	fma.rn.f32 	%f241, %f236, %f235, 0f00000000;
	add.s32 	%r193, %r192, 1;
	fma.rn.f32 	%f274, %f272, %f271, 0fC0A55DF6;
	fma.rn.f32 	%f275, %f273, %f271, 0f4081E0CF;
	fma.rn.f32 	%f276, %f271, %f270, 0f00000000;
	add.s32 	%r200, %r199, 1;
	fma.rn.f32 	%f308, %f306, %f305, 0fC0A55DF6;
	fma.rn.f32 	%f309, %f307, %f305, 0f4081E0CF;
	fma.rn.f32 	%f310, %f305, %f304, 0f00000000;
	add.s32 	%r211, %r210, 1;
	fma.rn.f32 	%f343, %f341, %f340, 0fC0A55DF6;
	fma.rn.f32 	%f344, %f342, %f340, 0f4081E0CF;
	fma.rn.f32 	%f345, %f340, %f339, 0f00000000;
	add.s32 	%r218, %r217, 1;
	fma.rn.f32 	%f377, %f375, %f374, 0fC0A55DF6;
	fma.rn.f32 	%f378, %f376, %f374, 0f4081E0CF;
	fma.rn.f32 	%f379, %f374, %f373, 0f00000000;
	add.s32 	%r229, %r228, 1;
	fma.rn.f32 	%f412, %f410, %f409, 0fC0A55DF6;
	fma.rn.f32 	%f413, %f411, %f409, 0f4081E0CF;
	fma.rn.f32 	%f414, %f409, %f408, 0f00000000;
	add.s32 	%r236, %r235, 1;
	fma.rn.f32 	%f446, %f444, %f443, 0fC0A55DF6;
	fma.rn.f32 	%f447, %f445, %f443, 0f4081E0CF;
	fma.rn.f32 	%f448, %f443, %f442, 0f00000000;
	cvt.rzi.s32.f32 	%r253, %f490;
	fma.rn.f32 	%f495, %f493, %f492, 0fC0A55DF6;
	fma.rn.f32 	%f496, %f494, %f492, 0f4081E0CF;
	fma.rn.f32 	%f497, %f492, %f491, 0f00000000;
	cvt.rzi.s32.f32 	%r276, %f542;
	fma.rn.f32 	%f547, %f545, %f544, 0fC0A55DF6;
	fma.rn.f32 	%f548, %f546, %f544, 0f4081E0CF;
	fma.rn.f32 	%f549, %f544, %f543, 0f00000000;
	fma.rn.f32 	%f604, %f602, %f598, 0fC09DE9E6;
	fma.rn.f32 	%f605, %f601, %f603, 0f00000000;
	and.b32  	%r296, %r295, 1;
	fma.rn.f32 	%f656, %f654, %f650, 0fC09DE9E6;
	fma.rn.f32 	%f657, %f653, %f655, 0f00000000;
	and.b32  	%r326, %r325, 1;
	cvt.rzi.s32.f32 	%r341, %f701;
	fma.rn.f32 	%f706, %f704, %f703, 0fC0A55DF6;
	fma.rn.f32 	%f707, %f705, %f703, 0f4081E0CF;
	fma.rn.f32 	%f708, %f703, %f702, 0f00000000;
	cvt.rzi.s32.f32 	%r365, %f753;
	fma.rn.f32 	%f758, %f756, %f755, 0fC0A55DF6;
	fma.rn.f32 	%f759, %f757, %f755, 0f4081E0CF;
	fma.rn.f32 	%f760, %f755, %f754, 0f00000000;
	cvt.rzi.s32.f32 	%r381, %f806;
	fma.rn.f32 	%f811, %f809, %f808, 0fC0A55DF6;
	fma.rn.f32 	%f812, %f810, %f808, 0f4081E0CF;
	fma.rn.f32 	%f813, %f808, %f807, 0f00000000;
	shr.u16 	%rs14, %rs13, 1;
	shl.b16 	%rs16, %rs15, 1;
	fma.rn.f32 	%f208, %f206, %f202, 0fC09DE9E6;
	fma.rn.f32 	%f209, %f205, %f207, 0f00000000;
	and.b32  	%r176, %r175, 1;
	fma.rn.f32 	%f242, %f240, %f236, 0fC09DE9E6;
	fma.rn.f32 	%f243, %f239, %f241, 0f00000000;
	and.b32  	%r183, %r182, 1;
	fma.rn.f32 	%f277, %f275, %f271, 0fC09DE9E6;
	fma.rn.f32 	%f278, %f274, %f276, 0f00000000;
	and.b32  	%r194, %r193, 1;
	fma.rn.f32 	%f311, %f309, %f305, 0fC09DE9E6;
	fma.rn.f32 	%f312, %f308, %f310, 0f00000000;
	and.b32  	%r201, %r200, 1;
	fma.rn.f32 	%f346, %f344, %f340, 0fC09DE9E6;
	fma.rn.f32 	%f347, %f343, %f345, 0f00000000;
	and.b32  	%r212, %r211, 1;
	fma.rn.f32 	%f380, %f378, %f374, 0fC09DE9E6;
	fma.rn.f32 	%f381, %f377, %f379, 0f00000000;
	and.b32  	%r219, %r218, 1;
	fma.rn.f32 	%f415, %f413, %f409, 0fC09DE9E6;
	fma.rn.f32 	%f416, %f412, %f414, 0f00000000;
	and.b32  	%r230, %r229, 1;
	fma.rn.f32 	%f449, %f447, %f443, 0fC09DE9E6;
	fma.rn.f32 	%f450, %f446, %f448, 0f00000000;
	and.b32  	%r237, %r236, 1;
	fma.rn.f32 	%f498, %f496, %f492, 0fC09DE9E6;
	fma.rn.f32 	%f499, %f495, %f497, 0f00000000;
	and.b32  	%r254, %r253, 1;
	fma.rn.f32 	%f550, %f548, %f544, 0fC09DE9E6;
	fma.rn.f32 	%f551, %f547, %f549, 0f00000000;
	and.b32  	%r277, %r276, 1;
	fma.rn.f32 	%f606, %f604, %f598, 0f3F800000;
	fma.rn.f32 	%f607, %f597, 0f40490FDB, %f605;
	setp.eq.b32 	%p116, %r296, 1;
	fma.rn.f32 	%f658, %f656, %f650, 0f3F800000;
	fma.rn.f32 	%f659, %f649, 0f40490FDB, %f657;
	setp.eq.b32 	%p136, %r326, 1;
	fma.rn.f32 	%f709, %f707, %f703, 0fC09DE9E6;
	fma.rn.f32 	%f710, %f706, %f708, 0f00000000;
	and.b32  	%r342, %r341, 1;
	fma.rn.f32 	%f761, %f759, %f755, 0fC09DE9E6;
	fma.rn.f32 	%f762, %f758, %f760, 0f00000000;
	and.b32  	%r366, %r365, 1;
	fma.rn.f32 	%f814, %f812, %f808, 0fC09DE9E6;
	fma.rn.f32 	%f815, %f811, %f813, 0f00000000;
	and.b32  	%r382, %r381, 1;
	or.b16  	%rs17, %rs14, %rs16;
	fma.rn.f32 	%f210, %f208, %f202, 0f3F800000;
	fma.rn.f32 	%f211, %f201, 0f40490FDB, %f209;
	setp.eq.b32 	%p16, %r176, 1;
	fma.rn.f32 	%f244, %f242, %f236, 0f3F800000;
	fma.rn.f32 	%f245, %f235, 0f40490FDB, %f243;
	setp.eq.b32 	%p22, %r183, 1;
	fma.rn.f32 	%f279, %f277, %f271, 0f3F800000;
	fma.rn.f32 	%f280, %f270, 0f40490FDB, %f278;
	setp.eq.b32 	%p28, %r194, 1;
	fma.rn.f32 	%f313, %f311, %f305, 0f3F800000;
	fma.rn.f32 	%f314, %f304, 0f40490FDB, %f312;
	setp.eq.b32 	%p34, %r201, 1;
	fma.rn.f32 	%f348, %f346, %f340, 0f3F800000;
	fma.rn.f32 	%f349, %f339, 0f40490FDB, %f347;
	setp.eq.b32 	%p40, %r212, 1;
	fma.rn.f32 	%f382, %f380, %f374, 0f3F800000;
	fma.rn.f32 	%f383, %f373, 0f40490FDB, %f381;
	setp.eq.b32 	%p46, %r219, 1;
	fma.rn.f32 	%f417, %f415, %f409, 0f3F800000;
	fma.rn.f32 	%f418, %f408, 0f40490FDB, %f416;
	setp.eq.b32 	%p52, %r230, 1;
	fma.rn.f32 	%f451, %f449, %f443, 0f3F800000;
	fma.rn.f32 	%f452, %f442, 0f40490FDB, %f450;
	setp.eq.b32 	%p58, %r237, 1;
	fma.rn.f32 	%f500, %f498, %f492, 0f3F800000;
	fma.rn.f32 	%f501, %f491, 0f40490FDB, %f499;
	setp.eq.b32 	%p76, %r254, 1;
	fma.rn.f32 	%f552, %f550, %f544, 0f3F800000;
	fma.rn.f32 	%f553, %f543, 0f40490FDB, %f551;
	setp.eq.b32 	%p96, %r277, 1;
	selp.f32 	%f608, %f606, %f607, %p116;
	and.b32  	%r297, %r295, 2;
	selp.f32 	%f660, %f658, %f659, %p136;
	and.b32  	%r327, %r325, 2;
	fma.rn.f32 	%f711, %f709, %f703, 0f3F800000;
	fma.rn.f32 	%f712, %f702, 0f40490FDB, %f710;
	setp.eq.b32 	%p156, %r342, 1;
	fma.rn.f32 	%f763, %f761, %f755, 0f3F800000;
	fma.rn.f32 	%f764, %f754, 0f40490FDB, %f762;
	setp.eq.b32 	%p176, %r366, 1;
	fma.rn.f32 	%f816, %f814, %f808, 0f3F800000;
	fma.rn.f32 	%f817, %f807, 0f40490FDB, %f815;
	setp.eq.b32 	%p197, %r382, 1;
	shr.u16 	%rs18, %rs17, 13;
	selp.f32 	%f212, %f210, %f211, %p16;
	and.b32  	%r177, %r175, 2;
	selp.f32 	%f246, %f244, %f245, %p22;
	and.b32  	%r184, %r182, 2;
	selp.f32 	%f281, %f279, %f280, %p28;
	and.b32  	%r195, %r193, 2;
	selp.f32 	%f315, %f313, %f314, %p34;
	and.b32  	%r202, %r200, 2;
	selp.f32 	%f350, %f348, %f349, %p40;
	and.b32  	%r213, %r211, 2;
	selp.f32 	%f384, %f382, %f383, %p46;
	and.b32  	%r220, %r218, 2;
	selp.f32 	%f419, %f417, %f418, %p52;
	and.b32  	%r231, %r229, 2;
	selp.f32 	%f453, %f451, %f452, %p58;
	and.b32  	%r238, %r236, 2;
	selp.f32 	%f502, %f500, %f501, %p76;
	and.b32  	%r255, %r253, 2;
	selp.f32 	%f554, %f552, %f553, %p96;
	and.b32  	%r278, %r276, 2;
	setp.eq.s32 	%p117, %r297, 0;
	neg.f32 	%f610, %f608;
	add.s32 	%r298, %r295, 1;
	cvt.rzi.f32.f32 	%f615, %f905;
	setp.eq.s32 	%p137, %r327, 0;
	neg.f32 	%f662, %f660;
	add.s32 	%r328, %r325, 1;
	cvt.rzi.f32.f32 	%f667, %f909;
	selp.f32 	%f713, %f711, %f712, %p156;
	and.b32  	%r343, %r341, 2;
	selp.f32 	%f765, %f763, %f764, %p176;
	and.b32  	%r367, %r365, 2;
	selp.f32 	%f818, %f816, %f817, %p197;
	and.b32  	%r383, %r381, 2;
	and.b16  	%rs19, %rs18, 6;
	shl.b32 	%r12, %r4, 1;
	setp.eq.s32 	%p17, %r177, 0;
	sub.f32 	%f214, %f213, %f212;
	setp.eq.s32 	%p23, %r184, 0;
	sub.f32 	%f248, %f213, %f246;
	setp.eq.s32 	%p29, %r195, 0;
	sub.f32 	%f283, %f213, %f281;
	setp.eq.s32 	%p35, %r202, 0;
	sub.f32 	%f317, %f213, %f315;
	setp.eq.s32 	%p41, %r213, 0;
	sub.f32 	%f352, %f213, %f350;
	setp.eq.s32 	%p47, %r220, 0;
	sub.f32 	%f386, %f213, %f384;
	setp.eq.s32 	%p53, %r231, 0;
	sub.f32 	%f421, %f213, %f419;
	setp.eq.s32 	%p59, %r238, 0;
	sub.f32 	%f455, %f213, %f453;
	setp.eq.s32 	%p77, %r255, 0;
	neg.f32 	%f504, %f502;
	add.s32 	%r256, %r253, 1;
	cvt.rzi.f32.f32 	%f509, %f897;
	setp.eq.s32 	%p97, %r278, 0;
	neg.f32 	%f556, %f554;
	add.s32 	%r279, %r276, 1;
	cvt.rzi.f32.f32 	%f561, %f901;
	selp.f32 	%f609, %f607, %f606, %p116;
	selp.f32 	%f611, %f608, %f610, %p117;
	and.b32  	%r299, %r298, 2;
	setp.eq.f32 	%p119, %f615, %f905;
	mul.f32 	%f616, %f905, 0f00000000;
	selp.f32 	%f661, %f659, %f658, %p136;
	selp.f32 	%f663, %f660, %f662, %p137;
	and.b32  	%r329, %r328, 2;
	setp.eq.f32 	%p139, %f667, %f909;
	mul.f32 	%f668, %f909, 0f00000000;
	setp.eq.s32 	%p157, %r343, 0;
	neg.f32 	%f715, %f713;
	add.s32 	%r344, %r341, 1;
	cvt.rzi.f32.f32 	%f720, %f913;
	setp.eq.s32 	%p177, %r367, 0;
	neg.f32 	%f767, %f765;
	add.s32 	%r368, %r365, 1;
	cvt.rzi.f32.f32 	%f772, %f917;
	setp.eq.s32 	%p198, %r383, 0;
	neg.f32 	%f820, %f818;
	add.s32 	%r384, %r381, 1;
	cvt.rzi.f32.f32 	%f825, %f921;
	cvt.u32.u16 	%r165, %rs19;
	and.b32  	%r13, %r12, 8;
	selp.f32 	%f215, %f212, %f214, %p17;
	selp.f32 	%f249, %f246, %f248, %p23;
	selp.f32 	%f284, %f281, %f283, %p29;
	selp.f32 	%f318, %f315, %f317, %p35;
	selp.f32 	%f353, %f350, %f352, %p41;
	selp.f32 	%f387, %f384, %f386, %p47;
	selp.f32 	%f422, %f419, %f421, %p53;
	selp.f32 	%f456, %f453, %f455, %p59;
	selp.f32 	%f503, %f501, %f500, %p76;
	selp.f32 	%f505, %f502, %f504, %p77;
	and.b32  	%r257, %r256, 2;
	setp.eq.f32 	%p79, %f509, %f897;
	mul.f32 	%f510, %f897, 0f00000000;
	selp.f32 	%f555, %f553, %f552, %p96;
	selp.f32 	%f557, %f554, %f556, %p97;
	and.b32  	%r280, %r279, 2;
	setp.eq.f32 	%p99, %f561, %f901;
	mul.f32 	%f562, %f901, 0f00000000;
	setp.eq.s32 	%p118, %r299, 0;
	sub.f32 	%f613, %f213, %f609;
	selp.f32 	%f91, %f616, %f611, %p119;
	abs.f32 	%f617, %f905;
	setp.eq.s32 	%p138, %r329, 0;
	sub.f32 	%f665, %f213, %f661;
	selp.f32 	%f669, %f668, %f663, %p139;
	abs.f32 	%f670, %f909;
	selp.f32 	%f714, %f712, %f711, %p156;
	selp.f32 	%f716, %f713, %f715, %p157;
	and.b32  	%r345, %r344, 2;
	setp.eq.f32 	%p159, %f720, %f913;
	mul.f32 	%f721, %f913, 0f00000000;
	and.b32  	%r47, %r17, 2;
	selp.f32 	%f766, %f764, %f763, %p176;
	selp.f32 	%f768, %f765, %f767, %p177;
	and.b32  	%r369, %r368, 2;
	setp.eq.f32 	%p179, %f772, %f917;
	mul.f32 	%f773, %f917, 0f00000000;
	shr.u32 	%r88, %r4, 4;
	shr.u16 	%rs37, %rs17, 14;
	selp.f32 	%f819, %f817, %f816, %p197;
	selp.f32 	%f821, %f818, %f820, %p198;
	and.b32  	%r385, %r384, 2;
	setp.eq.f32 	%p200, %f825, %f921;
	mul.f32 	%f826, %f921, 0f00000000;
	or.b32  	%r166, %r13, %r165;
	mul.f32 	%f2, %f215, %f215;
	mul.f32 	%f7, %f249, %f249;
	mul.f32 	%f11, %f284, %f284;
	mul.f32 	%f16, %f318, %f318;
	mul.f32 	%f20, %f353, %f353;
	mul.f32 	%f25, %f387, %f387;
	mul.f32 	%f29, %f422, %f422;
	mul.f32 	%f34, %f456, %f456;
	setp.eq.s32 	%p78, %r257, 0;
	sub.f32 	%f507, %f213, %f503;
	selp.f32 	%f55, %f510, %f505, %p79;
	abs.f32 	%f511, %f897;
	setp.eq.s32 	%p98, %r280, 0;
	sub.f32 	%f559, %f213, %f555;
	selp.f32 	%f563, %f562, %f557, %p99;
	abs.f32 	%f564, %f901;
	selp.f32 	%f614, %f609, %f613, %p118;
	setp.gt.f32 	%p120, %f617, 0f4B800000;
	add.f32 	%f618, %f91, 0f3F800000;
	selp.f32 	%f666, %f661, %f665, %p138;
	setp.gt.f32 	%p140, %f670, 0f4B800000;
	add.f32 	%f671, %f669, 0f3F800000;
	setp.eq.s32 	%p158, %r345, 0;
	sub.f32 	%f718, %f213, %f714;
	selp.f32 	%f127, %f721, %f716, %p159;
	abs.f32 	%f722, %f913;
	setp.eq.s32 	%p178, %r369, 0;
	sub.f32 	%f770, %f213, %f766;
	selp.f32 	%f774, %f773, %f768, %p179;
	abs.f32 	%f775, %f917;
	cvt.u32.u16 	%r89, %rs37;
	or.b32  	%r90, %r47, %r88;
	setp.eq.s32 	%p199, %r385, 0;
	sub.f32 	%f823, %f213, %f819;
	selp.f32 	%f827, %f826, %f821, %p200;
	abs.f32 	%f828, %f921;
	shr.u32 	%r167, %r166, 1;
	mul.f32 	%f219, %f2, 0f3D09A17B;
	mul.f32 	%f253, %f7, 0f3D09A17B;
	mul.f32 	%f288, %f11, 0f3D09A17B;
	mul.f32 	%f322, %f16, 0f3D09A17B;
	mul.f32 	%f357, %f20, 0f3D09A17B;
	mul.f32 	%f391, %f25, 0f3D09A17B;
	mul.f32 	%f426, %f29, 0f3D09A17B;
	mul.f32 	%f459, %f34, 0f3D09A17B;
	selp.f32 	%f508, %f503, %f507, %p78;
	setp.gt.f32 	%p80, %f511, 0f4B800000;
	add.f32 	%f512, %f55, 0f3F800000;
	selp.f32 	%f560, %f555, %f559, %p98;
	setp.gt.f32 	%p100, %f564, 0f4B800000;
	add.f32 	%f565, %f563, 0f3F800000;
	selp.f32 	%f92, %f618, %f614, %p120;
	selp.f32 	%f672, %f671, %f666, %p140;
	selp.f32 	%f719, %f714, %f718, %p158;
	setp.gt.f32 	%p160, %f722, 0f4B800000;
	add.f32 	%f723, %f127, 0f3F800000;
	selp.f32 	%f771, %f766, %f770, %p178;
	setp.gt.f32 	%p180, %f775, 0f4B800000;
	add.f32 	%f776, %f774, 0f3F800000;
	setp.eq.s32 	%p194, %r90, %r89;
	selp.f32 	%f824, %f819, %f823, %p199;
	setp.gt.f32 	%p201, %f828, 0f4B800000;
	add.f32 	%f829, %f827, 0f3F800000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd54, %r167, 4;
	mul.f32 	%f6, %f219, %f887;
	mul.f32 	%f254, %f253, %f888;
	mul.f32 	%f15, %f288, %f889;
	mul.f32 	%f323, %f322, %f890;
	mul.f32 	%f24, %f357, %f891;
	mul.f32 	%f392, %f391, %f892;
	mul.f32 	%f33, %f426, %f893;
	mul.f32 	%f460, %f459, %f894;
	selp.f32 	%f56, %f512, %f508, %p80;
	selp.f32 	%f566, %f565, %f560, %p100;
	mov.b32 	%r312, %f672;
	mov.b32 	%r311, %f92;
	mov.b32 	%r318, %f669;
	mov.b32 	%r317, %f91;
	selp.f32 	%f128, %f723, %f719, %p160;
	selp.f32 	%f777, %f776, %f771, %p180;
	selp.f32 	%f830, %f829, %f824, %p201;
	selp.f32 	%f163, 0f3F800000, 0f00000000, %p194;
	shl.b32 	%r9, %r4, 2;
	add.s64 	%rd55, %rd1, %rd54;
	mov.b32 	%r187, %f254;
	mov.b32 	%r186, %f6;
	mov.b32 	%r205, %f323;
	mov.b32 	%r204, %f15;
	mov.b32 	%r223, %f392;
	mov.b32 	%r222, %f24;
	mov.b32 	%r241, %f460;
	mov.b32 	%r240, %f33;
	mov.b32 	%r269, %f566;
	mov.b32 	%r268, %f56;
	mov.b32 	%r272, %f563;
	mov.b32 	%r271, %f55;
	xor.b32  	%r315, %r318, -2147483648;
	xor.b32  	%r314, %r317, -2147483648;
	mov.b32 	%r358, %f777;
	mov.b32 	%r357, %f128;
	mov.b32 	%r361, %f774;
	mov.b32 	%r360, %f127;
	mul.f32 	%f164, %f830, %f163;
	mul.f32 	%f165, %f827, %f163;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	and.b32  	%r10, %r9, 4;
	and.b32  	%r11, %r4, 2;
	ld.global.u32 	%r14, [%rd55];
	// begin inline asm
	cvt.rn.f16x2.f32 %r185, %r187, %r186;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r203, %r205, %r204;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r221, %r223, %r222;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r239, %r241, %r240;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r267, %r269, %r268;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r270, %r272, %r271;
	// end inline asm
	and.b32  	%r48, %r17, 4;
	// begin inline asm
	cvt.rn.f16x2.f32 %r310, %r312, %r311;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r313, %r315, %r314;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r316, %r318, %r317;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r319, %r312, %r311;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r356, %r358, %r357;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r359, %r361, %r360;
	// end inline asm
	add.f32 	%f853, %f925, %f925;
	mov.b32 	%r408, %f853;
	and.b32  	%r409, %r408, -2147483648;
	or.b32  	%r410, %r409, 1056964608;
	mov.b32 	%f854, %r410;
	add.f32 	%f855, %f853, %f854;
	cvt.rzi.f32.f32 	%f856, %f855;
	abs.f32 	%f857, %f853;
	setp.gt.f32 	%p215, %f857, 0f4B000000;
	selp.f32 	%f858, %f853, %f856, %p215;
	cvt.rzi.f32.f32 	%f859, %f853;
	setp.lt.f32 	%p216, %f857, 0f3F000000;
	selp.f32 	%f860, %f859, %f858, %p216;
	cvt.rzi.s32.f32 	%r411, %f860;
	fma.rn.f32 	%f861, %f860, 0fBF000000, %f925;
	mul.f32 	%f862, %f861, %f861;
	fma.rn.f32 	%f863, %f862, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f864, %f862, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f865, %f863, %f862, 0fC0A55DF6;
	fma.rn.f32 	%f866, %f864, %f862, 0f4081E0CF;
	fma.rn.f32 	%f867, %f862, %f861, 0f00000000;
	fma.rn.f32 	%f868, %f866, %f862, 0fC09DE9E6;
	fma.rn.f32 	%f869, %f865, %f867, 0f00000000;
	fma.rn.f32 	%f870, %f868, %f862, 0f3F800000;
	fma.rn.f32 	%f871, %f861, 0f40490FDB, %f869;
	and.b32  	%r412, %r411, 1;
	setp.eq.b32 	%p217, %r412, 1;
	selp.f32 	%f872, %f870, %f871, %p217;
	selp.f32 	%f873, %f871, %f870, %p217;
	and.b32  	%r413, %r411, 2;
	setp.eq.s32 	%p218, %r413, 0;
	neg.f32 	%f874, %f872;
	selp.f32 	%f875, %f872, %f874, %p218;
	add.s32 	%r414, %r411, 1;
	and.b32  	%r415, %r414, 2;
	setp.eq.s32 	%p219, %r415, 0;
	sub.f32 	%f877, %f213, %f873;
	selp.f32 	%f878, %f873, %f877, %p219;
	cvt.rzi.f32.f32 	%f879, %f925;
	setp.eq.f32 	%p220, %f879, %f925;
	mul.f32 	%f880, %f925, 0f00000000;
	selp.f32 	%f881, %f880, %f875, %p220;
	abs.f32 	%f882, %f925;
	setp.gt.f32 	%p221, %f882, 0f4B800000;
	add.f32 	%f883, %f881, 0f3F800000;
	selp.f32 	%f884, %f883, %f878, %p221;
	mul.f32 	%f885, %f884, %f163;
	mul.f32 	%f886, %f881, %f163;
	mov.b32 	%r398, %f885;
	mov.b32 	%r397, %f164;
	// begin inline asm
	cvt.rn.f16x2.f32 %r396, %r398, %r397;
	// end inline asm
	mov.b32 	%r404, %f886;
	xor.b32  	%r401, %r404, -2147483648;
	mov.b32 	%r403, %f165;
	xor.b32  	%r400, %r403, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r399, %r401, %r400;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r402, %r404, %r403;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r405, %r398, %r397;
	// end inline asm
	shl.b32 	%r417, %r5, 12;
	and.b32  	%r418, %r9, 28;
	shl.b32 	%r419, %r3, 5;
	and.b32  	%r420, %r419, 96;
	or.b32  	%r421, %r418, %r420;
	and.b32  	%r422, %r419, 128;
	shl.b32 	%r423, %r1, 2;
	and.b32  	%r424, %r423, 48;
	and.b32  	%r425, %r1, 3;
	and.b32  	%r122, %r4, 8;
	or.b32  	%r426, %r122, %r425;
	or.b32  	%r427, %r426, %r424;
	or.b32  	%r123, %r427, %r48;
	or.b32  	%r428, %r421, %r422;
	or.b32  	%r124, %r428, %r417;
	and.b32  	%r429, %r419, 224;
	or.b32  	%r430, %r429, %r418;
	or.b32  	%r431, %r417, %r430;
	add.s32 	%r125, %r431, 262144;
	add.s32 	%r126, %r431, 524288;
	add.s32 	%r127, %r431, 786432;
	and.b32  	%r432, %r1, 1;
	mul.lo.s32 	%r433, %r432, 260;
	bfe.u32 	%r434, %r1, 1, 1;
	mul.lo.s32 	%r435, %r434, 130;
	shr.u32 	%r436, %r1, 2;
	mul.lo.s32 	%r437, %r436, 545;
	mul.lo.s32 	%r438, %r88, 65;
	shl.b32 	%r439, %r4, 4;
	or.b32  	%r440, %r122, %r439;
	shr.u32 	%r441, %r440, 2;
	and.b32  	%r442, %r441, 30;
	add.s32 	%r443, %r437, %r433;
	add.s32 	%r444, %r443, %r438;
	add.s32 	%r445, %r444, %r435;
	add.s32 	%r446, %r445, %r442;
	mul.wide.u32 	%rd56, %r446, 4;
	mov.u64 	%rd57, shmem;
	add.s64 	%rd11, %rd57, %rd56;
	cvt.u64.u32 	%rd58, %r442;
	cvt.u64.u32 	%rd59, %r435;
	cvt.u64.u32 	%rd60, %r438;
	cvt.u64.u32 	%rd61, %r437;
	cvt.u64.u32 	%rd62, %r433;
	add.s64 	%rd63, %rd62, %rd61;
	add.s64 	%rd64, %rd63, %rd60;
	add.s64 	%rd65, %rd64, %rd59;
	add.s64 	%rd66, %rd65, %rd58;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd12, %rd57, %rd67;
	or.b32  	%r447, %r436, 4;
	mul.lo.s32 	%r448, %r447, 545;
	add.s32 	%r449, %r438, %r433;
	add.s32 	%r450, %r449, %r435;
	add.s32 	%r451, %r450, %r448;
	add.s32 	%r452, %r451, %r442;
	mul.wide.u32 	%rd68, %r452, 4;
	add.s64 	%rd13, %rd57, %rd68;
	add.s64 	%rd69, %rd62, %rd60;
	add.s64 	%rd70, %rd69, %rd59;
	cvt.u64.u32 	%rd71, %r448;
	add.s64 	%rd72, %rd70, %rd71;
	add.s64 	%rd73, %rd72, %rd58;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd14, %rd57, %rd74;
	or.b32  	%r453, %r436, 8;
	mul.lo.s32 	%r454, %r453, 545;
	add.s32 	%r455, %r450, %r454;
	add.s32 	%r456, %r455, %r442;
	mul.wide.u32 	%rd75, %r456, 4;
	add.s64 	%rd15, %rd57, %rd75;
	cvt.u64.u32 	%rd76, %r454;
	add.s64 	%rd77, %rd70, %rd76;
	add.s64 	%rd78, %rd77, %rd58;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd16, %rd57, %rd79;
	or.b32  	%r457, %r436, 12;
	mul.lo.s32 	%r458, %r457, 545;
	add.s32 	%r459, %r450, %r458;
	add.s32 	%r460, %r459, %r442;
	mul.wide.u32 	%rd80, %r460, 4;
	add.s64 	%rd17, %rd57, %rd80;
	cvt.u64.u32 	%rd81, %r458;
	add.s64 	%rd82, %rd70, %rd81;
	add.s64 	%rd83, %rd82, %rd58;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd18, %rd57, %rd84;
	and.b32  	%r461, %r2, 32;
	shl.b32 	%r462, %r4, 3;
	and.b32  	%r463, %r462, 64;
	shl.b32 	%r464, %r1, 1;
	or.b32  	%r465, %r463, %r464;
	and.b32  	%r466, %r12, 32;
	or.b32  	%r467, %r465, %r466;
	shr.u32 	%r468, %r467, 2;
	mad.lo.s32 	%r469, %r16, 130, %r461;
	mad.lo.s32 	%r470, %r18, 260, %r469;
	mad.lo.s32 	%r471, %r15, 65, %r470;
	add.s32 	%r472, %r471, %r468;
	or.b32  	%r473, %r13, %r11;
	or.b32  	%r474, %r473, %r10;
	shr.u32 	%r475, %r474, 1;
	or.b32  	%r476, %r468, %r461;
	mad.lo.s32 	%r477, %r475, 65, %r476;
	and.b32  	%r128, %r1, 12;
	shl.b32 	%r478, %r7, 16;
	add.s32 	%r479, %r478, -196608;
	shl.b32 	%r480, %r3, 1;
	and.b32  	%r481, %r480, 240;
	shr.u32 	%r482, %r4, 3;
	or.b32  	%r483, %r481, %r482;
	and.b32  	%r484, %r423, 12;
	or.b32  	%r485, %r483, %r484;
	shl.b32 	%r486, %r485, 8;
	shl.b32 	%r487, %r1, 14;
	and.b32  	%r488, %r487, 196608;
	or.b32  	%r489, %r428, %r488;
	or.b32  	%r129, %r489, %r486;
	cvt.s64.s32 	%rd19, %r479;
	or.b32  	%r130, %r129, 262144;
	or.b32  	%r131, %r129, 524288;
	or.b32  	%r132, %r129, 786432;
	and.b32  	%r490, %r464, 6;
	or.b32  	%r491, %r490, %r88;
	mul.lo.s32 	%r492, %r491, 65;
	add.s32 	%r493, %r492, %r437;
	add.s32 	%r494, %r493, %r442;
	mul.wide.u32 	%rd85, %r494, 4;
	add.s64 	%rd20, %rd57, %rd85;
	cvt.u64.u32 	%rd86, %r492;
	add.s64 	%rd87, %rd61, %rd86;
	add.s64 	%rd88, %rd87, %rd58;
	shl.b64 	%rd89, %rd88, 2;
	add.s64 	%rd21, %rd57, %rd89;
	add.s32 	%r495, %r492, %r448;
	add.s32 	%r496, %r495, %r442;
	mul.wide.u32 	%rd90, %r496, 4;
	add.s64 	%rd22, %rd57, %rd90;
	add.s64 	%rd91, %rd71, %rd86;
	add.s64 	%rd92, %rd91, %rd58;
	shl.b64 	%rd93, %rd92, 2;
	add.s64 	%rd23, %rd57, %rd93;
	add.s32 	%r497, %r492, %r454;
	add.s32 	%r498, %r497, %r442;
	mul.wide.u32 	%rd94, %r498, 4;
	add.s64 	%rd24, %rd57, %rd94;
	add.s64 	%rd95, %rd76, %rd86;
	add.s64 	%rd96, %rd95, %rd58;
	shl.b64 	%rd97, %rd96, 2;
	add.s64 	%rd25, %rd57, %rd97;
	add.s32 	%r499, %r492, %r458;
	add.s32 	%r500, %r499, %r442;
	mul.wide.u32 	%rd98, %r500, 4;
	add.s64 	%rd26, %rd57, %rd98;
	add.s64 	%rd99, %rd81, %rd86;
	add.s64 	%rd100, %rd99, %rd58;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd27, %rd57, %rd101;
	mul.wide.u32 	%rd102, %r477, 4;
	add.s64 	%rd28, %rd57, %rd102;
	mul.wide.u32 	%rd103, %r472, 4;
	add.s64 	%rd29, %rd57, %rd103;
	setp.eq.s32 	%p223, %r122, 0;
	mov.u16 	%rs103, 25600;
	mov.u16 	%rs77, 21504;
	mov.u16 	%rs111, 18432;
	mov.u16 	%rs99, -14592;
	setp.eq.s32 	%p237, %r128, 12;
	mov.u32 	%r91, %r1179;
	mov.u32 	%r1200, %r1179;
	mov.u32 	%r1195, %r1179;
	mov.u32 	%r1196, %r1179;
	bra.uni 	LBB0_113;
LBB0_145:                               // %pass6887
                                        //   in Loop: Header=BB0_113 Depth=1
	add.s32 	%r1175, %r132, %r1205;
	cvt.u64.u32 	%rd148, %r1175;
	add.s64 	%rd149, %rd148, %rd19;
	shr.u64 	%rd150, %rd149, 35;
	add.s64 	%rd151, %rd149, %rd150;
	shr.s64 	%rd152, %rd151, 29;
	setp.lt.s64 	%p250, %rd149, 0;
	and.b64  	%rd153, %rd151, -536870912;
	setp.ne.s64 	%p251, %rd153, %rd149;
	and.pred  	%p252, %p250, %p251;
	selp.u64 	%rd154, 1, 0, %p252;
	sub.s64 	%rd155, %rd154, %rd152;
	shl.b64 	%rd156, %rd155, 29;
	add.s64 	%rd157, %rd156, %rd149;
	shl.b64 	%rd158, %rd157, 2;
	add.s64 	%rd159, %rd3, %rd158;
	st.global.v4.u32 	[%rd159], {%r149, %r151, %r150, %r152};
	setp.ne.s32 	%p253, %r91, 130816;
	add.s32 	%r91, %r91, 256;
	add.s32 	%r1176, %r91, %r5;
	setp.gt.s32 	%p254, %r6, %r1176;
	and.pred  	%p255, %p253, %p254;
	@%p255 bra 	LBB0_113;
	bra.uni 	LBB0_146;
LBB0_113:                               // %L1292
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_114 Depth 2
	or.b32  	%r566, %r123, %r91;
	shl.b32 	%r567, %r566, 12;
	add.s32 	%r568, %r124, %r567;
	shr.s32 	%r569, %r568, 31;
	shr.u32 	%r570, %r569, 3;
	add.s32 	%r571, %r568, %r570;
	shr.s32 	%r572, %r571, 29;
	setp.lt.s32 	%p224, %r568, 0;
	and.b32  	%r573, %r571, -536870912;
	setp.ne.s32 	%p225, %r573, %r568;
	and.pred  	%p226, %p224, %p225;
	selp.u32 	%r574, 1, 0, %p226;
	sub.s32 	%r575, %r574, %r572;
	shl.b32 	%r576, %r575, 29;
	add.s32 	%r577, %r576, %r568;
	mul.wide.s32 	%rd104, %r577, 4;
	add.s64 	%rd105, %rd2, %rd104;
	ld.global.v4.u32 	{%r578, %r579, %r580, %r581}, [%rd105];
	add.s32 	%r582, %r125, %r567;
	shr.s32 	%r583, %r582, 31;
	shr.u32 	%r584, %r583, 3;
	add.s32 	%r585, %r582, %r584;
	shr.s32 	%r586, %r585, 29;
	setp.lt.s32 	%p227, %r582, 0;
	and.b32  	%r587, %r585, -536870912;
	setp.ne.s32 	%p228, %r587, %r582;
	and.pred  	%p229, %p227, %p228;
	selp.u32 	%r588, 1, 0, %p229;
	sub.s32 	%r589, %r588, %r586;
	shl.b32 	%r590, %r589, 29;
	add.s32 	%r591, %r590, %r582;
	mul.wide.s32 	%rd106, %r591, 4;
	add.s64 	%rd107, %rd2, %rd106;
	ld.global.v4.u32 	{%r592, %r593, %r594, %r595}, [%rd107];
	add.s32 	%r596, %r126, %r567;
	shr.s32 	%r597, %r596, 31;
	shr.u32 	%r598, %r597, 3;
	add.s32 	%r599, %r596, %r598;
	shr.s32 	%r600, %r599, 29;
	setp.lt.s32 	%p230, %r596, 0;
	and.b32  	%r601, %r599, -536870912;
	setp.ne.s32 	%p231, %r601, %r596;
	and.pred  	%p232, %p230, %p231;
	selp.u32 	%r602, 1, 0, %p232;
	sub.s32 	%r603, %r602, %r600;
	shl.b32 	%r604, %r603, 29;
	add.s32 	%r605, %r604, %r596;
	mul.wide.s32 	%rd108, %r605, 4;
	add.s64 	%rd109, %rd2, %rd108;
	ld.global.v4.u32 	{%r606, %r607, %r608, %r609}, [%rd109];
	add.s32 	%r610, %r127, %r567;
	shr.s32 	%r611, %r610, 31;
	shr.u32 	%r612, %r611, 3;
	add.s32 	%r613, %r610, %r612;
	shr.s32 	%r614, %r613, 29;
	setp.lt.s32 	%p233, %r610, 0;
	and.b32  	%r615, %r613, -536870912;
	setp.ne.s32 	%p234, %r615, %r610;
	and.pred  	%p235, %p233, %p234;
	selp.u32 	%r616, 1, 0, %p235;
	sub.s32 	%r617, %r616, %r614;
	shl.b32 	%r618, %r617, 29;
	add.s32 	%r619, %r618, %r610;
	mul.wide.s32 	%rd110, %r619, 4;
	add.s64 	%rd111, %rd2, %rd110;
	ld.global.v4.u32 	{%r620, %r621, %r622, %r623}, [%rd111];
	selp.b32 	%r624, %r580, %r578, %p223;
	shfl.sync.bfly.b32	%r625, %r624, 8, 31, -1;
	selp.b32 	%r502, %r578, %r625, %p223;
	selp.b32 	%r503, %r625, %r580, %p223;
	selp.b32 	%r626, %r581, %r579, %p223;
	shfl.sync.bfly.b32	%r627, %r626, 8, 31, -1;
	selp.b32 	%r510, %r579, %r627, %p223;
	selp.b32 	%r511, %r627, %r581, %p223;
	selp.b32 	%r628, %r594, %r592, %p223;
	shfl.sync.bfly.b32	%r629, %r628, 8, 31, -1;
	selp.b32 	%r518, %r592, %r629, %p223;
	selp.b32 	%r519, %r629, %r594, %p223;
	selp.b32 	%r630, %r595, %r593, %p223;
	shfl.sync.bfly.b32	%r631, %r630, 8, 31, -1;
	selp.b32 	%r526, %r593, %r631, %p223;
	selp.b32 	%r527, %r631, %r595, %p223;
	selp.b32 	%r632, %r608, %r606, %p223;
	shfl.sync.bfly.b32	%r633, %r632, 8, 31, -1;
	selp.b32 	%r534, %r606, %r633, %p223;
	selp.b32 	%r535, %r633, %r608, %p223;
	selp.b32 	%r634, %r609, %r607, %p223;
	shfl.sync.bfly.b32	%r635, %r634, 8, 31, -1;
	selp.b32 	%r542, %r607, %r635, %p223;
	selp.b32 	%r543, %r635, %r609, %p223;
	selp.b32 	%r636, %r622, %r620, %p223;
	shfl.sync.bfly.b32	%r637, %r636, 8, 31, -1;
	selp.b32 	%r550, %r620, %r637, %p223;
	selp.b32 	%r551, %r637, %r622, %p223;
	selp.b32 	%r638, %r623, %r621, %p223;
	shfl.sync.bfly.b32	%r639, %r638, 8, 31, -1;
	selp.b32 	%r558, %r621, %r639, %p223;
	selp.b32 	%r559, %r639, %r623, %p223;
	mov.u32 	%r560, 21520;
	// begin inline asm
	prmt.b32 %r501, %r502, %r503, %r560;
	// end inline asm
	mov.u32 	%r564, 30258;
	// begin inline asm
	prmt.b32 %r505, %r502, %r503, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r509, %r510, %r511, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r513, %r510, %r511, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r517, %r518, %r519, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r521, %r518, %r519, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r525, %r526, %r527, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r529, %r526, %r527, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r533, %r534, %r535, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r537, %r534, %r535, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r541, %r542, %r543, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r545, %r542, %r543, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r549, %r550, %r551, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r553, %r550, %r551, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r557, %r558, %r559, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r561, %r558, %r559, %r564;
	// end inline asm
	st.shared.u32 	[%rd11], %r501;
	st.shared.u32 	[%rd12+128], %r505;
	st.shared.u32 	[%rd12+4], %r509;
	st.shared.u32 	[%rd12+132], %r513;
	st.shared.u32 	[%rd13], %r517;
	st.shared.u32 	[%rd14+128], %r521;
	st.shared.u32 	[%rd14+4], %r525;
	st.shared.u32 	[%rd14+132], %r529;
	st.shared.u32 	[%rd15], %r533;
	st.shared.u32 	[%rd16+128], %r537;
	st.shared.u32 	[%rd16+4], %r541;
	st.shared.u32 	[%rd16+132], %r545;
	st.shared.u32 	[%rd17], %r549;
	st.shared.u32 	[%rd18+128], %r553;
	st.shared.u32 	[%rd18+4], %r557;
	st.shared.u32 	[%rd18+132], %r561;
	bar.sync 	0;
	mov.u32 	%r1197, 256;
	mov.u64 	%rd162, %rd29;
	mov.u64 	%rd163, %rd28;
	mov.u32 	%r1198, %r1196;
	mov.u32 	%r1199, %r1195;
LBB0_114:                               // %L10896
                                        //   Parent Loop BB0_113 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1195, %r1200;
	mov.u32 	%r1196, %r1199;
	ld.shared.u32 	%r1200, [%rd162];
	// begin inline asm
	mov.b32 %r645, {%rs103, %rs103};
	// end inline asm
	// begin inline asm
	mov.b32 %r656, {%rs77, %rs77};
	// end inline asm
	xor.b32  	%r644, %r1200, -2004318072;
	mov.u32 	%r643, 983055;
	// begin inline asm
	lop3.b32 %r642, %r643, %r644, %r645, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r646, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r647, %r645, %r646;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r650, %r642, %r647;
	// end inline asm
	mov.u32 	%r654, 15728880;
	// begin inline asm
	lop3.b32 %r653, %r654, %r644, %r656, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r657, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r658, %r656, %r657;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r661, %r653, %r658;
	// end inline asm
	shr.u32 	%r666, %r644, 8;
	// begin inline asm
	lop3.b32 %r664, %r643, %r666, %r645, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r668, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r669, %r645, %r668;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r672, %r664, %r669;
	// end inline asm
	// begin inline asm
	lop3.b32 %r675, %r654, %r666, %r656, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r679, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r680, %r656, %r679;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r683, %r675, %r680;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r686, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r688, %r686, %r650;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r691, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r693, %r691, %r661;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r696, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r698, %r696, %r672;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r701, %r239;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r703, %r701, %r683;
	// end inline asm
	// begin inline asm
	mov.b32 %r711, {%rs103, %rs103};
	// end inline asm
	// begin inline asm
	mov.b32 %r722, {%rs77, %rs77};
	// end inline asm
	xor.b32  	%r710, %r1198, -2004318072;
	// begin inline asm
	lop3.b32 %r708, %r643, %r710, %r711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r712, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r713, %r711, %r712;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r716, %r708, %r713;
	// end inline asm
	// begin inline asm
	lop3.b32 %r719, %r654, %r710, %r722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r723, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r724, %r722, %r723;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r727, %r719, %r724;
	// end inline asm
	shr.u32 	%r732, %r710, 8;
	// begin inline asm
	lop3.b32 %r730, %r643, %r732, %r711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r734, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r735, %r711, %r734;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r738, %r730, %r735;
	// end inline asm
	// begin inline asm
	lop3.b32 %r741, %r654, %r732, %r722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r745, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r746, %r722, %r745;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r749, %r741, %r746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r752, %r185, %r716, %r688;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r756, %r185, %r727, %r693;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r760, %r185, %r738, %r698;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r764, %r185, %r749, %r703;
	// end inline asm
	// begin inline asm
	mov.b32 %r773, {%rs103, %rs103};
	// end inline asm
	// begin inline asm
	mov.b32 %r784, {%rs77, %rs77};
	// end inline asm
	xor.b32  	%r772, %r1196, -2004318072;
	// begin inline asm
	lop3.b32 %r770, %r643, %r772, %r773, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r774, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r775, %r773, %r774;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r778, %r770, %r775;
	// end inline asm
	// begin inline asm
	lop3.b32 %r781, %r654, %r772, %r784, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r785, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r786, %r784, %r785;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r789, %r781, %r786;
	// end inline asm
	shr.u32 	%r794, %r772, 8;
	// begin inline asm
	lop3.b32 %r792, %r643, %r794, %r773, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r796, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r797, %r773, %r796;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r800, %r792, %r797;
	// end inline asm
	// begin inline asm
	lop3.b32 %r803, %r654, %r794, %r784, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r807, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r808, %r784, %r807;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r811, %r803, %r808;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r814, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r816, %r814, %r778, %r752;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r820, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r822, %r820, %r789, %r756;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r826, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r828, %r826, %r800, %r760;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r832, %r203;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r834, %r832, %r811, %r764;
	// end inline asm
	// begin inline asm
	mov.b32 %r843, {%rs103, %rs103};
	// end inline asm
	// begin inline asm
	mov.b32 %r854, {%rs77, %rs77};
	// end inline asm
	xor.b32  	%r842, %r1195, -2004318072;
	// begin inline asm
	lop3.b32 %r840, %r643, %r842, %r843, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r844, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r845, %r843, %r844;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r848, %r840, %r845;
	// end inline asm
	// begin inline asm
	lop3.b32 %r851, %r654, %r842, %r854, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r855, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r856, %r854, %r855;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r859, %r851, %r856;
	// end inline asm
	shr.u32 	%r864, %r842, 8;
	// begin inline asm
	lop3.b32 %r862, %r643, %r864, %r843, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r866, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r867, %r843, %r866;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r870, %r862, %r867;
	// end inline asm
	// begin inline asm
	lop3.b32 %r873, %r654, %r864, %r854, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r877, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r878, %r854, %r877;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r881, %r873, %r878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r907, %r221, %r848, %r816;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r904, %r221, %r859, %r822;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r916, %r221, %r870, %r828;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r913, %r221, %r881, %r834;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r900, %r270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r902, %r900, %r904;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r905, %r267, %r907, %r902;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r909, %r270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r911, %r909, %r913;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r914, %r267, %r916, %r911;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r918, %r270, %r907;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r921, %r267, %r904, %r918;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r925, %r270, %r916;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r928, %r267, %r913, %r925;
	// end inline asm
	mov.u32 	%r940, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r959, %r956}, {%r310, %r316, %r313, %r319}, {%r905, %r921}, {%r940, %r940};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r968, %r965}, {%r310, %r316, %r313, %r319}, {%r914, %r928}, {%r940, %r940};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r952, %r359;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r954, %r952, %r956;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r957, %r356, %r959, %r954;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r961, %r359;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r963, %r961, %r965;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r966, %r356, %r968, %r963;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r970, %r359, %r959;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r973, %r356, %r956, %r970;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r977, %r359, %r968;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r980, %r356, %r965, %r977;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r984, %r985}, {%r396, %r402, %r399, %r405}, {%r957, %r973}, {%r940, %r940};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r994, %r995}, {%r396, %r402, %r399, %r405}, {%r966, %r980}, {%r940, %r940};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1004, %r14, %r984;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1007, %r14, %r985;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1010, %r14, %r994;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1013, %r14, %r995;
	// end inline asm
	// begin inline asm
	mov.b32 %r1016, {%rs99, %rs99};
	// end inline asm
	mov.u16 	%rs88, 18176;
	// begin inline asm
	mov.b32 %r1017, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1018, %r1004, %r1016;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1021, %r1018, %r1017;
	// end inline asm
	// begin inline asm
	mov.b32 %r1024, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r1025, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1026, %r1007, %r1024;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1029, %r1026, %r1025;
	// end inline asm
	// begin inline asm
	mov.b32 %r1032, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r1033, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1034, %r1010, %r1032;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1037, %r1034, %r1033;
	// end inline asm
	// begin inline asm
	mov.b32 %r1040, {%rs99, %rs99};
	// end inline asm
	// begin inline asm
	mov.b32 %r1041, {%rs88, %rs88};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1042, %r1013, %r1040;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1045, %r1042, %r1041;
	// end inline asm
	// begin inline asm
	mov.b32 %r1051, {%rs103, %rs103};
	// end inline asm
	// begin inline asm
	mov.b32 %r1049, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1050, %r1051, %r1049;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1053, %r1021, %r1050;
	// end inline asm
	// begin inline asm
	mov.b32 %r1056, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1057, %r1051, %r1056;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1060, %r1029, %r1057;
	// end inline asm
	// begin inline asm
	mov.b32 %r1063, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1064, %r1051, %r1063;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1067, %r1037, %r1064;
	// end inline asm
	// begin inline asm
	mov.b32 %r1070, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1071, %r1051, %r1070;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1074, %r1045, %r1071;
	// end inline asm
	mov.u32 	%r1080, 25152;
	// begin inline asm
	prmt.b32 %r1077, %r1053, %r1067, %r1080;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1081, %r1060, %r1074, %r1080;
	// end inline asm
	shl.b32 	%r1088, %r1081, 4;
	mov.u32 	%r1086, 252645135;
	// begin inline asm
	lop3.b32 %r1085, %r1086, %r1077, %r1088, 202;
	// end inline asm
	xor.b32  	%r1089, %r1085, -2004318072;
	st.shared.u32 	[%rd163], %r1089;
	add.s32 	%r1197, %r1197, -16;
	add.s64 	%rd163, %rd163, 2180;
	add.s64 	%rd162, %rd162, 2180;
	setp.eq.s32 	%p236, %r1197, 0;
	mov.u32 	%r1198, %r1196;
	mov.u32 	%r1199, %r1195;
	@%p236 bra 	LBB0_115;
	bra.uni 	LBB0_114;
LBB0_115:                               // %guard_pass7072
                                        //   in Loop: Header=BB0_113 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r1095, [%rd20];
	ld.shared.u32 	%r1096, [%rd21+128];
	ld.shared.u32 	%r1103, [%rd21+4];
	ld.shared.u32 	%r1104, [%rd21+132];
	ld.shared.u32 	%r1111, [%rd22];
	ld.shared.u32 	%r1112, [%rd23+128];
	ld.shared.u32 	%r1119, [%rd23+4];
	ld.shared.u32 	%r1120, [%rd23+132];
	ld.shared.u32 	%r1127, [%rd24];
	ld.shared.u32 	%r1128, [%rd25+128];
	ld.shared.u32 	%r1135, [%rd25+4];
	ld.shared.u32 	%r1136, [%rd25+132];
	ld.shared.u32 	%r1143, [%rd26];
	ld.shared.u32 	%r1144, [%rd27+128];
	ld.shared.u32 	%r1151, [%rd27+4];
	ld.shared.u32 	%r1152, [%rd27+132];
	// begin inline asm
	prmt.b32 %r1090, %r1095, %r1096, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1094, %r1095, %r1096, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1098, %r1103, %r1104, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1102, %r1103, %r1104, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1106, %r1111, %r1112, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1110, %r1111, %r1112, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1114, %r1119, %r1120, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1118, %r1119, %r1120, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1122, %r1127, %r1128, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1126, %r1127, %r1128, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1130, %r1135, %r1136, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1134, %r1135, %r1136, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1138, %r1143, %r1144, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1142, %r1143, %r1144, %r564;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1146, %r1151, %r1152, %r560;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1150, %r1151, %r1152, %r564;
	// end inline asm
	selp.b32 	%r1154, %r1094, %r1090, %p223;
	shfl.sync.bfly.b32	%r139, %r1154, 8, 31, -1;
	selp.b32 	%r1155, %r1102, %r1098, %p223;
	shfl.sync.bfly.b32	%r140, %r1155, 8, 31, -1;
	selp.b32 	%r1156, %r1110, %r1106, %p223;
	shfl.sync.bfly.b32	%r1157, %r1156, 8, 31, -1;
	selp.b32 	%r141, %r1106, %r1157, %p223;
	selp.b32 	%r142, %r1157, %r1110, %p223;
	selp.b32 	%r1158, %r1118, %r1114, %p223;
	shfl.sync.bfly.b32	%r1159, %r1158, 8, 31, -1;
	selp.b32 	%r143, %r1114, %r1159, %p223;
	selp.b32 	%r144, %r1159, %r1118, %p223;
	selp.b32 	%r1160, %r1126, %r1122, %p223;
	shfl.sync.bfly.b32	%r1161, %r1160, 8, 31, -1;
	selp.b32 	%r1162, %r1134, %r1130, %p223;
	shfl.sync.bfly.b32	%r1163, %r1162, 8, 31, -1;
	selp.b32 	%r1164, %r1142, %r1138, %p223;
	shfl.sync.bfly.b32	%r1165, %r1164, 8, 31, -1;
	selp.b32 	%r1166, %r1150, %r1146, %p223;
	shfl.sync.bfly.b32	%r1167, %r1166, 8, 31, -1;
	@%p237 bra 	LBB0_143;
	bra.uni 	LBB0_116;
LBB0_143:                               // %L16824
                                        //   in Loop: Header=BB0_113 Depth=1
	selp.b32 	%r1168, %r140, %r1102, %p223;
	selp.b32 	%r1169, %r1098, %r140, %p223;
	selp.b32 	%r1170, %r139, %r1094, %p223;
	selp.b32 	%r1171, %r1090, %r139, %p223;
	shl.b32 	%r1205, %r91, 12;
	or.b32  	%r1172, %r129, %r1205;
	cvt.u64.u32 	%rd112, %r1172;
	add.s64 	%rd113, %rd112, %rd19;
	shr.u64 	%rd114, %rd113, 35;
	add.s64 	%rd115, %rd113, %rd114;
	shr.s64 	%rd116, %rd115, 29;
	setp.lt.s64 	%p240, %rd113, 0;
	and.b64  	%rd117, %rd115, -536870912;
	setp.ne.s64 	%p241, %rd117, %rd113;
	and.pred  	%p242, %p240, %p241;
	selp.u64 	%rd118, 1, 0, %p242;
	sub.s64 	%rd119, %rd118, %rd116;
	shl.b64 	%rd120, %rd119, 29;
	add.s64 	%rd121, %rd120, %rd113;
	shl.b64 	%rd122, %rd121, 2;
	add.s64 	%rd123, %rd3, %rd122;
	st.global.v4.u32 	[%rd123], {%r1171, %r1169, %r1170, %r1168};
	bra.uni 	LBB0_144;
LBB0_116:                               // %guard_pass7072.pass6679_crit_edge
                                        //   in Loop: Header=BB0_113 Depth=1
	shl.b32 	%r1205, %r91, 12;
LBB0_144:                               // %pass6679
                                        //   in Loop: Header=BB0_113 Depth=1
	selp.b32 	%r149, %r1138, %r1165, %p223;
	selp.b32 	%r150, %r1165, %r1142, %p223;
	selp.b32 	%r151, %r1146, %r1167, %p223;
	selp.b32 	%r152, %r1167, %r1150, %p223;
	add.s32 	%r1173, %r130, %r1205;
	cvt.u64.u32 	%rd124, %r1173;
	add.s64 	%rd125, %rd124, %rd19;
	shr.u64 	%rd126, %rd125, 35;
	add.s64 	%rd127, %rd125, %rd126;
	shr.s64 	%rd128, %rd127, 29;
	setp.lt.s64 	%p244, %rd125, 0;
	and.b64  	%rd129, %rd127, -536870912;
	setp.ne.s64 	%p245, %rd129, %rd125;
	and.pred  	%p246, %p244, %p245;
	selp.u64 	%rd130, 1, 0, %p246;
	sub.s64 	%rd131, %rd130, %rd128;
	shl.b64 	%rd132, %rd131, 29;
	add.s64 	%rd133, %rd132, %rd125;
	shl.b64 	%rd134, %rd133, 2;
	add.s64 	%rd135, %rd3, %rd134;
	st.global.v4.u32 	[%rd135], {%r141, %r143, %r142, %r144};
	@%p237 bra 	LBB0_117;
	bra.uni 	LBB0_145;
LBB0_117:                               // %L17317
                                        //   in Loop: Header=BB0_113 Depth=1
	selp.b32 	%r145, %r1122, %r1161, %p223;
	selp.b32 	%r146, %r1161, %r1126, %p223;
	selp.b32 	%r147, %r1130, %r1163, %p223;
	selp.b32 	%r148, %r1163, %r1134, %p223;
	add.s32 	%r1174, %r131, %r1205;
	cvt.u64.u32 	%rd136, %r1174;
	add.s64 	%rd137, %rd136, %rd19;
	shr.u64 	%rd138, %rd137, 35;
	add.s64 	%rd139, %rd137, %rd138;
	shr.s64 	%rd140, %rd139, 29;
	setp.lt.s64 	%p247, %rd137, 0;
	and.b64  	%rd141, %rd139, -536870912;
	setp.ne.s64 	%p248, %rd141, %rd137;
	and.pred  	%p249, %p247, %p248;
	selp.u64 	%rd142, 1, 0, %p249;
	sub.s64 	%rd143, %rd142, %rd140;
	shl.b64 	%rd144, %rd143, 29;
	add.s64 	%rd145, %rd144, %rd137;
	shl.b64 	%rd146, %rd145, 2;
	add.s64 	%rd147, %rd3, %rd146;
	st.global.v4.u32 	[%rd147], {%r145, %r147, %r146, %r148};
	bra.uni 	LBB0_145;
LBB0_146:                               // %L17795
	st.global.u32 	[%rd4], %r1179;
	ret;
LBB0_7:                                 // %L247
	mov.u32 	%r1178, 2;
	st.global.u32 	[%rd4], %r1178;
	mov.u64 	%rd160, exception1574;
	cvta.global.u64 	%rd161, %rd160;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd161;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r154;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
LBB0_1:                                 // %L8
	mov.u64 	%rd51, exception1;
	cvta.global.u64 	%rd52, %rd51;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd52;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r154;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
