/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [24:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [12:0] celloutsig_0_1z;
  wire [41:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  reg [2:0] celloutsig_0_55z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[2] ? in_data[90] : in_data[93];
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_2z[5] : celloutsig_0_2z[3];
  assign celloutsig_0_18z = celloutsig_0_8z ? celloutsig_0_3z : celloutsig_0_14z;
  assign celloutsig_1_8z = ~celloutsig_1_7z[3];
  assign celloutsig_1_18z = ~celloutsig_1_11z;
  assign celloutsig_1_0z = ~((in_data[125] | in_data[120]) & in_data[171]);
  assign celloutsig_1_11z = celloutsig_1_10z[3] | ~(celloutsig_1_2z[0]);
  assign celloutsig_0_54z = in_data[7] | celloutsig_0_19z;
  assign celloutsig_0_9z = in_data[69] | celloutsig_0_1z[1];
  assign celloutsig_0_8z = celloutsig_0_5z[3] ^ celloutsig_0_0z;
  assign celloutsig_0_15z = celloutsig_0_14z ^ celloutsig_0_5z[1];
  assign celloutsig_0_17z = ~(celloutsig_0_7z[2] ^ celloutsig_0_10z[3]);
  assign celloutsig_1_7z = { celloutsig_1_5z[4], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z } + { in_data[124:113], celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_7z <= { in_data[133:122], celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_13z[15:9], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z } <= { celloutsig_0_1z[7:4], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_4z = ! { in_data[33:25], celloutsig_0_3z };
  assign celloutsig_0_6z = ! { in_data[72:44], celloutsig_0_4z };
  assign celloutsig_0_7z = ~ { celloutsig_0_1z[2:1], celloutsig_0_3z };
  assign celloutsig_0_2z = ~ celloutsig_0_1z[9:4];
  assign celloutsig_0_10z = celloutsig_0_1z[9:4] | { in_data[17:13], celloutsig_0_8z };
  assign celloutsig_0_31z = { celloutsig_0_1z[7], celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_6z } | celloutsig_0_20z[21:12];
  assign celloutsig_1_3z = & { celloutsig_1_0z, in_data[114:112] };
  assign celloutsig_1_4z = & { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[114:112] };
  assign celloutsig_0_12z = & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z[2], celloutsig_0_3z };
  assign celloutsig_0_14z = & { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z[2], celloutsig_0_3z, in_data[80:76] };
  assign celloutsig_0_11z = ~^ { celloutsig_0_2z[4:0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_1z[4:1], celloutsig_0_18z };
  assign celloutsig_1_16z = { in_data[114:107], celloutsig_1_14z, celloutsig_1_1z } >> { celloutsig_1_10z[5:1], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_13z = { celloutsig_0_5z[5:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_9z } >> { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_20z = { in_data[85:53], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_7z } >> { celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_1_1z = { in_data[111:110], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[105:102], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_16z[11:9], celloutsig_1_3z } - { celloutsig_1_10z[5:3], celloutsig_1_18z };
  assign celloutsig_0_5z = { in_data[94:89], celloutsig_0_4z } ~^ in_data[75:69];
  always_latch
    if (clkin_data[96]) celloutsig_0_55z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_55z = celloutsig_0_31z[4:2];
  always_latch
    if (!clkin_data[128]) celloutsig_1_2z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = { in_data[154:152], celloutsig_1_1z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_5z = celloutsig_1_2z[4:0];
  always_latch
    if (clkin_data[160]) celloutsig_1_10z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_10z = { celloutsig_1_5z[4:2], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_1z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_1z = in_data[83:71];
  assign celloutsig_1_6z = ~((celloutsig_1_5z[4] & celloutsig_1_3z) | (celloutsig_1_2z[3] & celloutsig_1_4z));
  assign celloutsig_1_14z = ~((celloutsig_1_5z[0] & celloutsig_1_3z) | (celloutsig_1_8z & celloutsig_1_8z));
  assign { out_data[128], out_data[99:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
