--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab7Phase2I2C2018fallJJS_JJS.twx
Lab7Phase2I2C2018fallJJS_JJS.ncd -o Lab7Phase2I2C2018fallJJS_JJS.twr
Lab7Phase2I2C2018fallJJS_JJS.pcf -ucf Lab7I2Cphase1fall2018MK_LP.ucf

Design file:              Lab7Phase2I2C2018fallJJS_JJS.ncd
Physical constraint file: Lab7Phase2I2C2018fallJJS_JJS.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SystemClock
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
ChipSelect<0>|    4.286(R)|      SLOW  |   -2.263(R)|      FAST  |clock             |   0.000|
ChipSelect<1>|    3.624(R)|      SLOW  |   -1.832(R)|      FAST  |clock             |   0.000|
ChipSelect<2>|    3.917(R)|      SLOW  |   -2.031(R)|      FAST  |clock             |   0.000|
Mode         |    5.316(R)|      SLOW  |   -2.722(R)|      FAST  |clock             |   0.000|
Reset        |    7.610(R)|      SLOW  |   -1.969(R)|      FAST  |clock             |   0.000|
SDA          |    3.616(R)|      SLOW  |   -1.600(R)|      FAST  |clock             |   0.000|
Start        |    6.370(R)|      SLOW  |   -1.949(R)|      FAST  |clock             |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock SystemClock to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
Display<0>     |         8.592(R)|      SLOW  |         4.382(R)|      FAST  |clock             |   0.000|
Display<1>     |         8.532(R)|      SLOW  |         4.370(R)|      FAST  |clock             |   0.000|
Display<2>     |         9.176(R)|      SLOW  |         4.762(R)|      FAST  |clock             |   0.000|
Display<3>     |         9.040(R)|      SLOW  |         4.520(R)|      FAST  |clock             |   0.000|
Display<4>     |         9.366(R)|      SLOW  |         4.517(R)|      FAST  |clock             |   0.000|
Display<5>     |         8.974(R)|      SLOW  |         4.362(R)|      FAST  |clock             |   0.000|
Display<6>     |         9.276(R)|      SLOW  |         4.563(R)|      FAST  |clock             |   0.000|
Display<7>     |         8.837(R)|      SLOW  |         4.271(R)|      FAST  |clock             |   0.000|
Done           |         8.077(R)|      SLOW  |         4.899(R)|      FAST  |clock             |   0.000|
ReceivedData<0>|         8.019(R)|      SLOW  |         5.041(R)|      FAST  |clock             |   0.000|
ReceivedData<1>|         7.934(R)|      SLOW  |         4.986(R)|      FAST  |clock             |   0.000|
ReceivedData<2>|         7.472(R)|      SLOW  |         4.677(R)|      FAST  |clock             |   0.000|
ReceivedData<3>|         7.918(R)|      SLOW  |         4.983(R)|      FAST  |clock             |   0.000|
ReceivedData<4>|         7.317(R)|      SLOW  |         4.578(R)|      FAST  |clock             |   0.000|
ReceivedData<5>|         7.608(R)|      SLOW  |         4.762(R)|      FAST  |clock             |   0.000|
ReceivedData<6>|         7.617(R)|      SLOW  |         4.771(R)|      FAST  |clock             |   0.000|
ReceivedData<7>|         7.368(R)|      SLOW  |         4.606(R)|      FAST  |clock             |   0.000|
SCL            |         5.829(R)|      SLOW  |         3.798(R)|      FAST  |clock             |   0.000|
SDA            |         7.059(R)|      SLOW  |         3.990(R)|      FAST  |clock             |   0.000|
Transistors<0> |         6.637(R)|      SLOW  |         3.959(R)|      FAST  |clock             |   0.000|
Transistors<1> |         6.683(R)|      SLOW  |         4.011(R)|      FAST  |clock             |   0.000|
Transistors<2> |         6.650(R)|      SLOW  |         4.109(R)|      FAST  |clock             |   0.000|
Transistors<3> |         6.717(R)|      SLOW  |         4.162(R)|      FAST  |clock             |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SystemClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SystemClock    |   12.843|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 24 17:53:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 283 MB



