/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [12:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [22:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_6z & celloutsig_1_1z);
  assign celloutsig_1_1z = ~(in_data[137] | celloutsig_1_0z);
  assign celloutsig_0_1z = ~celloutsig_0_0z[2];
  assign celloutsig_0_13z = ~celloutsig_0_4z;
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[88]) & celloutsig_0_1z);
  assign celloutsig_0_4z = celloutsig_0_0z[3] | ~(in_data[90]);
  assign celloutsig_1_0z = in_data[186] | ~(in_data[124]);
  assign celloutsig_1_15z = celloutsig_1_14z | ~(celloutsig_1_1z);
  assign celloutsig_0_9z = celloutsig_0_2z | ~(1'h1);
  assign celloutsig_0_53z = ~(_01_ ^ in_data[38]);
  reg [3:0] _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _14_ <= 4'h0;
    else _14_ <= { celloutsig_0_0z[3:2], celloutsig_0_9z, celloutsig_0_22z };
  assign { _02_[3:1], _01_ } = _14_;
  reg [4:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _15_ <= 5'h00;
    else _15_ <= in_data[53:49];
  assign out_data[4:0] = _15_;
  reg [12:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _16_ <= 13'h0000;
    else _16_ <= { celloutsig_0_0z[2:1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign { _03_[12:9], _00_, _03_[7:0] } = _16_;
  reg [4:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 5'h00;
    else _17_ <= { celloutsig_1_7z[8:6], celloutsig_1_14z, celloutsig_1_16z };
  assign out_data[100:96] = _17_;
  assign celloutsig_1_18z = { celloutsig_1_16z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_16z } & { celloutsig_1_11z[14:13], celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } <= { in_data[91], celloutsig_0_0z, celloutsig_0_0z[2] };
  assign celloutsig_1_3z = celloutsig_1_2z[2:0] <= { in_data[169:168], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:1], celloutsig_1_3z } <= celloutsig_1_2z[3:1];
  assign celloutsig_1_6z = { celloutsig_1_5z[4:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z } <= { in_data[174:170], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_17z = { in_data[162:152], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_10z } <= { in_data[173:147], celloutsig_1_16z, celloutsig_1_14z };
  assign celloutsig_1_16z = { in_data[149:148], celloutsig_1_15z } || celloutsig_1_8z[12:10];
  assign celloutsig_0_10z = { in_data[33:23], celloutsig_0_0z } % { 1'h1, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z[2], 1'h1 };
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z } * { celloutsig_1_7z[9:3], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[167:152], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z } != { in_data[136:126], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_1_9z = | celloutsig_1_2z[2:0];
  assign celloutsig_1_13z = ^ { celloutsig_1_8z[7:5], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[106], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[145], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[119:115], celloutsig_1_1z } <<< { celloutsig_1_2z[1:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[114:103], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z } >>> { in_data[148:127], celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[183:175], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z } >>> { celloutsig_1_7z[14:2], celloutsig_1_4z };
  assign celloutsig_0_7z = { _03_[9], _00_, _03_[7:1], celloutsig_0_2z, celloutsig_0_1z } >>> in_data[25:15];
  assign celloutsig_0_0z = in_data[60:57] ^ in_data[15:12];
  assign celloutsig_1_14z = ~((celloutsig_1_12z & celloutsig_1_1z) | celloutsig_1_8z[11]);
  assign celloutsig_0_22z = ~((_03_[7] & celloutsig_0_10z[13]) | celloutsig_0_13z);
  assign _02_[0] = _01_;
  assign _03_[8] = _00_;
  assign { out_data[133:128], out_data[32] } = { celloutsig_1_18z, celloutsig_0_53z };
endmodule
