{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720725431685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720725431686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 11 14:17:11 2024 " "Processing started: Thu Jul 11 14:17:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720725431686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725431686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Test -c SDRAM_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725431686 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720725432259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720725432259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Test " "Found entity 1: SDRAM_Test" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720725439105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725439105 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1720725439108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720725439108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725439108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_100m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_100m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100m " "Found entity 1: pll_100m" {  } { { "pll_100m.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/pll_100m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720725439111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725439111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.v 1 1 " "Found 1 design units, including 1 entities, in source file hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/hex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720725439114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725439114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDRAM_Test " "Elaborating entity \"SDRAM_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720725439168 ""}
{ "Error" "EVRFX_VERI_BIG_VEC_ERROR" "20 SDRAM_Test.v(43) " "Verilog HDL Declaration error at SDRAM_Test.v(43): vector has more than 2**20 bits" {  } { { "SDRAM_Test.v" "" { Text "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/SDRAM_Test.v" 43 0 0 } }  } 0 10203 "Verilog HDL Declaration error at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720725439169 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720725439170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/output_files/SDRAM_Test.map.smsg " "Generated suppressed messages file C:/Users/Malcolm/Documents/Logisim/LALU-2.0/SDRAM Test/output_files/SDRAM_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725439196 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720725439236 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 11 14:17:19 2024 " "Processing ended: Thu Jul 11 14:17:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720725439236 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720725439236 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720725439236 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725439236 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720725439816 ""}
