gavrasm Gerd's AVR assembler version 3.4 (C)2014 by DG4FAC
----------------------------------------------------------
Source file: 7seg.asm
Hex file:    7seg.hex
Eeprom file: 7seg.eep
Compiled:    06.11.2015, 15:04:13
Pass:        2
     1: .include "/home/marik/Project/tn2313Adef.inc"
  Including file /home/marik/Project/tn2313Adef.inc
     1: ;***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
     2: ;***** Created: 2011-02-09 12:04 ******* Source: ATtiny2313A.xml *********
     3: ;*************************************************************************
     4: ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
     5: ;* 
     6: ;* Number            : AVR000
     7: ;* File Name         : "tn2313Adef.inc"
     8: ;* Title             : Register/Bit Definitions for the ATtiny2313A
     9: ;* Date              : 2011-02-09
    10: ;* Version           : 2.35
    11: ;* Support E-mail    : avr@atmel.com
    12: ;* Target MCU        : ATtiny2313A
    13: ;* 
    14: ;* DESCRIPTION
    15: ;* When including this file in the assembly program file, all I/O register 
    16: ;* names and I/O register bit names appearing in the data book can be used.
    17: ;* In addition, the six registers forming the three data pointers X, Y and 
    18: ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
    19: ;* SRAM is also defined 
    20: ;* 
    21: ;* The Register names are represented by their hexadecimal address.
    22: ;* 
    23: ;* The Register Bit names are represented by their bit number (0-7).
    24: ;* 
    25: ;* Please observe the difference in using the bit names with instructions
    26: ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
    27: ;* (skip if bit in register set/cleared). The following example illustrates
    28: ;* this:
    29: ;* 
    30: ;* in    r16,PORTB             ;read PORTB latch
    31: ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
    32: ;* out   PORTB,r16             ;output to PORTB
    33: ;* 
    34: ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
    35: ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
    36: ;* rjmp  TOV0_is_set           ;jump if set
    37: ;* ...                         ;otherwise do something else
    38: ;*************************************************************************
    39: 
    40: #ifndef _TN2313ADEF_INC_
    41: #define _TN2313ADEF_INC_
    42: 
    43: 
    44: #pragma partinc 0
    45: 
    46: ; ***** SPECIFY DEVICE ***************************************************
    47: .device ATtiny2313A
    48: #pragma AVRPART ADMIN PART_NAME ATtiny2313A
    49: .equ	SIGNATURE_000	= 0x1e
    50: .equ	SIGNATURE_001	= 0x91
    51: .equ	SIGNATURE_002	= 0x0a
    52: 
    53: #pragma AVRPART CORE CORE_VERSION V2
    54: #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
    55: 
    56: 
    57: ; ***** I/O REGISTER DEFINITIONS *****************************************
    58: ; NOTE:
    59: ; Definitions marked "MEMORY MAPPED"are extended I/O ports
    60: ; and cannot be used with IN/OUT instructions
    61: .equ	SREG	= 0x3f
    62: .equ	SPL	= 0x3d
    63: .equ	OCR0B	= 0x3c
    64: .equ	GIMSK	= 0x3b
    65: .equ	EIFR	= 0x3a
    66: .equ	TIMSK	= 0x39
    67: .equ	TIFR	= 0x38
    68: .equ	SPMCSR	= 0x37
    69: .equ	OCR0A	= 0x36
    70: .equ	MCUCR	= 0x35
    71: .equ	MCUSR	= 0x34
    72: .equ	TCCR0B	= 0x33
    73: .equ	TCNT0	= 0x32
    74: .equ	OSCCAL	= 0x31
    75: .equ	TCCR0A	= 0x30
    76: .equ	TCCR1A	= 0x2f
    77: .equ	TCCR1B	= 0x2e
    78: .equ	TCNT1L	= 0x2c
    79: .equ	TCNT1H	= 0x2d
    80: .equ	OCR1AL	= 0x2a
    81: .equ	OCR1AH	= 0x2b
    82: .equ	OCR1BL	= 0x28
    83: .equ	OCR1BH	= 0x29
    84: .equ	CLKPR	= 0x26
    85: .equ	ICR1L	= 0x24
    86: .equ	ICR1H	= 0x25
    87: .equ	GTCCR	= 0x23
    88: .equ	TCCR1C	= 0x22
    89: .equ	WDTCR	= 0x21
    90: .equ	PCMSK	= 0x20
    91: .equ	EEAR	= 0x1e
    92: .equ	EEDR	= 0x1d
    93: .equ	EECR	= 0x1c
    94: .equ	PORTA	= 0x1b
    95: .equ	DDRA	= 0x1a
    96: .equ	PINA	= 0x19
    97: .equ	PORTB	= 0x18
    98: .equ	DDRB	= 0x17
    99: .equ	PINB	= 0x16
   100: .equ	GPIOR2	= 0x15
   101: .equ	GPIOR1	= 0x14
   102: .equ	GPIOR0	= 0x13
   103: .equ	PORTD	= 0x12
   104: .equ	DDRD	= 0x11
   105: .equ	PIND	= 0x10
   106: .equ	USIDR	= 0x0f
   107: .equ	USISR	= 0x0e
   108: .equ	USICR	= 0x0d
   109: .equ	UDR	= 0x0c
   110: .equ	UCSRA	= 0x0b
   111: .equ	UCSRB	= 0x0a
   112: .equ	UBRRL	= 0x09
   113: .equ	ACSR	= 0x08
   114: .equ	BODCR	= 0x07
   115: .equ	PRR	= 0x06
   116: .equ	PCMSK2	= 0x05
   117: .equ	PCMSK1	= 0x04
   118: .equ	UCSRC	= 0x03
   119: .equ	UBRRH	= 0x02
   120: .equ	DIDR	= 0x01
   121: 
   122: 
   123: ; ***** BIT DEFINITIONS **************************************************
   124: 
   125: ; ***** PORTB ************************
   126: ; PORTB - Port B Data Register
   127: .equ	PORTB0	= 0	; Port B Data Register bit 0
   128: .equ	PB0	= 0	; For compatibility
   129: .equ	PORTB1	= 1	; Port B Data Register bit 1
   130: .equ	PB1	= 1	; For compatibility
   131: .equ	PORTB2	= 2	; Port B Data Register bit 2
   132: .equ	PB2	= 2	; For compatibility
   133: .equ	PORTB3	= 3	; Port B Data Register bit 3
   134: .equ	PB3	= 3	; For compatibility
   135: .equ	PORTB4	= 4	; Port B Data Register bit 4
   136: .equ	PB4	= 4	; For compatibility
   137: .equ	PORTB5	= 5	; Port B Data Register bit 5
   138: .equ	PB5	= 5	; For compatibility
   139: .equ	PORTB6	= 6	; Port B Data Register bit 6
   140: .equ	PB6	= 6	; For compatibility
   141: .equ	PORTB7	= 7	; Port B Data Register bit 7
   142: .equ	PB7	= 7	; For compatibility
   143: 
   144: ; DDRB - Port B Data Direction Register
   145: .equ	DDB0	= 0	; Port B Data Direction Register bit 0
   146: .equ	DDB1	= 1	; Port B Data Direction Register bit 1
   147: .equ	DDB2	= 2	; Port B Data Direction Register bit 2
   148: .equ	DDB3	= 3	; Port B Data Direction Register bit 3
   149: .equ	DDB4	= 4	; Port B Data Direction Register bit 4
   150: .equ	DDB5	= 5	; Port B Data Direction Register bit 5
   151: .equ	DDB6	= 6	; Port B Data Direction Register bit 6
   152: .equ	DDB7	= 7	; Port B Data Direction Register bit 7
   153: 
   154: ; PINB - Port B Input Pins
   155: .equ	PINB0	= 0	; Port B Input Pins bit 0
   156: .equ	PINB1	= 1	; Port B Input Pins bit 1
   157: .equ	PINB2	= 2	; Port B Input Pins bit 2
   158: .equ	PINB3	= 3	; Port B Input Pins bit 3
   159: .equ	PINB4	= 4	; Port B Input Pins bit 4
   160: .equ	PINB5	= 5	; Port B Input Pins bit 5
   161: .equ	PINB6	= 6	; Port B Input Pins bit 6
   162: .equ	PINB7	= 7	; Port B Input Pins bit 7
   163: 
   164: 
   165: ; ***** TIMER_COUNTER_0 **************
   166: ; TIMSK - Timer/Counter Interrupt Mask Register
   167: .equ	OCIE0A	= 0	; Timer/Counter0 Output Compare Match A Interrupt Enable
   168: .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
   169: .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
   170: 
   171: ; TIFR - Timer/Counter Interrupt Flag register
   172: .equ	OCF0A	= 0	; Timer/Counter0 Output Compare Flag 0A
   173: .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
   174: .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
   175: 
   176: ; OCR0B - Timer/Counter0 Output Compare Register
   177: .equ	OCR0_0	= 0	; 
   178: .equ	OCR0_1	= 1	; 
   179: .equ	OCR0_2	= 2	; 
   180: .equ	OCR0_3	= 3	; 
   181: .equ	OCR0_4	= 4	; 
   182: .equ	OCR0_5	= 5	; 
   183: .equ	OCR0_6	= 6	; 
   184: .equ	OCR0_7	= 7	; 
   185: 
   186: ; OCR0A - Timer/Counter0 Output Compare Register
   187: .equ	OCR0A_0	= 0	; 
   188: .equ	OCR0A_1	= 1	; 
   189: .equ	OCR0A_2	= 2	; 
   190: .equ	OCR0A_3	= 3	; 
   191: .equ	OCR0A_4	= 4	; 
   192: .equ	OCR0A_5	= 5	; 
   193: .equ	OCR0A_6	= 6	; 
   194: .equ	OCR0A_7	= 7	; 
   195: 
   196: ; TCCR0A - Timer/Counter  Control Register A
   197: .equ	WGM00	= 0	; Waveform Generation Mode
   198: .equ	WGM01	= 1	; Waveform Generation Mode
   199: .equ	COM0B0	= 4	; Compare Match Output B Mode
   200: .equ	COM0B1	= 5	; Compare Match Output B Mode
   201: .equ	COM0A0	= 6	; Compare Match Output A Mode
   202: .equ	COM0A1	= 7	; Compare Match Output A Mode
   203: 
   204: ; TCNT0 - Timer/Counter0
   205: .equ	TCNT0_0	= 0	; 
   206: .equ	TCNT0_1	= 1	; 
   207: .equ	TCNT0_2	= 2	; 
   208: .equ	TCNT0_3	= 3	; 
   209: .equ	TCNT0_4	= 4	; 
   210: .equ	TCNT0_5	= 5	; 
   211: .equ	TCNT0_6	= 6	; 
   212: .equ	TCNT0_7	= 7	; 
   213: 
   214: ; TCCR0B - Timer/Counter Control Register B
   215: .equ	TCCR0	= TCCR0B	; For compatibility
   216: .equ	CS00	= 0	; Clock Select
   217: .equ	CS01	= 1	; Clock Select
   218: .equ	CS02	= 2	; Clock Select
   219: .equ	WGM02	= 3	; 
   220: .equ	FOC0B	= 6	; Force Output Compare B
   221: .equ	FOC0A	= 7	; Force Output Compare B
   222: 
   223: 
   224: ; ***** TIMER_COUNTER_1 **************
   225: ; TIMSK - Timer/Counter Interrupt Mask Register
   226: .equ	ICIE1	= 3	; Timer/Counter1 Input Capture Interrupt Enable
   227: .equ	TICIE	= ICIE1	; For compatibility
   228: .equ	OCIE1B	= 5	; Timer/Counter1 Output CompareB Match Interrupt Enable
   229: .equ	OCIE1A	= 6	; Timer/Counter1 Output CompareA Match Interrupt Enable
   230: .equ	TOIE1	= 7	; Timer/Counter1 Overflow Interrupt Enable
   231: 
   232: ; TIFR - Timer/Counter Interrupt Flag register
   233: .equ	ICF1	= 3	; Input Capture Flag 1
   234: .equ	OCF1B	= 5	; Output Compare Flag 1B
   235: .equ	OCF1A	= 6	; Output Compare Flag 1A
   236: .equ	TOV1	= 7	; Timer/Counter1 Overflow Flag
   237: 
   238: ; TCCR1A - Timer/Counter1 Control Register A
   239: .equ	WGM10	= 0	; Pulse Width Modulator Select Bit 0
   240: .equ	PWM10	= WGM10	; For compatibility
   241: .equ	WGM11	= 1	; Pulse Width Modulator Select Bit 1
   242: .equ	PWM11	= WGM11	; For compatibility
   243: .equ	COM1B0	= 4	; Comparet Ouput Mode 1B, bit 0
   244: .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
   245: .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
   246: .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
   247: 
   248: ; TCCR1B - Timer/Counter1 Control Register B
   249: .equ	CS10	= 0	; Clock Select bit 0
   250: .equ	CS11	= 1	; Clock Select 1 bit 1
   251: .equ	CS12	= 2	; Clock Select1 bit 2
   252: .equ	WGM12	= 3	; Waveform Generation Mode Bit 2
   253: .equ	CTC1	= WGM12	; For compatibility
   254: .equ	WGM13	= 4	; Waveform Generation Mode Bit 3
   255: .equ	ICES1	= 6	; Input Capture 1 Edge Select
   256: .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
   257: 
   258: ; TCCR1C - Timer/Counter1 Control Register C
   259: .equ	FOC1B	= 6	; Force Output Compare for Channel B
   260: .equ	FOC1A	= 7	; Force Output Compare for Channel A
   261: 
   262: 
   263: ; ***** WATCHDOG *********************
   264: ; WDTCR - Watchdog Timer Control Register
   265: .equ	WDTCSR	= WDTCR	; For compatibility
   266: .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
   267: .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
   268: .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
   269: .equ	WDE	= 3	; Watch Dog Enable
   270: .equ	WDCE	= 4	; Watchdog Change Enable
   271: .equ	WDTOE	= WDCE	; For compatibility
   272: .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
   273: .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
   274: .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
   275: 
   276: 
   277: ; ***** USART ************************
   278: ; UDR - USART I/O Data Register
   279: .equ	UDR0	= 0	; USART I/O Data Register bit 0
   280: .equ	UDR1	= 1	; USART I/O Data Register bit 1
   281: .equ	UDR2	= 2	; USART I/O Data Register bit 2
   282: .equ	UDR3	= 3	; USART I/O Data Register bit 3
   283: .equ	UDR4	= 4	; USART I/O Data Register bit 4
   284: .equ	UDR5	= 5	; USART I/O Data Register bit 5
   285: .equ	UDR6	= 6	; USART I/O Data Register bit 6
   286: .equ	UDR7	= 7	; USART I/O Data Register bit 7
   287: 
   288: ; UCSRA - USART Control and Status Register A
   289: .equ	USR	= UCSRA	; For compatibility
   290: .equ	MPCM	= 0	; Multi-processor Communication Mode
   291: .equ	U2X	= 1	; Double the USART Transmission Speed
   292: .equ	UPE	= 2	; USART Parity Error
   293: .equ	PE	= UPE	; For compatibility
   294: .equ	DOR	= 3	; Data overRun
   295: .equ	FE	= 4	; Framing Error
   296: .equ	UDRE	= 5	; USART Data Register Empty
   297: .equ	TXC	= 6	; USART Transmitt Complete
   298: .equ	RXC	= 7	; USART Receive Complete
   299: 
   300: ; UCSRB - USART Control and Status Register B
   301: .equ	UCR	= UCSRB	; For compatibility
   302: .equ	TXB8	= 0	; Transmit Data Bit 8
   303: .equ	RXB8	= 1	; Receive Data Bit 8
   304: .equ	UCSZ2	= 2	; Character Size
   305: .equ	CHR9	= UCSZ2	; For compatibility
   306: .equ	TXEN	= 3	; Transmitter Enable
   307: .equ	RXEN	= 4	; Receiver Enable
   308: .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
   309: .equ	TXCIE	= 6	; TX Complete Interrupt Enable
   310: .equ	RXCIE	= 7	; RX Complete Interrupt Enable
   311: 
   312: ; UCSRC - USART Control and Status Register C
   313: .equ	UCPOL	= 0	; Clock Polarity
   314: .equ	UCSZ0	= 1	; Character Size Bit 0
   315: .equ	UCSZ1	= 2	; Character Size Bit 1
   316: .equ	USBS	= 3	; Stop Bit Select
   317: .equ	UPM0	= 4	; Parity Mode Bit 0
   318: .equ	UPM1	= 5	; Parity Mode Bit 1
   319: .equ	UMSEL	= 6	; USART Mode Select
   320: 
   321: .equ	UBRR	= UBRRL	; For compatibility
   322: 
   323: ; ***** ANALOG_COMPARATOR ************
   324: ; ACSR - Analog Comparator Control And Status Register
   325: .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
   326: .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
   327: .equ	ACIC	= 2	; 
   328: .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
   329: .equ	ACI	= 4	; Analog Comparator Interrupt Flag
   330: .equ	ACO	= 5	; Analog Compare Output
   331: .equ	ACBG	= 6	; Analog Comparator Bandgap Select
   332: .equ	ACD	= 7	; Analog Comparator Disable
   333: 
   334: ; DIDR - Digital Input Disable Register 1
   335: .equ	AIN0D	= 0	; AIN0 Digital Input Disable
   336: .equ	AIN1D	= 1	; AIN1 Digital Input Disable
   337: 
   338: 
   339: ; ***** PORTD ************************
   340: ; PORTD - Data Register, Port D
   341: .equ	PORTD0	= 0	; 
   342: .equ	PD0	= 0	; For compatibility
   343: .equ	PORTD1	= 1	; 
   344: .equ	PD1	= 1	; For compatibility
   345: .equ	PORTD2	= 2	; 
   346: .equ	PD2	= 2	; For compatibility
   347: .equ	PORTD3	= 3	; 
   348: .equ	PD3	= 3	; For compatibility
   349: .equ	PORTD4	= 4	; 
   350: .equ	PD4	= 4	; For compatibility
   351: .equ	PORTD5	= 5	; 
   352: .equ	PD5	= 5	; For compatibility
   353: .equ	PORTD6	= 6	; 
   354: .equ	PD6	= 6	; For compatibility
   355: 
   356: ; DDRD - Data Direction Register, Port D
   357: .equ	DDD0	= 0	; 
   358: .equ	DDD1	= 1	; 
   359: .equ	DDD2	= 2	; 
   360: .equ	DDD3	= 3	; 
   361: .equ	DDD4	= 4	; 
   362: .equ	DDD5	= 5	; 
   363: .equ	DDD6	= 6	; 
   364: 
   365: ; PIND - Input Pins, Port D
   366: .equ	PIND0	= 0	; 
   367: .equ	PIND1	= 1	; 
   368: .equ	PIND2	= 2	; 
   369: .equ	PIND3	= 3	; 
   370: .equ	PIND4	= 4	; 
   371: .equ	PIND5	= 5	; 
   372: .equ	PIND6	= 6	; 
   373: 
   374: 
   375: ; ***** EEPROM ***********************
   376: ; EEAR - EEPROM Read/Write Access
   377: .equ	EEARL	= EEAR	; For compatibility
   378: .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
   379: .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
   380: .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
   381: .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
   382: .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
   383: .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
   384: .equ	EEAR6	= 6	; EEPROM Read/Write Access bit 6
   385: 
   386: ; EEDR - EEPROM Data Register
   387: .equ	EEDR0	= 0	; EEPROM Data Register bit 0
   388: .equ	EEDR1	= 1	; EEPROM Data Register bit 1
   389: .equ	EEDR2	= 2	; EEPROM Data Register bit 2
   390: .equ	EEDR3	= 3	; EEPROM Data Register bit 3
   391: .equ	EEDR4	= 4	; EEPROM Data Register bit 4
   392: .equ	EEDR5	= 5	; EEPROM Data Register bit 5
   393: .equ	EEDR6	= 6	; EEPROM Data Register bit 6
   394: .equ	EEDR7	= 7	; EEPROM Data Register bit 7
   395: 
   396: ; EECR - EEPROM Control Register
   397: .equ	EERE	= 0	; EEPROM Read Enable
   398: .equ	EEPE	= 1	; EEPROM Write Enable
   399: .equ	EEWE	= EEPE	; For compatibility
   400: .equ	EEMPE	= 2	; EEPROM Master Write Enable
   401: .equ	EEMWE	= EEMPE	; For compatibility
   402: .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
   403: .equ	EEPM0	= 4	; 
   404: .equ	EEPM1	= 5	; 
   405: 
   406: 
   407: ; ***** PORTA ************************
   408: ; PORTA - Port A Data Register
   409: .equ	PORTA0	= 0	; Port A Data Register bit 0
   410: .equ	PA0	= 0	; For compatibility
   411: .equ	PORTA1	= 1	; Port A Data Register bit 1
   412: .equ	PA1	= 1	; For compatibility
   413: .equ	PORTA2	= 2	; Port A Data Register bit 2
   414: .equ	PA2	= 2	; For compatibility
   415: 
   416: ; DDRA - Port A Data Direction Register
   417: .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
   418: .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
   419: .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
   420: 
   421: ; PINA - Port A Input Pins
   422: .equ	PINA0	= 0	; Input Pins, Port A bit 0
   423: .equ	PINA1	= 1	; Input Pins, Port A bit 1
   424: .equ	PINA2	= 2	; Input Pins, Port A bit 2
   425: 
   426: 
   427: ; ***** USI **************************
   428: ; USIDR - USI Data Register
   429: .equ	USIDR0	= 0	; USI Data Register bit 0
   430: .equ	USIDR1	= 1	; USI Data Register bit 1
   431: .equ	USIDR2	= 2	; USI Data Register bit 2
   432: .equ	USIDR3	= 3	; USI Data Register bit 3
   433: .equ	USIDR4	= 4	; USI Data Register bit 4
   434: .equ	USIDR5	= 5	; USI Data Register bit 5
   435: .equ	USIDR6	= 6	; USI Data Register bit 6
   436: .equ	USIDR7	= 7	; USI Data Register bit 7
   437: 
   438: ; USISR - USI Status Register
   439: .equ	USICNT0	= 0	; USI Counter Value Bit 0
   440: .equ	USICNT1	= 1	; USI Counter Value Bit 1
   441: .equ	USICNT2	= 2	; USI Counter Value Bit 2
   442: .equ	USICNT3	= 3	; USI Counter Value Bit 3
   443: .equ	USIDC	= 4	; Data Output Collision
   444: .equ	USIPF	= 5	; Stop Condition Flag
   445: .equ	USIOIF	= 6	; Counter Overflow Interrupt Flag
   446: .equ	USISIF	= 7	; Start Condition Interrupt Flag
   447: 
   448: ; USICR - USI Control Register
   449: .equ	USITC	= 0	; Toggle Clock Port Pin
   450: .equ	USICLK	= 1	; Clock Strobe
   451: .equ	USICS0	= 2	; USI Clock Source Select Bit 0
   452: .equ	USICS1	= 3	; USI Clock Source Select Bit 1
   453: .equ	USIWM0	= 4	; USI Wire Mode Bit 0
   454: .equ	USIWM1	= 5	; USI Wire Mode Bit 1
   455: .equ	USIOIE	= 6	; Counter Overflow Interrupt Enable
   456: .equ	USISIE	= 7	; Start Condition Interrupt Enable
   457: 
   458: 
   459: ; ***** EXTERNAL_INTERRUPT ***********
   460: ; GIMSK - General Interrupt Mask Register
   461: .equ	PCIE	= 5	; 
   462: .equ	INT0	= 6	; External Interrupt Request 0 Enable
   463: .equ	INT1	= 7	; External Interrupt Request 1 Enable
   464: 
   465: ; EIFR - Extended Interrupt Flag Register
   466: .equ	GIFR	= EIFR	; For compatibility
   467: .equ	PCIF	= 5	; 
   468: .equ	INTF0	= 6	; External Interrupt Flag 0
   469: .equ	INTF1	= 7	; External Interrupt Flag 1
   470: 
   471: ; PCMSK2 - Pin Change Interrupt Mask Register 2
   472: .equ	PCINT11	= 0	; Pin Change Interrupt Mask 11
   473: .equ	PCINT12	= 1	; Pin Change Interrupt Mask 12
   474: .equ	PCINT13	= 2	; Pin Change Interrupt Mask 13
   475: .equ	PCINT14	= 3	; Pin Change Interrupt Mask 14
   476: .equ	PCINT15	= 4	; Pin Change Interrupt Mask 15
   477: .equ	PCINT16	= 5	; Pin Change Interrupt Mask 16
   478: .equ	PCINT17	= 6	; Pin Change Interrupt Mask 17
   479: 
   480: ; PCMSK1 - Pin Change Interrupt Mask Register 1
   481: .equ	PCINT8	= 0	; Pin Change Interrupt Mask 8
   482: .equ	PCINT9	= 1	; Pin Change Interrupt Mask 9
   483: .equ	PCINT10	= 2	; Pin Change Interrupt Mask 10
   484: 
   485: 
   486: ; ***** CPU **************************
   487: ; SREG - Status Register
   488: .equ	SREG_C	= 0	; Carry Flag
   489: .equ	SREG_Z	= 1	; Zero Flag
   490: .equ	SREG_N	= 2	; Negative Flag
   491: .equ	SREG_V	= 3	; Two's Complement Overflow Flag
   492: .equ	SREG_S	= 4	; Sign Bit
   493: .equ	SREG_H	= 5	; Half Carry Flag
   494: .equ	SREG_T	= 6	; Bit Copy Storage
   495: .equ	SREG_I	= 7	; Global Interrupt Enable
   496: 
   497: ; SPMCSR - Store Program Memory Control and Status register
   498: .equ	SPMEN	= 0	; Store Program Memory Enable
   499: .equ	PGERS	= 1	; Page Erase
   500: .equ	PGWRT	= 2	; Page Write
   501: .equ	RFLB	= 3	; Read Fuse and Lock Bits
   502: .equ	CTPB	= 4	; Clear Temporary Page Buffer
   503: 
   504: ; MCUCR - MCU Control Register
   505: .equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
   506: .equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
   507: .equ	ISC10	= 2	; Interrupt Sense Control 1 bit 0
   508: .equ	ISC11	= 3	; Interrupt Sense Control 1 bit 1
   509: .equ	SM0	= 4	; Sleep Mode Select Bit 0
   510: .equ	SM	= SM0	; For compatibility
   511: .equ	SE	= 5	; Sleep Enable
   512: .equ	SM1	= 6	; Sleep Mode Select Bit 1
   513: .equ	PUD	= 7	; Pull-up Disable
   514: 
   515: ; CLKPR - Clock Prescale Register
   516: .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
   517: .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
   518: .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
   519: .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
   520: .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
   521: 
   522: ; MCUSR - MCU Status register
   523: .equ	PORF	= 0	; Power-On Reset Flag
   524: .equ	EXTRF	= 1	; External Reset Flag
   525: .equ	BORF	= 2	; Brown-out Reset Flag
   526: .equ	WDRF	= 3	; Watchdog Reset Flag
   527: 
   528: ; OSCCAL - Oscillator Calibration Register
   529: .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
   530: .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
   531: .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
   532: .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
   533: .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
   534: .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
   535: .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
   536: 
   537: ; GTCCR - General Timer Counter Control Register
   538: .equ	SFIOR	= GTCCR	; For compatibility
   539: .equ	PSR10	= 0	; 
   540: 
   541: ; PCMSK - Pin-Change Mask register
   542: .equ	PCINT0	= 0	; Pin-Change Interrupt 0
   543: .equ	PCINT1	= 1	; Pin-Change Interrupt 1
   544: .equ	PCINT2	= 2	; Pin-Change Interrupt 2
   545: .equ	PCINT3	= 3	; Pin-Change Interrupt 3
   546: .equ	PCINT4	= 4	; Pin-Change Interrupt 4
   547: .equ	PCINT5	= 5	; Pin-Change Interrupt 5
   548: .equ	PCINT6	= 6	; Pin-Change Interrupt 6
   549: .equ	PCINT7	= 7	; Pin-Change Interrupt 7
   550: 
   551: ; GPIOR2 - General Purpose I/O Register 2
   552: .equ	GPIOR20	= 0	; General Purpose I/O Register 2 bit 0
   553: .equ	GPIOR21	= 1	; General Purpose I/O Register 2 bit 1
   554: .equ	GPIOR22	= 2	; General Purpose I/O Register 2 bit 2
   555: .equ	GPIOR23	= 3	; General Purpose I/O Register 2 bit 3
   556: .equ	GPIOR24	= 4	; General Purpose I/O Register 2 bit 4
   557: .equ	GPIOR25	= 5	; General Purpose I/O Register 2 bit 5
   558: .equ	GPIOR26	= 6	; General Purpose I/O Register 2 bit 6
   559: .equ	GPIOR27	= 7	; General Purpose I/O Register 2 bit 7
   560: 
   561: ; GPIOR1 - General Purpose I/O Register 1
   562: .equ	GPIOR10	= 0	; General Purpose I/O Register 1 bit 0
   563: .equ	GPIOR11	= 1	; General Purpose I/O Register 1 bit 1
   564: .equ	GPIOR12	= 2	; General Purpose I/O Register 1 bit 2
   565: .equ	GPIOR13	= 3	; General Purpose I/O Register 1 bit 3
   566: .equ	GPIOR14	= 4	; General Purpose I/O Register 1 bit 4
   567: .equ	GPIOR15	= 5	; General Purpose I/O Register 1 bit 5
   568: .equ	GPIOR16	= 6	; General Purpose I/O Register 1 bit 6
   569: .equ	GPIOR17	= 7	; General Purpose I/O Register 1 bit 7
   570: 
   571: ; GPIOR0 - General Purpose I/O Register 0
   572: .equ	GPIOR00	= 0	; General Purpose I/O Register 0 bit 0
   573: .equ	GPIOR01	= 1	; General Purpose I/O Register 0 bit 1
   574: .equ	GPIOR02	= 2	; General Purpose I/O Register 0 bit 2
   575: .equ	GPIOR03	= 3	; General Purpose I/O Register 0 bit 3
   576: .equ	GPIOR04	= 4	; General Purpose I/O Register 0 bit 4
   577: .equ	GPIOR05	= 5	; General Purpose I/O Register 0 bit 5
   578: .equ	GPIOR06	= 6	; General Purpose I/O Register 0 bit 6
   579: .equ	GPIOR07	= 7	; General Purpose I/O Register 0 bit 7
   580: 
   581: ; PRR - Power reduction register
   582: .equ	PRUSART	= 0	; 
   583: .equ	PRUSI	= 1	; 
   584: .equ	PRTIM0	= 2	; 
   585: .equ	PRTIM1	= 3	; 
   586: 
   587: ; BODCR - BOD control register
   588: .equ	BPDSE	= 0	; 
   589: .equ	BPDS	= 1	; 
   590: 
   591: 
   592: 
   593: ; ***** LOCKSBITS ********************************************************
   594: .equ	LB1	= 0	; Lockbit
   595: .equ	LB2	= 1	; Lockbit
   596: 
   597: 
   598: ; ***** FUSES ************************************************************
   599: ; LOW fuse bits
   600: .equ	CKSEL0	= 0	; Select Clock Source
   601: .equ	CKSEL1	= 1	; Select Clock Source
   602: .equ	CKSEL2	= 2	; Select Clock Source
   603: .equ	CKSEL3	= 3	; Select Clock Source
   604: .equ	SUT0	= 4	; Select start-up time
   605: .equ	SUT1	= 5	; Select start-up time
   606: .equ	CKOUT	= 6	; Clock output
   607: .equ	CKDIV8	= 7	; Divide clock by 8
   608: 
   609: ; HIGH fuse bits
   610: .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
   611: .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
   612: .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
   613: .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
   614: .equ	WDTON	= 4	; Watchdog Timer Always On
   615: .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
   616: .equ	DWEN	= 6	; debugWIRE Enable
   617: .equ	RSTDISBL	= 7	; External reset disable
   618: 
   619: ; EXTENDED fuse bits
   620: .equ	SELFPRGEN	= 0	; Self Programming Enable
   621: 
   622: 
   623: 
   624: ; ***** CPU REGISTER DEFINITIONS *****************************************
   625: .def	XH	= r27
   626: .def	XL	= r26
   627: .def	YH	= r29
   628: .def	YL	= r28
   629: .def	ZH	= r31
   630: .def	ZL	= r30
   631: 
   632: 
   633: 
   634: ; ***** DATA MEMORY DECLARATIONS *****************************************
   635: .equ	FLASHEND	= 0x03ff	; Note: Word address
   636: .equ	IOEND	= 0x003f
   637: .equ	SRAM_START	= 0x0060
   638: .equ	SRAM_SIZE	= 128
   639: .equ	RAMEND	= 0x00df
   640: .equ	XRAMEND	= 0x0000
   641: .equ	E2END	= 0x007f
   642: .equ	EEPROMEND	= 0x007f
   643: .equ	EEADRBITS	= 7
   644: #pragma AVRPART MEMORY PROG_FLASH 2048
   645: #pragma AVRPART MEMORY EEPROM 128
   646: #pragma AVRPART MEMORY INT_SRAM SIZE 128
   647: #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
   648: 
   649: 
   650: 
   651: ; ***** BOOTLOADER DECLARATIONS ******************************************
   652: .equ	NRWW_START_ADDR	= 0x0
   653: .equ	NRWW_STOP_ADDR	= 0x3ff
   654: .equ	RWW_START_ADDR	= 0x0
   655: .equ	RWW_STOP_ADDR	= 0x0
   656: .equ	PAGESIZE	= 16
   657: 
   658: 
   659: 
   660: ; ***** INTERRUPT VECTORS ************************************************
   661: .equ	INT0addr	= 0x0001	; External Interrupt Request 0
   662: .equ	INT1addr	= 0x0002	; External Interrupt Request 1
   663: .equ	ICP1addr	= 0x0003	; Timer/Counter1 Capture Event
   664: .equ	OC1Aaddr	= 0x0004	; Timer/Counter1 Compare Match A
   665: .equ	OC1addr	= 0x0004	; For compatibility
   666: .equ	OVF1addr	= 0x0005	; Timer/Counter1 Overflow
   667: .equ	OVF0addr	= 0x0006	; Timer/Counter0 Overflow
   668: .equ	URXCaddr	= 0x0007	; USART, Rx Complete
   669: .equ	URXC0addr	= 0x0007	; For compatibility
   670: .equ	UDREaddr	= 0x0008	; USART Data Register Empty
   671: .equ	UDRE0addr	= 0x0008	; For compatibility
   672: .equ	UTXCaddr	= 0x0009	; USART, Tx Complete
   673: .equ	UTXC0addr	= 0x0009	; For compatibility
   674: .equ	ACIaddr	= 0x000a	; Analog Comparator
   675: .equ	PCIBaddr	= 0x000b	; Pin Change Interrupt Request B
   676: .equ	PCIaddr	= 0x000b	; For compatibility
   677: .equ	OC1Baddr	= 0x000c	; 
   678: .equ	OC0Aaddr	= 0x000d	; 
   679: .equ	OC0Baddr	= 0x000e	; 
   680: .equ	USI_STARTaddr	= 0x000f	; USI Start Condition
   681: .equ	USI_OVFaddr	= 0x0010	; USI Overflow
   682: .equ	ERDYaddr	= 0x0011	; 
   683: .equ	WDTaddr	= 0x0012	; Watchdog Timer Overflow
   684: .equ	PCIAaddr	= 0x0013	; Pin Change Interrupt Request A
   685: .equ	PCIDaddr	= 0x0014	; Pin Change Interrupt Request D
   686: 
   687: .equ	INT_VECTORS_SIZE	= 21	; size in words
   688: 
   689: #endif  /* _TN2313ADEF_INC_ */
   690: 
   691: ; ***** END OF FILE ******************************************************
   692: 
  Continuing file 7seg.asm
     2: ; Internal Hardware Init  ======================================
     3: 		.equ 	XTAL = 20000000 	
     4: 		.equ 	baudrate = 9600  
     5: 		.equ 	bauddivider = XTAL/(16*baudrate)-1
     6: 
     7: .def     ThC=R12	;Час Текущий (считанный)
     8: .def     TmC=R11	;Минута Текущая (считанная)
     9: 
    10: .def     Temp=R16
    11: .def     Temp2=R17
    12: .def     CNT=R18
    13: .def     OutByte=R20
    14: .def     OutByte2=R21
    15: 
    16: .equ	SEG7_DDR=DDRB
    17: .equ	SEG7_PORT=PortB
    18: .equ	DS=PB3
    19: .equ	SHcp=PB4
    20: .equ	STcp=PB5
    21: .equ	dot=2
    22: 
    23: .cseg
    24: .org 0
    25: 
    26: 
    27: RESET:	
    28: 000000   ED0F  ldi R16,low(RAMEND) ;инициализация стека
    29: 000001   BF0D  out SPL,R16
    30: 	
    31: 000002   E801  LDI 	R16, low(bauddivider)
    32: 000003   B909  OUT 	UBRRL,R16
    33: 000004   E000  LDI 	R16, high(bauddivider)
    34: 000005   B902  OUT 	UBRRH,R16
    35: 
    36: 000006   E000  LDI 	R16,0
    37: 000007   B90B  OUT 	UCSRA, R16
    38:  
    39: ; Прерывания запрещены, прием-передача разрешен.
    40: 000008   E108  LDI 	R16, (1<<RXEN)|(1<<TXEN)|(0<<RXCIE)|(0<<TXCIE)|(0<<UDRIE)
    41: 000009   B90A  OUT 	UCSRB, R16	
    42: 
    43: ; Формат кадра - 8 бит, пишем в регистр UCSRC, за это отвечает бит селектор
    44: 00000A   E006  LDI 	R16, (1<<UCSZ0)|(1<<UCSZ1)
    45: 00000B   B903  OUT 	UCSRC, R16
    46: 
    47: 00000C   E308  ldi Temp, 1<<DS|1<<SHcp|1<<STcp  ;настройка порта SEG7
    48: 00000D   B317  in Temp2, SEG7_DDR
    49: 00000E   7C17  ANDI Temp2, ~(1<<STcp|1<<SHcp|1<<DS)
    50: 00000F   2B01  OR Temp, Temp2
    51: 000010   BB07  out SEG7_DDR,Temp
    52: 	
    53: 000011   E800  ldi Temp, 1<<CLKPCE
    54: 000012   BD06  out CLKPR, Temp
    55: 000013   E000  ldi Temp, 0b00000000
    56: 000014   BD06  out CLKPR, Temp
    57: 	
    58: ;	Rcall Delay
    59: 000015   C008  RJMP Begin
    60: 
    61: sym_table:
    62: 	; Таблица символов 7SEG индикатора с общим катодом
    63: 	; A = Q5, B = Q7, C = Q1, D = Q3,
    64: 	; E = Q4, F = Q6, G = Q0, dp = Q2,
    65: 
    66: 	.DB 0xFA, 0x82 ; 0, 1
        000016 82FA
    67: 	.DB 0xB9, 0xAB ; 2, 3
        000017 ABB9
    68: 	.DB 0xC3, 0x6B ; 4, 5
        000018 6BC3
    69: 	.DB 0x7B, 0xA2 ; 6, 7
        000019 A27B
    70: 	.DB 0xFB, 0xEB ; 8, 9
        00001A EBFB
    71: 	.DB 0xF3, 0x5B ; A, b
        00001B 5BF3
    72: 	.DB 0x78, 0x9B ; C, d
        00001C 9B78
    73: 	.DB 0x79, 0x71 ; E, F
        00001D 7179
    74: 
    75: 
    76: 00001E   E102  LDI R16, 0x12
    77: 00001F   2EC0  MOV R12, R16
    78: 000020   E304  LDI R16, 0x34
    79: 000021   2EB0  MOV R11, R16
    80: 
    81: 000022   D02D  rcall BCDTo7SEG
    82: ;	rcall TimeToSeg
    83: 000023   D001  rcall Delay
    84: 000024   CFF9  RJMP Begin
    85: 
    86: 
    87: 
    88: 000025   E0F0  LDI R31,0;задержка (0,0,24 - 0,5 секунды)
    89: 000026   2E30  MOV R3, R16
    90: 000027   E1FE  LDI R31,30
    91: 000028   2E40  MOV R4, R16
    92: 
    93: 000029   D047  rcall TimeToSeg
    94: 00002A   943A  dec R3
    95: 00002B   F7E9  brne Loop1
    96: 00002C   944A  dec R4
    97: 00002D   F7D9  brne Loop1
    98: 00002E   9508  RET
    99: 
   100: ; Процедура отправки байта
   101: 00002F   9B5D  SBIS 	UCSRA,UDRE	; Пропуск если нет флага готовности
   102: 000030   CFFE  RJMP	uart_snt 	; ждем готовности - флага UDRE
   103: 
   104: 000031   B90C  OUT	UDR, R16	; шлем байт
   105: 000032   9508  RET
   106: 
   107: 
   108: ;|----------------------------------------------------------------------
   109: ;| Процедура вывода на 7 сегментный индикатор
   110: ;| На входе: разряд в OutByte
   111: ;|           символ в OutByte2
   112: ;|----------------------------------------------------------------------
   113: Output:
   114: 000033   E020  ldi CNT,0
   115: 000034   9488  clc
   116: 000035   0F44  lsl OutByte
   117: 000036   F018  BRLO One		;переход если С=1
   118: 
   119: 000037   E100  ldi Temp, 0<<STcp|1<<SHcp|0<<DS
   120: 000038   D009  rcall EndWR
   121: 000039   C002  rjmp Check
   122: 
   123: 00003A   E108  ldi Temp, 0<<STcp|1<<SHcp|1<<DS
   124: 00003B   D006  rcall EndWR
   125: 
   126: 00003C   E000  ldi Temp, 0<<STcp|0<<SHcp|0<<DS
   127: 00003D   D004  rcall EndWR
   128: 00003E   9523  inc CNT
   129: 00003F   3028  cpi CNT,0b00001000
   130: 000040   F031  breq STout
   131: 000041   CFF3  rjmp Next
   132: 
   133: 000042   B318  in Temp2, SEG7_PORT
   134: 000043   7C17  ANDI Temp2, ~(1<<STcp|1<<SHcp|1<<DS)
   135: 000044   2B01  OR Temp, Temp2
   136: 000045   BB08  out SEG7_PORT,Temp
   137: 000046   9508  ret
   138: 
   139: 000047   F01E  BRTS STend
   140: 000048   9468  SET
   141: 000049   2F45  MOV OutByte, OutByte2
   142: 00004A   CFE8  rjmp Output
   143: 
   144: 00004B   E200  ldi Temp, 1<<STcp|0<<SHcp|0<<DS	;Затолкали, теперь выводим.
   145: 00004C   DFF5  rcall EndWR
   146: 00004D   E000  ldi Temp, 0<<STcp|0<<SHcp|0<<DS
   147: 00004E   DFF3  rcall EndWR
   148: 00004F   9508  ret
   149: ;|----------------------------------------------------------------------
   150: ;|                               END
   151: ;|----------------------------------------------------------------------
   152: 
   153: 
   154: ;|----------------------------------------------------------------------
   155: ;| Процедура преобразования BCD времени в символы для 7 сегментного индикатора
   156: ;| На входе: минуты в R11
   157: ;|           часы в R12
   158: ;| На выходе: В TimeToOut - старший разряд часов,
   159: ;| в TimeToOut+1 - младний разряд часов,
   160: ;| в TimeToOut+2 - старший разряд минут,
   161: ;| в TimeToOut+3 - младний разряд минут
   162: ;|----------------------------------------------------------------------
   163: BCDTo7SEG:
   164: 000050   930F  PUSH Temp
   165: 000051   2D0C  MOV Temp, R12
   166: 000052   9502  SWAP Temp	;Поменять местами тетрады
   167: 000053   700F  ANDI Temp, 0b00001111
   168: 000054   D014  rcall FSym
   169: 000055   9300  STS TimeToOut, Temp
        000056   0060
   170: 
   171: 000057   2D0C  MOV Temp, R12
   172: 000058   700F  ANDI Temp, 0b00001111
   173: 000059   D00F  rcall FSym
   174: 00005A   6004  ORI Temp, 1<<dot
   175: 00005B   9300  STS TimeToOut+1, Temp
        00005C   0061
   176: 
   177: 00005D   2D0B  MOV Temp, R11
   178: 00005E   9502  SWAP Temp	;Поменять местами тетрады
   179: 00005F   700F  ANDI Temp, 0b00001111
   180: 000060   D008  rcall FSym
   181: 000061   9300  STS TimeToOut+2, Temp
        000062   0062
   182: 
   183: 000063   2D0B  MOV Temp, R11
   184: 000064   700F  ANDI Temp, 0b00001111
   185: 000065   D003  rcall FSym
   186: 000066   9300  STS TimeToOut+3, Temp
        000067   0063
   187: 
   188: 000068   C006  rjmp BCDTo7SEGend
   189: 
   190: FSym:	; Загрузить адрес таблицы символов
   191: 000069   E2EC  LDI ZL, LOW (2*sym_table)
   192: 00006A   E0F0  LDI ZH, HIGH(2*sym_table)
   193: 	; Найти нужный символ
   194: 00006B   0FE0  ADD ZL, Temp
   195: 	; Загрузить данные символа в R0
   196: 00006C   95C8  LPM
   197: 00006D   2D00  MOV Temp, R0
   198: 00006E   9508  ret
   199: 
   200: BCDTo7SEGend:
   201: 00006F   910F  POP Temp
   202: 000070   9508  RET
   203: ;|----------------------------------------------------------------------
   204: ;|                               END
   205: ;|----------------------------------------------------------------------
   206: 
   207: ;|----------------------------------------------------------------------
   208: ;| Процедура вывода времени
   209: ;|----------------------------------------------------------------------
   210: TimeToSeg:
   211: 000071   B70F  IN Temp, SREG
   212: 000072   930F  Push Temp
   213: 000073   E6E0  ldi ZL,Low(TimeToOut)
   214: 000074   E0F0  ldi ZH,High(TimeToOut)  ;загрузка начального адреса массива
   215: 000075   9151  LD	OutByte2, Z+
   216: 000076   E042  ldi OutByte, 1<<1 ;Первый символ
   217: 000077   94E8  CLT
   218: 000078   DFBA  rcall Output
   219: 
   220: 000079   9151  LD	OutByte2, Z+
   221: 00007A   E044  ldi OutByte, 1<<2 ;Второй символ
   222: 00007B   94E8  CLT
   223: 00007C   DFB6  rcall Output
   224: 
   225: 00007D   9151  LD	OutByte2, Z+
   226: 00007E   E048  ldi OutByte, 1<<3 ;Третий символ
   227: 00007F   94E8  CLT
   228: 000080   DFB2  rcall Output
   229: 
   230: 000081   9151  LD	OutByte2, Z+
   231: 000082   E140  ldi OutByte, 1<<4 ;Четвертый символ
   232: 000083   94E8  CLT
   233: 000084   DFAE  rcall Output
   234: 000085   910F  POP Temp
   235: 000086   BF0F  OUT SREG, Temp
   236: 000087   9508  RET
   237: ;|----------------------------------------------------------------------
   238: ;|                               END
   239: ;|----------------------------------------------------------------------
   240: 
   241: 
   242: 
   243: 
   244: 
   245: 
   246: .DSEG
   247: TimeToOut:	.byte	4
   248: 
 -> Warning 011: C-style instructions in file, lines ignored!
 -> Warning 001: 3 symbol(s) defined, but not used!

Program             :      128 words.
Constants           :        8 words.
Total program memory:      136 words.
Eeprom space        :        0 bytes.
Data segment        :        4 bytes.
Compilation completed, no errors.
Compilation endet 06.11.2015, 15:04:13
