// Seed: 2257822977
module module_0 ();
  tri0 id_2;
  wire id_5;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input tri0 id_2,
    input wire id_3,
    output supply0 id_4
    , id_16,
    output uwire id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wand id_9
    , id_17,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12
    , id_18,
    input uwire id_13,
    output uwire id_14
);
  assign id_17 = 1'b0;
  integer id_19;
  assign id_9 = id_13;
  wire id_20;
  id_21 :
  assert property (@(posedge id_17) {id_18{id_18}})
  else if (id_0) assume (1'b0);
  wire id_22;
  assign id_21 = id_17;
  wire id_23;
  integer id_24;
  wire id_25 = 1 - id_21;
  wire id_26, id_27;
  wand id_28 = 1, id_29;
  wire id_30, id_31;
  wire id_32, id_33;
  assign id_28 = 1;
  assign id_24 = 1;
  module_0();
endmodule
