Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct  4 15:46:50 2018
| Host         : tibo36-Inspiron-5567 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file chenillard_timing_summary_routed.rpt -pb chenillard_timing_summary_routed.pb -rpx chenillard_timing_summary_routed.rpx -warn_on_violation
| Design       : chenillard
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: Inst_clk_div/clk_4Hz_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.627        0.000                      0                   48        0.263        0.000                      0                   48        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.627        0.000                      0                   48        0.263        0.000                      0                   48        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.292%)  route 3.061ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.800     8.970    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y37         FDRE                                         r  Inst_clk_div/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.446    14.787    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  Inst_clk_div/counter_reg[21]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDRE (Setup_fdre_C_R)       -0.429    14.597    Inst_clk_div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.292%)  route 3.061ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.800     8.970    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y37         FDRE                                         r  Inst_clk_div/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.446    14.787    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  Inst_clk_div/counter_reg[22]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDRE (Setup_fdre_C_R)       -0.429    14.597    Inst_clk_div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.292%)  route 3.061ns (78.708%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.800     8.970    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y37         FDRE                                         r  Inst_clk_div/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.446    14.787    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  Inst_clk_div/counter_reg[23]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X13Y37         FDRE (Setup_fdre_C_R)       -0.429    14.597    Inst_clk_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.078%)  route 2.922ns (77.922%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.661     8.832    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[17]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y36         FDRE (Setup_fdre_C_R)       -0.429    14.596    Inst_clk_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.078%)  route 2.922ns (77.922%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.661     8.832    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[18]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y36         FDRE (Setup_fdre_C_R)       -0.429    14.596    Inst_clk_div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.078%)  route 2.922ns (77.922%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.661     8.832    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[19]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y36         FDRE (Setup_fdre_C_R)       -0.429    14.596    Inst_clk_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.078%)  route 2.922ns (77.922%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.661     8.832    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.445    14.786    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[20]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y36         FDRE (Setup_fdre_C_R)       -0.429    14.596    Inst_clk_div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.828ns (22.442%)  route 2.862ns (77.558%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.601     8.771    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[5]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y33         FDRE (Setup_fdre_C_R)       -0.429    14.594    Inst_clk_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.828ns (22.442%)  route 2.862ns (77.558%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.601     8.771    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[6]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y33         FDRE (Setup_fdre_C_R)       -0.429    14.594    Inst_clk_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 Inst_clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.828ns (22.442%)  route 2.862ns (77.558%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.560     5.081    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Inst_clk_div/counter_reg[1]/Q
                         net (fo=2, routed)           0.940     6.477    Inst_clk_div/counter[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I2_O)        0.124     6.601 f  Inst_clk_div/counter[0]_i_4/O
                         net (fo=1, routed)           0.999     7.600    Inst_clk_div/counter[0]_i_4_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.724 f  Inst_clk_div/counter[0]_i_2/O
                         net (fo=3, routed)           0.323     8.046    Inst_clk_div/counter[0]_i_2_n_0
    SLICE_X12Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.170 r  Inst_clk_div/counter[23]_i_1/O
                         net (fo=23, routed)          0.601     8.771    Inst_clk_div/clk_4Hz_i
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.443    14.784    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[7]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X13Y33         FDRE (Setup_fdre_C_R)       -0.429    14.594    Inst_clk_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  5.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Inst_clk_div/counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.704    Inst_clk_div/counter[8]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Inst_clk_div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Inst_clk_div/data0[8]
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.829     1.956    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[8]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    Inst_clk_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  Inst_clk_div/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_clk_div/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.705    Inst_clk_div/counter[12]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Inst_clk_div/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    Inst_clk_div/data0[12]
    SLICE_X13Y34         FDRE                                         r  Inst_clk_div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  Inst_clk_div/counter_reg[12]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_clk_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  Inst_clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.705    Inst_clk_div/counter[16]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Inst_clk_div/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    Inst_clk_div/data0[16]
    SLICE_X13Y35         FDRE                                         r  Inst_clk_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  Inst_clk_div/counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_clk_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_clk_div/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     1.705    Inst_clk_div/counter[20]
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  Inst_clk_div/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    Inst_clk_div/data0[20]
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[20]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_clk_div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.560     1.443    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_clk_div/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.704    Inst_clk_div/counter[4]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  Inst_clk_div/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    Inst_clk_div/data0[4]
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.828     1.955    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  Inst_clk_div/counter_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    Inst_clk_div/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Inst_clk_div/counter_reg[5]/Q
                         net (fo=2, routed)           0.114     1.699    Inst_clk_div/counter[5]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  Inst_clk_div/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.814    Inst_clk_div/data0[5]
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.829     1.956    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[5]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    Inst_clk_div/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  Inst_clk_div/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_clk_div/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.707    Inst_clk_div/counter[11]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  Inst_clk_div/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    Inst_clk_div/data0[11]
    SLICE_X13Y34         FDRE                                         r  Inst_clk_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.830     1.957    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  Inst_clk_div/counter_reg[11]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  Inst_clk_div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_clk_div/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    Inst_clk_div/counter[15]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  Inst_clk_div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    Inst_clk_div/data0[15]
    SLICE_X13Y35         FDRE                                         r  Inst_clk_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  Inst_clk_div/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_clk_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.562     1.445    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_clk_div/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    Inst_clk_div/counter[19]
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  Inst_clk_div/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    Inst_clk_div/data0[19]
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.831     1.958    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  Inst_clk_div/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    Inst_clk_div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Inst_clk_div/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_clk_div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.561     1.444    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Inst_clk_div/counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    Inst_clk_div/counter[7]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  Inst_clk_div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    Inst_clk_div/data0[7]
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.829     1.956    Inst_clk_div/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  Inst_clk_div/counter_reg[7]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    Inst_clk_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33   Inst_clk_div/clk_4Hz_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y33   Inst_clk_div/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y34   Inst_clk_div/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y34   Inst_clk_div/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y34   Inst_clk_div/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y35   Inst_clk_div/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y35   Inst_clk_div/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y35   Inst_clk_div/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y35   Inst_clk_div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   Inst_clk_div/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   Inst_clk_div/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   Inst_clk_div/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   Inst_clk_div/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   Inst_clk_div/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   Inst_clk_div/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   Inst_clk_div/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   Inst_clk_div/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   Inst_clk_div/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   Inst_clk_div/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   Inst_clk_div/clk_4Hz_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   Inst_clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   Inst_clk_div/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   Inst_clk_div/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   Inst_clk_div/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   Inst_clk_div/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   Inst_clk_div/clk_4Hz_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y33   Inst_clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y34   Inst_clk_div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y34   Inst_clk_div/counter_reg[10]/C



