
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v
# synth_design -part xc7z020clg484-3 -top f36m_mult -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f36m_mult -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 124292 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.535 ; gain = 36.895 ; free physical = 253460 ; free virtual = 314595
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f36m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:11]
INFO: [Synth 8-6157] synthesizing module 'f32m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:179]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:958]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:958]
INFO: [Synth 8-6155] done synthesizing module 'f32m_mux6' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:179]
INFO: [Synth 8-6157] synthesizing module 'f32m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:140]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:194]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:204]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:204]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:194]
INFO: [Synth 8-6157] synthesizing module 'f3m_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:983]
INFO: [Synth 8-6157] synthesizing module 'f3_sub' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:994]
INFO: [Synth 8-6155] done synthesizing module 'f3_sub' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:994]
INFO: [Synth 8-6155] done synthesizing module 'f3m_sub' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:983]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:219]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:271]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux3' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:271]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:284]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:341]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:931]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:931]
INFO: [Synth 8-6155] done synthesizing module 'func8' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:341]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:327]
INFO: [Synth 8-6155] done synthesizing module 'func7' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:327]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:284]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:942]
INFO: [Synth 8-6155] done synthesizing module 'func6' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:942]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult3' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:219]
INFO: [Synth 8-6155] done synthesizing module 'f32m_mult' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:140]
INFO: [Synth 8-6157] synthesizing module 'f32m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:118]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:118]
INFO: [Synth 8-6157] synthesizing module 'f32m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:133]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:971]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:971]
INFO: [Synth 8-6155] done synthesizing module 'f32m_neg' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:133]
INFO: [Synth 8-6157] synthesizing module 'f32m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:125]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add3' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:125]
INFO: [Synth 8-6157] synthesizing module 'f32m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:109]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add4' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:109]
INFO: [Synth 8-6155] done synthesizing module 'f36m_mult' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1581.301 ; gain = 116.660 ; free physical = 253225 ; free virtual = 314361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1581.301 ; gain = 116.660 ; free physical = 253213 ; free virtual = 314349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1589.301 ; gain = 124.660 ; free physical = 253212 ; free virtual = 314348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1703.922 ; gain = 239.281 ; free physical = 254763 ; free virtual = 315897
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |f36m_mult__GB0 |           1|     46191|
|2     |f36m_mult__GB1 |           1|     31816|
|3     |f36m_mult__GB2 |           1|     23461|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:93]
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
	              388 Bit    Registers := 9     
	              194 Bit    Registers := 7     
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register c_reg [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult.v:93]
Hierarchical RTL Component report 
Module f36m_mult 
Detailed RTL Component Info : 
+---Registers : 
	             1164 Bit    Registers := 1     
	              388 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module func6__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f3m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f32m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              388 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:16 . Memory (MB): peak = 2173.539 ; gain = 708.898 ; free physical = 253921 ; free virtual = 315128
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |f36m_mult__GB0 |           1|     46191|
|2     |f36m_mult__GB1 |           1|     31816|
|3     |f36m_mult__GB2 |           1|     22880|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:17 . Memory (MB): peak = 2173.543 ; gain = 708.902 ; free physical = 253836 ; free virtual = 315043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |f36m_mult__GB0 |           1|     46191|
|2     |f36m_mult__GB1 |           1|     31816|
|3     |f36m_mult__GB2 |           1|     22880|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2348.539 ; gain = 883.898 ; free physical = 253477 ; free virtual = 314689
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 253159 ; free virtual = 314371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:33 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 253210 ; free virtual = 314422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 253231 ; free virtual = 314443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:34 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 253240 ; free virtual = 314452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 252994 ; free virtual = 314206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 252923 ; free virtual = 314135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    20|
|3     |LUT3 |    11|
|4     |LUT4 |  2909|
|5     |LUT5 |  1940|
|6     |LUT6 |  3302|
|7     |FDRE |  6073|
|8     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            | 14259|
|2     |  ins11__0   |f32m_add    |   194|
|3     |  ins1       |f32m_mux6   |  1940|
|4     |    ins1     |f3m_mux6_4  |   970|
|5     |    ins2     |f3m_mux6_5  |   970|
|6     |  ins2       |f32m_mux6_0 |  1940|
|7     |    ins1     |f3m_mux6    |   970|
|8     |    ins2     |f3m_mux6_3  |   970|
|9     |  ins3       |f32m_mult   |  3572|
|10    |    ins10    |func6_1     |     5|
|11    |    ins9     |f3m_mult3   |  3175|
|12    |      ins11  |f3m_mult    |  2191|
|13    |        ins1 |func8       |   594|
|14    |      ins12  |func6_2     |     4|
|15    |  ins4       |func6       |     4|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 252903 ; free virtual = 314115
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 2348.543 ; gain = 883.902 ; free physical = 252865 ; free virtual = 314077
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 2348.547 ; gain = 883.902 ; free physical = 252863 ; free virtual = 314075
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2410.715 ; gain = 0.000 ; free physical = 252680 ; free virtual = 313892
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:39 . Memory (MB): peak = 2410.715 ; gain = 946.172 ; free physical = 252797 ; free virtual = 314009
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2503.750 ; gain = 93.035 ; free physical = 252744 ; free virtual = 313956
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.750 ; gain = 0.000 ; free physical = 252740 ; free virtual = 313952
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.762 ; gain = 0.000 ; free physical = 252655 ; free virtual = 313875
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2655.031 ; gain = 0.004 ; free physical = 251512 ; free virtual = 312729

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 10b4948d4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251505 ; free virtual = 312721

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10b4948d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251214 ; free virtual = 312431
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10b4948d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251152 ; free virtual = 312368
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10b4948d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251142 ; free virtual = 312358
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10b4948d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251137 ; free virtual = 312354
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10b4948d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251131 ; free virtual = 312348
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10b4948d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251136 ; free virtual = 312352
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251130 ; free virtual = 312347
Ending Logic Optimization Task | Checksum: 10b4948d4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251129 ; free virtual = 312345

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10b4948d4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251118 ; free virtual = 312335

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10b4948d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251116 ; free virtual = 312333

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251116 ; free virtual = 312333
Ending Netlist Obfuscation Task | Checksum: 10b4948d4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.031 ; gain = 0.000 ; free physical = 251113 ; free virtual = 312330
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2655.031 ; gain = 0.004 ; free physical = 251111 ; free virtual = 312327
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10b4948d4
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f36m_mult ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2687.016 ; gain = 0.000 ; free physical = 251018 ; free virtual = 312236
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.283 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2687.016 ; gain = 0.000 ; free physical = 250980 ; free virtual = 312197
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2867.188 ; gain = 180.172 ; free physical = 250867 ; free virtual = 312085
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2908.211 ; gain = 41.023 ; free physical = 250855 ; free virtual = 312072
Power optimization passes: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.211 ; gain = 221.195 ; free physical = 250854 ; free virtual = 312070

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250871 ; free virtual = 312088


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f36m_mult ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 5 accepted clusters 5

Number of Slice Registers augmented: 0 newly gated: 5 Total: 6076
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/5 RAMS dropped: 0/0 Clusters dropped: 0/5 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d7747d30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250800 ; free virtual = 312017
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d7747d30
Power optimization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2908.211 ; gain = 253.180 ; free physical = 250860 ; free virtual = 312077
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25649912 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 96a40ea7

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250908 ; free virtual = 312125
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 96a40ea7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250908 ; free virtual = 312125
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 96a40ea7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250840 ; free virtual = 312060
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 96a40ea7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250841 ; free virtual = 312062
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 96a40ea7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250836 ; free virtual = 312057

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250836 ; free virtual = 312057
Ending Netlist Obfuscation Task | Checksum: 96a40ea7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250835 ; free virtual = 312057
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2908.211 ; gain = 253.180 ; free physical = 250835 ; free virtual = 312057
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250678 ; free virtual = 311919
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8b6d51b4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250678 ; free virtual = 311919
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 250653 ; free virtual = 311894

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8ca26a81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251704 ; free virtual = 312945

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9c703cff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251491 ; free virtual = 312714

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9c703cff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251490 ; free virtual = 312712
Phase 1 Placer Initialization | Checksum: 9c703cff

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251488 ; free virtual = 312711

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ec716d8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251474 ; free virtual = 312700

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251969 ; free virtual = 313190

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 175ea8d5c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251906 ; free virtual = 313128
Phase 2 Global Placement | Checksum: c5a86eab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251855 ; free virtual = 313076

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c5a86eab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251909 ; free virtual = 313131

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cff0e511

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251811 ; free virtual = 313033

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e2b88d4d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251808 ; free virtual = 313030

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: da851855

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251808 ; free virtual = 313030

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e9ea88a6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251871 ; free virtual = 313093

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: de0a3498

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251921 ; free virtual = 313142

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18a0e1bdf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 251971 ; free virtual = 313192
Phase 3 Detail Placement | Checksum: 18a0e1bdf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252212 ; free virtual = 313433

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aa7f407f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net c[1163]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aa7f407f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252991 ; free virtual = 314221
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.588. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 199e59256

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252994 ; free virtual = 314226
Phase 4.1 Post Commit Optimization | Checksum: 199e59256

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252990 ; free virtual = 314223

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 199e59256

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252986 ; free virtual = 314220

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 199e59256

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252982 ; free virtual = 314218

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252981 ; free virtual = 314217
Phase 4.4 Final Placement Cleanup | Checksum: 1176c0bdf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252979 ; free virtual = 314216
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1176c0bdf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252977 ; free virtual = 314215
Ending Placer Task | Checksum: 48c2f80c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:21 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252992 ; free virtual = 314232
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252992 ; free virtual = 314232
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252910 ; free virtual = 314162
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252888 ; free virtual = 314142
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252852 ; free virtual = 314122
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 252b71f8 ConstDB: 0 ShapeSum: 23978614 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "b[823]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[823]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "b[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[446]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[446]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[447]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[447]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[835]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[835]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[834]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[834]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1016]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1016]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[240]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[240]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1017]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1017]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[628]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[628]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[629]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[629]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[241]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[241]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[434]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[434]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[435]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[435]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[822]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[822]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1040]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1040]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[264]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[264]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[858]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[858]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[859]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[859]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[470]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[470]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[471]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[471]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[323]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[323]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[322]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[322]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[710]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[710]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[711]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[711]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1099]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1099]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1098]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1098]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[516]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[516]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[517]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[517]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[905]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[905]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[904]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[904]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[916]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[916]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[917]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[917]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[528]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[528]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[529]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[529]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1022]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1022]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1023]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1023]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[634]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[634]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[635]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[635]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1028]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1028]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1029]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1029]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[640]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[640]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[641]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[641]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[277]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[277]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[276]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[276]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[664]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[664]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[665]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[665]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1053]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1053]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1052]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1052]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1041]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1041]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[652]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[652]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[653]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[653]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[265]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[265]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1010]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1010]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1011]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1011]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[622]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[622]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[623]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[623]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[452]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[452]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[453]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[453]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[841]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[841]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[840]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[840]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[316]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[316]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[704]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[704]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[705]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[705]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1093]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1093]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1092]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1092]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[334]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[334]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[722]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[722]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[723]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[723]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[335]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[335]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[352]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[352]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[1129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[1129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[740]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[740]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[741]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[741]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[353]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[353]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[946]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[946]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[170]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[170]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[947]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[947]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[558]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[558]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: ad3b9d33

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 253879 ; free virtual = 315105
Post Restoration Checksum: NetGraph: 3bb3e55f NumContArr: 7187b7d4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ad3b9d33

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 253894 ; free virtual = 315118

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ad3b9d33

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 253907 ; free virtual = 315131

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ad3b9d33

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 253932 ; free virtual = 315156
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22b50e653

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254514 ; free virtual = 315739
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.760  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 200b09548

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254499 ; free virtual = 315723

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b96dfd65

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254378 ; free virtual = 315603

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1041
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.807  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 225dd4001

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254163 ; free virtual = 315388
Phase 4 Rip-up And Reroute | Checksum: 225dd4001

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254159 ; free virtual = 315384

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 225dd4001

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254157 ; free virtual = 315382

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 225dd4001

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254169 ; free virtual = 315394
Phase 5 Delay and Skew Optimization | Checksum: 225dd4001

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254168 ; free virtual = 315393

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cbee2902

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254144 ; free virtual = 315369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.807  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cbee2902

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254164 ; free virtual = 315389
Phase 6 Post Hold Fix | Checksum: 1cbee2902

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254162 ; free virtual = 315387

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04706 %
  Global Horizontal Routing Utilization  = 1.39241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19ec96fcd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254159 ; free virtual = 315383

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19ec96fcd

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254149 ; free virtual = 315374

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17c8262c6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254066 ; free virtual = 315291

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.807  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17c8262c6

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254018 ; free virtual = 315243
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254041 ; free virtual = 315265

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254038 ; free virtual = 315263
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 254028 ; free virtual = 315253
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 253927 ; free virtual = 315155
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 253998 ; free virtual = 315238
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2908.211 ; gain = 0.000 ; free physical = 252996 ; free virtual = 314404
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f36m_mult/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2932.242 ; gain = 0.000 ; free physical = 251410 ; free virtual = 312722
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:53:27 2022...
