#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Feb 29 11:39:37 2020
# Process ID: 10216
# Current directory: C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6352 C:\Users\danie\Documents\Repaso_VIVADO\HelloWorld\HelloWorld.xpr
# Log file: C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/vivado.log
# Journal file: C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 751.059 ; gain = 101.246
update_compile_order -fileset sources_1
write_hwdef -force  -file C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk/Only_processor_wrapper.hdf
launch_sdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk/Only_processor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/HelloWorld/HelloWorld.sdk/Only_processor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
close_project
create_project Ensayo_lectura C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 776.340 ; gain = 14.574
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "Recepcion"
Wrote  : <C:\Users\danie\Documents\Repaso_VIVADO\Ensayo_lectura\Ensayo_lectura.srcs\sources_1\bd\Recepcion\Recepcion.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 826.813 ; gain = 50.473
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_EN_CLK0_PORT {0} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/Recepcion.bd]
INFO: [BD 41-1662] The design 'Recepcion.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\danie\Documents\Repaso_VIVADO\Ensayo_lectura\Ensayo_lectura.srcs\sources_1\bd\Recepcion\Recepcion.bd> 
Wrote  : <C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/ui/bd_51cf3420.ui> 
VHDL Output written to : C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/synth/Recepcion.vhd
VHDL Output written to : C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/sim/Recepcion.vhd
VHDL Output written to : C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/hdl/Recepcion_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/hw_handoff/Recepcion.hwh
Generated Block Design Tcl file C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/hw_handoff/Recepcion_bd.tcl
Generated Hardware Definition File C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/synth/Recepcion.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1117.105 ; gain = 162.039
catch { config_ip_cache -export [get_ips -all Recepcion_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/Recepcion.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/Recepcion.bd]
launch_runs -jobs 2 Recepcion_processing_system7_0_0_synth_1
[Sat Feb 29 13:03:06 2020] Launched Recepcion_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.runs/Recepcion_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/Recepcion.bd] -directory C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.ip_user_files -ipstatic_source_dir C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.cache/compile_simlib/modelsim} {questa=C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.cache/compile_simlib/questa} {riviera=C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.cache/compile_simlib/riviera} {activehdl=C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/Recepcion.bd] -top
add_files -norecurse C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.srcs/sources_1/bd/Recepcion/hdl/Recepcion_wrapper.vhd
file mkdir C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.sdk
write_hwdef -force  -file C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.sdk/Recepcion_wrapper.hdf
launch_sdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.sdk/Recepcion_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.sdk -hwspec C:/Users/danie/Documents/Repaso_VIVADO/Ensayo_lectura/Ensayo_lectura.sdk/Recepcion_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
