$date
	Fri Nov  8 21:35:27 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! q [31:0] $end
$var reg 1 " clk $end
$var reg 32 # d [31:0] $end
$var reg 1 $ reset $end
$scope module R $end
$var wire 1 " clk $end
$var wire 32 % d [31:0] $end
$var wire 1 $ reset $end
$var wire 32 & q [31:0] $end
$scope begin abc[0] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$scope begin abc[1] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$scope begin abc[2] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$upscope $end
$scope begin abc[3] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 - d $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$scope begin abc[4] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 / d $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$scope begin abc[5] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 1 d $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$scope begin abc[6] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 3 d $end
$var reg 1 4 q $end
$upscope $end
$upscope $end
$scope begin abc[7] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 5 d $end
$var reg 1 6 q $end
$upscope $end
$upscope $end
$scope begin abc[8] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 7 d $end
$var reg 1 8 q $end
$upscope $end
$upscope $end
$scope begin abc[9] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 9 d $end
$var reg 1 : q $end
$upscope $end
$upscope $end
$scope begin abc[10] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 ; d $end
$var reg 1 < q $end
$upscope $end
$upscope $end
$scope begin abc[11] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 = d $end
$var reg 1 > q $end
$upscope $end
$upscope $end
$scope begin abc[12] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 ? d $end
$var reg 1 @ q $end
$upscope $end
$upscope $end
$scope begin abc[13] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 A d $end
$var reg 1 B q $end
$upscope $end
$upscope $end
$scope begin abc[14] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 C d $end
$var reg 1 D q $end
$upscope $end
$upscope $end
$scope begin abc[15] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 E d $end
$var reg 1 F q $end
$upscope $end
$upscope $end
$scope begin abc[16] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 G d $end
$var reg 1 H q $end
$upscope $end
$upscope $end
$scope begin abc[17] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 I d $end
$var reg 1 J q $end
$upscope $end
$upscope $end
$scope begin abc[18] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 K d $end
$var reg 1 L q $end
$upscope $end
$upscope $end
$scope begin abc[19] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 M d $end
$var reg 1 N q $end
$upscope $end
$upscope $end
$scope begin abc[20] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 O d $end
$var reg 1 P q $end
$upscope $end
$upscope $end
$scope begin abc[21] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 Q d $end
$var reg 1 R q $end
$upscope $end
$upscope $end
$scope begin abc[22] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 S d $end
$var reg 1 T q $end
$upscope $end
$upscope $end
$scope begin abc[23] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 U d $end
$var reg 1 V q $end
$upscope $end
$upscope $end
$scope begin abc[24] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 W d $end
$var reg 1 X q $end
$upscope $end
$upscope $end
$scope begin abc[25] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 Y d $end
$var reg 1 Z q $end
$upscope $end
$upscope $end
$scope begin abc[26] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 [ d $end
$var reg 1 \ q $end
$upscope $end
$upscope $end
$scope begin abc[27] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 ] d $end
$var reg 1 ^ q $end
$upscope $end
$upscope $end
$scope begin abc[28] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 _ d $end
$var reg 1 ` q $end
$upscope $end
$upscope $end
$scope begin abc[29] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 a d $end
$var reg 1 b q $end
$upscope $end
$upscope $end
$scope begin abc[30] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 c d $end
$var reg 1 d q $end
$upscope $end
$upscope $end
$scope begin abc[31] $end
$scope module df $end
$var wire 1 $ clear_ $end
$var wire 1 " clock $end
$var wire 1 e d $end
$var reg 1 f q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
bx &
bx %
0$
bx #
1"
bx !
$end
#10
0(
0*
0,
0.
00
02
04
06
08
0:
0<
0>
0@
0B
0D
0F
0H
0J
0L
0N
0P
0R
0T
0V
0X
0Z
0\
0^
0`
0b
0d
b0 !
b0 &
0f
0"
#20
1"
1$
#30
xf
xd
xb
x`
x^
x\
xZ
xX
xV
xT
xR
xP
xN
xL
xJ
xH
xF
xD
xB
x@
x>
x<
x:
x8
x6
x4
x2
x0
x.
x,
x*
bx !
bx &
x(
0"
#40
1"
1'
1)
1+
1-
0/
11
03
15
17
19
1;
1=
0?
1A
0C
1E
1G
1I
1K
1M
0O
1Q
0S
1U
1W
1Y
1[
1]
0_
1a
0c
1e
b10101111101011111010111110101111 #
b10101111101011111010111110101111 %
#50
1(
1*
1,
1.
00
12
04
16
18
1:
1<
1>
0@
1B
0D
1F
1H
1J
1L
1N
0P
1R
0T
1V
1X
1Z
1\
1^
0`
1b
0d
b10101111101011111010111110101111 !
b10101111101011111010111110101111 &
1f
0"
#60
1"
#70
0"
#80
1"
#90
0"
#100
1"
#110
0"
#120
1"
#130
0"
#140
1"
0$
#150
0f
0b
0^
0\
0Z
0X
0V
0R
0N
0L
0J
0H
0F
0B
0>
0<
0:
08
06
02
0.
0,
0*
b0 !
b0 &
0(
0"
#160
1"
#170
0"
#180
1"
#190
0"
#200
1"
#210
0"
#220
1"
#230
0"
#240
1"
#250
0"
#260
1"
#270
0"
#280
1"
#290
0"
#300
1"
#310
0"
#320
1"
#330
0"
#340
1"
