\ ATSAME70N19 Register Bitfield Definitions for Mecrisp-Stellaris Forth by Matthias Koch. 
\ bitfield.xsl takes STM32Fxx.svd, config.xml and produces bitfield.fs
\ Written by Terry Porter "terry@tjporter.com.au" 2016 - 2018 and released under the GPL V2.
\ Replace 'bis!' (set bit) with 'bic!' to CLEAR bit, 'bit@' to test bit etc.


\ ACC-CR (write-only)
: ACC-CR_SWRST   %1 0 lshift ACC-CR bis! ;  \ ACC-CR_SWRST    Software Reset

\ ACC-MR ()
: ACC-MR_SELMINUS   ( %XXX -- ) 0 lshift ACC-MR bis! ;  \ ACC-MR_SELMINUS    Selection for Minus Comparator Input
: ACC-MR_SELPLUS   ( %XXX -- ) 4 lshift ACC-MR bis! ;  \ ACC-MR_SELPLUS    Selection For Plus Comparator Input
: ACC-MR_ACEN   %1 8 lshift ACC-MR bis! ;  \ ACC-MR_ACEN    Analog Comparator Enable
: ACC-MR_EDGETYP   ( %XX -- ) 9 lshift ACC-MR bis! ;  \ ACC-MR_EDGETYP    Edge Type
: ACC-MR_INV   %1 12 lshift ACC-MR bis! ;  \ ACC-MR_INV    Invert Comparator Output
: ACC-MR_SELFS   %1 13 lshift ACC-MR bis! ;  \ ACC-MR_SELFS    Selection Of Fault Source
: ACC-MR_FE   %1 14 lshift ACC-MR bis! ;  \ ACC-MR_FE    Fault Enable

\ ACC-IER (write-only)
: ACC-IER_CE   %1 0 lshift ACC-IER bis! ;  \ ACC-IER_CE    Comparison Edge

\ ACC-IDR (write-only)
: ACC-IDR_CE   %1 0 lshift ACC-IDR bis! ;  \ ACC-IDR_CE    Comparison Edge

\ ACC-IMR (read-only)
: ACC-IMR_CE   %1 0 lshift ACC-IMR bis! ;  \ ACC-IMR_CE    Comparison Edge

\ ACC-ISR (read-only)
: ACC-ISR_CE   %1 0 lshift ACC-ISR bis! ;  \ ACC-ISR_CE    Comparison Edge cleared on read
: ACC-ISR_SCO   %1 1 lshift ACC-ISR bis! ;  \ ACC-ISR_SCO    Synchronized Comparator Output
: ACC-ISR_MASK   %1 31 lshift ACC-ISR bis! ;  \ ACC-ISR_MASK    Flag Mask

\ ACC-ACR ()
: ACC-ACR_ISEL   %1 0 lshift ACC-ACR bis! ;  \ ACC-ACR_ISEL    Current Selection
: ACC-ACR_HYST   ( %XX -- ) 1 lshift ACC-ACR bis! ;  \ ACC-ACR_HYST    Hysteresis Selection

\ ACC-WPMR ()
: ACC-WPMR_WPEN   %1 0 lshift ACC-WPMR bis! ;  \ ACC-WPMR_WPEN    Write Protection Enable
: ACC-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift ACC-WPMR bis! ;  \ ACC-WPMR_WPKEY    Write Protection Key

\ ACC-WPSR (read-only)
: ACC-WPSR_WPVS   %1 0 lshift ACC-WPSR bis! ;  \ ACC-WPSR_WPVS    Write Protection Violation Status

\ AES-CR (write-only)
: AES-CR_START   %1 0 lshift AES-CR bis! ;  \ AES-CR_START    Start Processing
: AES-CR_SWRST   %1 8 lshift AES-CR bis! ;  \ AES-CR_SWRST    Software Reset

\ AES-MR ()
: AES-MR_CIPHER   %1 0 lshift AES-MR bis! ;  \ AES-MR_CIPHER    Processing Mode
: AES-MR_GTAGEN   %1 1 lshift AES-MR bis! ;  \ AES-MR_GTAGEN    GCM Automatic Tag Generation Enable
: AES-MR_DUALBUFF   %1 3 lshift AES-MR bis! ;  \ AES-MR_DUALBUFF    Dual Input Buffer
: AES-MR_PROCDLY   ( %XXXX -- ) 4 lshift AES-MR bis! ;  \ AES-MR_PROCDLY    Processing Delay
: AES-MR_SMOD   ( %XX -- ) 8 lshift AES-MR bis! ;  \ AES-MR_SMOD    Start Mode
: AES-MR_KEYSIZE   ( %XX -- ) 10 lshift AES-MR bis! ;  \ AES-MR_KEYSIZE    Key Size
: AES-MR_OPMOD   ( %XXX -- ) 12 lshift AES-MR bis! ;  \ AES-MR_OPMOD    Operating Mode
: AES-MR_LOD   %1 15 lshift AES-MR bis! ;  \ AES-MR_LOD    Last Output Data Mode
: AES-MR_CFBS   ( %XXX -- ) 16 lshift AES-MR bis! ;  \ AES-MR_CFBS    Cipher Feedback Data Size
: AES-MR_CKEY   ( %XXXX -- ) 20 lshift AES-MR bis! ;  \ AES-MR_CKEY    Countermeasure Key

\ AES-IER (write-only)
: AES-IER_DATRDY   %1 0 lshift AES-IER bis! ;  \ AES-IER_DATRDY    Data Ready Interrupt Enable
: AES-IER_URAD   %1 8 lshift AES-IER bis! ;  \ AES-IER_URAD    Unspecified Register Access Detection Interrupt Enable
: AES-IER_TAGRDY   %1 16 lshift AES-IER bis! ;  \ AES-IER_TAGRDY    GCM Tag Ready Interrupt Enable

\ AES-IDR (write-only)
: AES-IDR_DATRDY   %1 0 lshift AES-IDR bis! ;  \ AES-IDR_DATRDY    Data Ready Interrupt Disable
: AES-IDR_URAD   %1 8 lshift AES-IDR bis! ;  \ AES-IDR_URAD    Unspecified Register Access Detection Interrupt Disable
: AES-IDR_TAGRDY   %1 16 lshift AES-IDR bis! ;  \ AES-IDR_TAGRDY    GCM Tag Ready Interrupt Disable

\ AES-IMR (read-only)
: AES-IMR_DATRDY   %1 0 lshift AES-IMR bis! ;  \ AES-IMR_DATRDY    Data Ready Interrupt Mask
: AES-IMR_URAD   %1 8 lshift AES-IMR bis! ;  \ AES-IMR_URAD    Unspecified Register Access Detection Interrupt Mask
: AES-IMR_TAGRDY   %1 16 lshift AES-IMR bis! ;  \ AES-IMR_TAGRDY    GCM Tag Ready Interrupt Mask

\ AES-ISR (read-only)
: AES-ISR_DATRDY   %1 0 lshift AES-ISR bis! ;  \ AES-ISR_DATRDY    Data Ready cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx
: AES-ISR_URAD   %1 8 lshift AES-ISR bis! ;  \ AES-ISR_URAD    Unspecified Register Access Detection Status cleared by writing SWRST in AES_CR
: AES-ISR_URAT   ( %XXXX -- ) 12 lshift AES-ISR bis! ;  \ AES-ISR_URAT    Unspecified Register Access cleared by writing SWRST in AES_CR
: AES-ISR_TAGRDY   %1 16 lshift AES-ISR bis! ;  \ AES-ISR_TAGRDY    GCM Tag Ready

\ AES-KEYWR[%s] (write-only)
: AES-KEYWR[%s]_KEYW   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-KEYWR[%s] bis! ;  \ AES-KEYWR[%s]_KEYW    Key Word

\ AES-IDATAR[%s] (write-only)
: AES-IDATAR[%s]_IDATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-IDATAR[%s] bis! ;  \ AES-IDATAR[%s]_IDATA    Input Data Word

\ AES-ODATAR[%s] (read-only)
: AES-ODATAR[%s]_ODATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-ODATAR[%s] bis! ;  \ AES-ODATAR[%s]_ODATA    Output Data

\ AES-IVR[%s] (write-only)
: AES-IVR[%s]_IV   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-IVR[%s] bis! ;  \ AES-IVR[%s]_IV    Initialization Vector

\ AES-AADLENR ()
: AES-AADLENR_AADLEN   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-AADLENR bis! ;  \ AES-AADLENR_AADLEN    Additional Authenticated Data Length

\ AES-CLENR ()
: AES-CLENR_CLEN   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-CLENR bis! ;  \ AES-CLENR_CLEN    Plaintext/Ciphertext Length

\ AES-GHASHR[%s] ()
: AES-GHASHR[%s]_GHASH   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-GHASHR[%s] bis! ;  \ AES-GHASHR[%s]_GHASH    Intermediate GCM Hash Word x

\ AES-TAGR[%s] (read-only)
: AES-TAGR[%s]_TAG   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-TAGR[%s] bis! ;  \ AES-TAGR[%s]_TAG    GCM Authentication Tag x

\ AES-CTRR (read-only)
: AES-CTRR_CTR   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-CTRR bis! ;  \ AES-CTRR_CTR    GCM Encryption Counter

\ AES-GCMHR[%s] ()
: AES-GCMHR[%s]_H   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift AES-GCMHR[%s] bis! ;  \ AES-GCMHR[%s]_H    GCM H Word x

\ AFEC0-CR (write-only)
: AFEC0-CR_SWRST   %1 0 lshift AFEC0-CR bis! ;  \ AFEC0-CR_SWRST    Software Reset
: AFEC0-CR_START   %1 1 lshift AFEC0-CR bis! ;  \ AFEC0-CR_START    Start Conversion

\ AFEC0-MR ()
: AFEC0-MR_TRGEN   %1 0 lshift AFEC0-MR bis! ;  \ AFEC0-MR_TRGEN    Trigger Enable
: AFEC0-MR_TRGSEL   ( %XXX -- ) 1 lshift AFEC0-MR bis! ;  \ AFEC0-MR_TRGSEL    Trigger Selection
: AFEC0-MR_SLEEP   %1 5 lshift AFEC0-MR bis! ;  \ AFEC0-MR_SLEEP    Sleep Mode
: AFEC0-MR_FWUP   %1 6 lshift AFEC0-MR bis! ;  \ AFEC0-MR_FWUP    Fast Wake-up
: AFEC0-MR_FREERUN   %1 7 lshift AFEC0-MR bis! ;  \ AFEC0-MR_FREERUN    Free Run Mode
: AFEC0-MR_PRESCAL   ( %XXXXXXXX -- ) 8 lshift AFEC0-MR bis! ;  \ AFEC0-MR_PRESCAL    Prescaler Rate Selection
: AFEC0-MR_STARTUP   ( %XXXX -- ) 16 lshift AFEC0-MR bis! ;  \ AFEC0-MR_STARTUP    Start-up Time
: AFEC0-MR_ONE   %1 23 lshift AFEC0-MR bis! ;  \ AFEC0-MR_ONE    One
: AFEC0-MR_TRACKTIM   ( %XXXX -- ) 24 lshift AFEC0-MR bis! ;  \ AFEC0-MR_TRACKTIM    Tracking Time
: AFEC0-MR_TRANSFER   ( %XX -- ) 28 lshift AFEC0-MR bis! ;  \ AFEC0-MR_TRANSFER    Transfer Period
: AFEC0-MR_USEQ   %1 31 lshift AFEC0-MR bis! ;  \ AFEC0-MR_USEQ    User Sequence Enable

\ AFEC0-EMR ()
: AFEC0-EMR_CMPMODE   ( %XX -- ) 0 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_CMPMODE    Comparison Mode
: AFEC0-EMR_CMPSEL   ( %XXXXX -- ) 3 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_CMPSEL    Comparison Selected Channel
: AFEC0-EMR_CMPALL   %1 9 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_CMPALL    Compare All Channels
: AFEC0-EMR_CMPFILTER   ( %XX -- ) 12 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_CMPFILTER    Compare Event Filtering
: AFEC0-EMR_RES   ( %XXX -- ) 16 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_RES    Resolution
: AFEC0-EMR_TAG   %1 24 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_TAG    TAG of the AFEC_LDCR
: AFEC0-EMR_STM   %1 25 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_STM    Single Trigger Mode
: AFEC0-EMR_SIGNMODE   ( %XX -- ) 28 lshift AFEC0-EMR bis! ;  \ AFEC0-EMR_SIGNMODE    Sign Mode

\ AFEC0-SEQ1R ()
: AFEC0-SEQ1R_USCH0   ( %XXXX -- ) 0 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH0    User Sequence Number 0
: AFEC0-SEQ1R_USCH1   ( %XXXX -- ) 4 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH1    User Sequence Number 1
: AFEC0-SEQ1R_USCH2   ( %XXXX -- ) 8 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH2    User Sequence Number 2
: AFEC0-SEQ1R_USCH3   ( %XXXX -- ) 12 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH3    User Sequence Number 3
: AFEC0-SEQ1R_USCH4   ( %XXXX -- ) 16 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH4    User Sequence Number 4
: AFEC0-SEQ1R_USCH5   ( %XXXX -- ) 20 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH5    User Sequence Number 5
: AFEC0-SEQ1R_USCH6   ( %XXXX -- ) 24 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH6    User Sequence Number 6
: AFEC0-SEQ1R_USCH7   ( %XXXX -- ) 28 lshift AFEC0-SEQ1R bis! ;  \ AFEC0-SEQ1R_USCH7    User Sequence Number 7

\ AFEC0-SEQ2R ()
: AFEC0-SEQ2R_USCH8   ( %XXXX -- ) 0 lshift AFEC0-SEQ2R bis! ;  \ AFEC0-SEQ2R_USCH8    User Sequence Number 8
: AFEC0-SEQ2R_USCH9   ( %XXXX -- ) 4 lshift AFEC0-SEQ2R bis! ;  \ AFEC0-SEQ2R_USCH9    User Sequence Number 9
: AFEC0-SEQ2R_USCH10   ( %XXXX -- ) 8 lshift AFEC0-SEQ2R bis! ;  \ AFEC0-SEQ2R_USCH10    User Sequence Number 10
: AFEC0-SEQ2R_USCH11   ( %XXXX -- ) 12 lshift AFEC0-SEQ2R bis! ;  \ AFEC0-SEQ2R_USCH11    User Sequence Number 11

\ AFEC0-CHER (write-only)
: AFEC0-CHER_CH0   %1 0 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH0    Channel 0 Enable
: AFEC0-CHER_CH1   %1 1 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH1    Channel 1 Enable
: AFEC0-CHER_CH2   %1 2 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH2    Channel 2 Enable
: AFEC0-CHER_CH3   %1 3 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH3    Channel 3 Enable
: AFEC0-CHER_CH4   %1 4 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH4    Channel 4 Enable
: AFEC0-CHER_CH5   %1 5 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH5    Channel 5 Enable
: AFEC0-CHER_CH6   %1 6 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH6    Channel 6 Enable
: AFEC0-CHER_CH7   %1 7 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH7    Channel 7 Enable
: AFEC0-CHER_CH8   %1 8 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH8    Channel 8 Enable
: AFEC0-CHER_CH9   %1 9 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH9    Channel 9 Enable
: AFEC0-CHER_CH10   %1 10 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH10    Channel 10 Enable
: AFEC0-CHER_CH11   %1 11 lshift AFEC0-CHER bis! ;  \ AFEC0-CHER_CH11    Channel 11 Enable

\ AFEC0-CHDR (write-only)
: AFEC0-CHDR_CH0   %1 0 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH0    Channel 0 Disable
: AFEC0-CHDR_CH1   %1 1 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH1    Channel 1 Disable
: AFEC0-CHDR_CH2   %1 2 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH2    Channel 2 Disable
: AFEC0-CHDR_CH3   %1 3 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH3    Channel 3 Disable
: AFEC0-CHDR_CH4   %1 4 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH4    Channel 4 Disable
: AFEC0-CHDR_CH5   %1 5 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH5    Channel 5 Disable
: AFEC0-CHDR_CH6   %1 6 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH6    Channel 6 Disable
: AFEC0-CHDR_CH7   %1 7 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH7    Channel 7 Disable
: AFEC0-CHDR_CH8   %1 8 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH8    Channel 8 Disable
: AFEC0-CHDR_CH9   %1 9 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH9    Channel 9 Disable
: AFEC0-CHDR_CH10   %1 10 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH10    Channel 10 Disable
: AFEC0-CHDR_CH11   %1 11 lshift AFEC0-CHDR bis! ;  \ AFEC0-CHDR_CH11    Channel 11 Disable

\ AFEC0-CHSR (read-only)
: AFEC0-CHSR_CH0   %1 0 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH0    Channel 0 Status
: AFEC0-CHSR_CH1   %1 1 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH1    Channel 1 Status
: AFEC0-CHSR_CH2   %1 2 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH2    Channel 2 Status
: AFEC0-CHSR_CH3   %1 3 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH3    Channel 3 Status
: AFEC0-CHSR_CH4   %1 4 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH4    Channel 4 Status
: AFEC0-CHSR_CH5   %1 5 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH5    Channel 5 Status
: AFEC0-CHSR_CH6   %1 6 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH6    Channel 6 Status
: AFEC0-CHSR_CH7   %1 7 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH7    Channel 7 Status
: AFEC0-CHSR_CH8   %1 8 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH8    Channel 8 Status
: AFEC0-CHSR_CH9   %1 9 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH9    Channel 9 Status
: AFEC0-CHSR_CH10   %1 10 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH10    Channel 10 Status
: AFEC0-CHSR_CH11   %1 11 lshift AFEC0-CHSR bis! ;  \ AFEC0-CHSR_CH11    Channel 11 Status

\ AFEC0-LCDR (read-only)
: AFEC0-LCDR_LDATA   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC0-LCDR bis! ;  \ AFEC0-LCDR_LDATA    Last Data Converted
: AFEC0-LCDR_CHNB   ( %XXXX -- ) 24 lshift AFEC0-LCDR bis! ;  \ AFEC0-LCDR_CHNB    Channel Number

\ AFEC0-IER (write-only)
: AFEC0-IER_EOC0   %1 0 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC0    End of Conversion Interrupt Enable 0
: AFEC0-IER_EOC1   %1 1 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC1    End of Conversion Interrupt Enable 1
: AFEC0-IER_EOC2   %1 2 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC2    End of Conversion Interrupt Enable 2
: AFEC0-IER_EOC3   %1 3 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC3    End of Conversion Interrupt Enable 3
: AFEC0-IER_EOC4   %1 4 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC4    End of Conversion Interrupt Enable 4
: AFEC0-IER_EOC5   %1 5 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC5    End of Conversion Interrupt Enable 5
: AFEC0-IER_EOC6   %1 6 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC6    End of Conversion Interrupt Enable 6
: AFEC0-IER_EOC7   %1 7 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC7    End of Conversion Interrupt Enable 7
: AFEC0-IER_EOC8   %1 8 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC8    End of Conversion Interrupt Enable 8
: AFEC0-IER_EOC9   %1 9 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC9    End of Conversion Interrupt Enable 9
: AFEC0-IER_EOC10   %1 10 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC10    End of Conversion Interrupt Enable 10
: AFEC0-IER_EOC11   %1 11 lshift AFEC0-IER bis! ;  \ AFEC0-IER_EOC11    End of Conversion Interrupt Enable 11
: AFEC0-IER_DRDY   %1 24 lshift AFEC0-IER bis! ;  \ AFEC0-IER_DRDY    Data Ready Interrupt Enable
: AFEC0-IER_GOVRE   %1 25 lshift AFEC0-IER bis! ;  \ AFEC0-IER_GOVRE    General Overrun Error Interrupt Enable
: AFEC0-IER_COMPE   %1 26 lshift AFEC0-IER bis! ;  \ AFEC0-IER_COMPE    Comparison Event Interrupt Enable
: AFEC0-IER_TEMPCHG   %1 30 lshift AFEC0-IER bis! ;  \ AFEC0-IER_TEMPCHG    Temperature Change Interrupt Enable

\ AFEC0-IDR (write-only)
: AFEC0-IDR_EOC0   %1 0 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC0    End of Conversion Interrupt Disable 0
: AFEC0-IDR_EOC1   %1 1 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC1    End of Conversion Interrupt Disable 1
: AFEC0-IDR_EOC2   %1 2 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC2    End of Conversion Interrupt Disable 2
: AFEC0-IDR_EOC3   %1 3 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC3    End of Conversion Interrupt Disable 3
: AFEC0-IDR_EOC4   %1 4 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC4    End of Conversion Interrupt Disable 4
: AFEC0-IDR_EOC5   %1 5 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC5    End of Conversion Interrupt Disable 5
: AFEC0-IDR_EOC6   %1 6 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC6    End of Conversion Interrupt Disable 6
: AFEC0-IDR_EOC7   %1 7 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC7    End of Conversion Interrupt Disable 7
: AFEC0-IDR_EOC8   %1 8 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC8    End of Conversion Interrupt Disable 8
: AFEC0-IDR_EOC9   %1 9 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC9    End of Conversion Interrupt Disable 9
: AFEC0-IDR_EOC10   %1 10 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC10    End of Conversion Interrupt Disable 10
: AFEC0-IDR_EOC11   %1 11 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_EOC11    End of Conversion Interrupt Disable 11
: AFEC0-IDR_DRDY   %1 24 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_DRDY    Data Ready Interrupt Disable
: AFEC0-IDR_GOVRE   %1 25 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_GOVRE    General Overrun Error Interrupt Disable
: AFEC0-IDR_COMPE   %1 26 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_COMPE    Comparison Event Interrupt Disable
: AFEC0-IDR_TEMPCHG   %1 30 lshift AFEC0-IDR bis! ;  \ AFEC0-IDR_TEMPCHG    Temperature Change Interrupt Disable

\ AFEC0-IMR (read-only)
: AFEC0-IMR_EOC0   %1 0 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC0    End of Conversion Interrupt Mask 0
: AFEC0-IMR_EOC1   %1 1 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC1    End of Conversion Interrupt Mask 1
: AFEC0-IMR_EOC2   %1 2 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC2    End of Conversion Interrupt Mask 2
: AFEC0-IMR_EOC3   %1 3 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC3    End of Conversion Interrupt Mask 3
: AFEC0-IMR_EOC4   %1 4 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC4    End of Conversion Interrupt Mask 4
: AFEC0-IMR_EOC5   %1 5 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC5    End of Conversion Interrupt Mask 5
: AFEC0-IMR_EOC6   %1 6 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC6    End of Conversion Interrupt Mask 6
: AFEC0-IMR_EOC7   %1 7 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC7    End of Conversion Interrupt Mask 7
: AFEC0-IMR_EOC8   %1 8 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC8    End of Conversion Interrupt Mask 8
: AFEC0-IMR_EOC9   %1 9 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC9    End of Conversion Interrupt Mask 9
: AFEC0-IMR_EOC10   %1 10 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC10    End of Conversion Interrupt Mask 10
: AFEC0-IMR_EOC11   %1 11 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_EOC11    End of Conversion Interrupt Mask 11
: AFEC0-IMR_DRDY   %1 24 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_DRDY    Data Ready Interrupt Mask
: AFEC0-IMR_GOVRE   %1 25 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_GOVRE    General Overrun Error Interrupt Mask
: AFEC0-IMR_COMPE   %1 26 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_COMPE    Comparison Event Interrupt Mask
: AFEC0-IMR_TEMPCHG   %1 30 lshift AFEC0-IMR bis! ;  \ AFEC0-IMR_TEMPCHG    Temperature Change Interrupt Mask

\ AFEC0-ISR (read-only)
: AFEC0-ISR_EOC0   %1 0 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC0    End of Conversion 0 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC1   %1 1 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC1    End of Conversion 1 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC2   %1 2 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC2    End of Conversion 2 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC3   %1 3 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC3    End of Conversion 3 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC4   %1 4 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC4    End of Conversion 4 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC5   %1 5 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC5    End of Conversion 5 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC6   %1 6 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC6    End of Conversion 6 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC7   %1 7 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC7    End of Conversion 7 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC8   %1 8 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC8    End of Conversion 8 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC9   %1 9 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC9    End of Conversion 9 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC10   %1 10 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC10    End of Conversion 10 cleared by reading AFEC_CDRx
: AFEC0-ISR_EOC11   %1 11 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_EOC11    End of Conversion 11 cleared by reading AFEC_CDRx
: AFEC0-ISR_DRDY   %1 24 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_DRDY    Data Ready cleared by reading AFEC_LCDR
: AFEC0-ISR_GOVRE   %1 25 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_GOVRE    General Overrun Error cleared by reading AFEC_ISR
: AFEC0-ISR_COMPE   %1 26 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_COMPE    Comparison Error cleared by reading AFEC_ISR
: AFEC0-ISR_TEMPCHG   %1 30 lshift AFEC0-ISR bis! ;  \ AFEC0-ISR_TEMPCHG    Temperature Change cleared on read

\ AFEC0-OVER (read-only)
: AFEC0-OVER_OVRE0   %1 0 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE0    Overrun Error 0
: AFEC0-OVER_OVRE1   %1 1 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE1    Overrun Error 1
: AFEC0-OVER_OVRE2   %1 2 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE2    Overrun Error 2
: AFEC0-OVER_OVRE3   %1 3 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE3    Overrun Error 3
: AFEC0-OVER_OVRE4   %1 4 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE4    Overrun Error 4
: AFEC0-OVER_OVRE5   %1 5 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE5    Overrun Error 5
: AFEC0-OVER_OVRE6   %1 6 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE6    Overrun Error 6
: AFEC0-OVER_OVRE7   %1 7 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE7    Overrun Error 7
: AFEC0-OVER_OVRE8   %1 8 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE8    Overrun Error 8
: AFEC0-OVER_OVRE9   %1 9 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE9    Overrun Error 9
: AFEC0-OVER_OVRE10   %1 10 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE10    Overrun Error 10
: AFEC0-OVER_OVRE11   %1 11 lshift AFEC0-OVER bis! ;  \ AFEC0-OVER_OVRE11    Overrun Error 11

\ AFEC0-CWR ()
: AFEC0-CWR_LOWTHRES   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC0-CWR bis! ;  \ AFEC0-CWR_LOWTHRES    Low Threshold
: AFEC0-CWR_HIGHTHRES   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift AFEC0-CWR bis! ;  \ AFEC0-CWR_HIGHTHRES    High Threshold

\ AFEC0-CGR ()
: AFEC0-CGR_GAIN0   ( %XX -- ) 0 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN0    Gain for Channel 0
: AFEC0-CGR_GAIN1   ( %XX -- ) 2 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN1    Gain for Channel 1
: AFEC0-CGR_GAIN2   ( %XX -- ) 4 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN2    Gain for Channel 2
: AFEC0-CGR_GAIN3   ( %XX -- ) 6 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN3    Gain for Channel 3
: AFEC0-CGR_GAIN4   ( %XX -- ) 8 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN4    Gain for Channel 4
: AFEC0-CGR_GAIN5   ( %XX -- ) 10 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN5    Gain for Channel 5
: AFEC0-CGR_GAIN6   ( %XX -- ) 12 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN6    Gain for Channel 6
: AFEC0-CGR_GAIN7   ( %XX -- ) 14 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN7    Gain for Channel 7
: AFEC0-CGR_GAIN8   ( %XX -- ) 16 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN8    Gain for Channel 8
: AFEC0-CGR_GAIN9   ( %XX -- ) 18 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN9    Gain for Channel 9
: AFEC0-CGR_GAIN10   ( %XX -- ) 20 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN10    Gain for Channel 10
: AFEC0-CGR_GAIN11   ( %XX -- ) 22 lshift AFEC0-CGR bis! ;  \ AFEC0-CGR_GAIN11    Gain for Channel 11

\ AFEC0-DIFFR ()
: AFEC0-DIFFR_DIFF0   %1 0 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF0    Differential inputs for channel 0
: AFEC0-DIFFR_DIFF1   %1 1 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF1    Differential inputs for channel 1
: AFEC0-DIFFR_DIFF2   %1 2 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF2    Differential inputs for channel 2
: AFEC0-DIFFR_DIFF3   %1 3 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF3    Differential inputs for channel 3
: AFEC0-DIFFR_DIFF4   %1 4 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF4    Differential inputs for channel 4
: AFEC0-DIFFR_DIFF5   %1 5 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF5    Differential inputs for channel 5
: AFEC0-DIFFR_DIFF6   %1 6 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF6    Differential inputs for channel 6
: AFEC0-DIFFR_DIFF7   %1 7 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF7    Differential inputs for channel 7
: AFEC0-DIFFR_DIFF8   %1 8 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF8    Differential inputs for channel 8
: AFEC0-DIFFR_DIFF9   %1 9 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF9    Differential inputs for channel 9
: AFEC0-DIFFR_DIFF10   %1 10 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF10    Differential inputs for channel 10
: AFEC0-DIFFR_DIFF11   %1 11 lshift AFEC0-DIFFR bis! ;  \ AFEC0-DIFFR_DIFF11    Differential inputs for channel 11

\ AFEC0-CSELR ()
: AFEC0-CSELR_CSEL   ( %XXXX -- ) 0 lshift AFEC0-CSELR bis! ;  \ AFEC0-CSELR_CSEL    Channel Selection

\ AFEC0-CDR (read-only)
: AFEC0-CDR_DATA   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC0-CDR bis! ;  \ AFEC0-CDR_DATA    Converted Data

\ AFEC0-COCR ()
: AFEC0-COCR_AOFF  0 lshift AFEC0-COCR bis! ;  \ AFEC0-COCR_AOFF    Analog Offset

\ AFEC0-TEMPMR ()
: AFEC0-TEMPMR_RTCT   %1 0 lshift AFEC0-TEMPMR bis! ;  \ AFEC0-TEMPMR_RTCT    Temperature Sensor RTC Trigger Mode
: AFEC0-TEMPMR_TEMPCMPMOD   ( %XX -- ) 4 lshift AFEC0-TEMPMR bis! ;  \ AFEC0-TEMPMR_TEMPCMPMOD    Temperature Comparison Mode

\ AFEC0-TEMPCWR ()
: AFEC0-TEMPCWR_TLOWTHRES   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC0-TEMPCWR bis! ;  \ AFEC0-TEMPCWR_TLOWTHRES    Temperature Low Threshold
: AFEC0-TEMPCWR_THIGHTHRES   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift AFEC0-TEMPCWR bis! ;  \ AFEC0-TEMPCWR_THIGHTHRES    Temperature High Threshold

\ AFEC0-ACR ()
: AFEC0-ACR_PGA0EN   %1 2 lshift AFEC0-ACR bis! ;  \ AFEC0-ACR_PGA0EN    PGA0 Enable
: AFEC0-ACR_PGA1EN   %1 3 lshift AFEC0-ACR bis! ;  \ AFEC0-ACR_PGA1EN    PGA1 Enable
: AFEC0-ACR_IBCTL   ( %XX -- ) 8 lshift AFEC0-ACR bis! ;  \ AFEC0-ACR_IBCTL    AFE Bias Current Control

\ AFEC0-SHMR ()
: AFEC0-SHMR_DUAL0   %1 0 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL0    Dual Sample & Hold for channel 0
: AFEC0-SHMR_DUAL1   %1 1 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL1    Dual Sample & Hold for channel 1
: AFEC0-SHMR_DUAL2   %1 2 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL2    Dual Sample & Hold for channel 2
: AFEC0-SHMR_DUAL3   %1 3 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL3    Dual Sample & Hold for channel 3
: AFEC0-SHMR_DUAL4   %1 4 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL4    Dual Sample & Hold for channel 4
: AFEC0-SHMR_DUAL5   %1 5 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL5    Dual Sample & Hold for channel 5
: AFEC0-SHMR_DUAL6   %1 6 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL6    Dual Sample & Hold for channel 6
: AFEC0-SHMR_DUAL7   %1 7 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL7    Dual Sample & Hold for channel 7
: AFEC0-SHMR_DUAL8   %1 8 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL8    Dual Sample & Hold for channel 8
: AFEC0-SHMR_DUAL9   %1 9 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL9    Dual Sample & Hold for channel 9
: AFEC0-SHMR_DUAL10   %1 10 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL10    Dual Sample & Hold for channel 10
: AFEC0-SHMR_DUAL11   %1 11 lshift AFEC0-SHMR bis! ;  \ AFEC0-SHMR_DUAL11    Dual Sample & Hold for channel 11

\ AFEC0-COSR ()
: AFEC0-COSR_CSEL   %1 0 lshift AFEC0-COSR bis! ;  \ AFEC0-COSR_CSEL    Sample & Hold unit Correction Select

\ AFEC0-CVR ()
: AFEC0-CVR_OFFSETCORR   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC0-CVR bis! ;  \ AFEC0-CVR_OFFSETCORR    Offset Correction
: AFEC0-CVR_GAINCORR   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift AFEC0-CVR bis! ;  \ AFEC0-CVR_GAINCORR    Gain Correction

\ AFEC0-CECR ()
: AFEC0-CECR_ECORR0   %1 0 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR0    Error Correction Enable for channel 0
: AFEC0-CECR_ECORR1   %1 1 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR1    Error Correction Enable for channel 1
: AFEC0-CECR_ECORR2   %1 2 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR2    Error Correction Enable for channel 2
: AFEC0-CECR_ECORR3   %1 3 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR3    Error Correction Enable for channel 3
: AFEC0-CECR_ECORR4   %1 4 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR4    Error Correction Enable for channel 4
: AFEC0-CECR_ECORR5   %1 5 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR5    Error Correction Enable for channel 5
: AFEC0-CECR_ECORR6   %1 6 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR6    Error Correction Enable for channel 6
: AFEC0-CECR_ECORR7   %1 7 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR7    Error Correction Enable for channel 7
: AFEC0-CECR_ECORR8   %1 8 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR8    Error Correction Enable for channel 8
: AFEC0-CECR_ECORR9   %1 9 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR9    Error Correction Enable for channel 9
: AFEC0-CECR_ECORR10   %1 10 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR10    Error Correction Enable for channel 10
: AFEC0-CECR_ECORR11   %1 11 lshift AFEC0-CECR bis! ;  \ AFEC0-CECR_ECORR11    Error Correction Enable for channel 11

\ AFEC0-WPMR ()
: AFEC0-WPMR_WPEN   %1 0 lshift AFEC0-WPMR bis! ;  \ AFEC0-WPMR_WPEN    Write Protection Enable
: AFEC0-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift AFEC0-WPMR bis! ;  \ AFEC0-WPMR_WPKEY    Write Protect KEY

\ AFEC0-WPSR (read-only)
: AFEC0-WPSR_WPVS   %1 0 lshift AFEC0-WPSR bis! ;  \ AFEC0-WPSR_WPVS    Write Protect Violation Status
: AFEC0-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift AFEC0-WPSR bis! ;  \ AFEC0-WPSR_WPVSRC    Write Protect Violation Source

\ AFEC1-CR (write-only)
: AFEC1-CR_SWRST   %1 0 lshift AFEC1-CR bis! ;  \ AFEC1-CR_SWRST    Software Reset
: AFEC1-CR_START   %1 1 lshift AFEC1-CR bis! ;  \ AFEC1-CR_START    Start Conversion

\ AFEC1-MR ()
: AFEC1-MR_TRGEN   %1 0 lshift AFEC1-MR bis! ;  \ AFEC1-MR_TRGEN    Trigger Enable
: AFEC1-MR_TRGSEL   ( %XXX -- ) 1 lshift AFEC1-MR bis! ;  \ AFEC1-MR_TRGSEL    Trigger Selection
: AFEC1-MR_SLEEP   %1 5 lshift AFEC1-MR bis! ;  \ AFEC1-MR_SLEEP    Sleep Mode
: AFEC1-MR_FWUP   %1 6 lshift AFEC1-MR bis! ;  \ AFEC1-MR_FWUP    Fast Wake-up
: AFEC1-MR_FREERUN   %1 7 lshift AFEC1-MR bis! ;  \ AFEC1-MR_FREERUN    Free Run Mode
: AFEC1-MR_PRESCAL   ( %XXXXXXXX -- ) 8 lshift AFEC1-MR bis! ;  \ AFEC1-MR_PRESCAL    Prescaler Rate Selection
: AFEC1-MR_STARTUP   ( %XXXX -- ) 16 lshift AFEC1-MR bis! ;  \ AFEC1-MR_STARTUP    Start-up Time
: AFEC1-MR_ONE   %1 23 lshift AFEC1-MR bis! ;  \ AFEC1-MR_ONE    One
: AFEC1-MR_TRACKTIM   ( %XXXX -- ) 24 lshift AFEC1-MR bis! ;  \ AFEC1-MR_TRACKTIM    Tracking Time
: AFEC1-MR_TRANSFER   ( %XX -- ) 28 lshift AFEC1-MR bis! ;  \ AFEC1-MR_TRANSFER    Transfer Period
: AFEC1-MR_USEQ   %1 31 lshift AFEC1-MR bis! ;  \ AFEC1-MR_USEQ    User Sequence Enable

\ AFEC1-EMR ()
: AFEC1-EMR_CMPMODE   ( %XX -- ) 0 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_CMPMODE    Comparison Mode
: AFEC1-EMR_CMPSEL   ( %XXXXX -- ) 3 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_CMPSEL    Comparison Selected Channel
: AFEC1-EMR_CMPALL   %1 9 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_CMPALL    Compare All Channels
: AFEC1-EMR_CMPFILTER   ( %XX -- ) 12 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_CMPFILTER    Compare Event Filtering
: AFEC1-EMR_RES   ( %XXX -- ) 16 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_RES    Resolution
: AFEC1-EMR_TAG   %1 24 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_TAG    TAG of the AFEC_LDCR
: AFEC1-EMR_STM   %1 25 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_STM    Single Trigger Mode
: AFEC1-EMR_SIGNMODE   ( %XX -- ) 28 lshift AFEC1-EMR bis! ;  \ AFEC1-EMR_SIGNMODE    Sign Mode

\ AFEC1-SEQ1R ()
: AFEC1-SEQ1R_USCH0   ( %XXXX -- ) 0 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH0    User Sequence Number 0
: AFEC1-SEQ1R_USCH1   ( %XXXX -- ) 4 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH1    User Sequence Number 1
: AFEC1-SEQ1R_USCH2   ( %XXXX -- ) 8 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH2    User Sequence Number 2
: AFEC1-SEQ1R_USCH3   ( %XXXX -- ) 12 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH3    User Sequence Number 3
: AFEC1-SEQ1R_USCH4   ( %XXXX -- ) 16 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH4    User Sequence Number 4
: AFEC1-SEQ1R_USCH5   ( %XXXX -- ) 20 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH5    User Sequence Number 5
: AFEC1-SEQ1R_USCH6   ( %XXXX -- ) 24 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH6    User Sequence Number 6
: AFEC1-SEQ1R_USCH7   ( %XXXX -- ) 28 lshift AFEC1-SEQ1R bis! ;  \ AFEC1-SEQ1R_USCH7    User Sequence Number 7

\ AFEC1-SEQ2R ()
: AFEC1-SEQ2R_USCH8   ( %XXXX -- ) 0 lshift AFEC1-SEQ2R bis! ;  \ AFEC1-SEQ2R_USCH8    User Sequence Number 8
: AFEC1-SEQ2R_USCH9   ( %XXXX -- ) 4 lshift AFEC1-SEQ2R bis! ;  \ AFEC1-SEQ2R_USCH9    User Sequence Number 9
: AFEC1-SEQ2R_USCH10   ( %XXXX -- ) 8 lshift AFEC1-SEQ2R bis! ;  \ AFEC1-SEQ2R_USCH10    User Sequence Number 10
: AFEC1-SEQ2R_USCH11   ( %XXXX -- ) 12 lshift AFEC1-SEQ2R bis! ;  \ AFEC1-SEQ2R_USCH11    User Sequence Number 11

\ AFEC1-CHER (write-only)
: AFEC1-CHER_CH0   %1 0 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH0    Channel 0 Enable
: AFEC1-CHER_CH1   %1 1 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH1    Channel 1 Enable
: AFEC1-CHER_CH2   %1 2 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH2    Channel 2 Enable
: AFEC1-CHER_CH3   %1 3 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH3    Channel 3 Enable
: AFEC1-CHER_CH4   %1 4 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH4    Channel 4 Enable
: AFEC1-CHER_CH5   %1 5 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH5    Channel 5 Enable
: AFEC1-CHER_CH6   %1 6 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH6    Channel 6 Enable
: AFEC1-CHER_CH7   %1 7 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH7    Channel 7 Enable
: AFEC1-CHER_CH8   %1 8 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH8    Channel 8 Enable
: AFEC1-CHER_CH9   %1 9 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH9    Channel 9 Enable
: AFEC1-CHER_CH10   %1 10 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH10    Channel 10 Enable
: AFEC1-CHER_CH11   %1 11 lshift AFEC1-CHER bis! ;  \ AFEC1-CHER_CH11    Channel 11 Enable

\ AFEC1-CHDR (write-only)
: AFEC1-CHDR_CH0   %1 0 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH0    Channel 0 Disable
: AFEC1-CHDR_CH1   %1 1 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH1    Channel 1 Disable
: AFEC1-CHDR_CH2   %1 2 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH2    Channel 2 Disable
: AFEC1-CHDR_CH3   %1 3 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH3    Channel 3 Disable
: AFEC1-CHDR_CH4   %1 4 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH4    Channel 4 Disable
: AFEC1-CHDR_CH5   %1 5 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH5    Channel 5 Disable
: AFEC1-CHDR_CH6   %1 6 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH6    Channel 6 Disable
: AFEC1-CHDR_CH7   %1 7 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH7    Channel 7 Disable
: AFEC1-CHDR_CH8   %1 8 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH8    Channel 8 Disable
: AFEC1-CHDR_CH9   %1 9 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH9    Channel 9 Disable
: AFEC1-CHDR_CH10   %1 10 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH10    Channel 10 Disable
: AFEC1-CHDR_CH11   %1 11 lshift AFEC1-CHDR bis! ;  \ AFEC1-CHDR_CH11    Channel 11 Disable

\ AFEC1-CHSR (read-only)
: AFEC1-CHSR_CH0   %1 0 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH0    Channel 0 Status
: AFEC1-CHSR_CH1   %1 1 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH1    Channel 1 Status
: AFEC1-CHSR_CH2   %1 2 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH2    Channel 2 Status
: AFEC1-CHSR_CH3   %1 3 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH3    Channel 3 Status
: AFEC1-CHSR_CH4   %1 4 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH4    Channel 4 Status
: AFEC1-CHSR_CH5   %1 5 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH5    Channel 5 Status
: AFEC1-CHSR_CH6   %1 6 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH6    Channel 6 Status
: AFEC1-CHSR_CH7   %1 7 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH7    Channel 7 Status
: AFEC1-CHSR_CH8   %1 8 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH8    Channel 8 Status
: AFEC1-CHSR_CH9   %1 9 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH9    Channel 9 Status
: AFEC1-CHSR_CH10   %1 10 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH10    Channel 10 Status
: AFEC1-CHSR_CH11   %1 11 lshift AFEC1-CHSR bis! ;  \ AFEC1-CHSR_CH11    Channel 11 Status

\ AFEC1-LCDR (read-only)
: AFEC1-LCDR_LDATA   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC1-LCDR bis! ;  \ AFEC1-LCDR_LDATA    Last Data Converted
: AFEC1-LCDR_CHNB   ( %XXXX -- ) 24 lshift AFEC1-LCDR bis! ;  \ AFEC1-LCDR_CHNB    Channel Number

\ AFEC1-IER (write-only)
: AFEC1-IER_EOC0   %1 0 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC0    End of Conversion Interrupt Enable 0
: AFEC1-IER_EOC1   %1 1 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC1    End of Conversion Interrupt Enable 1
: AFEC1-IER_EOC2   %1 2 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC2    End of Conversion Interrupt Enable 2
: AFEC1-IER_EOC3   %1 3 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC3    End of Conversion Interrupt Enable 3
: AFEC1-IER_EOC4   %1 4 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC4    End of Conversion Interrupt Enable 4
: AFEC1-IER_EOC5   %1 5 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC5    End of Conversion Interrupt Enable 5
: AFEC1-IER_EOC6   %1 6 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC6    End of Conversion Interrupt Enable 6
: AFEC1-IER_EOC7   %1 7 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC7    End of Conversion Interrupt Enable 7
: AFEC1-IER_EOC8   %1 8 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC8    End of Conversion Interrupt Enable 8
: AFEC1-IER_EOC9   %1 9 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC9    End of Conversion Interrupt Enable 9
: AFEC1-IER_EOC10   %1 10 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC10    End of Conversion Interrupt Enable 10
: AFEC1-IER_EOC11   %1 11 lshift AFEC1-IER bis! ;  \ AFEC1-IER_EOC11    End of Conversion Interrupt Enable 11
: AFEC1-IER_DRDY   %1 24 lshift AFEC1-IER bis! ;  \ AFEC1-IER_DRDY    Data Ready Interrupt Enable
: AFEC1-IER_GOVRE   %1 25 lshift AFEC1-IER bis! ;  \ AFEC1-IER_GOVRE    General Overrun Error Interrupt Enable
: AFEC1-IER_COMPE   %1 26 lshift AFEC1-IER bis! ;  \ AFEC1-IER_COMPE    Comparison Event Interrupt Enable
: AFEC1-IER_TEMPCHG   %1 30 lshift AFEC1-IER bis! ;  \ AFEC1-IER_TEMPCHG    Temperature Change Interrupt Enable

\ AFEC1-IDR (write-only)
: AFEC1-IDR_EOC0   %1 0 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC0    End of Conversion Interrupt Disable 0
: AFEC1-IDR_EOC1   %1 1 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC1    End of Conversion Interrupt Disable 1
: AFEC1-IDR_EOC2   %1 2 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC2    End of Conversion Interrupt Disable 2
: AFEC1-IDR_EOC3   %1 3 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC3    End of Conversion Interrupt Disable 3
: AFEC1-IDR_EOC4   %1 4 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC4    End of Conversion Interrupt Disable 4
: AFEC1-IDR_EOC5   %1 5 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC5    End of Conversion Interrupt Disable 5
: AFEC1-IDR_EOC6   %1 6 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC6    End of Conversion Interrupt Disable 6
: AFEC1-IDR_EOC7   %1 7 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC7    End of Conversion Interrupt Disable 7
: AFEC1-IDR_EOC8   %1 8 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC8    End of Conversion Interrupt Disable 8
: AFEC1-IDR_EOC9   %1 9 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC9    End of Conversion Interrupt Disable 9
: AFEC1-IDR_EOC10   %1 10 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC10    End of Conversion Interrupt Disable 10
: AFEC1-IDR_EOC11   %1 11 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_EOC11    End of Conversion Interrupt Disable 11
: AFEC1-IDR_DRDY   %1 24 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_DRDY    Data Ready Interrupt Disable
: AFEC1-IDR_GOVRE   %1 25 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_GOVRE    General Overrun Error Interrupt Disable
: AFEC1-IDR_COMPE   %1 26 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_COMPE    Comparison Event Interrupt Disable
: AFEC1-IDR_TEMPCHG   %1 30 lshift AFEC1-IDR bis! ;  \ AFEC1-IDR_TEMPCHG    Temperature Change Interrupt Disable

\ AFEC1-IMR (read-only)
: AFEC1-IMR_EOC0   %1 0 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC0    End of Conversion Interrupt Mask 0
: AFEC1-IMR_EOC1   %1 1 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC1    End of Conversion Interrupt Mask 1
: AFEC1-IMR_EOC2   %1 2 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC2    End of Conversion Interrupt Mask 2
: AFEC1-IMR_EOC3   %1 3 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC3    End of Conversion Interrupt Mask 3
: AFEC1-IMR_EOC4   %1 4 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC4    End of Conversion Interrupt Mask 4
: AFEC1-IMR_EOC5   %1 5 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC5    End of Conversion Interrupt Mask 5
: AFEC1-IMR_EOC6   %1 6 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC6    End of Conversion Interrupt Mask 6
: AFEC1-IMR_EOC7   %1 7 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC7    End of Conversion Interrupt Mask 7
: AFEC1-IMR_EOC8   %1 8 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC8    End of Conversion Interrupt Mask 8
: AFEC1-IMR_EOC9   %1 9 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC9    End of Conversion Interrupt Mask 9
: AFEC1-IMR_EOC10   %1 10 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC10    End of Conversion Interrupt Mask 10
: AFEC1-IMR_EOC11   %1 11 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_EOC11    End of Conversion Interrupt Mask 11
: AFEC1-IMR_DRDY   %1 24 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_DRDY    Data Ready Interrupt Mask
: AFEC1-IMR_GOVRE   %1 25 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_GOVRE    General Overrun Error Interrupt Mask
: AFEC1-IMR_COMPE   %1 26 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_COMPE    Comparison Event Interrupt Mask
: AFEC1-IMR_TEMPCHG   %1 30 lshift AFEC1-IMR bis! ;  \ AFEC1-IMR_TEMPCHG    Temperature Change Interrupt Mask

\ AFEC1-ISR (read-only)
: AFEC1-ISR_EOC0   %1 0 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC0    End of Conversion 0 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC1   %1 1 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC1    End of Conversion 1 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC2   %1 2 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC2    End of Conversion 2 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC3   %1 3 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC3    End of Conversion 3 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC4   %1 4 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC4    End of Conversion 4 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC5   %1 5 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC5    End of Conversion 5 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC6   %1 6 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC6    End of Conversion 6 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC7   %1 7 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC7    End of Conversion 7 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC8   %1 8 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC8    End of Conversion 8 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC9   %1 9 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC9    End of Conversion 9 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC10   %1 10 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC10    End of Conversion 10 cleared by reading AFEC_CDRx
: AFEC1-ISR_EOC11   %1 11 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_EOC11    End of Conversion 11 cleared by reading AFEC_CDRx
: AFEC1-ISR_DRDY   %1 24 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_DRDY    Data Ready cleared by reading AFEC_LCDR
: AFEC1-ISR_GOVRE   %1 25 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_GOVRE    General Overrun Error cleared by reading AFEC_ISR
: AFEC1-ISR_COMPE   %1 26 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_COMPE    Comparison Error cleared by reading AFEC_ISR
: AFEC1-ISR_TEMPCHG   %1 30 lshift AFEC1-ISR bis! ;  \ AFEC1-ISR_TEMPCHG    Temperature Change cleared on read

\ AFEC1-OVER (read-only)
: AFEC1-OVER_OVRE0   %1 0 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE0    Overrun Error 0
: AFEC1-OVER_OVRE1   %1 1 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE1    Overrun Error 1
: AFEC1-OVER_OVRE2   %1 2 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE2    Overrun Error 2
: AFEC1-OVER_OVRE3   %1 3 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE3    Overrun Error 3
: AFEC1-OVER_OVRE4   %1 4 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE4    Overrun Error 4
: AFEC1-OVER_OVRE5   %1 5 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE5    Overrun Error 5
: AFEC1-OVER_OVRE6   %1 6 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE6    Overrun Error 6
: AFEC1-OVER_OVRE7   %1 7 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE7    Overrun Error 7
: AFEC1-OVER_OVRE8   %1 8 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE8    Overrun Error 8
: AFEC1-OVER_OVRE9   %1 9 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE9    Overrun Error 9
: AFEC1-OVER_OVRE10   %1 10 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE10    Overrun Error 10
: AFEC1-OVER_OVRE11   %1 11 lshift AFEC1-OVER bis! ;  \ AFEC1-OVER_OVRE11    Overrun Error 11

\ AFEC1-CWR ()
: AFEC1-CWR_LOWTHRES   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC1-CWR bis! ;  \ AFEC1-CWR_LOWTHRES    Low Threshold
: AFEC1-CWR_HIGHTHRES   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift AFEC1-CWR bis! ;  \ AFEC1-CWR_HIGHTHRES    High Threshold

\ AFEC1-CGR ()
: AFEC1-CGR_GAIN0   ( %XX -- ) 0 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN0    Gain for Channel 0
: AFEC1-CGR_GAIN1   ( %XX -- ) 2 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN1    Gain for Channel 1
: AFEC1-CGR_GAIN2   ( %XX -- ) 4 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN2    Gain for Channel 2
: AFEC1-CGR_GAIN3   ( %XX -- ) 6 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN3    Gain for Channel 3
: AFEC1-CGR_GAIN4   ( %XX -- ) 8 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN4    Gain for Channel 4
: AFEC1-CGR_GAIN5   ( %XX -- ) 10 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN5    Gain for Channel 5
: AFEC1-CGR_GAIN6   ( %XX -- ) 12 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN6    Gain for Channel 6
: AFEC1-CGR_GAIN7   ( %XX -- ) 14 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN7    Gain for Channel 7
: AFEC1-CGR_GAIN8   ( %XX -- ) 16 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN8    Gain for Channel 8
: AFEC1-CGR_GAIN9   ( %XX -- ) 18 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN9    Gain for Channel 9
: AFEC1-CGR_GAIN10   ( %XX -- ) 20 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN10    Gain for Channel 10
: AFEC1-CGR_GAIN11   ( %XX -- ) 22 lshift AFEC1-CGR bis! ;  \ AFEC1-CGR_GAIN11    Gain for Channel 11

\ AFEC1-DIFFR ()
: AFEC1-DIFFR_DIFF0   %1 0 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF0    Differential inputs for channel 0
: AFEC1-DIFFR_DIFF1   %1 1 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF1    Differential inputs for channel 1
: AFEC1-DIFFR_DIFF2   %1 2 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF2    Differential inputs for channel 2
: AFEC1-DIFFR_DIFF3   %1 3 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF3    Differential inputs for channel 3
: AFEC1-DIFFR_DIFF4   %1 4 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF4    Differential inputs for channel 4
: AFEC1-DIFFR_DIFF5   %1 5 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF5    Differential inputs for channel 5
: AFEC1-DIFFR_DIFF6   %1 6 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF6    Differential inputs for channel 6
: AFEC1-DIFFR_DIFF7   %1 7 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF7    Differential inputs for channel 7
: AFEC1-DIFFR_DIFF8   %1 8 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF8    Differential inputs for channel 8
: AFEC1-DIFFR_DIFF9   %1 9 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF9    Differential inputs for channel 9
: AFEC1-DIFFR_DIFF10   %1 10 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF10    Differential inputs for channel 10
: AFEC1-DIFFR_DIFF11   %1 11 lshift AFEC1-DIFFR bis! ;  \ AFEC1-DIFFR_DIFF11    Differential inputs for channel 11

\ AFEC1-CSELR ()
: AFEC1-CSELR_CSEL   ( %XXXX -- ) 0 lshift AFEC1-CSELR bis! ;  \ AFEC1-CSELR_CSEL    Channel Selection

\ AFEC1-CDR (read-only)
: AFEC1-CDR_DATA   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC1-CDR bis! ;  \ AFEC1-CDR_DATA    Converted Data

\ AFEC1-COCR ()
: AFEC1-COCR_AOFF  0 lshift AFEC1-COCR bis! ;  \ AFEC1-COCR_AOFF    Analog Offset

\ AFEC1-TEMPMR ()
: AFEC1-TEMPMR_RTCT   %1 0 lshift AFEC1-TEMPMR bis! ;  \ AFEC1-TEMPMR_RTCT    Temperature Sensor RTC Trigger Mode
: AFEC1-TEMPMR_TEMPCMPMOD   ( %XX -- ) 4 lshift AFEC1-TEMPMR bis! ;  \ AFEC1-TEMPMR_TEMPCMPMOD    Temperature Comparison Mode

\ AFEC1-TEMPCWR ()
: AFEC1-TEMPCWR_TLOWTHRES   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC1-TEMPCWR bis! ;  \ AFEC1-TEMPCWR_TLOWTHRES    Temperature Low Threshold
: AFEC1-TEMPCWR_THIGHTHRES   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift AFEC1-TEMPCWR bis! ;  \ AFEC1-TEMPCWR_THIGHTHRES    Temperature High Threshold

\ AFEC1-ACR ()
: AFEC1-ACR_PGA0EN   %1 2 lshift AFEC1-ACR bis! ;  \ AFEC1-ACR_PGA0EN    PGA0 Enable
: AFEC1-ACR_PGA1EN   %1 3 lshift AFEC1-ACR bis! ;  \ AFEC1-ACR_PGA1EN    PGA1 Enable
: AFEC1-ACR_IBCTL   ( %XX -- ) 8 lshift AFEC1-ACR bis! ;  \ AFEC1-ACR_IBCTL    AFE Bias Current Control

\ AFEC1-SHMR ()
: AFEC1-SHMR_DUAL0   %1 0 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL0    Dual Sample & Hold for channel 0
: AFEC1-SHMR_DUAL1   %1 1 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL1    Dual Sample & Hold for channel 1
: AFEC1-SHMR_DUAL2   %1 2 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL2    Dual Sample & Hold for channel 2
: AFEC1-SHMR_DUAL3   %1 3 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL3    Dual Sample & Hold for channel 3
: AFEC1-SHMR_DUAL4   %1 4 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL4    Dual Sample & Hold for channel 4
: AFEC1-SHMR_DUAL5   %1 5 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL5    Dual Sample & Hold for channel 5
: AFEC1-SHMR_DUAL6   %1 6 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL6    Dual Sample & Hold for channel 6
: AFEC1-SHMR_DUAL7   %1 7 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL7    Dual Sample & Hold for channel 7
: AFEC1-SHMR_DUAL8   %1 8 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL8    Dual Sample & Hold for channel 8
: AFEC1-SHMR_DUAL9   %1 9 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL9    Dual Sample & Hold for channel 9
: AFEC1-SHMR_DUAL10   %1 10 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL10    Dual Sample & Hold for channel 10
: AFEC1-SHMR_DUAL11   %1 11 lshift AFEC1-SHMR bis! ;  \ AFEC1-SHMR_DUAL11    Dual Sample & Hold for channel 11

\ AFEC1-COSR ()
: AFEC1-COSR_CSEL   %1 0 lshift AFEC1-COSR bis! ;  \ AFEC1-COSR_CSEL    Sample & Hold unit Correction Select

\ AFEC1-CVR ()
: AFEC1-CVR_OFFSETCORR   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift AFEC1-CVR bis! ;  \ AFEC1-CVR_OFFSETCORR    Offset Correction
: AFEC1-CVR_GAINCORR   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift AFEC1-CVR bis! ;  \ AFEC1-CVR_GAINCORR    Gain Correction

\ AFEC1-CECR ()
: AFEC1-CECR_ECORR0   %1 0 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR0    Error Correction Enable for channel 0
: AFEC1-CECR_ECORR1   %1 1 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR1    Error Correction Enable for channel 1
: AFEC1-CECR_ECORR2   %1 2 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR2    Error Correction Enable for channel 2
: AFEC1-CECR_ECORR3   %1 3 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR3    Error Correction Enable for channel 3
: AFEC1-CECR_ECORR4   %1 4 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR4    Error Correction Enable for channel 4
: AFEC1-CECR_ECORR5   %1 5 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR5    Error Correction Enable for channel 5
: AFEC1-CECR_ECORR6   %1 6 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR6    Error Correction Enable for channel 6
: AFEC1-CECR_ECORR7   %1 7 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR7    Error Correction Enable for channel 7
: AFEC1-CECR_ECORR8   %1 8 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR8    Error Correction Enable for channel 8
: AFEC1-CECR_ECORR9   %1 9 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR9    Error Correction Enable for channel 9
: AFEC1-CECR_ECORR10   %1 10 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR10    Error Correction Enable for channel 10
: AFEC1-CECR_ECORR11   %1 11 lshift AFEC1-CECR bis! ;  \ AFEC1-CECR_ECORR11    Error Correction Enable for channel 11

\ AFEC1-WPMR ()
: AFEC1-WPMR_WPEN   %1 0 lshift AFEC1-WPMR bis! ;  \ AFEC1-WPMR_WPEN    Write Protection Enable
: AFEC1-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift AFEC1-WPMR bis! ;  \ AFEC1-WPMR_WPKEY    Write Protect KEY

\ AFEC1-WPSR (read-only)
: AFEC1-WPSR_WPVS   %1 0 lshift AFEC1-WPSR bis! ;  \ AFEC1-WPSR_WPVS    Write Protect Violation Status
: AFEC1-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift AFEC1-WPSR bis! ;  \ AFEC1-WPSR_WPVSRC    Write Protect Violation Source

\ CHIPID-CIDR (read-only)
: CHIPID-CIDR_VERSION   ( %XXXXX -- ) 0 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_VERSION    Version of the Device
: CHIPID-CIDR_EPROC   ( %XXX -- ) 5 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_EPROC    Embedded Processor
: CHIPID-CIDR_NVPSIZ   ( %XXXX -- ) 8 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_NVPSIZ    Nonvolatile Program Memory Size
: CHIPID-CIDR_NVPSIZ2   ( %XXXX -- ) 12 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_NVPSIZ2    Second Nonvolatile Program Memory Size
: CHIPID-CIDR_SRAMSIZ   ( %XXXX -- ) 16 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_SRAMSIZ    Internal SRAM Size
: CHIPID-CIDR_ARCH   ( %XXXXXXXX -- ) 20 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_ARCH    Architecture Identifier
: CHIPID-CIDR_NVPTYP   ( %XXX -- ) 28 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_NVPTYP    Nonvolatile Program Memory Type
: CHIPID-CIDR_EXT   %1 31 lshift CHIPID-CIDR bis! ;  \ CHIPID-CIDR_EXT    Extension Flag

\ CHIPID-EXID (read-only)
: CHIPID-EXID_EXID   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift CHIPID-EXID bis! ;  \ CHIPID-EXID_EXID    Chip ID Extension

\ DACC-CR (write-only)
: DACC-CR_SWRST   %1 0 lshift DACC-CR bis! ;  \ DACC-CR_SWRST    Software Reset

\ DACC-MR ()
: DACC-MR_MAXS0   %1 0 lshift DACC-MR bis! ;  \ DACC-MR_MAXS0    Max Speed Mode for Channel 0
: DACC-MR_MAXS1   %1 1 lshift DACC-MR bis! ;  \ DACC-MR_MAXS1    Max Speed Mode for Channel 1
: DACC-MR_WORD   %1 4 lshift DACC-MR bis! ;  \ DACC-MR_WORD    Word Transfer Mode
: DACC-MR_ZERO   %1 5 lshift DACC-MR bis! ;  \ DACC-MR_ZERO    Must always be written to 0.
: DACC-MR_DIFF   %1 23 lshift DACC-MR bis! ;  \ DACC-MR_DIFF    Differential Mode
: DACC-MR_PRESCALER   ( %XXXX -- ) 24 lshift DACC-MR bis! ;  \ DACC-MR_PRESCALER    Peripheral Clock to DAC Clock Ratio

\ DACC-TRIGR ()
: DACC-TRIGR_TRGEN0   %1 0 lshift DACC-TRIGR bis! ;  \ DACC-TRIGR_TRGEN0    Trigger Enable of Channel 0
: DACC-TRIGR_TRGEN1   %1 1 lshift DACC-TRIGR bis! ;  \ DACC-TRIGR_TRGEN1    Trigger Enable of Channel 1
: DACC-TRIGR_TRGSEL0   ( %XXX -- ) 4 lshift DACC-TRIGR bis! ;  \ DACC-TRIGR_TRGSEL0    Trigger Selection of Channel 0
: DACC-TRIGR_TRGSEL1   ( %XXX -- ) 8 lshift DACC-TRIGR bis! ;  \ DACC-TRIGR_TRGSEL1    Trigger Selection of Channel 1
: DACC-TRIGR_OSR0   ( %XXX -- ) 16 lshift DACC-TRIGR bis! ;  \ DACC-TRIGR_OSR0    Over Sampling Ratio of Channel 0
: DACC-TRIGR_OSR1   ( %XXX -- ) 20 lshift DACC-TRIGR bis! ;  \ DACC-TRIGR_OSR1    Over Sampling Ratio of Channel 1

\ DACC-CHER (write-only)
: DACC-CHER_CH0   %1 0 lshift DACC-CHER bis! ;  \ DACC-CHER_CH0    Channel 0 Enable
: DACC-CHER_CH1   %1 1 lshift DACC-CHER bis! ;  \ DACC-CHER_CH1    Channel 1 Enable

\ DACC-CHDR (write-only)
: DACC-CHDR_CH0   %1 0 lshift DACC-CHDR bis! ;  \ DACC-CHDR_CH0    Channel 0 Disable
: DACC-CHDR_CH1   %1 1 lshift DACC-CHDR bis! ;  \ DACC-CHDR_CH1    Channel 1 Disable

\ DACC-CHSR (read-only)
: DACC-CHSR_CH0   %1 0 lshift DACC-CHSR bis! ;  \ DACC-CHSR_CH0    Channel 0 Status
: DACC-CHSR_CH1   %1 1 lshift DACC-CHSR bis! ;  \ DACC-CHSR_CH1    Channel 1 Status
: DACC-CHSR_DACRDY0   %1 8 lshift DACC-CHSR bis! ;  \ DACC-CHSR_DACRDY0    DAC Ready Flag
: DACC-CHSR_DACRDY1   %1 9 lshift DACC-CHSR bis! ;  \ DACC-CHSR_DACRDY1    DAC Ready Flag

\ DACC-CDR[%s] (write-only)
: DACC-CDR[%s]_DATA0   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift DACC-CDR[%s] bis! ;  \ DACC-CDR[%s]_DATA0    Data to Convert for channel 0
: DACC-CDR[%s]_DATA1   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift DACC-CDR[%s] bis! ;  \ DACC-CDR[%s]_DATA1    Data to Convert for channel 1

\ DACC-IER (write-only)
: DACC-IER_TXRDY0   %1 0 lshift DACC-IER bis! ;  \ DACC-IER_TXRDY0    Transmit Ready Interrupt Enable of channel 0
: DACC-IER_TXRDY1   %1 1 lshift DACC-IER bis! ;  \ DACC-IER_TXRDY1    Transmit Ready Interrupt Enable of channel 1
: DACC-IER_EOC0   %1 4 lshift DACC-IER bis! ;  \ DACC-IER_EOC0    End of Conversion Interrupt Enable of channel 0
: DACC-IER_EOC1   %1 5 lshift DACC-IER bis! ;  \ DACC-IER_EOC1    End of Conversion Interrupt Enable of channel 1

\ DACC-IDR (write-only)
: DACC-IDR_TXRDY0   %1 0 lshift DACC-IDR bis! ;  \ DACC-IDR_TXRDY0    Transmit Ready Interrupt Disable of channel 0
: DACC-IDR_TXRDY1   %1 1 lshift DACC-IDR bis! ;  \ DACC-IDR_TXRDY1    Transmit Ready Interrupt Disable of channel 1
: DACC-IDR_EOC0   %1 4 lshift DACC-IDR bis! ;  \ DACC-IDR_EOC0    End of Conversion Interrupt Disable of channel 0
: DACC-IDR_EOC1   %1 5 lshift DACC-IDR bis! ;  \ DACC-IDR_EOC1    End of Conversion Interrupt Disable of channel 1

\ DACC-IMR (read-only)
: DACC-IMR_TXRDY0   %1 0 lshift DACC-IMR bis! ;  \ DACC-IMR_TXRDY0    Transmit Ready Interrupt Mask of channel 0
: DACC-IMR_TXRDY1   %1 1 lshift DACC-IMR bis! ;  \ DACC-IMR_TXRDY1    Transmit Ready Interrupt Mask of channel 1
: DACC-IMR_EOC0   %1 4 lshift DACC-IMR bis! ;  \ DACC-IMR_EOC0    End of Conversion Interrupt Mask of channel 0
: DACC-IMR_EOC1   %1 5 lshift DACC-IMR bis! ;  \ DACC-IMR_EOC1    End of Conversion Interrupt Mask of channel 1

\ DACC-ISR (read-only)
: DACC-ISR_TXRDY0   %1 0 lshift DACC-ISR bis! ;  \ DACC-ISR_TXRDY0    Transmit Ready Interrupt Flag of channel 0
: DACC-ISR_TXRDY1   %1 1 lshift DACC-ISR bis! ;  \ DACC-ISR_TXRDY1    Transmit Ready Interrupt Flag of channel 1
: DACC-ISR_EOC0   %1 4 lshift DACC-ISR bis! ;  \ DACC-ISR_EOC0    End of Conversion Interrupt Flag of channel 0
: DACC-ISR_EOC1   %1 5 lshift DACC-ISR bis! ;  \ DACC-ISR_EOC1    End of Conversion Interrupt Flag of channel 1

\ DACC-ACR ()
: DACC-ACR_IBCTLCH0   ( %XX -- ) 0 lshift DACC-ACR bis! ;  \ DACC-ACR_IBCTLCH0    Analog Output Current Control
: DACC-ACR_IBCTLCH1   ( %XX -- ) 2 lshift DACC-ACR bis! ;  \ DACC-ACR_IBCTLCH1    Analog Output Current Control

\ DACC-WPMR ()
: DACC-WPMR_WPEN   %1 0 lshift DACC-WPMR bis! ;  \ DACC-WPMR_WPEN    Write Protection Enable
: DACC-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift DACC-WPMR bis! ;  \ DACC-WPMR_WPKEY    Write Protect Key

\ DACC-WPSR (read-only)
: DACC-WPSR_WPVS   %1 0 lshift DACC-WPSR bis! ;  \ DACC-WPSR_WPVS    Write Protection Violation Status
: DACC-WPSR_WPVSRC   ( %XXXXXXXX -- ) 8 lshift DACC-WPSR bis! ;  \ DACC-WPSR_WPVSRC    Write Protection Violation Source

\ EFC-EEFC_FMR ()
: EFC-EEFC_FMR_FRDY   %1 0 lshift EFC-EEFC_FMR bis! ;  \ EFC-EEFC_FMR_FRDY    Flash Ready Interrupt Enable
: EFC-EEFC_FMR_FWS   ( %XXXX -- ) 8 lshift EFC-EEFC_FMR bis! ;  \ EFC-EEFC_FMR_FWS    Flash Wait State
: EFC-EEFC_FMR_SCOD   %1 16 lshift EFC-EEFC_FMR bis! ;  \ EFC-EEFC_FMR_SCOD    Sequential Code Optimization Disable
: EFC-EEFC_FMR_CLOE   %1 26 lshift EFC-EEFC_FMR bis! ;  \ EFC-EEFC_FMR_CLOE    Code Loop Optimization Enable

\ EFC-EEFC_FCR (write-only)
: EFC-EEFC_FCR_FCMD   ( %XXXXXXXX -- ) 0 lshift EFC-EEFC_FCR bis! ;  \ EFC-EEFC_FCR_FCMD    Flash Command
: EFC-EEFC_FCR_FARG   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift EFC-EEFC_FCR bis! ;  \ EFC-EEFC_FCR_FARG    Flash Command Argument
: EFC-EEFC_FCR_FKEY   ( %XXXXXXXX -- ) 24 lshift EFC-EEFC_FCR bis! ;  \ EFC-EEFC_FCR_FKEY    Flash Writing Protection Key

\ EFC-EEFC_FSR (read-only)
: EFC-EEFC_FSR_FRDY   %1 0 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_FRDY    Flash Ready Status cleared when Flash is busy
: EFC-EEFC_FSR_FCMDE   %1 1 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_FCMDE    Flash Command Error Status cleared on read or by writing EEFC_FCR
: EFC-EEFC_FSR_FLOCKE   %1 2 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_FLOCKE    Flash Lock Error Status cleared on read
: EFC-EEFC_FSR_FLERR   %1 3 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_FLERR    Flash Error Status cleared when a programming operation starts
: EFC-EEFC_FSR_UECCELSB   %1 16 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_UECCELSB    Unique ECC Error on LSB Part of the Memory Flash Data Bus cleared on read
: EFC-EEFC_FSR_MECCELSB   %1 17 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_MECCELSB    Multiple ECC Error on LSB Part of the Memory Flash Data Bus cleared on read
: EFC-EEFC_FSR_UECCEMSB   %1 18 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_UECCEMSB    Unique ECC Error on MSB Part of the Memory Flash Data Bus cleared on read
: EFC-EEFC_FSR_MECCEMSB   %1 19 lshift EFC-EEFC_FSR bis! ;  \ EFC-EEFC_FSR_MECCEMSB    Multiple ECC Error on MSB Part of the Memory Flash Data Bus cleared on read

\ EFC-EEFC_FRR (read-only)
: EFC-EEFC_FRR_FVALUE   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift EFC-EEFC_FRR bis! ;  \ EFC-EEFC_FRR_FVALUE    Flash Result Value

\ EFC-EEFC_WPMR ()
: EFC-EEFC_WPMR_WPEN   %1 0 lshift EFC-EEFC_WPMR bis! ;  \ EFC-EEFC_WPMR_WPEN    Write Protection Enable
: EFC-EEFC_WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift EFC-EEFC_WPMR bis! ;  \ EFC-EEFC_WPMR_WPKEY    Write Protection Key

\ GMAC-NCR ()
: GMAC-NCR_LBL   %1 1 lshift GMAC-NCR bis! ;  \ GMAC-NCR_LBL    Loop Back Local
: GMAC-NCR_RXEN   %1 2 lshift GMAC-NCR bis! ;  \ GMAC-NCR_RXEN    Receive Enable
: GMAC-NCR_TXEN   %1 3 lshift GMAC-NCR bis! ;  \ GMAC-NCR_TXEN    Transmit Enable
: GMAC-NCR_MPE   %1 4 lshift GMAC-NCR bis! ;  \ GMAC-NCR_MPE    Management Port Enable
: GMAC-NCR_CLRSTAT   %1 5 lshift GMAC-NCR bis! ;  \ GMAC-NCR_CLRSTAT    Clear Statistics Registers
: GMAC-NCR_INCSTAT   %1 6 lshift GMAC-NCR bis! ;  \ GMAC-NCR_INCSTAT    Increment Statistics Registers
: GMAC-NCR_WESTAT   %1 7 lshift GMAC-NCR bis! ;  \ GMAC-NCR_WESTAT    Write Enable for Statistics Registers
: GMAC-NCR_BP   %1 8 lshift GMAC-NCR bis! ;  \ GMAC-NCR_BP    Back pressure
: GMAC-NCR_TSTART   %1 9 lshift GMAC-NCR bis! ;  \ GMAC-NCR_TSTART    Start Transmission
: GMAC-NCR_THALT   %1 10 lshift GMAC-NCR bis! ;  \ GMAC-NCR_THALT    Transmit Halt
: GMAC-NCR_TXPF   %1 11 lshift GMAC-NCR bis! ;  \ GMAC-NCR_TXPF    Transmit Pause Frame
: GMAC-NCR_TXZQPF   %1 12 lshift GMAC-NCR bis! ;  \ GMAC-NCR_TXZQPF    Transmit Zero Quantum Pause Frame
: GMAC-NCR_SRTSM   %1 15 lshift GMAC-NCR bis! ;  \ GMAC-NCR_SRTSM    Store Receive Time Stamp to Memory
: GMAC-NCR_ENPBPR   %1 16 lshift GMAC-NCR bis! ;  \ GMAC-NCR_ENPBPR    Enable PFC Priority-based Pause Reception
: GMAC-NCR_TXPBPF   %1 17 lshift GMAC-NCR bis! ;  \ GMAC-NCR_TXPBPF    Transmit PFC Priority-based Pause Frame
: GMAC-NCR_FNP   %1 18 lshift GMAC-NCR bis! ;  \ GMAC-NCR_FNP    Flush Next Packet

\ GMAC-NCFGR ()
: GMAC-NCFGR_SPD   %1 0 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_SPD    Speed
: GMAC-NCFGR_FD   %1 1 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_FD    Full Duplex
: GMAC-NCFGR_DNVLAN   %1 2 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_DNVLAN    Discard Non-VLAN FRAMES
: GMAC-NCFGR_JFRAME   %1 3 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_JFRAME    Jumbo Frame Size
: GMAC-NCFGR_CAF   %1 4 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_CAF    Copy All Frames
: GMAC-NCFGR_NBC   %1 5 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_NBC    No Broadcast
: GMAC-NCFGR_MTIHEN   %1 6 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_MTIHEN    Multicast Hash Enable
: GMAC-NCFGR_UNIHEN   %1 7 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_UNIHEN    Unicast Hash Enable
: GMAC-NCFGR_MAXFS   %1 8 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_MAXFS    1536 Maximum Frame Size
: GMAC-NCFGR_RTY   %1 12 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_RTY    Retry Test
: GMAC-NCFGR_PEN   %1 13 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_PEN    Pause Enable
: GMAC-NCFGR_RXBUFO   ( %XX -- ) 14 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_RXBUFO    Receive Buffer Offset
: GMAC-NCFGR_LFERD   %1 16 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_LFERD    Length Field Error Frame Discard
: GMAC-NCFGR_RFCS   %1 17 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_RFCS    Remove FCS
: GMAC-NCFGR_CLK   ( %XXX -- ) 18 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_CLK    MDC CLock Division
: GMAC-NCFGR_DBW   ( %XX -- ) 21 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_DBW    Data Bus Width
: GMAC-NCFGR_DCPF   %1 23 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_DCPF    Disable Copy of Pause Frames
: GMAC-NCFGR_RXCOEN   %1 24 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_RXCOEN    Receive Checksum Offload Enable
: GMAC-NCFGR_EFRHD   %1 25 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_EFRHD    Enable Frames Received in Half Duplex
: GMAC-NCFGR_IRXFCS   %1 26 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_IRXFCS    Ignore RX FCS
: GMAC-NCFGR_IPGSEN   %1 28 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_IPGSEN    IP Stretch Enable
: GMAC-NCFGR_RXBP   %1 29 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_RXBP    Receive Bad Preamble
: GMAC-NCFGR_IRXER   %1 30 lshift GMAC-NCFGR bis! ;  \ GMAC-NCFGR_IRXER    Ignore IPG GRXER

\ GMAC-NSR (read-only)
: GMAC-NSR_MDIO   %1 1 lshift GMAC-NSR bis! ;  \ GMAC-NSR_MDIO    MDIO Input Status
: GMAC-NSR_IDLE   %1 2 lshift GMAC-NSR bis! ;  \ GMAC-NSR_IDLE    PHY Management Logic Idle

\ GMAC-UR ()
: GMAC-UR_RMII   %1 0 lshift GMAC-UR bis! ;  \ GMAC-UR_RMII    Reduced MII Mode

\ GMAC-DCFGR ()
: GMAC-DCFGR_FBLDO   ( %XXXXX -- ) 0 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_FBLDO    Fixed Burst Length for DMA Data Operations:
: GMAC-DCFGR_ESMA   %1 6 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_ESMA    Endian Swap Mode Enable for Management Descriptor Accesses
: GMAC-DCFGR_ESPA   %1 7 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_ESPA    Endian Swap Mode Enable for Packet Data Accesses
: GMAC-DCFGR_RXBMS   ( %XX -- ) 8 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_RXBMS    Receiver Packet Buffer Memory Size Select
: GMAC-DCFGR_TXPBMS   %1 10 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_TXPBMS    Transmitter Packet Buffer Memory Size Select
: GMAC-DCFGR_TXCOEN   %1 11 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_TXCOEN    Transmitter Checksum Generation Offload Enable
: GMAC-DCFGR_DRBS   ( %XXXXXXXX -- ) 16 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_DRBS    DMA Receive Buffer Size
: GMAC-DCFGR_DDRP   %1 24 lshift GMAC-DCFGR bis! ;  \ GMAC-DCFGR_DDRP    DMA Discard Receive Packets

\ GMAC-TSR ()
: GMAC-TSR_UBR   %1 0 lshift GMAC-TSR bis! ;  \ GMAC-TSR_UBR    Used Bit Read
: GMAC-TSR_COL   %1 1 lshift GMAC-TSR bis! ;  \ GMAC-TSR_COL    Collision Occurred
: GMAC-TSR_RLE   %1 2 lshift GMAC-TSR bis! ;  \ GMAC-TSR_RLE    Retry Limit Exceeded
: GMAC-TSR_TXGO   %1 3 lshift GMAC-TSR bis! ;  \ GMAC-TSR_TXGO    Transmit Go
: GMAC-TSR_TFC   %1 4 lshift GMAC-TSR bis! ;  \ GMAC-TSR_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-TSR_TXCOMP   %1 5 lshift GMAC-TSR bis! ;  \ GMAC-TSR_TXCOMP    Transmit Complete
: GMAC-TSR_HRESP   %1 8 lshift GMAC-TSR bis! ;  \ GMAC-TSR_HRESP    HRESP Not OK

\ GMAC-RBQB ()
: GMAC-RBQB_ADDR  2 lshift GMAC-RBQB bis! ;  \ GMAC-RBQB_ADDR    Receive Buffer Queue Base Address

\ GMAC-TBQB ()
: GMAC-TBQB_ADDR  2 lshift GMAC-TBQB bis! ;  \ GMAC-TBQB_ADDR    Transmit Buffer Queue Base Address

\ GMAC-RSR ()
: GMAC-RSR_BNA   %1 0 lshift GMAC-RSR bis! ;  \ GMAC-RSR_BNA    Buffer Not Available
: GMAC-RSR_REC   %1 1 lshift GMAC-RSR bis! ;  \ GMAC-RSR_REC    Frame Received
: GMAC-RSR_RXOVR   %1 2 lshift GMAC-RSR bis! ;  \ GMAC-RSR_RXOVR    Receive Overrun
: GMAC-RSR_HNO   %1 3 lshift GMAC-RSR bis! ;  \ GMAC-RSR_HNO    HRESP Not OK

\ GMAC-ISR (read-only)
: GMAC-ISR_MFS   %1 0 lshift GMAC-ISR bis! ;  \ GMAC-ISR_MFS    Management Frame Sent
: GMAC-ISR_RCOMP   %1 1 lshift GMAC-ISR bis! ;  \ GMAC-ISR_RCOMP    Receive Complete
: GMAC-ISR_RXUBR   %1 2 lshift GMAC-ISR bis! ;  \ GMAC-ISR_RXUBR    RX Used Bit Read
: GMAC-ISR_TXUBR   %1 3 lshift GMAC-ISR bis! ;  \ GMAC-ISR_TXUBR    TX Used Bit Read
: GMAC-ISR_TUR   %1 4 lshift GMAC-ISR bis! ;  \ GMAC-ISR_TUR    Transmit Underrun
: GMAC-ISR_RLEX   %1 5 lshift GMAC-ISR bis! ;  \ GMAC-ISR_RLEX    Retry Limit Exceeded
: GMAC-ISR_TFC   %1 6 lshift GMAC-ISR bis! ;  \ GMAC-ISR_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-ISR_TCOMP   %1 7 lshift GMAC-ISR bis! ;  \ GMAC-ISR_TCOMP    Transmit Complete
: GMAC-ISR_ROVR   %1 10 lshift GMAC-ISR bis! ;  \ GMAC-ISR_ROVR    Receive Overrun
: GMAC-ISR_HRESP   %1 11 lshift GMAC-ISR bis! ;  \ GMAC-ISR_HRESP    HRESP Not OK
: GMAC-ISR_PFNZ   %1 12 lshift GMAC-ISR bis! ;  \ GMAC-ISR_PFNZ    Pause Frame with Non-zero Pause Quantum Received
: GMAC-ISR_PTZ   %1 13 lshift GMAC-ISR bis! ;  \ GMAC-ISR_PTZ    Pause Time Zero
: GMAC-ISR_PFTR   %1 14 lshift GMAC-ISR bis! ;  \ GMAC-ISR_PFTR    Pause Frame Transmitted
: GMAC-ISR_DRQFR   %1 18 lshift GMAC-ISR bis! ;  \ GMAC-ISR_DRQFR    PTP Delay Request Frame Received
: GMAC-ISR_SFR   %1 19 lshift GMAC-ISR bis! ;  \ GMAC-ISR_SFR    PTP Sync Frame Received
: GMAC-ISR_DRQFT   %1 20 lshift GMAC-ISR bis! ;  \ GMAC-ISR_DRQFT    PTP Delay Request Frame Transmitted
: GMAC-ISR_SFT   %1 21 lshift GMAC-ISR bis! ;  \ GMAC-ISR_SFT    PTP Sync Frame Transmitted
: GMAC-ISR_PDRQFR   %1 22 lshift GMAC-ISR bis! ;  \ GMAC-ISR_PDRQFR    PDelay Request Frame Received
: GMAC-ISR_PDRSFR   %1 23 lshift GMAC-ISR bis! ;  \ GMAC-ISR_PDRSFR    PDelay Response Frame Received
: GMAC-ISR_PDRQFT   %1 24 lshift GMAC-ISR bis! ;  \ GMAC-ISR_PDRQFT    PDelay Request Frame Transmitted
: GMAC-ISR_PDRSFT   %1 25 lshift GMAC-ISR bis! ;  \ GMAC-ISR_PDRSFT    PDelay Response Frame Transmitted
: GMAC-ISR_SRI   %1 26 lshift GMAC-ISR bis! ;  \ GMAC-ISR_SRI    TSU Seconds Register Increment
: GMAC-ISR_WOL   %1 28 lshift GMAC-ISR bis! ;  \ GMAC-ISR_WOL    Wake On LAN

\ GMAC-IER (write-only)
: GMAC-IER_MFS   %1 0 lshift GMAC-IER bis! ;  \ GMAC-IER_MFS    Management Frame Sent
: GMAC-IER_RCOMP   %1 1 lshift GMAC-IER bis! ;  \ GMAC-IER_RCOMP    Receive Complete
: GMAC-IER_RXUBR   %1 2 lshift GMAC-IER bis! ;  \ GMAC-IER_RXUBR    RX Used Bit Read
: GMAC-IER_TXUBR   %1 3 lshift GMAC-IER bis! ;  \ GMAC-IER_TXUBR    TX Used Bit Read
: GMAC-IER_TUR   %1 4 lshift GMAC-IER bis! ;  \ GMAC-IER_TUR    Transmit Underrun
: GMAC-IER_RLEX   %1 5 lshift GMAC-IER bis! ;  \ GMAC-IER_RLEX    Retry Limit Exceeded or Late Collision
: GMAC-IER_TFC   %1 6 lshift GMAC-IER bis! ;  \ GMAC-IER_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-IER_TCOMP   %1 7 lshift GMAC-IER bis! ;  \ GMAC-IER_TCOMP    Transmit Complete
: GMAC-IER_ROVR   %1 10 lshift GMAC-IER bis! ;  \ GMAC-IER_ROVR    Receive Overrun
: GMAC-IER_HRESP   %1 11 lshift GMAC-IER bis! ;  \ GMAC-IER_HRESP    HRESP Not OK
: GMAC-IER_PFNZ   %1 12 lshift GMAC-IER bis! ;  \ GMAC-IER_PFNZ    Pause Frame with Non-zero Pause Quantum Received
: GMAC-IER_PTZ   %1 13 lshift GMAC-IER bis! ;  \ GMAC-IER_PTZ    Pause Time Zero
: GMAC-IER_PFTR   %1 14 lshift GMAC-IER bis! ;  \ GMAC-IER_PFTR    Pause Frame Transmitted
: GMAC-IER_EXINT   %1 15 lshift GMAC-IER bis! ;  \ GMAC-IER_EXINT    External Interrupt
: GMAC-IER_DRQFR   %1 18 lshift GMAC-IER bis! ;  \ GMAC-IER_DRQFR    PTP Delay Request Frame Received
: GMAC-IER_SFR   %1 19 lshift GMAC-IER bis! ;  \ GMAC-IER_SFR    PTP Sync Frame Received
: GMAC-IER_DRQFT   %1 20 lshift GMAC-IER bis! ;  \ GMAC-IER_DRQFT    PTP Delay Request Frame Transmitted
: GMAC-IER_SFT   %1 21 lshift GMAC-IER bis! ;  \ GMAC-IER_SFT    PTP Sync Frame Transmitted
: GMAC-IER_PDRQFR   %1 22 lshift GMAC-IER bis! ;  \ GMAC-IER_PDRQFR    PDelay Request Frame Received
: GMAC-IER_PDRSFR   %1 23 lshift GMAC-IER bis! ;  \ GMAC-IER_PDRSFR    PDelay Response Frame Received
: GMAC-IER_PDRQFT   %1 24 lshift GMAC-IER bis! ;  \ GMAC-IER_PDRQFT    PDelay Request Frame Transmitted
: GMAC-IER_PDRSFT   %1 25 lshift GMAC-IER bis! ;  \ GMAC-IER_PDRSFT    PDelay Response Frame Transmitted
: GMAC-IER_SRI   %1 26 lshift GMAC-IER bis! ;  \ GMAC-IER_SRI    TSU Seconds Register Increment
: GMAC-IER_WOL   %1 28 lshift GMAC-IER bis! ;  \ GMAC-IER_WOL    Wake On LAN

\ GMAC-IDR (write-only)
: GMAC-IDR_MFS   %1 0 lshift GMAC-IDR bis! ;  \ GMAC-IDR_MFS    Management Frame Sent
: GMAC-IDR_RCOMP   %1 1 lshift GMAC-IDR bis! ;  \ GMAC-IDR_RCOMP    Receive Complete
: GMAC-IDR_RXUBR   %1 2 lshift GMAC-IDR bis! ;  \ GMAC-IDR_RXUBR    RX Used Bit Read
: GMAC-IDR_TXUBR   %1 3 lshift GMAC-IDR bis! ;  \ GMAC-IDR_TXUBR    TX Used Bit Read
: GMAC-IDR_TUR   %1 4 lshift GMAC-IDR bis! ;  \ GMAC-IDR_TUR    Transmit Underrun
: GMAC-IDR_RLEX   %1 5 lshift GMAC-IDR bis! ;  \ GMAC-IDR_RLEX    Retry Limit Exceeded or Late Collision
: GMAC-IDR_TFC   %1 6 lshift GMAC-IDR bis! ;  \ GMAC-IDR_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-IDR_TCOMP   %1 7 lshift GMAC-IDR bis! ;  \ GMAC-IDR_TCOMP    Transmit Complete
: GMAC-IDR_ROVR   %1 10 lshift GMAC-IDR bis! ;  \ GMAC-IDR_ROVR    Receive Overrun
: GMAC-IDR_HRESP   %1 11 lshift GMAC-IDR bis! ;  \ GMAC-IDR_HRESP    HRESP Not OK
: GMAC-IDR_PFNZ   %1 12 lshift GMAC-IDR bis! ;  \ GMAC-IDR_PFNZ    Pause Frame with Non-zero Pause Quantum Received
: GMAC-IDR_PTZ   %1 13 lshift GMAC-IDR bis! ;  \ GMAC-IDR_PTZ    Pause Time Zero
: GMAC-IDR_PFTR   %1 14 lshift GMAC-IDR bis! ;  \ GMAC-IDR_PFTR    Pause Frame Transmitted
: GMAC-IDR_EXINT   %1 15 lshift GMAC-IDR bis! ;  \ GMAC-IDR_EXINT    External Interrupt
: GMAC-IDR_DRQFR   %1 18 lshift GMAC-IDR bis! ;  \ GMAC-IDR_DRQFR    PTP Delay Request Frame Received
: GMAC-IDR_SFR   %1 19 lshift GMAC-IDR bis! ;  \ GMAC-IDR_SFR    PTP Sync Frame Received
: GMAC-IDR_DRQFT   %1 20 lshift GMAC-IDR bis! ;  \ GMAC-IDR_DRQFT    PTP Delay Request Frame Transmitted
: GMAC-IDR_SFT   %1 21 lshift GMAC-IDR bis! ;  \ GMAC-IDR_SFT    PTP Sync Frame Transmitted
: GMAC-IDR_PDRQFR   %1 22 lshift GMAC-IDR bis! ;  \ GMAC-IDR_PDRQFR    PDelay Request Frame Received
: GMAC-IDR_PDRSFR   %1 23 lshift GMAC-IDR bis! ;  \ GMAC-IDR_PDRSFR    PDelay Response Frame Received
: GMAC-IDR_PDRQFT   %1 24 lshift GMAC-IDR bis! ;  \ GMAC-IDR_PDRQFT    PDelay Request Frame Transmitted
: GMAC-IDR_PDRSFT   %1 25 lshift GMAC-IDR bis! ;  \ GMAC-IDR_PDRSFT    PDelay Response Frame Transmitted
: GMAC-IDR_SRI   %1 26 lshift GMAC-IDR bis! ;  \ GMAC-IDR_SRI    TSU Seconds Register Increment
: GMAC-IDR_WOL   %1 28 lshift GMAC-IDR bis! ;  \ GMAC-IDR_WOL    Wake On LAN

\ GMAC-IMR ()
: GMAC-IMR_MFS   %1 0 lshift GMAC-IMR bis! ;  \ GMAC-IMR_MFS    Management Frame Sent
: GMAC-IMR_RCOMP   %1 1 lshift GMAC-IMR bis! ;  \ GMAC-IMR_RCOMP    Receive Complete
: GMAC-IMR_RXUBR   %1 2 lshift GMAC-IMR bis! ;  \ GMAC-IMR_RXUBR    RX Used Bit Read
: GMAC-IMR_TXUBR   %1 3 lshift GMAC-IMR bis! ;  \ GMAC-IMR_TXUBR    TX Used Bit Read
: GMAC-IMR_TUR   %1 4 lshift GMAC-IMR bis! ;  \ GMAC-IMR_TUR    Transmit Underrun
: GMAC-IMR_RLEX   %1 5 lshift GMAC-IMR bis! ;  \ GMAC-IMR_RLEX    Retry Limit Exceeded
: GMAC-IMR_TFC   %1 6 lshift GMAC-IMR bis! ;  \ GMAC-IMR_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-IMR_TCOMP   %1 7 lshift GMAC-IMR bis! ;  \ GMAC-IMR_TCOMP    Transmit Complete
: GMAC-IMR_ROVR   %1 10 lshift GMAC-IMR bis! ;  \ GMAC-IMR_ROVR    Receive Overrun
: GMAC-IMR_HRESP   %1 11 lshift GMAC-IMR bis! ;  \ GMAC-IMR_HRESP    HRESP Not OK
: GMAC-IMR_PFNZ   %1 12 lshift GMAC-IMR bis! ;  \ GMAC-IMR_PFNZ    Pause Frame with Non-zero Pause Quantum Received
: GMAC-IMR_PTZ   %1 13 lshift GMAC-IMR bis! ;  \ GMAC-IMR_PTZ    Pause Time Zero
: GMAC-IMR_PFTR   %1 14 lshift GMAC-IMR bis! ;  \ GMAC-IMR_PFTR    Pause Frame Transmitted
: GMAC-IMR_EXINT   %1 15 lshift GMAC-IMR bis! ;  \ GMAC-IMR_EXINT    External Interrupt
: GMAC-IMR_DRQFR   %1 18 lshift GMAC-IMR bis! ;  \ GMAC-IMR_DRQFR    PTP Delay Request Frame Received
: GMAC-IMR_SFR   %1 19 lshift GMAC-IMR bis! ;  \ GMAC-IMR_SFR    PTP Sync Frame Received
: GMAC-IMR_DRQFT   %1 20 lshift GMAC-IMR bis! ;  \ GMAC-IMR_DRQFT    PTP Delay Request Frame Transmitted
: GMAC-IMR_SFT   %1 21 lshift GMAC-IMR bis! ;  \ GMAC-IMR_SFT    PTP Sync Frame Transmitted
: GMAC-IMR_PDRQFR   %1 22 lshift GMAC-IMR bis! ;  \ GMAC-IMR_PDRQFR    PDelay Request Frame Received
: GMAC-IMR_PDRSFR   %1 23 lshift GMAC-IMR bis! ;  \ GMAC-IMR_PDRSFR    PDelay Response Frame Received
: GMAC-IMR_PDRQFT   %1 24 lshift GMAC-IMR bis! ;  \ GMAC-IMR_PDRQFT    PDelay Request Frame Transmitted
: GMAC-IMR_PDRSFT   %1 25 lshift GMAC-IMR bis! ;  \ GMAC-IMR_PDRSFT    PDelay Response Frame Transmitted
: GMAC-IMR_SRI   %1 26 lshift GMAC-IMR bis! ;  \ GMAC-IMR_SRI    TSU Seconds Register Increment
: GMAC-IMR_WOL   %1 28 lshift GMAC-IMR bis! ;  \ GMAC-IMR_WOL    Wake On LAN

\ GMAC-MAN ()
: GMAC-MAN_DATA   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-MAN bis! ;  \ GMAC-MAN_DATA    PHY Data
: GMAC-MAN_WTN   ( %XX -- ) 16 lshift GMAC-MAN bis! ;  \ GMAC-MAN_WTN    Write Ten
: GMAC-MAN_REGA   ( %XXXXX -- ) 18 lshift GMAC-MAN bis! ;  \ GMAC-MAN_REGA    Register Address
: GMAC-MAN_PHYA   ( %XXXXX -- ) 23 lshift GMAC-MAN bis! ;  \ GMAC-MAN_PHYA    PHY Address
: GMAC-MAN_OP   ( %XX -- ) 28 lshift GMAC-MAN bis! ;  \ GMAC-MAN_OP    Operation
: GMAC-MAN_CLTTO   %1 30 lshift GMAC-MAN bis! ;  \ GMAC-MAN_CLTTO    Clause 22 Operation
: GMAC-MAN_WZO   %1 31 lshift GMAC-MAN bis! ;  \ GMAC-MAN_WZO    Write ZERO

\ GMAC-RPQ (read-only)
: GMAC-RPQ_RPQ   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-RPQ bis! ;  \ GMAC-RPQ_RPQ    Received Pause Quantum

\ GMAC-TPQ ()
: GMAC-TPQ_TPQ   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TPQ bis! ;  \ GMAC-TPQ_TPQ    Transmit Pause Quantum

\ GMAC-TPSF ()
: GMAC-TPSF_TPB1ADR   ( %XXXXXXXXXXX -- ) 0 lshift GMAC-TPSF bis! ;  \ GMAC-TPSF_TPB1ADR    Transmit Partial Store and Forward Address
: GMAC-TPSF_ENTXP   %1 31 lshift GMAC-TPSF bis! ;  \ GMAC-TPSF_ENTXP    Enable TX Partial Store and Forward Operation

\ GMAC-RPSF ()
: GMAC-RPSF_RPB1ADR   ( %XXXXXXXXXXX -- ) 0 lshift GMAC-RPSF bis! ;  \ GMAC-RPSF_RPB1ADR    Receive Partial Store and Forward Address
: GMAC-RPSF_ENRXP   %1 31 lshift GMAC-RPSF bis! ;  \ GMAC-RPSF_ENRXP    Enable RX Partial Store and Forward Operation

\ GMAC-RJFML ()
: GMAC-RJFML_FML   ( %XXXXXXXXXXXXXX -- ) 0 lshift GMAC-RJFML bis! ;  \ GMAC-RJFML_FML    Frame Max Length

\ GMAC-HRB ()
: GMAC-HRB_ADDR   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-HRB bis! ;  \ GMAC-HRB_ADDR    Hash Address

\ GMAC-HRT ()
: GMAC-HRT_ADDR   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-HRT bis! ;  \ GMAC-HRT_ADDR    Hash Address

\ GMAC-TIDM1 ()
: GMAC-TIDM1_TID   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TIDM1 bis! ;  \ GMAC-TIDM1_TID    Type ID Match 1
: GMAC-TIDM1_ENID1   %1 31 lshift GMAC-TIDM1 bis! ;  \ GMAC-TIDM1_ENID1    Enable Copying of TID Matched Frames

\ GMAC-TIDM2 ()
: GMAC-TIDM2_TID   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TIDM2 bis! ;  \ GMAC-TIDM2_TID    Type ID Match 2
: GMAC-TIDM2_ENID2   %1 31 lshift GMAC-TIDM2 bis! ;  \ GMAC-TIDM2_ENID2    Enable Copying of TID Matched Frames

\ GMAC-TIDM3 ()
: GMAC-TIDM3_TID   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TIDM3 bis! ;  \ GMAC-TIDM3_TID    Type ID Match 3
: GMAC-TIDM3_ENID3   %1 31 lshift GMAC-TIDM3 bis! ;  \ GMAC-TIDM3_ENID3    Enable Copying of TID Matched Frames

\ GMAC-TIDM4 ()
: GMAC-TIDM4_TID   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TIDM4 bis! ;  \ GMAC-TIDM4_TID    Type ID Match 4
: GMAC-TIDM4_ENID4   %1 31 lshift GMAC-TIDM4 bis! ;  \ GMAC-TIDM4_ENID4    Enable Copying of TID Matched Frames

\ GMAC-WOL ()
: GMAC-WOL_IP   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-WOL bis! ;  \ GMAC-WOL_IP    ARP Request IP Address
: GMAC-WOL_MAG   %1 16 lshift GMAC-WOL bis! ;  \ GMAC-WOL_MAG    Magic Packet Event Enable
: GMAC-WOL_ARP   %1 17 lshift GMAC-WOL bis! ;  \ GMAC-WOL_ARP    ARP Request IP Address
: GMAC-WOL_SA1   %1 18 lshift GMAC-WOL bis! ;  \ GMAC-WOL_SA1    Specific Address Register 1 Event Enable
: GMAC-WOL_MTI   %1 19 lshift GMAC-WOL bis! ;  \ GMAC-WOL_MTI    Multicast Hash Event Enable

\ GMAC-IPGS ()
: GMAC-IPGS_FL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-IPGS bis! ;  \ GMAC-IPGS_FL    Frame Length

\ GMAC-SVLAN ()
: GMAC-SVLAN_VLAN_TYPE   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-SVLAN bis! ;  \ GMAC-SVLAN_VLAN_TYPE    User Defined VLAN_TYPE Field
: GMAC-SVLAN_ESVLAN   %1 31 lshift GMAC-SVLAN bis! ;  \ GMAC-SVLAN_ESVLAN    Enable Stacked VLAN Processing Mode

\ GMAC-TPFCP ()
: GMAC-TPFCP_PEV   ( %XXXXXXXX -- ) 0 lshift GMAC-TPFCP bis! ;  \ GMAC-TPFCP_PEV    Priority Enable Vector
: GMAC-TPFCP_PQ   ( %XXXXXXXX -- ) 8 lshift GMAC-TPFCP bis! ;  \ GMAC-TPFCP_PQ    Pause Quantum

\ GMAC-SAMB1 ()
: GMAC-SAMB1_ADDR   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-SAMB1 bis! ;  \ GMAC-SAMB1_ADDR    Specific Address 1 Mask

\ GMAC-SAMT1 ()
: GMAC-SAMT1_ADDR   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-SAMT1 bis! ;  \ GMAC-SAMT1_ADDR    Specific Address 1 Mask

\ GMAC-NSC ()
: GMAC-NSC_NANOSEC  0 lshift GMAC-NSC bis! ;  \ GMAC-NSC_NANOSEC    1588 Timer Nanosecond Comparison Value

\ GMAC-SCL ()
: GMAC-SCL_SEC   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-SCL bis! ;  \ GMAC-SCL_SEC    1588 Timer Second Comparison Value

\ GMAC-SCH ()
: GMAC-SCH_SEC   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-SCH bis! ;  \ GMAC-SCH_SEC    1588 Timer Second Comparison Value

\ GMAC-EFTSH (read-only)
: GMAC-EFTSH_RUD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-EFTSH bis! ;  \ GMAC-EFTSH_RUD    Register Update

\ GMAC-EFRSH (read-only)
: GMAC-EFRSH_RUD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-EFRSH bis! ;  \ GMAC-EFRSH_RUD    Register Update

\ GMAC-PEFTSH (read-only)
: GMAC-PEFTSH_RUD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-PEFTSH bis! ;  \ GMAC-PEFTSH_RUD    Register Update

\ GMAC-PEFRSH (read-only)
: GMAC-PEFRSH_RUD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-PEFRSH bis! ;  \ GMAC-PEFRSH_RUD    Register Update

\ GMAC-OTLO (read-only)
: GMAC-OTLO_TXO   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-OTLO bis! ;  \ GMAC-OTLO_TXO    Transmitted Octets

\ GMAC-OTHI (read-only)
: GMAC-OTHI_TXO   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-OTHI bis! ;  \ GMAC-OTHI_TXO    Transmitted Octets

\ GMAC-FT (read-only)
: GMAC-FT_FTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-FT bis! ;  \ GMAC-FT_FTX    Frames Transmitted without Error

\ GMAC-BCFT (read-only)
: GMAC-BCFT_BFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-BCFT bis! ;  \ GMAC-BCFT_BFTX    Broadcast Frames Transmitted without Error

\ GMAC-MFT (read-only)
: GMAC-MFT_MFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-MFT bis! ;  \ GMAC-MFT_MFTX    Multicast Frames Transmitted without Error

\ GMAC-PFT (read-only)
: GMAC-PFT_PFTX   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-PFT bis! ;  \ GMAC-PFT_PFTX    Pause Frames Transmitted Register

\ GMAC-BFT64 (read-only)
: GMAC-BFT64_NFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-BFT64 bis! ;  \ GMAC-BFT64_NFTX    64 Byte Frames Transmitted without Error

\ GMAC-TBFT127 (read-only)
: GMAC-TBFT127_NFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFT127 bis! ;  \ GMAC-TBFT127_NFTX    65 to 127 Byte Frames Transmitted without Error

\ GMAC-TBFT255 (read-only)
: GMAC-TBFT255_NFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFT255 bis! ;  \ GMAC-TBFT255_NFTX    128 to 255 Byte Frames Transmitted without Error

\ GMAC-TBFT511 (read-only)
: GMAC-TBFT511_NFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFT511 bis! ;  \ GMAC-TBFT511_NFTX    256 to 511 Byte Frames Transmitted without Error

\ GMAC-TBFT1023 (read-only)
: GMAC-TBFT1023_NFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFT1023 bis! ;  \ GMAC-TBFT1023_NFTX    512 to 1023 Byte Frames Transmitted without Error

\ GMAC-TBFT1518 (read-only)
: GMAC-TBFT1518_NFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFT1518 bis! ;  \ GMAC-TBFT1518_NFTX    1024 to 1518 Byte Frames Transmitted without Error

\ GMAC-GTBFT1518 (read-only)
: GMAC-GTBFT1518_NFTX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-GTBFT1518 bis! ;  \ GMAC-GTBFT1518_NFTX    Greater than 1518 Byte Frames Transmitted without Error

\ GMAC-TUR (read-only)
: GMAC-TUR_TXUNR  0 lshift GMAC-TUR bis! ;  \ GMAC-TUR_TXUNR    Transmit Underruns

\ GMAC-SCF (read-only)
: GMAC-SCF_SCOL  0 lshift GMAC-SCF bis! ;  \ GMAC-SCF_SCOL    Single Collision

\ GMAC-MCF (read-only)
: GMAC-MCF_MCOL  0 lshift GMAC-MCF bis! ;  \ GMAC-MCF_MCOL    Multiple Collision

\ GMAC-EC (read-only)
: GMAC-EC_XCOL  0 lshift GMAC-EC bis! ;  \ GMAC-EC_XCOL    Excessive Collisions

\ GMAC-LC (read-only)
: GMAC-LC_LCOL  0 lshift GMAC-LC bis! ;  \ GMAC-LC_LCOL    Late Collisions

\ GMAC-DTF (read-only)
: GMAC-DTF_DEFT  0 lshift GMAC-DTF bis! ;  \ GMAC-DTF_DEFT    Deferred Transmission

\ GMAC-CSE (read-only)
: GMAC-CSE_CSR  0 lshift GMAC-CSE bis! ;  \ GMAC-CSE_CSR    Carrier Sense Error

\ GMAC-ORLO (read-only)
: GMAC-ORLO_RXO   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ORLO bis! ;  \ GMAC-ORLO_RXO    Received Octets

\ GMAC-ORHI (read-only)
: GMAC-ORHI_RXO   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ORHI bis! ;  \ GMAC-ORHI_RXO    Received Octets

\ GMAC-FR (read-only)
: GMAC-FR_FRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-FR bis! ;  \ GMAC-FR_FRX    Frames Received without Error

\ GMAC-BCFR (read-only)
: GMAC-BCFR_BFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-BCFR bis! ;  \ GMAC-BCFR_BFRX    Broadcast Frames Received without Error

\ GMAC-MFR (read-only)
: GMAC-MFR_MFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-MFR bis! ;  \ GMAC-MFR_MFRX    Multicast Frames Received without Error

\ GMAC-PFR (read-only)
: GMAC-PFR_PFRX   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-PFR bis! ;  \ GMAC-PFR_PFRX    Pause Frames Received Register

\ GMAC-BFR64 (read-only)
: GMAC-BFR64_NFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-BFR64 bis! ;  \ GMAC-BFR64_NFRX    64 Byte Frames Received without Error

\ GMAC-TBFR127 (read-only)
: GMAC-TBFR127_NFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFR127 bis! ;  \ GMAC-TBFR127_NFRX    65 to 127 Byte Frames Received without Error

\ GMAC-TBFR255 (read-only)
: GMAC-TBFR255_NFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFR255 bis! ;  \ GMAC-TBFR255_NFRX    128 to 255 Byte Frames Received without Error

\ GMAC-TBFR511 (read-only)
: GMAC-TBFR511_NFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFR511 bis! ;  \ GMAC-TBFR511_NFRX    256 to 511 Byte Frames Received without Error

\ GMAC-TBFR1023 (read-only)
: GMAC-TBFR1023_NFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFR1023 bis! ;  \ GMAC-TBFR1023_NFRX    512 to 1023 Byte Frames Received without Error

\ GMAC-TBFR1518 (read-only)
: GMAC-TBFR1518_NFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TBFR1518 bis! ;  \ GMAC-TBFR1518_NFRX    1024 to 1518 Byte Frames Received without Error

\ GMAC-TMXBFR (read-only)
: GMAC-TMXBFR_NFRX   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TMXBFR bis! ;  \ GMAC-TMXBFR_NFRX    1519 to Maximum Byte Frames Received without Error

\ GMAC-UFR (read-only)
: GMAC-UFR_UFRX  0 lshift GMAC-UFR bis! ;  \ GMAC-UFR_UFRX    Undersize Frames Received

\ GMAC-OFR (read-only)
: GMAC-OFR_OFRX  0 lshift GMAC-OFR bis! ;  \ GMAC-OFR_OFRX    Oversized Frames Received

\ GMAC-JR (read-only)
: GMAC-JR_JRX  0 lshift GMAC-JR bis! ;  \ GMAC-JR_JRX    Jabbers Received

\ GMAC-FCSE (read-only)
: GMAC-FCSE_FCKR  0 lshift GMAC-FCSE bis! ;  \ GMAC-FCSE_FCKR    Frame Check Sequence Errors

\ GMAC-LFFE (read-only)
: GMAC-LFFE_LFER  0 lshift GMAC-LFFE bis! ;  \ GMAC-LFFE_LFER    Length Field Frame Errors

\ GMAC-RSE (read-only)
: GMAC-RSE_RXSE  0 lshift GMAC-RSE bis! ;  \ GMAC-RSE_RXSE    Receive Symbol Errors

\ GMAC-AE (read-only)
: GMAC-AE_AER  0 lshift GMAC-AE bis! ;  \ GMAC-AE_AER    Alignment Errors

\ GMAC-RRE (read-only)
: GMAC-RRE_RXRER  0 lshift GMAC-RRE bis! ;  \ GMAC-RRE_RXRER    Receive Resource Errors

\ GMAC-ROE (read-only)
: GMAC-ROE_RXOVR  0 lshift GMAC-ROE bis! ;  \ GMAC-ROE_RXOVR    Receive Overruns

\ GMAC-IHCE (read-only)
: GMAC-IHCE_HCKER   ( %XXXXXXXX -- ) 0 lshift GMAC-IHCE bis! ;  \ GMAC-IHCE_HCKER    IP Header Checksum Errors

\ GMAC-TCE (read-only)
: GMAC-TCE_TCKER   ( %XXXXXXXX -- ) 0 lshift GMAC-TCE bis! ;  \ GMAC-TCE_TCKER    TCP Checksum Errors

\ GMAC-UCE (read-only)
: GMAC-UCE_UCKER   ( %XXXXXXXX -- ) 0 lshift GMAC-UCE bis! ;  \ GMAC-UCE_UCKER    UDP Checksum Errors

\ GMAC-TISUBN ()
: GMAC-TISUBN_LSBTIR   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TISUBN bis! ;  \ GMAC-TISUBN_LSBTIR    Lower Significant Bits of Timer Increment Register

\ GMAC-TSH ()
: GMAC-TSH_TCS   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TSH bis! ;  \ GMAC-TSH_TCS    Timer Count in Seconds

\ GMAC-TSL ()
: GMAC-TSL_TCS   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-TSL bis! ;  \ GMAC-TSL_TCS    Timer Count in Seconds

\ GMAC-TN ()
: GMAC-TN_TNS  0 lshift GMAC-TN bis! ;  \ GMAC-TN_TNS    Timer Count in Nanoseconds

\ GMAC-TA (write-only)
: GMAC-TA_ITDT  0 lshift GMAC-TA bis! ;  \ GMAC-TA_ITDT    Increment/Decrement
: GMAC-TA_ADJ   %1 31 lshift GMAC-TA bis! ;  \ GMAC-TA_ADJ    Adjust 1588 Timer

\ GMAC-TI ()
: GMAC-TI_CNS   ( %XXXXXXXX -- ) 0 lshift GMAC-TI bis! ;  \ GMAC-TI_CNS    Count Nanoseconds
: GMAC-TI_ACNS   ( %XXXXXXXX -- ) 8 lshift GMAC-TI bis! ;  \ GMAC-TI_ACNS    Alternative Count Nanoseconds
: GMAC-TI_NIT   ( %XXXXXXXX -- ) 16 lshift GMAC-TI bis! ;  \ GMAC-TI_NIT    Number of Increments

\ GMAC-EFTSL (read-only)
: GMAC-EFTSL_RUD   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-EFTSL bis! ;  \ GMAC-EFTSL_RUD    Register Update

\ GMAC-EFTN (read-only)
: GMAC-EFTN_RUD  0 lshift GMAC-EFTN bis! ;  \ GMAC-EFTN_RUD    Register Update

\ GMAC-EFRSL (read-only)
: GMAC-EFRSL_RUD   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-EFRSL bis! ;  \ GMAC-EFRSL_RUD    Register Update

\ GMAC-EFRN (read-only)
: GMAC-EFRN_RUD  0 lshift GMAC-EFRN bis! ;  \ GMAC-EFRN_RUD    Register Update

\ GMAC-PEFTSL (read-only)
: GMAC-PEFTSL_RUD   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-PEFTSL bis! ;  \ GMAC-PEFTSL_RUD    Register Update

\ GMAC-PEFTN (read-only)
: GMAC-PEFTN_RUD  0 lshift GMAC-PEFTN bis! ;  \ GMAC-PEFTN_RUD    Register Update

\ GMAC-PEFRSL (read-only)
: GMAC-PEFRSL_RUD   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-PEFRSL bis! ;  \ GMAC-PEFRSL_RUD    Register Update

\ GMAC-PEFRN (read-only)
: GMAC-PEFRN_RUD  0 lshift GMAC-PEFRN bis! ;  \ GMAC-PEFRN_RUD    Register Update

\ GMAC-ISRPQ[%s] (read-only)
: GMAC-ISRPQ[%s]_RCOMP   %1 1 lshift GMAC-ISRPQ[%s] bis! ;  \ GMAC-ISRPQ[%s]_RCOMP    Receive Complete
: GMAC-ISRPQ[%s]_RXUBR   %1 2 lshift GMAC-ISRPQ[%s] bis! ;  \ GMAC-ISRPQ[%s]_RXUBR    RX Used Bit Read
: GMAC-ISRPQ[%s]_RLEX   %1 5 lshift GMAC-ISRPQ[%s] bis! ;  \ GMAC-ISRPQ[%s]_RLEX    Retry Limit Exceeded or Late Collision
: GMAC-ISRPQ[%s]_TFC   %1 6 lshift GMAC-ISRPQ[%s] bis! ;  \ GMAC-ISRPQ[%s]_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-ISRPQ[%s]_TCOMP   %1 7 lshift GMAC-ISRPQ[%s] bis! ;  \ GMAC-ISRPQ[%s]_TCOMP    Transmit Complete
: GMAC-ISRPQ[%s]_ROVR   %1 10 lshift GMAC-ISRPQ[%s] bis! ;  \ GMAC-ISRPQ[%s]_ROVR    Receive Overrun
: GMAC-ISRPQ[%s]_HRESP   %1 11 lshift GMAC-ISRPQ[%s] bis! ;  \ GMAC-ISRPQ[%s]_HRESP    HRESP Not OK

\ GMAC-TBQBAPQ[%s] ()
: GMAC-TBQBAPQ[%s]_TXBQBA  2 lshift GMAC-TBQBAPQ[%s] bis! ;  \ GMAC-TBQBAPQ[%s]_TXBQBA    Transmit Buffer Queue Base Address

\ GMAC-RBQBAPQ[%s] ()
: GMAC-RBQBAPQ[%s]_RXBQBA  2 lshift GMAC-RBQBAPQ[%s] bis! ;  \ GMAC-RBQBAPQ[%s]_RXBQBA    Receive Buffer Queue Base Address

\ GMAC-RBSRPQ[%s] ()
: GMAC-RBSRPQ[%s]_RBS   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-RBSRPQ[%s] bis! ;  \ GMAC-RBSRPQ[%s]_RBS    Receive Buffer Size

\ GMAC-CBSCR ()
: GMAC-CBSCR_QBE   %1 0 lshift GMAC-CBSCR bis! ;  \ GMAC-CBSCR_QBE    Queue B CBS Enable
: GMAC-CBSCR_QAE   %1 1 lshift GMAC-CBSCR bis! ;  \ GMAC-CBSCR_QAE    Queue A CBS Enable

\ GMAC-CBSISQA ()
: GMAC-CBSISQA_IS   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-CBSISQA bis! ;  \ GMAC-CBSISQA_IS    IdleSlope

\ GMAC-CBSISQB ()
: GMAC-CBSISQB_IS   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-CBSISQB bis! ;  \ GMAC-CBSISQB_IS    IdleSlope

\ GMAC-ST1RPQ[%s] ()
: GMAC-ST1RPQ[%s]_QNB   ( %XXX -- ) 0 lshift GMAC-ST1RPQ[%s] bis! ;  \ GMAC-ST1RPQ[%s]_QNB    Queue Number 0-2
: GMAC-ST1RPQ[%s]_DSTCM   ( %XXXXXXXX -- ) 4 lshift GMAC-ST1RPQ[%s] bis! ;  \ GMAC-ST1RPQ[%s]_DSTCM    Differentiated Services or Traffic Class Match
: GMAC-ST1RPQ[%s]_UDPM   ( %XXXXXXXXXXXXXXXX -- ) 12 lshift GMAC-ST1RPQ[%s] bis! ;  \ GMAC-ST1RPQ[%s]_UDPM    UDP Port Match
: GMAC-ST1RPQ[%s]_DSTCE   %1 28 lshift GMAC-ST1RPQ[%s] bis! ;  \ GMAC-ST1RPQ[%s]_DSTCE    Differentiated Services or Traffic Class Match Enable
: GMAC-ST1RPQ[%s]_UDPE   %1 29 lshift GMAC-ST1RPQ[%s] bis! ;  \ GMAC-ST1RPQ[%s]_UDPE    UDP Port Match Enable

\ GMAC-ST2RPQ[%s] ()
: GMAC-ST2RPQ[%s]_QNB   ( %XXX -- ) 0 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_QNB    Queue Number 0-2
: GMAC-ST2RPQ[%s]_VLANP   ( %XXX -- ) 4 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_VLANP    VLAN Priority
: GMAC-ST2RPQ[%s]_VLANE   %1 8 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_VLANE    VLAN Enable
: GMAC-ST2RPQ[%s]_I2ETH   ( %XXX -- ) 9 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_I2ETH    Index of Screening Type 2 EtherType register x
: GMAC-ST2RPQ[%s]_ETHE   %1 12 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_ETHE    EtherType Enable
: GMAC-ST2RPQ[%s]_COMPA   ( %XXXXX -- ) 13 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_COMPA    Index of Screening Type 2 Compare Word 0/Word 1 register x
: GMAC-ST2RPQ[%s]_COMPAE   %1 18 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_COMPAE    Compare A Enable
: GMAC-ST2RPQ[%s]_COMPB   ( %XXXXX -- ) 19 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_COMPB    Index of Screening Type 2 Compare Word 0/Word 1 register x
: GMAC-ST2RPQ[%s]_COMPBE   %1 24 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_COMPBE    Compare B Enable
: GMAC-ST2RPQ[%s]_COMPC   ( %XXXXX -- ) 25 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_COMPC    Index of Screening Type 2 Compare Word 0/Word 1 register x
: GMAC-ST2RPQ[%s]_COMPCE   %1 30 lshift GMAC-ST2RPQ[%s] bis! ;  \ GMAC-ST2RPQ[%s]_COMPCE    Compare C Enable

\ GMAC-IERPQ[%s] (write-only)
: GMAC-IERPQ[%s]_RCOMP   %1 1 lshift GMAC-IERPQ[%s] bis! ;  \ GMAC-IERPQ[%s]_RCOMP    Receive Complete
: GMAC-IERPQ[%s]_RXUBR   %1 2 lshift GMAC-IERPQ[%s] bis! ;  \ GMAC-IERPQ[%s]_RXUBR    RX Used Bit Read
: GMAC-IERPQ[%s]_RLEX   %1 5 lshift GMAC-IERPQ[%s] bis! ;  \ GMAC-IERPQ[%s]_RLEX    Retry Limit Exceeded or Late Collision
: GMAC-IERPQ[%s]_TFC   %1 6 lshift GMAC-IERPQ[%s] bis! ;  \ GMAC-IERPQ[%s]_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-IERPQ[%s]_TCOMP   %1 7 lshift GMAC-IERPQ[%s] bis! ;  \ GMAC-IERPQ[%s]_TCOMP    Transmit Complete
: GMAC-IERPQ[%s]_ROVR   %1 10 lshift GMAC-IERPQ[%s] bis! ;  \ GMAC-IERPQ[%s]_ROVR    Receive Overrun
: GMAC-IERPQ[%s]_HRESP   %1 11 lshift GMAC-IERPQ[%s] bis! ;  \ GMAC-IERPQ[%s]_HRESP    HRESP Not OK

\ GMAC-IDRPQ[%s] (write-only)
: GMAC-IDRPQ[%s]_RCOMP   %1 1 lshift GMAC-IDRPQ[%s] bis! ;  \ GMAC-IDRPQ[%s]_RCOMP    Receive Complete
: GMAC-IDRPQ[%s]_RXUBR   %1 2 lshift GMAC-IDRPQ[%s] bis! ;  \ GMAC-IDRPQ[%s]_RXUBR    RX Used Bit Read
: GMAC-IDRPQ[%s]_RLEX   %1 5 lshift GMAC-IDRPQ[%s] bis! ;  \ GMAC-IDRPQ[%s]_RLEX    Retry Limit Exceeded or Late Collision
: GMAC-IDRPQ[%s]_TFC   %1 6 lshift GMAC-IDRPQ[%s] bis! ;  \ GMAC-IDRPQ[%s]_TFC    Transmit Frame Corruption Due to AHB Error
: GMAC-IDRPQ[%s]_TCOMP   %1 7 lshift GMAC-IDRPQ[%s] bis! ;  \ GMAC-IDRPQ[%s]_TCOMP    Transmit Complete
: GMAC-IDRPQ[%s]_ROVR   %1 10 lshift GMAC-IDRPQ[%s] bis! ;  \ GMAC-IDRPQ[%s]_ROVR    Receive Overrun
: GMAC-IDRPQ[%s]_HRESP   %1 11 lshift GMAC-IDRPQ[%s] bis! ;  \ GMAC-IDRPQ[%s]_HRESP    HRESP Not OK

\ GMAC-IMRPQ[%s] ()
: GMAC-IMRPQ[%s]_RCOMP   %1 1 lshift GMAC-IMRPQ[%s] bis! ;  \ GMAC-IMRPQ[%s]_RCOMP    Receive Complete
: GMAC-IMRPQ[%s]_RXUBR   %1 2 lshift GMAC-IMRPQ[%s] bis! ;  \ GMAC-IMRPQ[%s]_RXUBR    RX Used Bit Read
: GMAC-IMRPQ[%s]_RLEX   %1 5 lshift GMAC-IMRPQ[%s] bis! ;  \ GMAC-IMRPQ[%s]_RLEX    Retry Limit Exceeded or Late Collision
: GMAC-IMRPQ[%s]_AHB   %1 6 lshift GMAC-IMRPQ[%s] bis! ;  \ GMAC-IMRPQ[%s]_AHB    AHB Error
: GMAC-IMRPQ[%s]_TCOMP   %1 7 lshift GMAC-IMRPQ[%s] bis! ;  \ GMAC-IMRPQ[%s]_TCOMP    Transmit Complete
: GMAC-IMRPQ[%s]_ROVR   %1 10 lshift GMAC-IMRPQ[%s] bis! ;  \ GMAC-IMRPQ[%s]_ROVR    Receive Overrun
: GMAC-IMRPQ[%s]_HRESP   %1 11 lshift GMAC-IMRPQ[%s] bis! ;  \ GMAC-IMRPQ[%s]_HRESP    HRESP Not OK

\ GMAC-ST2ER[%s] ()
: GMAC-ST2ER[%s]_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2ER[%s] bis! ;  \ GMAC-ST2ER[%s]_COMPVAL    Ethertype Compare Value

\ GMAC-ST2CW00 ()
: GMAC-ST2CW00_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW00 bis! ;  \ GMAC-ST2CW00_MASKVAL    Mask Value
: GMAC-ST2CW00_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW00 bis! ;  \ GMAC-ST2CW00_COMPVAL    Compare Value

\ GMAC-ST2CW10 ()
: GMAC-ST2CW10_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW10 bis! ;  \ GMAC-ST2CW10_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW10_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW10 bis! ;  \ GMAC-ST2CW10_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW01 ()
: GMAC-ST2CW01_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW01 bis! ;  \ GMAC-ST2CW01_MASKVAL    Mask Value
: GMAC-ST2CW01_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW01 bis! ;  \ GMAC-ST2CW01_COMPVAL    Compare Value

\ GMAC-ST2CW11 ()
: GMAC-ST2CW11_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW11 bis! ;  \ GMAC-ST2CW11_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW11_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW11 bis! ;  \ GMAC-ST2CW11_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW02 ()
: GMAC-ST2CW02_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW02 bis! ;  \ GMAC-ST2CW02_MASKVAL    Mask Value
: GMAC-ST2CW02_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW02 bis! ;  \ GMAC-ST2CW02_COMPVAL    Compare Value

\ GMAC-ST2CW12 ()
: GMAC-ST2CW12_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW12 bis! ;  \ GMAC-ST2CW12_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW12_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW12 bis! ;  \ GMAC-ST2CW12_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW03 ()
: GMAC-ST2CW03_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW03 bis! ;  \ GMAC-ST2CW03_MASKVAL    Mask Value
: GMAC-ST2CW03_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW03 bis! ;  \ GMAC-ST2CW03_COMPVAL    Compare Value

\ GMAC-ST2CW13 ()
: GMAC-ST2CW13_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW13 bis! ;  \ GMAC-ST2CW13_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW13_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW13 bis! ;  \ GMAC-ST2CW13_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW04 ()
: GMAC-ST2CW04_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW04 bis! ;  \ GMAC-ST2CW04_MASKVAL    Mask Value
: GMAC-ST2CW04_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW04 bis! ;  \ GMAC-ST2CW04_COMPVAL    Compare Value

\ GMAC-ST2CW14 ()
: GMAC-ST2CW14_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW14 bis! ;  \ GMAC-ST2CW14_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW14_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW14 bis! ;  \ GMAC-ST2CW14_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW05 ()
: GMAC-ST2CW05_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW05 bis! ;  \ GMAC-ST2CW05_MASKVAL    Mask Value
: GMAC-ST2CW05_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW05 bis! ;  \ GMAC-ST2CW05_COMPVAL    Compare Value

\ GMAC-ST2CW15 ()
: GMAC-ST2CW15_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW15 bis! ;  \ GMAC-ST2CW15_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW15_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW15 bis! ;  \ GMAC-ST2CW15_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW06 ()
: GMAC-ST2CW06_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW06 bis! ;  \ GMAC-ST2CW06_MASKVAL    Mask Value
: GMAC-ST2CW06_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW06 bis! ;  \ GMAC-ST2CW06_COMPVAL    Compare Value

\ GMAC-ST2CW16 ()
: GMAC-ST2CW16_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW16 bis! ;  \ GMAC-ST2CW16_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW16_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW16 bis! ;  \ GMAC-ST2CW16_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW07 ()
: GMAC-ST2CW07_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW07 bis! ;  \ GMAC-ST2CW07_MASKVAL    Mask Value
: GMAC-ST2CW07_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW07 bis! ;  \ GMAC-ST2CW07_COMPVAL    Compare Value

\ GMAC-ST2CW17 ()
: GMAC-ST2CW17_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW17 bis! ;  \ GMAC-ST2CW17_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW17_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW17 bis! ;  \ GMAC-ST2CW17_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW08 ()
: GMAC-ST2CW08_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW08 bis! ;  \ GMAC-ST2CW08_MASKVAL    Mask Value
: GMAC-ST2CW08_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW08 bis! ;  \ GMAC-ST2CW08_COMPVAL    Compare Value

\ GMAC-ST2CW18 ()
: GMAC-ST2CW18_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW18 bis! ;  \ GMAC-ST2CW18_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW18_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW18 bis! ;  \ GMAC-ST2CW18_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW09 ()
: GMAC-ST2CW09_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW09 bis! ;  \ GMAC-ST2CW09_MASKVAL    Mask Value
: GMAC-ST2CW09_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW09 bis! ;  \ GMAC-ST2CW09_COMPVAL    Compare Value

\ GMAC-ST2CW19 ()
: GMAC-ST2CW19_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW19 bis! ;  \ GMAC-ST2CW19_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW19_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW19 bis! ;  \ GMAC-ST2CW19_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW010 ()
: GMAC-ST2CW010_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW010 bis! ;  \ GMAC-ST2CW010_MASKVAL    Mask Value
: GMAC-ST2CW010_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW010 bis! ;  \ GMAC-ST2CW010_COMPVAL    Compare Value

\ GMAC-ST2CW110 ()
: GMAC-ST2CW110_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW110 bis! ;  \ GMAC-ST2CW110_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW110_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW110 bis! ;  \ GMAC-ST2CW110_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW011 ()
: GMAC-ST2CW011_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW011 bis! ;  \ GMAC-ST2CW011_MASKVAL    Mask Value
: GMAC-ST2CW011_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW011 bis! ;  \ GMAC-ST2CW011_COMPVAL    Compare Value

\ GMAC-ST2CW111 ()
: GMAC-ST2CW111_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW111 bis! ;  \ GMAC-ST2CW111_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW111_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW111 bis! ;  \ GMAC-ST2CW111_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW012 ()
: GMAC-ST2CW012_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW012 bis! ;  \ GMAC-ST2CW012_MASKVAL    Mask Value
: GMAC-ST2CW012_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW012 bis! ;  \ GMAC-ST2CW012_COMPVAL    Compare Value

\ GMAC-ST2CW112 ()
: GMAC-ST2CW112_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW112 bis! ;  \ GMAC-ST2CW112_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW112_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW112 bis! ;  \ GMAC-ST2CW112_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW013 ()
: GMAC-ST2CW013_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW013 bis! ;  \ GMAC-ST2CW013_MASKVAL    Mask Value
: GMAC-ST2CW013_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW013 bis! ;  \ GMAC-ST2CW013_COMPVAL    Compare Value

\ GMAC-ST2CW113 ()
: GMAC-ST2CW113_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW113 bis! ;  \ GMAC-ST2CW113_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW113_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW113 bis! ;  \ GMAC-ST2CW113_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW014 ()
: GMAC-ST2CW014_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW014 bis! ;  \ GMAC-ST2CW014_MASKVAL    Mask Value
: GMAC-ST2CW014_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW014 bis! ;  \ GMAC-ST2CW014_COMPVAL    Compare Value

\ GMAC-ST2CW114 ()
: GMAC-ST2CW114_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW114 bis! ;  \ GMAC-ST2CW114_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW114_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW114 bis! ;  \ GMAC-ST2CW114_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW015 ()
: GMAC-ST2CW015_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW015 bis! ;  \ GMAC-ST2CW015_MASKVAL    Mask Value
: GMAC-ST2CW015_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW015 bis! ;  \ GMAC-ST2CW015_COMPVAL    Compare Value

\ GMAC-ST2CW115 ()
: GMAC-ST2CW115_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW115 bis! ;  \ GMAC-ST2CW115_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW115_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW115 bis! ;  \ GMAC-ST2CW115_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW016 ()
: GMAC-ST2CW016_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW016 bis! ;  \ GMAC-ST2CW016_MASKVAL    Mask Value
: GMAC-ST2CW016_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW016 bis! ;  \ GMAC-ST2CW016_COMPVAL    Compare Value

\ GMAC-ST2CW116 ()
: GMAC-ST2CW116_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW116 bis! ;  \ GMAC-ST2CW116_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW116_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW116 bis! ;  \ GMAC-ST2CW116_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW017 ()
: GMAC-ST2CW017_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW017 bis! ;  \ GMAC-ST2CW017_MASKVAL    Mask Value
: GMAC-ST2CW017_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW017 bis! ;  \ GMAC-ST2CW017_COMPVAL    Compare Value

\ GMAC-ST2CW117 ()
: GMAC-ST2CW117_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW117 bis! ;  \ GMAC-ST2CW117_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW117_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW117 bis! ;  \ GMAC-ST2CW117_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW018 ()
: GMAC-ST2CW018_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW018 bis! ;  \ GMAC-ST2CW018_MASKVAL    Mask Value
: GMAC-ST2CW018_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW018 bis! ;  \ GMAC-ST2CW018_COMPVAL    Compare Value

\ GMAC-ST2CW118 ()
: GMAC-ST2CW118_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW118 bis! ;  \ GMAC-ST2CW118_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW118_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW118 bis! ;  \ GMAC-ST2CW118_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW019 ()
: GMAC-ST2CW019_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW019 bis! ;  \ GMAC-ST2CW019_MASKVAL    Mask Value
: GMAC-ST2CW019_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW019 bis! ;  \ GMAC-ST2CW019_COMPVAL    Compare Value

\ GMAC-ST2CW119 ()
: GMAC-ST2CW119_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW119 bis! ;  \ GMAC-ST2CW119_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW119_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW119 bis! ;  \ GMAC-ST2CW119_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW020 ()
: GMAC-ST2CW020_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW020 bis! ;  \ GMAC-ST2CW020_MASKVAL    Mask Value
: GMAC-ST2CW020_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW020 bis! ;  \ GMAC-ST2CW020_COMPVAL    Compare Value

\ GMAC-ST2CW120 ()
: GMAC-ST2CW120_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW120 bis! ;  \ GMAC-ST2CW120_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW120_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW120 bis! ;  \ GMAC-ST2CW120_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW021 ()
: GMAC-ST2CW021_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW021 bis! ;  \ GMAC-ST2CW021_MASKVAL    Mask Value
: GMAC-ST2CW021_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW021 bis! ;  \ GMAC-ST2CW021_COMPVAL    Compare Value

\ GMAC-ST2CW121 ()
: GMAC-ST2CW121_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW121 bis! ;  \ GMAC-ST2CW121_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW121_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW121 bis! ;  \ GMAC-ST2CW121_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW022 ()
: GMAC-ST2CW022_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW022 bis! ;  \ GMAC-ST2CW022_MASKVAL    Mask Value
: GMAC-ST2CW022_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW022 bis! ;  \ GMAC-ST2CW022_COMPVAL    Compare Value

\ GMAC-ST2CW122 ()
: GMAC-ST2CW122_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW122 bis! ;  \ GMAC-ST2CW122_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW122_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW122 bis! ;  \ GMAC-ST2CW122_OFFSSTRT    Ethernet Frame Offset Start

\ GMAC-ST2CW023 ()
: GMAC-ST2CW023_MASKVAL   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift GMAC-ST2CW023 bis! ;  \ GMAC-ST2CW023_MASKVAL    Mask Value
: GMAC-ST2CW023_COMPVAL   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift GMAC-ST2CW023 bis! ;  \ GMAC-ST2CW023_COMPVAL    Compare Value

\ GMAC-ST2CW123 ()
: GMAC-ST2CW123_OFFSVAL   ( %XXXXXXX -- ) 0 lshift GMAC-ST2CW123 bis! ;  \ GMAC-ST2CW123_OFFSVAL    Offset Value in Bytes
: GMAC-ST2CW123_OFFSSTRT   ( %XX -- ) 7 lshift GMAC-ST2CW123 bis! ;  \ GMAC-ST2CW123_OFFSSTRT    Ethernet Frame Offset Start

\ GPBR-SYS_GPBR[%s] ()
: GPBR-SYS_GPBR[%s]_GPBR_VALUE   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift GPBR-SYS_GPBR[%s] bis! ;  \ GPBR-SYS_GPBR[%s]_GPBR_VALUE    Value of GPBR x

\ HSMCI-CR (write-only)
: HSMCI-CR_MCIEN   %1 0 lshift HSMCI-CR bis! ;  \ HSMCI-CR_MCIEN    Multi-Media Interface Enable
: HSMCI-CR_MCIDIS   %1 1 lshift HSMCI-CR bis! ;  \ HSMCI-CR_MCIDIS    Multi-Media Interface Disable
: HSMCI-CR_PWSEN   %1 2 lshift HSMCI-CR bis! ;  \ HSMCI-CR_PWSEN    Power Save Mode Enable
: HSMCI-CR_PWSDIS   %1 3 lshift HSMCI-CR bis! ;  \ HSMCI-CR_PWSDIS    Power Save Mode Disable
: HSMCI-CR_SWRST   %1 7 lshift HSMCI-CR bis! ;  \ HSMCI-CR_SWRST    Software Reset

\ HSMCI-MR ()
: HSMCI-MR_CLKDIV   ( %XXXXXXXX -- ) 0 lshift HSMCI-MR bis! ;  \ HSMCI-MR_CLKDIV    Clock Divider
: HSMCI-MR_PWSDIV   ( %XXX -- ) 8 lshift HSMCI-MR bis! ;  \ HSMCI-MR_PWSDIV    Power Saving Divider
: HSMCI-MR_RDPROOF   %1 11 lshift HSMCI-MR bis! ;  \ HSMCI-MR_RDPROOF    Read Proof Enable
: HSMCI-MR_WRPROOF   %1 12 lshift HSMCI-MR bis! ;  \ HSMCI-MR_WRPROOF    Write Proof Enable
: HSMCI-MR_FBYTE   %1 13 lshift HSMCI-MR bis! ;  \ HSMCI-MR_FBYTE    Force Byte Transfer
: HSMCI-MR_PADV   %1 14 lshift HSMCI-MR bis! ;  \ HSMCI-MR_PADV    Padding Value
: HSMCI-MR_CLKODD   %1 16 lshift HSMCI-MR bis! ;  \ HSMCI-MR_CLKODD    Clock divider is odd

\ HSMCI-DTOR ()
: HSMCI-DTOR_DTOCYC   ( %XXXX -- ) 0 lshift HSMCI-DTOR bis! ;  \ HSMCI-DTOR_DTOCYC    Data Timeout Cycle Number
: HSMCI-DTOR_DTOMUL   ( %XXX -- ) 4 lshift HSMCI-DTOR bis! ;  \ HSMCI-DTOR_DTOMUL    Data Timeout Multiplier

\ HSMCI-SDCR ()
: HSMCI-SDCR_SDCSEL   ( %XX -- ) 0 lshift HSMCI-SDCR bis! ;  \ HSMCI-SDCR_SDCSEL    SDCard/SDIO Slot
: HSMCI-SDCR_SDCBUS   ( %XX -- ) 6 lshift HSMCI-SDCR bis! ;  \ HSMCI-SDCR_SDCBUS    SDCard/SDIO Bus Width

\ HSMCI-ARGR ()
: HSMCI-ARGR_ARG   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift HSMCI-ARGR bis! ;  \ HSMCI-ARGR_ARG    Command Argument

\ HSMCI-CMDR (write-only)
: HSMCI-CMDR_CMDNB   ( %XXXXXX -- ) 0 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_CMDNB    Command Number
: HSMCI-CMDR_RSPTYP   ( %XX -- ) 6 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_RSPTYP    Response Type
: HSMCI-CMDR_SPCMD   ( %XXX -- ) 8 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_SPCMD    Special Command
: HSMCI-CMDR_OPDCMD   %1 11 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_OPDCMD    Open Drain Command
: HSMCI-CMDR_MAXLAT   %1 12 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_MAXLAT    Max Latency for Command to Response
: HSMCI-CMDR_TRCMD   ( %XX -- ) 16 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_TRCMD    Transfer Command
: HSMCI-CMDR_TRDIR   %1 18 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_TRDIR    Transfer Direction
: HSMCI-CMDR_TRTYP   ( %XXX -- ) 19 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_TRTYP    Transfer Type
: HSMCI-CMDR_IOSPCMD   ( %XX -- ) 24 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_IOSPCMD    SDIO Special Command
: HSMCI-CMDR_ATACS   %1 26 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_ATACS    ATA with Command Completion Signal
: HSMCI-CMDR_BOOT_ACK   %1 27 lshift HSMCI-CMDR bis! ;  \ HSMCI-CMDR_BOOT_ACK    Boot Operation Acknowledge

\ HSMCI-BLKR ()
: HSMCI-BLKR_BCNT   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift HSMCI-BLKR bis! ;  \ HSMCI-BLKR_BCNT    MMC/SDIO Block Count - SDIO Byte Count
: HSMCI-BLKR_BLKLEN   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift HSMCI-BLKR bis! ;  \ HSMCI-BLKR_BLKLEN    Data Block Length

\ HSMCI-CSTOR ()
: HSMCI-CSTOR_CSTOCYC   ( %XXXX -- ) 0 lshift HSMCI-CSTOR bis! ;  \ HSMCI-CSTOR_CSTOCYC    Completion Signal Timeout Cycle Number
: HSMCI-CSTOR_CSTOMUL   ( %XXX -- ) 4 lshift HSMCI-CSTOR bis! ;  \ HSMCI-CSTOR_CSTOMUL    Completion Signal Timeout Multiplier

\ HSMCI-RSPR[%s] (read-only)
: HSMCI-RSPR[%s]_RSP   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift HSMCI-RSPR[%s] bis! ;  \ HSMCI-RSPR[%s]_RSP    Response

\ HSMCI-RDR (read-only)
: HSMCI-RDR_DATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift HSMCI-RDR bis! ;  \ HSMCI-RDR_DATA    Data to Read

\ HSMCI-TDR (write-only)
: HSMCI-TDR_DATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift HSMCI-TDR bis! ;  \ HSMCI-TDR_DATA    Data to Write

\ HSMCI-SR (read-only)
: HSMCI-SR_CMDRDY   %1 0 lshift HSMCI-SR bis! ;  \ HSMCI-SR_CMDRDY    Command Ready cleared by writing in HSMCI_CMDR
: HSMCI-SR_RXRDY   %1 1 lshift HSMCI-SR bis! ;  \ HSMCI-SR_RXRDY    Receiver Ready cleared by reading HSMCI_RDR
: HSMCI-SR_TXRDY   %1 2 lshift HSMCI-SR bis! ;  \ HSMCI-SR_TXRDY    Transmit Ready cleared by writing in HSMCI_TDR
: HSMCI-SR_BLKE   %1 3 lshift HSMCI-SR bis! ;  \ HSMCI-SR_BLKE    Data Block Ended cleared on read
: HSMCI-SR_DTIP   %1 4 lshift HSMCI-SR bis! ;  \ HSMCI-SR_DTIP    Data Transfer in Progress cleared at the end of CRC16 calculation
: HSMCI-SR_NOTBUSY   %1 5 lshift HSMCI-SR bis! ;  \ HSMCI-SR_NOTBUSY    HSMCI Not Busy
: HSMCI-SR_SDIOIRQA   %1 8 lshift HSMCI-SR bis! ;  \ HSMCI-SR_SDIOIRQA    SDIO Interrupt for Slot A cleared on read
: HSMCI-SR_SDIOWAIT   %1 12 lshift HSMCI-SR bis! ;  \ HSMCI-SR_SDIOWAIT    SDIO Read Wait Operation Status
: HSMCI-SR_CSRCV   %1 13 lshift HSMCI-SR bis! ;  \ HSMCI-SR_CSRCV    CE-ATA Completion Signal Received cleared on read
: HSMCI-SR_RINDE   %1 16 lshift HSMCI-SR bis! ;  \ HSMCI-SR_RINDE    Response Index Error cleared by writing in HSMCI_CMDR
: HSMCI-SR_RDIRE   %1 17 lshift HSMCI-SR bis! ;  \ HSMCI-SR_RDIRE    Response Direction Error cleared by writing in HSMCI_CMDR
: HSMCI-SR_RCRCE   %1 18 lshift HSMCI-SR bis! ;  \ HSMCI-SR_RCRCE    Response CRC Error cleared by writing in HSMCI_CMDR
: HSMCI-SR_RENDE   %1 19 lshift HSMCI-SR bis! ;  \ HSMCI-SR_RENDE    Response End Bit Error cleared by writing in HSMCI_CMDR
: HSMCI-SR_RTOE   %1 20 lshift HSMCI-SR bis! ;  \ HSMCI-SR_RTOE    Response Time-out Error cleared by writing in HSMCI_CMDR
: HSMCI-SR_DCRCE   %1 21 lshift HSMCI-SR bis! ;  \ HSMCI-SR_DCRCE    Data CRC Error cleared on read
: HSMCI-SR_DTOE   %1 22 lshift HSMCI-SR bis! ;  \ HSMCI-SR_DTOE    Data Time-out Error cleared on read
: HSMCI-SR_CSTOE   %1 23 lshift HSMCI-SR bis! ;  \ HSMCI-SR_CSTOE    Completion Signal Time-out Error cleared on read
: HSMCI-SR_BLKOVRE   %1 24 lshift HSMCI-SR bis! ;  \ HSMCI-SR_BLKOVRE    DMA Block Overrun Error cleared on read
: HSMCI-SR_FIFOEMPTY   %1 26 lshift HSMCI-SR bis! ;  \ HSMCI-SR_FIFOEMPTY    FIFO empty flag
: HSMCI-SR_XFRDONE   %1 27 lshift HSMCI-SR bis! ;  \ HSMCI-SR_XFRDONE    Transfer Done flag
: HSMCI-SR_ACKRCV   %1 28 lshift HSMCI-SR bis! ;  \ HSMCI-SR_ACKRCV    Boot Operation Acknowledge Received cleared on read
: HSMCI-SR_ACKRCVE   %1 29 lshift HSMCI-SR bis! ;  \ HSMCI-SR_ACKRCVE    Boot Operation Acknowledge Error cleared on read
: HSMCI-SR_OVRE   %1 30 lshift HSMCI-SR bis! ;  \ HSMCI-SR_OVRE    Overrun if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0
: HSMCI-SR_UNRE   %1 31 lshift HSMCI-SR bis! ;  \ HSMCI-SR_UNRE    Underrun if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0

\ HSMCI-IER (write-only)
: HSMCI-IER_CMDRDY   %1 0 lshift HSMCI-IER bis! ;  \ HSMCI-IER_CMDRDY    Command Ready Interrupt Enable
: HSMCI-IER_RXRDY   %1 1 lshift HSMCI-IER bis! ;  \ HSMCI-IER_RXRDY    Receiver Ready Interrupt Enable
: HSMCI-IER_TXRDY   %1 2 lshift HSMCI-IER bis! ;  \ HSMCI-IER_TXRDY    Transmit Ready Interrupt Enable
: HSMCI-IER_BLKE   %1 3 lshift HSMCI-IER bis! ;  \ HSMCI-IER_BLKE    Data Block Ended Interrupt Enable
: HSMCI-IER_DTIP   %1 4 lshift HSMCI-IER bis! ;  \ HSMCI-IER_DTIP    Data Transfer in Progress Interrupt Enable
: HSMCI-IER_NOTBUSY   %1 5 lshift HSMCI-IER bis! ;  \ HSMCI-IER_NOTBUSY    Data Not Busy Interrupt Enable
: HSMCI-IER_SDIOIRQA   %1 8 lshift HSMCI-IER bis! ;  \ HSMCI-IER_SDIOIRQA    SDIO Interrupt for Slot A Interrupt Enable
: HSMCI-IER_SDIOWAIT   %1 12 lshift HSMCI-IER bis! ;  \ HSMCI-IER_SDIOWAIT    SDIO Read Wait Operation Status Interrupt Enable
: HSMCI-IER_CSRCV   %1 13 lshift HSMCI-IER bis! ;  \ HSMCI-IER_CSRCV    Completion Signal Received Interrupt Enable
: HSMCI-IER_RINDE   %1 16 lshift HSMCI-IER bis! ;  \ HSMCI-IER_RINDE    Response Index Error Interrupt Enable
: HSMCI-IER_RDIRE   %1 17 lshift HSMCI-IER bis! ;  \ HSMCI-IER_RDIRE    Response Direction Error Interrupt Enable
: HSMCI-IER_RCRCE   %1 18 lshift HSMCI-IER bis! ;  \ HSMCI-IER_RCRCE    Response CRC Error Interrupt Enable
: HSMCI-IER_RENDE   %1 19 lshift HSMCI-IER bis! ;  \ HSMCI-IER_RENDE    Response End Bit Error Interrupt Enable
: HSMCI-IER_RTOE   %1 20 lshift HSMCI-IER bis! ;  \ HSMCI-IER_RTOE    Response Time-out Error Interrupt Enable
: HSMCI-IER_DCRCE   %1 21 lshift HSMCI-IER bis! ;  \ HSMCI-IER_DCRCE    Data CRC Error Interrupt Enable
: HSMCI-IER_DTOE   %1 22 lshift HSMCI-IER bis! ;  \ HSMCI-IER_DTOE    Data Time-out Error Interrupt Enable
: HSMCI-IER_CSTOE   %1 23 lshift HSMCI-IER bis! ;  \ HSMCI-IER_CSTOE    Completion Signal Timeout Error Interrupt Enable
: HSMCI-IER_BLKOVRE   %1 24 lshift HSMCI-IER bis! ;  \ HSMCI-IER_BLKOVRE    DMA Block Overrun Error Interrupt Enable
: HSMCI-IER_FIFOEMPTY   %1 26 lshift HSMCI-IER bis! ;  \ HSMCI-IER_FIFOEMPTY    FIFO empty Interrupt enable
: HSMCI-IER_XFRDONE   %1 27 lshift HSMCI-IER bis! ;  \ HSMCI-IER_XFRDONE    Transfer Done Interrupt enable
: HSMCI-IER_ACKRCV   %1 28 lshift HSMCI-IER bis! ;  \ HSMCI-IER_ACKRCV    Boot Acknowledge Interrupt Enable
: HSMCI-IER_ACKRCVE   %1 29 lshift HSMCI-IER bis! ;  \ HSMCI-IER_ACKRCVE    Boot Acknowledge Error Interrupt Enable
: HSMCI-IER_OVRE   %1 30 lshift HSMCI-IER bis! ;  \ HSMCI-IER_OVRE    Overrun Interrupt Enable
: HSMCI-IER_UNRE   %1 31 lshift HSMCI-IER bis! ;  \ HSMCI-IER_UNRE    Underrun Interrupt Enable

\ HSMCI-IDR (write-only)
: HSMCI-IDR_CMDRDY   %1 0 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_CMDRDY    Command Ready Interrupt Disable
: HSMCI-IDR_RXRDY   %1 1 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_RXRDY    Receiver Ready Interrupt Disable
: HSMCI-IDR_TXRDY   %1 2 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_TXRDY    Transmit Ready Interrupt Disable
: HSMCI-IDR_BLKE   %1 3 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_BLKE    Data Block Ended Interrupt Disable
: HSMCI-IDR_DTIP   %1 4 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_DTIP    Data Transfer in Progress Interrupt Disable
: HSMCI-IDR_NOTBUSY   %1 5 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_NOTBUSY    Data Not Busy Interrupt Disable
: HSMCI-IDR_SDIOIRQA   %1 8 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_SDIOIRQA    SDIO Interrupt for Slot A Interrupt Disable
: HSMCI-IDR_SDIOWAIT   %1 12 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_SDIOWAIT    SDIO Read Wait Operation Status Interrupt Disable
: HSMCI-IDR_CSRCV   %1 13 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_CSRCV    Completion Signal received interrupt Disable
: HSMCI-IDR_RINDE   %1 16 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_RINDE    Response Index Error Interrupt Disable
: HSMCI-IDR_RDIRE   %1 17 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_RDIRE    Response Direction Error Interrupt Disable
: HSMCI-IDR_RCRCE   %1 18 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_RCRCE    Response CRC Error Interrupt Disable
: HSMCI-IDR_RENDE   %1 19 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_RENDE    Response End Bit Error Interrupt Disable
: HSMCI-IDR_RTOE   %1 20 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_RTOE    Response Time-out Error Interrupt Disable
: HSMCI-IDR_DCRCE   %1 21 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_DCRCE    Data CRC Error Interrupt Disable
: HSMCI-IDR_DTOE   %1 22 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_DTOE    Data Time-out Error Interrupt Disable
: HSMCI-IDR_CSTOE   %1 23 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_CSTOE    Completion Signal Time out Error Interrupt Disable
: HSMCI-IDR_BLKOVRE   %1 24 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_BLKOVRE    DMA Block Overrun Error Interrupt Disable
: HSMCI-IDR_FIFOEMPTY   %1 26 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_FIFOEMPTY    FIFO empty Interrupt Disable
: HSMCI-IDR_XFRDONE   %1 27 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_XFRDONE    Transfer Done Interrupt Disable
: HSMCI-IDR_ACKRCV   %1 28 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_ACKRCV    Boot Acknowledge Interrupt Disable
: HSMCI-IDR_ACKRCVE   %1 29 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_ACKRCVE    Boot Acknowledge Error Interrupt Disable
: HSMCI-IDR_OVRE   %1 30 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_OVRE    Overrun Interrupt Disable
: HSMCI-IDR_UNRE   %1 31 lshift HSMCI-IDR bis! ;  \ HSMCI-IDR_UNRE    Underrun Interrupt Disable

\ HSMCI-IMR (read-only)
: HSMCI-IMR_CMDRDY   %1 0 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_CMDRDY    Command Ready Interrupt Mask
: HSMCI-IMR_RXRDY   %1 1 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_RXRDY    Receiver Ready Interrupt Mask
: HSMCI-IMR_TXRDY   %1 2 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_TXRDY    Transmit Ready Interrupt Mask
: HSMCI-IMR_BLKE   %1 3 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_BLKE    Data Block Ended Interrupt Mask
: HSMCI-IMR_DTIP   %1 4 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_DTIP    Data Transfer in Progress Interrupt Mask
: HSMCI-IMR_NOTBUSY   %1 5 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_NOTBUSY    Data Not Busy Interrupt Mask
: HSMCI-IMR_SDIOIRQA   %1 8 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_SDIOIRQA    SDIO Interrupt for Slot A Interrupt Mask
: HSMCI-IMR_SDIOWAIT   %1 12 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_SDIOWAIT    SDIO Read Wait Operation Status Interrupt Mask
: HSMCI-IMR_CSRCV   %1 13 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_CSRCV    Completion Signal Received Interrupt Mask
: HSMCI-IMR_RINDE   %1 16 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_RINDE    Response Index Error Interrupt Mask
: HSMCI-IMR_RDIRE   %1 17 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_RDIRE    Response Direction Error Interrupt Mask
: HSMCI-IMR_RCRCE   %1 18 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_RCRCE    Response CRC Error Interrupt Mask
: HSMCI-IMR_RENDE   %1 19 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_RENDE    Response End Bit Error Interrupt Mask
: HSMCI-IMR_RTOE   %1 20 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_RTOE    Response Time-out Error Interrupt Mask
: HSMCI-IMR_DCRCE   %1 21 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_DCRCE    Data CRC Error Interrupt Mask
: HSMCI-IMR_DTOE   %1 22 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_DTOE    Data Time-out Error Interrupt Mask
: HSMCI-IMR_CSTOE   %1 23 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_CSTOE    Completion Signal Time-out Error Interrupt Mask
: HSMCI-IMR_BLKOVRE   %1 24 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_BLKOVRE    DMA Block Overrun Error Interrupt Mask
: HSMCI-IMR_FIFOEMPTY   %1 26 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_FIFOEMPTY    FIFO Empty Interrupt Mask
: HSMCI-IMR_XFRDONE   %1 27 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_XFRDONE    Transfer Done Interrupt Mask
: HSMCI-IMR_ACKRCV   %1 28 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_ACKRCV    Boot Operation Acknowledge Received Interrupt Mask
: HSMCI-IMR_ACKRCVE   %1 29 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_ACKRCVE    Boot Operation Acknowledge Error Interrupt Mask
: HSMCI-IMR_OVRE   %1 30 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_OVRE    Overrun Interrupt Mask
: HSMCI-IMR_UNRE   %1 31 lshift HSMCI-IMR bis! ;  \ HSMCI-IMR_UNRE    Underrun Interrupt Mask

\ HSMCI-DMA ()
: HSMCI-DMA_CHKSIZE   ( %XXX -- ) 4 lshift HSMCI-DMA bis! ;  \ HSMCI-DMA_CHKSIZE    DMA Channel Read and Write Chunk Size
: HSMCI-DMA_DMAEN   %1 8 lshift HSMCI-DMA bis! ;  \ HSMCI-DMA_DMAEN    DMA Hardware Handshaking Enable

\ HSMCI-CFG ()
: HSMCI-CFG_FIFOMODE   %1 0 lshift HSMCI-CFG bis! ;  \ HSMCI-CFG_FIFOMODE    HSMCI Internal FIFO control mode
: HSMCI-CFG_FERRCTRL   %1 4 lshift HSMCI-CFG bis! ;  \ HSMCI-CFG_FERRCTRL    Flow Error flag reset control mode
: HSMCI-CFG_HSMODE   %1 8 lshift HSMCI-CFG bis! ;  \ HSMCI-CFG_HSMODE    High Speed Mode
: HSMCI-CFG_LSYNC   %1 12 lshift HSMCI-CFG bis! ;  \ HSMCI-CFG_LSYNC    Synchronize on the last block

\ HSMCI-WPMR ()
: HSMCI-WPMR_WPEN   %1 0 lshift HSMCI-WPMR bis! ;  \ HSMCI-WPMR_WPEN    Write Protect Enable
: HSMCI-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift HSMCI-WPMR bis! ;  \ HSMCI-WPMR_WPKEY    Write Protect Key

\ HSMCI-WPSR (read-only)
: HSMCI-WPSR_WPVS   %1 0 lshift HSMCI-WPSR bis! ;  \ HSMCI-WPSR_WPVS    Write Protection Violation Status
: HSMCI-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift HSMCI-WPSR bis! ;  \ HSMCI-WPSR_WPVSRC    Write Protection Violation Source

\ HSMCI-FIFO[%s] ()
: HSMCI-FIFO[%s]_DATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift HSMCI-FIFO[%s] bis! ;  \ HSMCI-FIFO[%s]_DATA    Data to Read or Data to Write

\ ICM-CFG ()
: ICM-CFG_WBDIS   %1 0 lshift ICM-CFG bis! ;  \ ICM-CFG_WBDIS    Write Back Disable
: ICM-CFG_EOMDIS   %1 1 lshift ICM-CFG bis! ;  \ ICM-CFG_EOMDIS    End of Monitoring Disable
: ICM-CFG_SLBDIS   %1 2 lshift ICM-CFG bis! ;  \ ICM-CFG_SLBDIS    Secondary List Branching Disable
: ICM-CFG_BBC   ( %XXXX -- ) 4 lshift ICM-CFG bis! ;  \ ICM-CFG_BBC    Bus Burden Control
: ICM-CFG_ASCD   %1 8 lshift ICM-CFG bis! ;  \ ICM-CFG_ASCD    Automatic Switch To Compare Digest
: ICM-CFG_DUALBUFF   %1 9 lshift ICM-CFG bis! ;  \ ICM-CFG_DUALBUFF    Dual Input Buffer
: ICM-CFG_UIHASH   %1 12 lshift ICM-CFG bis! ;  \ ICM-CFG_UIHASH    User Initial Hash Value
: ICM-CFG_UALGO   ( %XXX -- ) 13 lshift ICM-CFG bis! ;  \ ICM-CFG_UALGO    User SHA Algorithm

\ ICM-CTRL (write-only)
: ICM-CTRL_ENABLE   %1 0 lshift ICM-CTRL bis! ;  \ ICM-CTRL_ENABLE    ICM Enable
: ICM-CTRL_DISABLE   %1 1 lshift ICM-CTRL bis! ;  \ ICM-CTRL_DISABLE    ICM Disable Register
: ICM-CTRL_SWRST   %1 2 lshift ICM-CTRL bis! ;  \ ICM-CTRL_SWRST    Software Reset
: ICM-CTRL_REHASH   ( %XXXX -- ) 4 lshift ICM-CTRL bis! ;  \ ICM-CTRL_REHASH    Recompute Internal Hash
: ICM-CTRL_RMDIS   ( %XXXX -- ) 8 lshift ICM-CTRL bis! ;  \ ICM-CTRL_RMDIS    Region Monitoring Disable
: ICM-CTRL_RMEN   ( %XXXX -- ) 12 lshift ICM-CTRL bis! ;  \ ICM-CTRL_RMEN    Region Monitoring Enable

\ ICM-SR (read-only)
: ICM-SR_ENABLE   %1 0 lshift ICM-SR bis! ;  \ ICM-SR_ENABLE    ICM Controller Enable Register
: ICM-SR_RAWRMDIS   ( %XXXX -- ) 8 lshift ICM-SR bis! ;  \ ICM-SR_RAWRMDIS    Region Monitoring Disabled Raw Status
: ICM-SR_RMDIS   ( %XXXX -- ) 12 lshift ICM-SR bis! ;  \ ICM-SR_RMDIS    Region Monitoring Disabled Status

\ ICM-IER (write-only)
: ICM-IER_RHC   ( %XXXX -- ) 0 lshift ICM-IER bis! ;  \ ICM-IER_RHC    Region Hash Completed Interrupt Enable
: ICM-IER_RDM   ( %XXXX -- ) 4 lshift ICM-IER bis! ;  \ ICM-IER_RDM    Region Digest Mismatch Interrupt Enable
: ICM-IER_RBE   ( %XXXX -- ) 8 lshift ICM-IER bis! ;  \ ICM-IER_RBE    Region Bus Error Interrupt Enable
: ICM-IER_RWC   ( %XXXX -- ) 12 lshift ICM-IER bis! ;  \ ICM-IER_RWC    Region Wrap Condition detected Interrupt Enable
: ICM-IER_REC   ( %XXXX -- ) 16 lshift ICM-IER bis! ;  \ ICM-IER_REC    Region End bit Condition Detected Interrupt Enable
: ICM-IER_RSU   ( %XXXX -- ) 20 lshift ICM-IER bis! ;  \ ICM-IER_RSU    Region Status Updated Interrupt Disable
: ICM-IER_URAD   %1 24 lshift ICM-IER bis! ;  \ ICM-IER_URAD    Undefined Register Access Detection Interrupt Enable

\ ICM-IDR (write-only)
: ICM-IDR_RHC   ( %XXXX -- ) 0 lshift ICM-IDR bis! ;  \ ICM-IDR_RHC    Region Hash Completed Interrupt Disable
: ICM-IDR_RDM   ( %XXXX -- ) 4 lshift ICM-IDR bis! ;  \ ICM-IDR_RDM    Region Digest Mismatch Interrupt Disable
: ICM-IDR_RBE   ( %XXXX -- ) 8 lshift ICM-IDR bis! ;  \ ICM-IDR_RBE    Region Bus Error Interrupt Disable
: ICM-IDR_RWC   ( %XXXX -- ) 12 lshift ICM-IDR bis! ;  \ ICM-IDR_RWC    Region Wrap Condition Detected Interrupt Disable
: ICM-IDR_REC   ( %XXXX -- ) 16 lshift ICM-IDR bis! ;  \ ICM-IDR_REC    Region End bit Condition detected Interrupt Disable
: ICM-IDR_RSU   ( %XXXX -- ) 20 lshift ICM-IDR bis! ;  \ ICM-IDR_RSU    Region Status Updated Interrupt Disable
: ICM-IDR_URAD   %1 24 lshift ICM-IDR bis! ;  \ ICM-IDR_URAD    Undefined Register Access Detection Interrupt Disable

\ ICM-IMR (read-only)
: ICM-IMR_RHC   ( %XXXX -- ) 0 lshift ICM-IMR bis! ;  \ ICM-IMR_RHC    Region Hash Completed Interrupt Mask
: ICM-IMR_RDM   ( %XXXX -- ) 4 lshift ICM-IMR bis! ;  \ ICM-IMR_RDM    Region Digest Mismatch Interrupt Mask
: ICM-IMR_RBE   ( %XXXX -- ) 8 lshift ICM-IMR bis! ;  \ ICM-IMR_RBE    Region Bus Error Interrupt Mask
: ICM-IMR_RWC   ( %XXXX -- ) 12 lshift ICM-IMR bis! ;  \ ICM-IMR_RWC    Region Wrap Condition Detected Interrupt Mask
: ICM-IMR_REC   ( %XXXX -- ) 16 lshift ICM-IMR bis! ;  \ ICM-IMR_REC    Region End bit Condition Detected Interrupt Mask
: ICM-IMR_RSU   ( %XXXX -- ) 20 lshift ICM-IMR bis! ;  \ ICM-IMR_RSU    Region Status Updated Interrupt Mask
: ICM-IMR_URAD   %1 24 lshift ICM-IMR bis! ;  \ ICM-IMR_URAD    Undefined Register Access Detection Interrupt Mask

\ ICM-ISR (read-only)
: ICM-ISR_RHC   ( %XXXX -- ) 0 lshift ICM-ISR bis! ;  \ ICM-ISR_RHC    Region Hash Completed
: ICM-ISR_RDM   ( %XXXX -- ) 4 lshift ICM-ISR bis! ;  \ ICM-ISR_RDM    Region Digest Mismatch
: ICM-ISR_RBE   ( %XXXX -- ) 8 lshift ICM-ISR bis! ;  \ ICM-ISR_RBE    Region Bus Error
: ICM-ISR_RWC   ( %XXXX -- ) 12 lshift ICM-ISR bis! ;  \ ICM-ISR_RWC    Region Wrap Condition Detected
: ICM-ISR_REC   ( %XXXX -- ) 16 lshift ICM-ISR bis! ;  \ ICM-ISR_REC    Region End bit Condition Detected
: ICM-ISR_RSU   ( %XXXX -- ) 20 lshift ICM-ISR bis! ;  \ ICM-ISR_RSU    Region Status Updated Detected
: ICM-ISR_URAD   %1 24 lshift ICM-ISR bis! ;  \ ICM-ISR_URAD    Undefined Register Access Detection Status

\ ICM-UASR (read-only)
: ICM-UASR_URAT   ( %XXX -- ) 0 lshift ICM-UASR bis! ;  \ ICM-UASR_URAT    Undefined Register Access Trace

\ ICM-DSCR ()
: ICM-DSCR_DASA  6 lshift ICM-DSCR bis! ;  \ ICM-DSCR_DASA    Descriptor Area Start Address

\ ICM-HASH ()
: ICM-HASH_HASA  7 lshift ICM-HASH bis! ;  \ ICM-HASH_HASA    Hash Area Start Address

\ ICM-UIHVAL[%s] (write-only)
: ICM-UIHVAL[%s]_VAL   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift ICM-UIHVAL[%s] bis! ;  \ ICM-UIHVAL[%s]_VAL    Initial Hash Value

\ ISI-CFG1 ()
: ISI-CFG1_HSYNC_POL   %1 2 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_HSYNC_POL    Horizontal Synchronization Polarity
: ISI-CFG1_VSYNC_POL   %1 3 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_VSYNC_POL    Vertical Synchronization Polarity
: ISI-CFG1_PIXCLK_POL   %1 4 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_PIXCLK_POL    Pixel Clock Polarity
: ISI-CFG1_GRAYLE   %1 5 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_GRAYLE    Grayscale Little Endian
: ISI-CFG1_EMB_SYNC   %1 6 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_EMB_SYNC    Embedded Synchronization
: ISI-CFG1_CRC_SYNC   %1 7 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_CRC_SYNC    Embedded Synchronization Correction
: ISI-CFG1_FRATE   ( %XXX -- ) 8 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_FRATE    Frame Rate [0..7]
: ISI-CFG1_DISCR   %1 11 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_DISCR    Disable Codec Request
: ISI-CFG1_FULL   %1 12 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_FULL    Full Mode is Allowed
: ISI-CFG1_THMASK   ( %XX -- ) 13 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_THMASK    Threshold Mask
: ISI-CFG1_SLD   ( %XXXXXXXX -- ) 16 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_SLD    Start of Line Delay
: ISI-CFG1_SFD   ( %XXXXXXXX -- ) 24 lshift ISI-CFG1 bis! ;  \ ISI-CFG1_SFD    Start of Frame Delay

\ ISI-CFG2 ()
: ISI-CFG2_IM_VSIZE  0 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_IM_VSIZE    Vertical Size of the Image Sensor [0..2047]
: ISI-CFG2_GS_MODE   %1 11 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_GS_MODE    Grayscale Pixel Format Mode
: ISI-CFG2_RGB_MODE   %1 12 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_RGB_MODE    RGB Input Mode
: ISI-CFG2_GRAYSCALE   %1 13 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_GRAYSCALE    Grayscale Mode Format Enable
: ISI-CFG2_RGB_SWAP   %1 14 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_RGB_SWAP    RGB Format Swap Mode
: ISI-CFG2_COL_SPACE   %1 15 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_COL_SPACE    Color Space for the Image Data
: ISI-CFG2_IM_HSIZE  16 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_IM_HSIZE    Horizontal Size of the Image Sensor [0..2047]
: ISI-CFG2_YCC_SWAP   ( %XX -- ) 28 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_YCC_SWAP    YCrCb Format Swap Mode
: ISI-CFG2_RGB_CFG   ( %XX -- ) 30 lshift ISI-CFG2 bis! ;  \ ISI-CFG2_RGB_CFG    RGB Pixel Mapping Configuration

\ ISI-PSIZE ()
: ISI-PSIZE_PREV_VSIZE  0 lshift ISI-PSIZE bis! ;  \ ISI-PSIZE_PREV_VSIZE    Vertical Size for the Preview Path
: ISI-PSIZE_PREV_HSIZE  16 lshift ISI-PSIZE bis! ;  \ ISI-PSIZE_PREV_HSIZE    Horizontal Size for the Preview Path

\ ISI-PDECF ()
: ISI-PDECF_DEC_FACTOR   ( %XXXXXXXX -- ) 0 lshift ISI-PDECF bis! ;  \ ISI-PDECF_DEC_FACTOR    Decimation Factor

\ ISI-Y2R_SET0 ()
: ISI-Y2R_SET0_C0   ( %XXXXXXXX -- ) 0 lshift ISI-Y2R_SET0 bis! ;  \ ISI-Y2R_SET0_C0    Color Space Conversion Matrix Coefficient C0
: ISI-Y2R_SET0_C1   ( %XXXXXXXX -- ) 8 lshift ISI-Y2R_SET0 bis! ;  \ ISI-Y2R_SET0_C1    Color Space Conversion Matrix Coefficient C1
: ISI-Y2R_SET0_C2   ( %XXXXXXXX -- ) 16 lshift ISI-Y2R_SET0 bis! ;  \ ISI-Y2R_SET0_C2    Color Space Conversion Matrix Coefficient C2
: ISI-Y2R_SET0_C3   ( %XXXXXXXX -- ) 24 lshift ISI-Y2R_SET0 bis! ;  \ ISI-Y2R_SET0_C3    Color Space Conversion Matrix Coefficient C3

\ ISI-Y2R_SET1 ()
: ISI-Y2R_SET1_C4   ( %XXXXXXXXX -- ) 0 lshift ISI-Y2R_SET1 bis! ;  \ ISI-Y2R_SET1_C4    Color Space Conversion Matrix Coefficient C4
: ISI-Y2R_SET1_Yoff   %1 12 lshift ISI-Y2R_SET1 bis! ;  \ ISI-Y2R_SET1_Yoff    Color Space Conversion Luminance Default Offset
: ISI-Y2R_SET1_Croff   %1 13 lshift ISI-Y2R_SET1 bis! ;  \ ISI-Y2R_SET1_Croff    Color Space Conversion Red Chrominance Default Offset
: ISI-Y2R_SET1_Cboff   %1 14 lshift ISI-Y2R_SET1 bis! ;  \ ISI-Y2R_SET1_Cboff    Color Space Conversion Blue Chrominance Default Offset

\ ISI-R2Y_SET0 ()
: ISI-R2Y_SET0_C0   ( %XXXXXXX -- ) 0 lshift ISI-R2Y_SET0 bis! ;  \ ISI-R2Y_SET0_C0    Color Space Conversion Matrix Coefficient C0
: ISI-R2Y_SET0_C1   ( %XXXXXXX -- ) 8 lshift ISI-R2Y_SET0 bis! ;  \ ISI-R2Y_SET0_C1    Color Space Conversion Matrix Coefficient C1
: ISI-R2Y_SET0_C2   ( %XXXXXXX -- ) 16 lshift ISI-R2Y_SET0 bis! ;  \ ISI-R2Y_SET0_C2    Color Space Conversion Matrix Coefficient C2
: ISI-R2Y_SET0_Roff   %1 24 lshift ISI-R2Y_SET0 bis! ;  \ ISI-R2Y_SET0_Roff    Color Space Conversion Red Component Offset

\ ISI-R2Y_SET1 ()
: ISI-R2Y_SET1_C3   ( %XXXXXXX -- ) 0 lshift ISI-R2Y_SET1 bis! ;  \ ISI-R2Y_SET1_C3    Color Space Conversion Matrix Coefficient C3
: ISI-R2Y_SET1_C4   ( %XXXXXXX -- ) 8 lshift ISI-R2Y_SET1 bis! ;  \ ISI-R2Y_SET1_C4    Color Space Conversion Matrix Coefficient C4
: ISI-R2Y_SET1_C5   ( %XXXXXXX -- ) 16 lshift ISI-R2Y_SET1 bis! ;  \ ISI-R2Y_SET1_C5    Color Space Conversion Matrix Coefficient C5
: ISI-R2Y_SET1_Goff   %1 24 lshift ISI-R2Y_SET1 bis! ;  \ ISI-R2Y_SET1_Goff    Color Space Conversion Green Component Offset

\ ISI-R2Y_SET2 ()
: ISI-R2Y_SET2_C6   ( %XXXXXXX -- ) 0 lshift ISI-R2Y_SET2 bis! ;  \ ISI-R2Y_SET2_C6    Color Space Conversion Matrix Coefficient C6
: ISI-R2Y_SET2_C7   ( %XXXXXXX -- ) 8 lshift ISI-R2Y_SET2 bis! ;  \ ISI-R2Y_SET2_C7    Color Space Conversion Matrix Coefficient C7
: ISI-R2Y_SET2_C8   ( %XXXXXXX -- ) 16 lshift ISI-R2Y_SET2 bis! ;  \ ISI-R2Y_SET2_C8    Color Space Conversion Matrix Coefficient C8
: ISI-R2Y_SET2_Boff   %1 24 lshift ISI-R2Y_SET2 bis! ;  \ ISI-R2Y_SET2_Boff    Color Space Conversion Blue Component Offset

\ ISI-CR (write-only)
: ISI-CR_ISI_EN   %1 0 lshift ISI-CR bis! ;  \ ISI-CR_ISI_EN    ISI Module Enable Request
: ISI-CR_ISI_DIS   %1 1 lshift ISI-CR bis! ;  \ ISI-CR_ISI_DIS    ISI Module Disable Request
: ISI-CR_ISI_SRST   %1 2 lshift ISI-CR bis! ;  \ ISI-CR_ISI_SRST    ISI Software Reset Request
: ISI-CR_ISI_CDC   %1 8 lshift ISI-CR bis! ;  \ ISI-CR_ISI_CDC    ISI Codec Request

\ ISI-SR (read-only)
: ISI-SR_ENABLE   %1 0 lshift ISI-SR bis! ;  \ ISI-SR_ENABLE    Module Enable
: ISI-SR_DIS_DONE   %1 1 lshift ISI-SR bis! ;  \ ISI-SR_DIS_DONE    Module Disable Request has Terminated cleared on read
: ISI-SR_SRST   %1 2 lshift ISI-SR bis! ;  \ ISI-SR_SRST    Module Software Reset Request has Terminated cleared on read
: ISI-SR_CDC_PND   %1 8 lshift ISI-SR bis! ;  \ ISI-SR_CDC_PND    Pending Codec Request
: ISI-SR_VSYNC   %1 10 lshift ISI-SR bis! ;  \ ISI-SR_VSYNC    Vertical Synchronization cleared on read
: ISI-SR_PXFR_DONE   %1 16 lshift ISI-SR bis! ;  \ ISI-SR_PXFR_DONE    Preview DMA Transfer has Terminated cleared on read
: ISI-SR_CXFR_DONE   %1 17 lshift ISI-SR bis! ;  \ ISI-SR_CXFR_DONE    Codec DMA Transfer has Terminated cleared on read
: ISI-SR_SIP   %1 19 lshift ISI-SR bis! ;  \ ISI-SR_SIP    Synchronization in Progress
: ISI-SR_P_OVR   %1 24 lshift ISI-SR bis! ;  \ ISI-SR_P_OVR    Preview Datapath Overflow cleared on read
: ISI-SR_C_OVR   %1 25 lshift ISI-SR bis! ;  \ ISI-SR_C_OVR    Codec Datapath Overflow cleared on read
: ISI-SR_CRC_ERR   %1 26 lshift ISI-SR bis! ;  \ ISI-SR_CRC_ERR    CRC Synchronization Error cleared on read
: ISI-SR_FR_OVR   %1 27 lshift ISI-SR bis! ;  \ ISI-SR_FR_OVR    Frame Rate Overrun cleared on read

\ ISI-IER (write-only)
: ISI-IER_DIS_DONE   %1 1 lshift ISI-IER bis! ;  \ ISI-IER_DIS_DONE    Disable Done Interrupt Enable
: ISI-IER_SRST   %1 2 lshift ISI-IER bis! ;  \ ISI-IER_SRST    Software Reset Interrupt Enable
: ISI-IER_VSYNC   %1 10 lshift ISI-IER bis! ;  \ ISI-IER_VSYNC    Vertical Synchronization Interrupt Enable
: ISI-IER_PXFR_DONE   %1 16 lshift ISI-IER bis! ;  \ ISI-IER_PXFR_DONE    Preview DMA Transfer Done Interrupt Enable
: ISI-IER_CXFR_DONE   %1 17 lshift ISI-IER bis! ;  \ ISI-IER_CXFR_DONE    Codec DMA Transfer Done Interrupt Enable
: ISI-IER_P_OVR   %1 24 lshift ISI-IER bis! ;  \ ISI-IER_P_OVR    Preview Datapath Overflow Interrupt Enable
: ISI-IER_C_OVR   %1 25 lshift ISI-IER bis! ;  \ ISI-IER_C_OVR    Codec Datapath Overflow Interrupt Enable
: ISI-IER_CRC_ERR   %1 26 lshift ISI-IER bis! ;  \ ISI-IER_CRC_ERR    Embedded Synchronization CRC Error Interrupt Enable
: ISI-IER_FR_OVR   %1 27 lshift ISI-IER bis! ;  \ ISI-IER_FR_OVR    Frame Rate Overflow Interrupt Enable

\ ISI-IDR (write-only)
: ISI-IDR_DIS_DONE   %1 1 lshift ISI-IDR bis! ;  \ ISI-IDR_DIS_DONE    Disable Done Interrupt Disable
: ISI-IDR_SRST   %1 2 lshift ISI-IDR bis! ;  \ ISI-IDR_SRST    Software Reset Interrupt Disable
: ISI-IDR_VSYNC   %1 10 lshift ISI-IDR bis! ;  \ ISI-IDR_VSYNC    Vertical Synchronization Interrupt Disable
: ISI-IDR_PXFR_DONE   %1 16 lshift ISI-IDR bis! ;  \ ISI-IDR_PXFR_DONE    Preview DMA Transfer Done Interrupt Disable
: ISI-IDR_CXFR_DONE   %1 17 lshift ISI-IDR bis! ;  \ ISI-IDR_CXFR_DONE    Codec DMA Transfer Done Interrupt Disable
: ISI-IDR_P_OVR   %1 24 lshift ISI-IDR bis! ;  \ ISI-IDR_P_OVR    Preview Datapath Overflow Interrupt Disable
: ISI-IDR_C_OVR   %1 25 lshift ISI-IDR bis! ;  \ ISI-IDR_C_OVR    Codec Datapath Overflow Interrupt Disable
: ISI-IDR_CRC_ERR   %1 26 lshift ISI-IDR bis! ;  \ ISI-IDR_CRC_ERR    Embedded Synchronization CRC Error Interrupt Disable
: ISI-IDR_FR_OVR   %1 27 lshift ISI-IDR bis! ;  \ ISI-IDR_FR_OVR    Frame Rate Overflow Interrupt Disable

\ ISI-IMR (read-only)
: ISI-IMR_DIS_DONE   %1 1 lshift ISI-IMR bis! ;  \ ISI-IMR_DIS_DONE    Module Disable Operation Completed
: ISI-IMR_SRST   %1 2 lshift ISI-IMR bis! ;  \ ISI-IMR_SRST    Software Reset Completed
: ISI-IMR_VSYNC   %1 10 lshift ISI-IMR bis! ;  \ ISI-IMR_VSYNC    Vertical Synchronization
: ISI-IMR_PXFR_DONE   %1 16 lshift ISI-IMR bis! ;  \ ISI-IMR_PXFR_DONE    Preview DMA Transfer Completed
: ISI-IMR_CXFR_DONE   %1 17 lshift ISI-IMR bis! ;  \ ISI-IMR_CXFR_DONE    Codec DMA Transfer Completed
: ISI-IMR_P_OVR   %1 24 lshift ISI-IMR bis! ;  \ ISI-IMR_P_OVR    Preview FIFO Overflow
: ISI-IMR_C_OVR   %1 25 lshift ISI-IMR bis! ;  \ ISI-IMR_C_OVR    Codec FIFO Overflow
: ISI-IMR_CRC_ERR   %1 26 lshift ISI-IMR bis! ;  \ ISI-IMR_CRC_ERR    CRC Synchronization Error
: ISI-IMR_FR_OVR   %1 27 lshift ISI-IMR bis! ;  \ ISI-IMR_FR_OVR    Frame Rate Overrun

\ ISI-DMA_CHER (write-only)
: ISI-DMA_CHER_P_CH_EN   %1 0 lshift ISI-DMA_CHER bis! ;  \ ISI-DMA_CHER_P_CH_EN    Preview Channel Enable
: ISI-DMA_CHER_C_CH_EN   %1 1 lshift ISI-DMA_CHER bis! ;  \ ISI-DMA_CHER_C_CH_EN    Codec Channel Enable

\ ISI-DMA_CHDR (write-only)
: ISI-DMA_CHDR_P_CH_DIS   %1 0 lshift ISI-DMA_CHDR bis! ;  \ ISI-DMA_CHDR_P_CH_DIS    Preview Channel Disable Request
: ISI-DMA_CHDR_C_CH_DIS   %1 1 lshift ISI-DMA_CHDR bis! ;  \ ISI-DMA_CHDR_C_CH_DIS    Codec Channel Disable Request

\ ISI-DMA_CHSR (read-only)
: ISI-DMA_CHSR_P_CH_S   %1 0 lshift ISI-DMA_CHSR bis! ;  \ ISI-DMA_CHSR_P_CH_S    Preview DMA Channel Status
: ISI-DMA_CHSR_C_CH_S   %1 1 lshift ISI-DMA_CHSR bis! ;  \ ISI-DMA_CHSR_C_CH_S    Code DMA Channel Status

\ ISI-DMA_P_ADDR ()
: ISI-DMA_P_ADDR_P_ADDR  2 lshift ISI-DMA_P_ADDR bis! ;  \ ISI-DMA_P_ADDR_P_ADDR    Preview Image Base Address

\ ISI-DMA_P_CTRL ()
: ISI-DMA_P_CTRL_P_FETCH   %1 0 lshift ISI-DMA_P_CTRL bis! ;  \ ISI-DMA_P_CTRL_P_FETCH    Descriptor Fetch Control Bit
: ISI-DMA_P_CTRL_P_WB   %1 1 lshift ISI-DMA_P_CTRL bis! ;  \ ISI-DMA_P_CTRL_P_WB    Descriptor Writeback Control Bit
: ISI-DMA_P_CTRL_P_IEN   %1 2 lshift ISI-DMA_P_CTRL bis! ;  \ ISI-DMA_P_CTRL_P_IEN    Transfer Done Flag Control
: ISI-DMA_P_CTRL_P_DONE   %1 3 lshift ISI-DMA_P_CTRL bis! ;  \ ISI-DMA_P_CTRL_P_DONE    Preview Transfer Done

\ ISI-DMA_P_DSCR ()
: ISI-DMA_P_DSCR_P_DSCR  2 lshift ISI-DMA_P_DSCR bis! ;  \ ISI-DMA_P_DSCR_P_DSCR    Preview Descriptor Base Address

\ ISI-DMA_C_ADDR ()
: ISI-DMA_C_ADDR_C_ADDR  2 lshift ISI-DMA_C_ADDR bis! ;  \ ISI-DMA_C_ADDR_C_ADDR    Codec Image Base Address

\ ISI-DMA_C_CTRL ()
: ISI-DMA_C_CTRL_C_FETCH   %1 0 lshift ISI-DMA_C_CTRL bis! ;  \ ISI-DMA_C_CTRL_C_FETCH    Descriptor Fetch Control Bit
: ISI-DMA_C_CTRL_C_WB   %1 1 lshift ISI-DMA_C_CTRL bis! ;  \ ISI-DMA_C_CTRL_C_WB    Descriptor Writeback Control Bit
: ISI-DMA_C_CTRL_C_IEN   %1 2 lshift ISI-DMA_C_CTRL bis! ;  \ ISI-DMA_C_CTRL_C_IEN    Transfer Done Flag Control
: ISI-DMA_C_CTRL_C_DONE   %1 3 lshift ISI-DMA_C_CTRL bis! ;  \ ISI-DMA_C_CTRL_C_DONE    Codec Transfer Done

\ ISI-DMA_C_DSCR ()
: ISI-DMA_C_DSCR_C_DSCR  2 lshift ISI-DMA_C_DSCR bis! ;  \ ISI-DMA_C_DSCR_C_DSCR    Codec Descriptor Base Address

\ ISI-WPMR ()
: ISI-WPMR_WPEN   %1 0 lshift ISI-WPMR bis! ;  \ ISI-WPMR_WPEN    Write Protection Enable
: ISI-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift ISI-WPMR bis! ;  \ ISI-WPMR_WPKEY    Write Protection Key Password

\ ISI-WPSR (read-only)
: ISI-WPSR_WPVS   %1 0 lshift ISI-WPSR bis! ;  \ ISI-WPSR_WPVS    Write Protection Violation Status
: ISI-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift ISI-WPSR bis! ;  \ ISI-WPSR_WPVSRC    Write Protection Violation Source

\ MATRIX-MCFG[%s] ()
: MATRIX-MCFG[%s]_ULBT   ( %XXX -- ) 0 lshift MATRIX-MCFG[%s] bis! ;  \ MATRIX-MCFG[%s]_ULBT    Undefined Length Burst Type

\ MATRIX-SCFG[%s] ()
: MATRIX-SCFG[%s]_SLOT_CYCLE   ( %XXXXXXXXX -- ) 0 lshift MATRIX-SCFG[%s] bis! ;  \ MATRIX-SCFG[%s]_SLOT_CYCLE    Maximum Bus Grant Duration for Masters
: MATRIX-SCFG[%s]_DEFMSTR_TYPE   ( %XX -- ) 16 lshift MATRIX-SCFG[%s] bis! ;  \ MATRIX-SCFG[%s]_DEFMSTR_TYPE    Default Master Type
: MATRIX-SCFG[%s]_FIXED_DEFMSTR   ( %XXXX -- ) 18 lshift MATRIX-SCFG[%s] bis! ;  \ MATRIX-SCFG[%s]_FIXED_DEFMSTR    Fixed Default Master

\ MATRIX-MRCR ()
: MATRIX-MRCR_RCB0   %1 0 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB0    Remap Command Bit for Master 0
: MATRIX-MRCR_RCB1   %1 1 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB1    Remap Command Bit for Master 1
: MATRIX-MRCR_RCB2   %1 2 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB2    Remap Command Bit for Master 2
: MATRIX-MRCR_RCB3   %1 3 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB3    Remap Command Bit for Master 3
: MATRIX-MRCR_RCB4   %1 4 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB4    Remap Command Bit for Master 4
: MATRIX-MRCR_RCB5   %1 5 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB5    Remap Command Bit for Master 5
: MATRIX-MRCR_RCB6   %1 6 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB6    Remap Command Bit for Master 6
: MATRIX-MRCR_RCB8   %1 8 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB8    Remap Command Bit for Master 8
: MATRIX-MRCR_RCB9   %1 9 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB9    Remap Command Bit for Master 9
: MATRIX-MRCR_RCB10   %1 10 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB10    Remap Command Bit for Master 10
: MATRIX-MRCR_RCB11   %1 11 lshift MATRIX-MRCR bis! ;  \ MATRIX-MRCR_RCB11    Remap Command Bit for Master 11

\ MATRIX-CCFG_CAN0 ()
: MATRIX-CCFG_CAN0_CAN0DMABA   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift MATRIX-CCFG_CAN0 bis! ;  \ MATRIX-CCFG_CAN0_CAN0DMABA    CAN0 DMA Base Address

\ MATRIX-CCFG_SYSIO ()
: MATRIX-CCFG_SYSIO_SYSIO4   %1 4 lshift MATRIX-CCFG_SYSIO bis! ;  \ MATRIX-CCFG_SYSIO_SYSIO4    PB4 or TDI Assignment
: MATRIX-CCFG_SYSIO_SYSIO5   %1 5 lshift MATRIX-CCFG_SYSIO bis! ;  \ MATRIX-CCFG_SYSIO_SYSIO5    PB5 or TDO/TRACESWO Assignment
: MATRIX-CCFG_SYSIO_SYSIO6   %1 6 lshift MATRIX-CCFG_SYSIO bis! ;  \ MATRIX-CCFG_SYSIO_SYSIO6    PB6 or TMS/SWDIO Assignment
: MATRIX-CCFG_SYSIO_SYSIO7   %1 7 lshift MATRIX-CCFG_SYSIO bis! ;  \ MATRIX-CCFG_SYSIO_SYSIO7    PB7 or TCK/SWCLK Assignment
: MATRIX-CCFG_SYSIO_SYSIO12   %1 12 lshift MATRIX-CCFG_SYSIO bis! ;  \ MATRIX-CCFG_SYSIO_SYSIO12    PB12 or ERASE Assignment
: MATRIX-CCFG_SYSIO_CAN1DMABA   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift MATRIX-CCFG_SYSIO bis! ;  \ MATRIX-CCFG_SYSIO_CAN1DMABA    CAN1 DMA Base Address

\ MATRIX-CCFG_SMCNFCS ()
: MATRIX-CCFG_SMCNFCS_SMC_NFCS0   %1 0 lshift MATRIX-CCFG_SMCNFCS bis! ;  \ MATRIX-CCFG_SMCNFCS_SMC_NFCS0    SMC NAND Flash Chip Select 0 Assignment
: MATRIX-CCFG_SMCNFCS_SMC_NFCS1   %1 1 lshift MATRIX-CCFG_SMCNFCS bis! ;  \ MATRIX-CCFG_SMCNFCS_SMC_NFCS1    SMC NAND Flash Chip Select 1 Assignment
: MATRIX-CCFG_SMCNFCS_SMC_NFCS2   %1 2 lshift MATRIX-CCFG_SMCNFCS bis! ;  \ MATRIX-CCFG_SMCNFCS_SMC_NFCS2    SMC NAND Flash Chip Select 2 Assignment
: MATRIX-CCFG_SMCNFCS_SMC_NFCS3   %1 3 lshift MATRIX-CCFG_SMCNFCS bis! ;  \ MATRIX-CCFG_SMCNFCS_SMC_NFCS3    SMC NAND Flash Chip Select 3 Assignment
: MATRIX-CCFG_SMCNFCS_SDRAMEN   %1 4 lshift MATRIX-CCFG_SMCNFCS bis! ;  \ MATRIX-CCFG_SMCNFCS_SDRAMEN    SDRAM Enable

\ MATRIX-WPMR ()
: MATRIX-WPMR_WPEN   %1 0 lshift MATRIX-WPMR bis! ;  \ MATRIX-WPMR_WPEN    Write Protection Enable
: MATRIX-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift MATRIX-WPMR bis! ;  \ MATRIX-WPMR_WPKEY    Write Protection Key

\ MATRIX-WPSR (read-only)
: MATRIX-WPSR_WPVS   %1 0 lshift MATRIX-WPSR bis! ;  \ MATRIX-WPSR_WPVS    Write Protection Violation Status
: MATRIX-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift MATRIX-WPSR bis! ;  \ MATRIX-WPSR_WPVSRC    Write Protection Violation Source

\ MCAN0-CUST ()
: MCAN0-CUST_CSV   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift MCAN0-CUST bis! ;  \ MCAN0-CUST_CSV    Customer-specific Value

\ MCAN0-FBTP ()
: MCAN0-FBTP_FSJW   ( %XX -- ) 0 lshift MCAN0-FBTP bis! ;  \ MCAN0-FBTP_FSJW    Fast Re Synchronization Jump Width
: MCAN0-FBTP_FTSEG2   ( %XXX -- ) 4 lshift MCAN0-FBTP bis! ;  \ MCAN0-FBTP_FTSEG2    Fast Time Segment After Sample Point
: MCAN0-FBTP_FTSEG1   ( %XXXX -- ) 8 lshift MCAN0-FBTP bis! ;  \ MCAN0-FBTP_FTSEG1    Fast Time Segment Before Sample Point
: MCAN0-FBTP_FBRP   ( %XXXXX -- ) 16 lshift MCAN0-FBTP bis! ;  \ MCAN0-FBTP_FBRP    Fast Baud Rate Prescaler
: MCAN0-FBTP_TDC   %1 23 lshift MCAN0-FBTP bis! ;  \ MCAN0-FBTP_TDC    Transceiver Delay Compensation
: MCAN0-FBTP_TDCO   ( %XXXXX -- ) 24 lshift MCAN0-FBTP bis! ;  \ MCAN0-FBTP_TDCO    Transceiver Delay Compensation Offset

\ MCAN0-TEST ()
: MCAN0-TEST_LBCK   %1 4 lshift MCAN0-TEST bis! ;  \ MCAN0-TEST_LBCK    Loop Back Mode read/write
: MCAN0-TEST_TX   ( %XX -- ) 5 lshift MCAN0-TEST bis! ;  \ MCAN0-TEST_TX    Control of Transmit Pin read/write
: MCAN0-TEST_RX   %1 7 lshift MCAN0-TEST bis! ;  \ MCAN0-TEST_RX    Receive Pin read-only
: MCAN0-TEST_TDCV   ( %XXXXXX -- ) 8 lshift MCAN0-TEST bis! ;  \ MCAN0-TEST_TDCV    Transceiver Delay Compensation Value read-only

\ MCAN0-RWD ()
: MCAN0-RWD_WDC   ( %XXXXXXXX -- ) 0 lshift MCAN0-RWD bis! ;  \ MCAN0-RWD_WDC    Watchdog Configuration read/write
: MCAN0-RWD_WDV   ( %XXXXXXXX -- ) 8 lshift MCAN0-RWD bis! ;  \ MCAN0-RWD_WDV    Watchdog Value read-only

\ MCAN0-CCCR ()
: MCAN0-CCCR_INIT   %1 0 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_INIT    Initialization read/write
: MCAN0-CCCR_CCE   %1 1 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_CCE    Configuration Change Enable read/write, write protection
: MCAN0-CCCR_ASM   %1 2 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_ASM    Restricted Operation Mode read/write, write protection against '1'
: MCAN0-CCCR_CSA   %1 3 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_CSA    Clock Stop Acknowledge read-only
: MCAN0-CCCR_CSR   %1 4 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_CSR    Clock Stop Request read/write
: MCAN0-CCCR_MON   %1 5 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_MON    Bus Monitoring Mode read/write, write protection against '1'
: MCAN0-CCCR_DAR   %1 6 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_DAR    Disable Automatic Retransmission read/write, write protection
: MCAN0-CCCR_TEST   %1 7 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_TEST    Test Mode Enable read/write, write protection against '1'
: MCAN0-CCCR_CME   ( %XX -- ) 8 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_CME    CAN Mode Enable read/write, write protection
: MCAN0-CCCR_CMR   ( %XX -- ) 10 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_CMR    CAN Mode Request read/write
: MCAN0-CCCR_FDO   %1 12 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_FDO    CAN FD Operation read-only
: MCAN0-CCCR_FDBS   %1 13 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_FDBS    CAN FD Bit Rate Switching read-only
: MCAN0-CCCR_TXP   %1 14 lshift MCAN0-CCCR bis! ;  \ MCAN0-CCCR_TXP    Transmit Pause read/write, write protection

\ MCAN0-BTP ()
: MCAN0-BTP_SJW   ( %XXXX -- ) 0 lshift MCAN0-BTP bis! ;  \ MCAN0-BTP_SJW    Re Synchronization Jump Width
: MCAN0-BTP_TSEG2   ( %XXXX -- ) 4 lshift MCAN0-BTP bis! ;  \ MCAN0-BTP_TSEG2    Time Segment After Sample Point
: MCAN0-BTP_TSEG1   ( %XXXXXX -- ) 8 lshift MCAN0-BTP bis! ;  \ MCAN0-BTP_TSEG1    Time Segment Before Sample Point
: MCAN0-BTP_BRP  16 lshift MCAN0-BTP bis! ;  \ MCAN0-BTP_BRP    Baud Rate Prescaler

\ MCAN0-TSCC ()
: MCAN0-TSCC_TSS   ( %XX -- ) 0 lshift MCAN0-TSCC bis! ;  \ MCAN0-TSCC_TSS    Timestamp Select
: MCAN0-TSCC_TCP   ( %XXXX -- ) 16 lshift MCAN0-TSCC bis! ;  \ MCAN0-TSCC_TCP    Timestamp Counter Prescaler

\ MCAN0-TSCV ()
: MCAN0-TSCV_TSC   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift MCAN0-TSCV bis! ;  \ MCAN0-TSCV_TSC    Timestamp Counter cleared on write

\ MCAN0-TOCC ()
: MCAN0-TOCC_ETOC   %1 0 lshift MCAN0-TOCC bis! ;  \ MCAN0-TOCC_ETOC    Enable Timeout Counter
: MCAN0-TOCC_TOS   ( %XX -- ) 1 lshift MCAN0-TOCC bis! ;  \ MCAN0-TOCC_TOS    Timeout Select
: MCAN0-TOCC_TOP   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift MCAN0-TOCC bis! ;  \ MCAN0-TOCC_TOP    Timeout Period

\ MCAN0-TOCV ()
: MCAN0-TOCV_TOC   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift MCAN0-TOCV bis! ;  \ MCAN0-TOCV_TOC    Timeout Counter cleared on write

\ MCAN0-ECR (read-only)
: MCAN0-ECR_TEC   ( %XXXXXXXX -- ) 0 lshift MCAN0-ECR bis! ;  \ MCAN0-ECR_TEC    Transmit Error Counter
: MCAN0-ECR_REC   ( %XXXXXXX -- ) 8 lshift MCAN0-ECR bis! ;  \ MCAN0-ECR_REC    Receive Error Counter
: MCAN0-ECR_RP   %1 15 lshift MCAN0-ECR bis! ;  \ MCAN0-ECR_RP    Receive Error Passive
: MCAN0-ECR_CEL   ( %XXXXXXXX -- ) 16 lshift MCAN0-ECR bis! ;  \ MCAN0-ECR_CEL    CAN Error Logging cleared on read

\ MCAN0-PSR (read-only)
: MCAN0-PSR_LEC   ( %XXX -- ) 0 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_LEC    Last Error Code set to 111 on read
: MCAN0-PSR_ACT   ( %XX -- ) 3 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_ACT    Activity
: MCAN0-PSR_EP   %1 5 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_EP    Error Passive
: MCAN0-PSR_EW   %1 6 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_EW    Warning Status
: MCAN0-PSR_BO   %1 7 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_BO    Bus_Off Status
: MCAN0-PSR_FLEC   ( %XXX -- ) 8 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_FLEC    Fast Last Error Code set to 111 on read
: MCAN0-PSR_RESI   %1 11 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_RESI    ESI Flag of Last Received CAN FD Message cleared on read
: MCAN0-PSR_RBRS   %1 12 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_RBRS    BRS Flag of Last Received CAN FD Message cleared on read
: MCAN0-PSR_REDL   %1 13 lshift MCAN0-PSR bis! ;  \ MCAN0-PSR_REDL    Received a CAN FD Message cleared on read

\ MCAN0-IR ()
: MCAN0-IR_RF0N   %1 0 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF0N    Receive FIFO 0 New Message
: MCAN0-IR_RF0W   %1 1 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF0W    Receive FIFO 0 Watermark Reached
: MCAN0-IR_RF0F   %1 2 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF0F    Receive FIFO 0 Full
: MCAN0-IR_RF0L   %1 3 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF0L    Receive FIFO 0 Message Lost
: MCAN0-IR_RF1N   %1 4 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF1N    Receive FIFO 1 New Message
: MCAN0-IR_RF1W   %1 5 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF1W    Receive FIFO 1 Watermark Reached
: MCAN0-IR_RF1F   %1 6 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF1F    Receive FIFO 1 Full
: MCAN0-IR_RF1L   %1 7 lshift MCAN0-IR bis! ;  \ MCAN0-IR_RF1L    Receive FIFO 1 Message Lost
: MCAN0-IR_HPM   %1 8 lshift MCAN0-IR bis! ;  \ MCAN0-IR_HPM    High Priority Message
: MCAN0-IR_TC   %1 9 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TC    Transmission Completed
: MCAN0-IR_TCF   %1 10 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TCF    Transmission Cancellation Finished
: MCAN0-IR_TFE   %1 11 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TFE    Tx FIFO Empty
: MCAN0-IR_TEFN   %1 12 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TEFN    Tx Event FIFO New Entry
: MCAN0-IR_TEFW   %1 13 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TEFW    Tx Event FIFO Watermark Reached
: MCAN0-IR_TEFF   %1 14 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TEFF    Tx Event FIFO Full
: MCAN0-IR_TEFL   %1 15 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TEFL    Tx Event FIFO Element Lost
: MCAN0-IR_TSW   %1 16 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TSW    Timestamp Wraparound
: MCAN0-IR_MRAF   %1 17 lshift MCAN0-IR bis! ;  \ MCAN0-IR_MRAF    Message RAM Access Failure
: MCAN0-IR_TOO   %1 18 lshift MCAN0-IR bis! ;  \ MCAN0-IR_TOO    Timeout Occurred
: MCAN0-IR_DRX   %1 19 lshift MCAN0-IR bis! ;  \ MCAN0-IR_DRX    Message stored to Dedicated Receive Buffer
: MCAN0-IR_ELO   %1 22 lshift MCAN0-IR bis! ;  \ MCAN0-IR_ELO    Error Logging Overflow
: MCAN0-IR_EP   %1 23 lshift MCAN0-IR bis! ;  \ MCAN0-IR_EP    Error Passive
: MCAN0-IR_EW   %1 24 lshift MCAN0-IR bis! ;  \ MCAN0-IR_EW    Warning Status
: MCAN0-IR_BO   %1 25 lshift MCAN0-IR bis! ;  \ MCAN0-IR_BO    Bus_Off Status
: MCAN0-IR_WDI   %1 26 lshift MCAN0-IR bis! ;  \ MCAN0-IR_WDI    Watchdog Interrupt
: MCAN0-IR_CRCE   %1 27 lshift MCAN0-IR bis! ;  \ MCAN0-IR_CRCE    CRC Error
: MCAN0-IR_BE   %1 28 lshift MCAN0-IR bis! ;  \ MCAN0-IR_BE    Bit Error
: MCAN0-IR_ACKE   %1 29 lshift MCAN0-IR bis! ;  \ MCAN0-IR_ACKE    Acknowledge Error
: MCAN0-IR_FOE   %1 30 lshift MCAN0-IR bis! ;  \ MCAN0-IR_FOE    Format Error
: MCAN0-IR_STE   %1 31 lshift MCAN0-IR bis! ;  \ MCAN0-IR_STE    Stuff Error

\ MCAN0-IE ()
: MCAN0-IE_RF0NE   %1 0 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF0NE    Receive FIFO 0 New Message Interrupt Enable
: MCAN0-IE_RF0WE   %1 1 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF0WE    Receive FIFO 0 Watermark Reached Interrupt Enable
: MCAN0-IE_RF0FE   %1 2 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF0FE    Receive FIFO 0 Full Interrupt Enable
: MCAN0-IE_RF0LE   %1 3 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF0LE    Receive FIFO 0 Message Lost Interrupt Enable
: MCAN0-IE_RF1NE   %1 4 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF1NE    Receive FIFO 1 New Message Interrupt Enable
: MCAN0-IE_RF1WE   %1 5 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF1WE    Receive FIFO 1 Watermark Reached Interrupt Enable
: MCAN0-IE_RF1FE   %1 6 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF1FE    Receive FIFO 1 Full Interrupt Enable
: MCAN0-IE_RF1LE   %1 7 lshift MCAN0-IE bis! ;  \ MCAN0-IE_RF1LE    Receive FIFO 1 Message Lost Interrupt Enable
: MCAN0-IE_HPME   %1 8 lshift MCAN0-IE bis! ;  \ MCAN0-IE_HPME    High Priority Message Interrupt Enable
: MCAN0-IE_TCE   %1 9 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TCE    Transmission Completed Interrupt Enable
: MCAN0-IE_TCFE   %1 10 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TCFE    Transmission Cancellation Finished Interrupt Enable
: MCAN0-IE_TFEE   %1 11 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TFEE    Tx FIFO Empty Interrupt Enable
: MCAN0-IE_TEFNE   %1 12 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TEFNE    Tx Event FIFO New Entry Interrupt Enable
: MCAN0-IE_TEFWE   %1 13 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TEFWE    Tx Event FIFO Watermark Reached Interrupt Enable
: MCAN0-IE_TEFFE   %1 14 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TEFFE    Tx Event FIFO Full Interrupt Enable
: MCAN0-IE_TEFLE   %1 15 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TEFLE    Tx Event FIFO Event Lost Interrupt Enable
: MCAN0-IE_TSWE   %1 16 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TSWE    Timestamp Wraparound Interrupt Enable
: MCAN0-IE_MRAFE   %1 17 lshift MCAN0-IE bis! ;  \ MCAN0-IE_MRAFE    Message RAM Access Failure Interrupt Enable
: MCAN0-IE_TOOE   %1 18 lshift MCAN0-IE bis! ;  \ MCAN0-IE_TOOE    Timeout Occurred Interrupt Enable
: MCAN0-IE_DRXE   %1 19 lshift MCAN0-IE bis! ;  \ MCAN0-IE_DRXE    Message stored to Dedicated Receive Buffer Interrupt Enable
: MCAN0-IE_ELOE   %1 22 lshift MCAN0-IE bis! ;  \ MCAN0-IE_ELOE    Error Logging Overflow Interrupt Enable
: MCAN0-IE_EPE   %1 23 lshift MCAN0-IE bis! ;  \ MCAN0-IE_EPE    Error Passive Interrupt Enable
: MCAN0-IE_EWE   %1 24 lshift MCAN0-IE bis! ;  \ MCAN0-IE_EWE    Warning Status Interrupt Enable
: MCAN0-IE_BOE   %1 25 lshift MCAN0-IE bis! ;  \ MCAN0-IE_BOE    Bus_Off Status Interrupt Enable
: MCAN0-IE_WDIE   %1 26 lshift MCAN0-IE bis! ;  \ MCAN0-IE_WDIE    Watchdog Interrupt Enable
: MCAN0-IE_CRCEE   %1 27 lshift MCAN0-IE bis! ;  \ MCAN0-IE_CRCEE    CRC Error Interrupt Enable
: MCAN0-IE_BEE   %1 28 lshift MCAN0-IE bis! ;  \ MCAN0-IE_BEE    Bit Error Interrupt Enable
: MCAN0-IE_ACKEE   %1 29 lshift MCAN0-IE bis! ;  \ MCAN0-IE_ACKEE    Acknowledge Error Interrupt Enable
: MCAN0-IE_FOEE   %1 30 lshift MCAN0-IE bis! ;  \ MCAN0-IE_FOEE    Format Error Interrupt Enable
: MCAN0-IE_STEE   %1 31 lshift MCAN0-IE bis! ;  \ MCAN0-IE_STEE    Stuff Error Interrupt Enable

\ MCAN0-ILS ()
: MCAN0-ILS_RF0NL   %1 0 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF0NL    Receive FIFO 0 New Message Interrupt Line
: MCAN0-ILS_RF0WL   %1 1 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF0WL    Receive FIFO 0 Watermark Reached Interrupt Line
: MCAN0-ILS_RF0FL   %1 2 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF0FL    Receive FIFO 0 Full Interrupt Line
: MCAN0-ILS_RF0LL   %1 3 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF0LL    Receive FIFO 0 Message Lost Interrupt Line
: MCAN0-ILS_RF1NL   %1 4 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF1NL    Receive FIFO 1 New Message Interrupt Line
: MCAN0-ILS_RF1WL   %1 5 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF1WL    Receive FIFO 1 Watermark Reached Interrupt Line
: MCAN0-ILS_RF1FL   %1 6 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF1FL    Receive FIFO 1 Full Interrupt Line
: MCAN0-ILS_RF1LL   %1 7 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_RF1LL    Receive FIFO 1 Message Lost Interrupt Line
: MCAN0-ILS_HPML   %1 8 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_HPML    High Priority Message Interrupt Line
: MCAN0-ILS_TCL   %1 9 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TCL    Transmission Completed Interrupt Line
: MCAN0-ILS_TCFL   %1 10 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TCFL    Transmission Cancellation Finished Interrupt Line
: MCAN0-ILS_TFEL   %1 11 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TFEL    Tx FIFO Empty Interrupt Line
: MCAN0-ILS_TEFNL   %1 12 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TEFNL    Tx Event FIFO New Entry Interrupt Line
: MCAN0-ILS_TEFWL   %1 13 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TEFWL    Tx Event FIFO Watermark Reached Interrupt Line
: MCAN0-ILS_TEFFL   %1 14 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TEFFL    Tx Event FIFO Full Interrupt Line
: MCAN0-ILS_TEFLL   %1 15 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TEFLL    Tx Event FIFO Event Lost Interrupt Line
: MCAN0-ILS_TSWL   %1 16 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TSWL    Timestamp Wraparound Interrupt Line
: MCAN0-ILS_MRAFL   %1 17 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_MRAFL    Message RAM Access Failure Interrupt Line
: MCAN0-ILS_TOOL   %1 18 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_TOOL    Timeout Occurred Interrupt Line
: MCAN0-ILS_DRXL   %1 19 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_DRXL    Message stored to Dedicated Receive Buffer Interrupt Line
: MCAN0-ILS_ELOL   %1 22 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_ELOL    Error Logging Overflow Interrupt Line
: MCAN0-ILS_EPL   %1 23 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_EPL    Error Passive Interrupt Line
: MCAN0-ILS_EWL   %1 24 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_EWL    Warning Status Interrupt Line
: MCAN0-ILS_BOL   %1 25 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_BOL    Bus_Off Status Interrupt Line
: MCAN0-ILS_WDIL   %1 26 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_WDIL    Watchdog Interrupt Line
: MCAN0-ILS_CRCEL   %1 27 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_CRCEL    CRC Error Interrupt Line
: MCAN0-ILS_BEL   %1 28 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_BEL    Bit Error Interrupt Line
: MCAN0-ILS_ACKEL   %1 29 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_ACKEL    Acknowledge Error Interrupt Line
: MCAN0-ILS_FOEL   %1 30 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_FOEL    Format Error Interrupt Line
: MCAN0-ILS_STEL   %1 31 lshift MCAN0-ILS bis! ;  \ MCAN0-ILS_STEL    Stuff Error Interrupt Line

\ MCAN0-ILE ()
: MCAN0-ILE_EINT0   %1 0 lshift MCAN0-ILE bis! ;  \ MCAN0-ILE_EINT0    Enable Interrupt Line 0
: MCAN0-ILE_EINT1   %1 1 lshift MCAN0-ILE bis! ;  \ MCAN0-ILE_EINT1    Enable Interrupt Line 1

\ MCAN0-GFC ()
: MCAN0-GFC_RRFE   %1 0 lshift MCAN0-GFC bis! ;  \ MCAN0-GFC_RRFE    Reject Remote Frames Extended
: MCAN0-GFC_RRFS   %1 1 lshift MCAN0-GFC bis! ;  \ MCAN0-GFC_RRFS    Reject Remote Frames Standard
: MCAN0-GFC_ANFE   ( %XX -- ) 2 lshift MCAN0-GFC bis! ;  \ MCAN0-GFC_ANFE    Accept Non-matching Frames Extended
: MCAN0-GFC_ANFS   ( %XX -- ) 4 lshift MCAN0-GFC bis! ;  \ MCAN0-GFC_ANFS    Accept Non-matching Frames Standard

\ MCAN0-SIDFC ()
: MCAN0-SIDFC_FLSSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN0-SIDFC bis! ;  \ MCAN0-SIDFC_FLSSA    Filter List Standard Start Address
: MCAN0-SIDFC_LSS   ( %XXXXXXXX -- ) 16 lshift MCAN0-SIDFC bis! ;  \ MCAN0-SIDFC_LSS    List Size Standard

\ MCAN0-XIDFC ()
: MCAN0-XIDFC_FLESA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN0-XIDFC bis! ;  \ MCAN0-XIDFC_FLESA    Filter List Extended Start Address
: MCAN0-XIDFC_LSE   ( %XXXXXXX -- ) 16 lshift MCAN0-XIDFC bis! ;  \ MCAN0-XIDFC_LSE    List Size Extended

\ MCAN0-XIDAM ()
: MCAN0-XIDAM_EIDM  0 lshift MCAN0-XIDAM bis! ;  \ MCAN0-XIDAM_EIDM    Extended ID Mask

\ MCAN0-HPMS (read-only)
: MCAN0-HPMS_BIDX   ( %XXXXXX -- ) 0 lshift MCAN0-HPMS bis! ;  \ MCAN0-HPMS_BIDX    Buffer Index
: MCAN0-HPMS_MSI   ( %XX -- ) 6 lshift MCAN0-HPMS bis! ;  \ MCAN0-HPMS_MSI    Message Storage Indicator
: MCAN0-HPMS_FIDX   ( %XXXXXXX -- ) 8 lshift MCAN0-HPMS bis! ;  \ MCAN0-HPMS_FIDX    Filter Index
: MCAN0-HPMS_FLST   %1 15 lshift MCAN0-HPMS bis! ;  \ MCAN0-HPMS_FLST    Filter List

\ MCAN0-NDAT1 ()
: MCAN0-NDAT1_ND0   %1 0 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND0    New Data
: MCAN0-NDAT1_ND1   %1 1 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND1    New Data
: MCAN0-NDAT1_ND2   %1 2 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND2    New Data
: MCAN0-NDAT1_ND3   %1 3 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND3    New Data
: MCAN0-NDAT1_ND4   %1 4 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND4    New Data
: MCAN0-NDAT1_ND5   %1 5 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND5    New Data
: MCAN0-NDAT1_ND6   %1 6 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND6    New Data
: MCAN0-NDAT1_ND7   %1 7 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND7    New Data
: MCAN0-NDAT1_ND8   %1 8 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND8    New Data
: MCAN0-NDAT1_ND9   %1 9 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND9    New Data
: MCAN0-NDAT1_ND10   %1 10 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND10    New Data
: MCAN0-NDAT1_ND11   %1 11 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND11    New Data
: MCAN0-NDAT1_ND12   %1 12 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND12    New Data
: MCAN0-NDAT1_ND13   %1 13 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND13    New Data
: MCAN0-NDAT1_ND14   %1 14 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND14    New Data
: MCAN0-NDAT1_ND15   %1 15 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND15    New Data
: MCAN0-NDAT1_ND16   %1 16 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND16    New Data
: MCAN0-NDAT1_ND17   %1 17 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND17    New Data
: MCAN0-NDAT1_ND18   %1 18 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND18    New Data
: MCAN0-NDAT1_ND19   %1 19 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND19    New Data
: MCAN0-NDAT1_ND20   %1 20 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND20    New Data
: MCAN0-NDAT1_ND21   %1 21 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND21    New Data
: MCAN0-NDAT1_ND22   %1 22 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND22    New Data
: MCAN0-NDAT1_ND23   %1 23 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND23    New Data
: MCAN0-NDAT1_ND24   %1 24 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND24    New Data
: MCAN0-NDAT1_ND25   %1 25 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND25    New Data
: MCAN0-NDAT1_ND26   %1 26 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND26    New Data
: MCAN0-NDAT1_ND27   %1 27 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND27    New Data
: MCAN0-NDAT1_ND28   %1 28 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND28    New Data
: MCAN0-NDAT1_ND29   %1 29 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND29    New Data
: MCAN0-NDAT1_ND30   %1 30 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND30    New Data
: MCAN0-NDAT1_ND31   %1 31 lshift MCAN0-NDAT1 bis! ;  \ MCAN0-NDAT1_ND31    New Data

\ MCAN0-NDAT2 ()
: MCAN0-NDAT2_ND32   %1 0 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND32    New Data
: MCAN0-NDAT2_ND33   %1 1 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND33    New Data
: MCAN0-NDAT2_ND34   %1 2 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND34    New Data
: MCAN0-NDAT2_ND35   %1 3 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND35    New Data
: MCAN0-NDAT2_ND36   %1 4 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND36    New Data
: MCAN0-NDAT2_ND37   %1 5 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND37    New Data
: MCAN0-NDAT2_ND38   %1 6 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND38    New Data
: MCAN0-NDAT2_ND39   %1 7 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND39    New Data
: MCAN0-NDAT2_ND40   %1 8 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND40    New Data
: MCAN0-NDAT2_ND41   %1 9 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND41    New Data
: MCAN0-NDAT2_ND42   %1 10 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND42    New Data
: MCAN0-NDAT2_ND43   %1 11 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND43    New Data
: MCAN0-NDAT2_ND44   %1 12 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND44    New Data
: MCAN0-NDAT2_ND45   %1 13 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND45    New Data
: MCAN0-NDAT2_ND46   %1 14 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND46    New Data
: MCAN0-NDAT2_ND47   %1 15 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND47    New Data
: MCAN0-NDAT2_ND48   %1 16 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND48    New Data
: MCAN0-NDAT2_ND49   %1 17 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND49    New Data
: MCAN0-NDAT2_ND50   %1 18 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND50    New Data
: MCAN0-NDAT2_ND51   %1 19 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND51    New Data
: MCAN0-NDAT2_ND52   %1 20 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND52    New Data
: MCAN0-NDAT2_ND53   %1 21 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND53    New Data
: MCAN0-NDAT2_ND54   %1 22 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND54    New Data
: MCAN0-NDAT2_ND55   %1 23 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND55    New Data
: MCAN0-NDAT2_ND56   %1 24 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND56    New Data
: MCAN0-NDAT2_ND57   %1 25 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND57    New Data
: MCAN0-NDAT2_ND58   %1 26 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND58    New Data
: MCAN0-NDAT2_ND59   %1 27 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND59    New Data
: MCAN0-NDAT2_ND60   %1 28 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND60    New Data
: MCAN0-NDAT2_ND61   %1 29 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND61    New Data
: MCAN0-NDAT2_ND62   %1 30 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND62    New Data
: MCAN0-NDAT2_ND63   %1 31 lshift MCAN0-NDAT2 bis! ;  \ MCAN0-NDAT2_ND63    New Data

\ MCAN0-RXF0C ()
: MCAN0-RXF0C_F0SA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN0-RXF0C bis! ;  \ MCAN0-RXF0C_F0SA    Receive FIFO 0 Start Address
: MCAN0-RXF0C_F0S   ( %XXXXXXX -- ) 16 lshift MCAN0-RXF0C bis! ;  \ MCAN0-RXF0C_F0S    Receive FIFO 0 Start Address
: MCAN0-RXF0C_F0WM   ( %XXXXXXX -- ) 24 lshift MCAN0-RXF0C bis! ;  \ MCAN0-RXF0C_F0WM    Receive FIFO 0 Watermark
: MCAN0-RXF0C_F0OM   %1 31 lshift MCAN0-RXF0C bis! ;  \ MCAN0-RXF0C_F0OM    FIFO 0 Operation Mode

\ MCAN0-RXF0S (read-only)
: MCAN0-RXF0S_F0FL   ( %XXXXXXX -- ) 0 lshift MCAN0-RXF0S bis! ;  \ MCAN0-RXF0S_F0FL    Receive FIFO 0 Fill Level
: MCAN0-RXF0S_F0GI   ( %XXXXXX -- ) 8 lshift MCAN0-RXF0S bis! ;  \ MCAN0-RXF0S_F0GI    Receive FIFO 0 Get Index
: MCAN0-RXF0S_F0PI   ( %XXXXXX -- ) 16 lshift MCAN0-RXF0S bis! ;  \ MCAN0-RXF0S_F0PI    Receive FIFO 0 Put Index
: MCAN0-RXF0S_F0F   %1 24 lshift MCAN0-RXF0S bis! ;  \ MCAN0-RXF0S_F0F    Receive FIFO 0 Fill Level
: MCAN0-RXF0S_RF0L   %1 25 lshift MCAN0-RXF0S bis! ;  \ MCAN0-RXF0S_RF0L    Receive FIFO 0 Message Lost

\ MCAN0-RXF0A ()
: MCAN0-RXF0A_F0AI   ( %XXXXXX -- ) 0 lshift MCAN0-RXF0A bis! ;  \ MCAN0-RXF0A_F0AI    Receive FIFO 0 Acknowledge Index

\ MCAN0-RXBC ()
: MCAN0-RXBC_RBSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN0-RXBC bis! ;  \ MCAN0-RXBC_RBSA    Receive Buffer Start Address

\ MCAN0-RXF1C ()
: MCAN0-RXF1C_F1SA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN0-RXF1C bis! ;  \ MCAN0-RXF1C_F1SA    Receive FIFO 1 Start Address
: MCAN0-RXF1C_F1S   ( %XXXXXXX -- ) 16 lshift MCAN0-RXF1C bis! ;  \ MCAN0-RXF1C_F1S    Receive FIFO 1 Start Address
: MCAN0-RXF1C_F1WM   ( %XXXXXXX -- ) 24 lshift MCAN0-RXF1C bis! ;  \ MCAN0-RXF1C_F1WM    Receive FIFO 1 Watermark
: MCAN0-RXF1C_F1OM   %1 31 lshift MCAN0-RXF1C bis! ;  \ MCAN0-RXF1C_F1OM    FIFO 1 Operation Mode

\ MCAN0-RXF1S (read-only)
: MCAN0-RXF1S_F1FL   ( %XXXXXXX -- ) 0 lshift MCAN0-RXF1S bis! ;  \ MCAN0-RXF1S_F1FL    Receive FIFO 1 Fill Level
: MCAN0-RXF1S_F1GI   ( %XXXXXX -- ) 8 lshift MCAN0-RXF1S bis! ;  \ MCAN0-RXF1S_F1GI    Receive FIFO 1 Get Index
: MCAN0-RXF1S_F1PI   ( %XXXXXX -- ) 16 lshift MCAN0-RXF1S bis! ;  \ MCAN0-RXF1S_F1PI    Receive FIFO 1 Put Index
: MCAN0-RXF1S_F1F   %1 24 lshift MCAN0-RXF1S bis! ;  \ MCAN0-RXF1S_F1F    Receive FIFO 1 Fill Level
: MCAN0-RXF1S_RF1L   %1 25 lshift MCAN0-RXF1S bis! ;  \ MCAN0-RXF1S_RF1L    Receive FIFO 1 Message Lost
: MCAN0-RXF1S_DMS   ( %XX -- ) 30 lshift MCAN0-RXF1S bis! ;  \ MCAN0-RXF1S_DMS    Debug Message Status

\ MCAN0-RXF1A ()
: MCAN0-RXF1A_F1AI   ( %XXXXXX -- ) 0 lshift MCAN0-RXF1A bis! ;  \ MCAN0-RXF1A_F1AI    Receive FIFO 1 Acknowledge Index

\ MCAN0-RXESC ()
: MCAN0-RXESC_F0DS   ( %XXX -- ) 0 lshift MCAN0-RXESC bis! ;  \ MCAN0-RXESC_F0DS    Receive FIFO 0 Data Field Size
: MCAN0-RXESC_F1DS   ( %XXX -- ) 4 lshift MCAN0-RXESC bis! ;  \ MCAN0-RXESC_F1DS    Receive FIFO 1 Data Field Size
: MCAN0-RXESC_RBDS   ( %XXX -- ) 8 lshift MCAN0-RXESC bis! ;  \ MCAN0-RXESC_RBDS    Receive Buffer Data Field Size

\ MCAN0-TXBC ()
: MCAN0-TXBC_TBSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN0-TXBC bis! ;  \ MCAN0-TXBC_TBSA    Tx Buffers Start Address
: MCAN0-TXBC_NDTB   ( %XXXXXX -- ) 16 lshift MCAN0-TXBC bis! ;  \ MCAN0-TXBC_NDTB    Number of Dedicated Transmit Buffers
: MCAN0-TXBC_TFQS   ( %XXXXXX -- ) 24 lshift MCAN0-TXBC bis! ;  \ MCAN0-TXBC_TFQS    Transmit FIFO/Queue Size
: MCAN0-TXBC_TFQM   %1 30 lshift MCAN0-TXBC bis! ;  \ MCAN0-TXBC_TFQM    Tx FIFO/Queue Mode

\ MCAN0-TXFQS (read-only)
: MCAN0-TXFQS_TFFL   ( %XXXXXX -- ) 0 lshift MCAN0-TXFQS bis! ;  \ MCAN0-TXFQS_TFFL    Tx FIFO Free Level
: MCAN0-TXFQS_TFGI   ( %XXXXX -- ) 8 lshift MCAN0-TXFQS bis! ;  \ MCAN0-TXFQS_TFGI    Tx FIFO Get Index
: MCAN0-TXFQS_TFQPI   ( %XXXXX -- ) 16 lshift MCAN0-TXFQS bis! ;  \ MCAN0-TXFQS_TFQPI    Tx FIFO/Queue Put Index
: MCAN0-TXFQS_TFQF   %1 21 lshift MCAN0-TXFQS bis! ;  \ MCAN0-TXFQS_TFQF    Tx FIFO/Queue Full

\ MCAN0-TXESC ()
: MCAN0-TXESC_TBDS   ( %XXX -- ) 0 lshift MCAN0-TXESC bis! ;  \ MCAN0-TXESC_TBDS    Tx Buffer Data Field Size

\ MCAN0-TXBRP (read-only)
: MCAN0-TXBRP_TRP0   %1 0 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP0    Transmission Request Pending for Buffer 0
: MCAN0-TXBRP_TRP1   %1 1 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP1    Transmission Request Pending for Buffer 1
: MCAN0-TXBRP_TRP2   %1 2 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP2    Transmission Request Pending for Buffer 2
: MCAN0-TXBRP_TRP3   %1 3 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP3    Transmission Request Pending for Buffer 3
: MCAN0-TXBRP_TRP4   %1 4 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP4    Transmission Request Pending for Buffer 4
: MCAN0-TXBRP_TRP5   %1 5 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP5    Transmission Request Pending for Buffer 5
: MCAN0-TXBRP_TRP6   %1 6 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP6    Transmission Request Pending for Buffer 6
: MCAN0-TXBRP_TRP7   %1 7 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP7    Transmission Request Pending for Buffer 7
: MCAN0-TXBRP_TRP8   %1 8 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP8    Transmission Request Pending for Buffer 8
: MCAN0-TXBRP_TRP9   %1 9 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP9    Transmission Request Pending for Buffer 9
: MCAN0-TXBRP_TRP10   %1 10 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP10    Transmission Request Pending for Buffer 10
: MCAN0-TXBRP_TRP11   %1 11 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP11    Transmission Request Pending for Buffer 11
: MCAN0-TXBRP_TRP12   %1 12 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP12    Transmission Request Pending for Buffer 12
: MCAN0-TXBRP_TRP13   %1 13 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP13    Transmission Request Pending for Buffer 13
: MCAN0-TXBRP_TRP14   %1 14 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP14    Transmission Request Pending for Buffer 14
: MCAN0-TXBRP_TRP15   %1 15 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP15    Transmission Request Pending for Buffer 15
: MCAN0-TXBRP_TRP16   %1 16 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP16    Transmission Request Pending for Buffer 16
: MCAN0-TXBRP_TRP17   %1 17 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP17    Transmission Request Pending for Buffer 17
: MCAN0-TXBRP_TRP18   %1 18 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP18    Transmission Request Pending for Buffer 18
: MCAN0-TXBRP_TRP19   %1 19 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP19    Transmission Request Pending for Buffer 19
: MCAN0-TXBRP_TRP20   %1 20 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP20    Transmission Request Pending for Buffer 20
: MCAN0-TXBRP_TRP21   %1 21 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP21    Transmission Request Pending for Buffer 21
: MCAN0-TXBRP_TRP22   %1 22 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP22    Transmission Request Pending for Buffer 22
: MCAN0-TXBRP_TRP23   %1 23 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP23    Transmission Request Pending for Buffer 23
: MCAN0-TXBRP_TRP24   %1 24 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP24    Transmission Request Pending for Buffer 24
: MCAN0-TXBRP_TRP25   %1 25 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP25    Transmission Request Pending for Buffer 25
: MCAN0-TXBRP_TRP26   %1 26 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP26    Transmission Request Pending for Buffer 26
: MCAN0-TXBRP_TRP27   %1 27 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP27    Transmission Request Pending for Buffer 27
: MCAN0-TXBRP_TRP28   %1 28 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP28    Transmission Request Pending for Buffer 28
: MCAN0-TXBRP_TRP29   %1 29 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP29    Transmission Request Pending for Buffer 29
: MCAN0-TXBRP_TRP30   %1 30 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP30    Transmission Request Pending for Buffer 30
: MCAN0-TXBRP_TRP31   %1 31 lshift MCAN0-TXBRP bis! ;  \ MCAN0-TXBRP_TRP31    Transmission Request Pending for Buffer 31

\ MCAN0-TXBAR ()
: MCAN0-TXBAR_AR0   %1 0 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR0    Add Request for Transmit Buffer 0
: MCAN0-TXBAR_AR1   %1 1 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR1    Add Request for Transmit Buffer 1
: MCAN0-TXBAR_AR2   %1 2 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR2    Add Request for Transmit Buffer 2
: MCAN0-TXBAR_AR3   %1 3 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR3    Add Request for Transmit Buffer 3
: MCAN0-TXBAR_AR4   %1 4 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR4    Add Request for Transmit Buffer 4
: MCAN0-TXBAR_AR5   %1 5 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR5    Add Request for Transmit Buffer 5
: MCAN0-TXBAR_AR6   %1 6 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR6    Add Request for Transmit Buffer 6
: MCAN0-TXBAR_AR7   %1 7 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR7    Add Request for Transmit Buffer 7
: MCAN0-TXBAR_AR8   %1 8 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR8    Add Request for Transmit Buffer 8
: MCAN0-TXBAR_AR9   %1 9 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR9    Add Request for Transmit Buffer 9
: MCAN0-TXBAR_AR10   %1 10 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR10    Add Request for Transmit Buffer 10
: MCAN0-TXBAR_AR11   %1 11 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR11    Add Request for Transmit Buffer 11
: MCAN0-TXBAR_AR12   %1 12 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR12    Add Request for Transmit Buffer 12
: MCAN0-TXBAR_AR13   %1 13 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR13    Add Request for Transmit Buffer 13
: MCAN0-TXBAR_AR14   %1 14 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR14    Add Request for Transmit Buffer 14
: MCAN0-TXBAR_AR15   %1 15 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR15    Add Request for Transmit Buffer 15
: MCAN0-TXBAR_AR16   %1 16 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR16    Add Request for Transmit Buffer 16
: MCAN0-TXBAR_AR17   %1 17 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR17    Add Request for Transmit Buffer 17
: MCAN0-TXBAR_AR18   %1 18 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR18    Add Request for Transmit Buffer 18
: MCAN0-TXBAR_AR19   %1 19 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR19    Add Request for Transmit Buffer 19
: MCAN0-TXBAR_AR20   %1 20 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR20    Add Request for Transmit Buffer 20
: MCAN0-TXBAR_AR21   %1 21 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR21    Add Request for Transmit Buffer 21
: MCAN0-TXBAR_AR22   %1 22 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR22    Add Request for Transmit Buffer 22
: MCAN0-TXBAR_AR23   %1 23 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR23    Add Request for Transmit Buffer 23
: MCAN0-TXBAR_AR24   %1 24 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR24    Add Request for Transmit Buffer 24
: MCAN0-TXBAR_AR25   %1 25 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR25    Add Request for Transmit Buffer 25
: MCAN0-TXBAR_AR26   %1 26 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR26    Add Request for Transmit Buffer 26
: MCAN0-TXBAR_AR27   %1 27 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR27    Add Request for Transmit Buffer 27
: MCAN0-TXBAR_AR28   %1 28 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR28    Add Request for Transmit Buffer 28
: MCAN0-TXBAR_AR29   %1 29 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR29    Add Request for Transmit Buffer 29
: MCAN0-TXBAR_AR30   %1 30 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR30    Add Request for Transmit Buffer 30
: MCAN0-TXBAR_AR31   %1 31 lshift MCAN0-TXBAR bis! ;  \ MCAN0-TXBAR_AR31    Add Request for Transmit Buffer 31

\ MCAN0-TXBCR ()
: MCAN0-TXBCR_CR0   %1 0 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR0    Cancellation Request for Transmit Buffer 0
: MCAN0-TXBCR_CR1   %1 1 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR1    Cancellation Request for Transmit Buffer 1
: MCAN0-TXBCR_CR2   %1 2 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR2    Cancellation Request for Transmit Buffer 2
: MCAN0-TXBCR_CR3   %1 3 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR3    Cancellation Request for Transmit Buffer 3
: MCAN0-TXBCR_CR4   %1 4 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR4    Cancellation Request for Transmit Buffer 4
: MCAN0-TXBCR_CR5   %1 5 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR5    Cancellation Request for Transmit Buffer 5
: MCAN0-TXBCR_CR6   %1 6 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR6    Cancellation Request for Transmit Buffer 6
: MCAN0-TXBCR_CR7   %1 7 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR7    Cancellation Request for Transmit Buffer 7
: MCAN0-TXBCR_CR8   %1 8 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR8    Cancellation Request for Transmit Buffer 8
: MCAN0-TXBCR_CR9   %1 9 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR9    Cancellation Request for Transmit Buffer 9
: MCAN0-TXBCR_CR10   %1 10 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR10    Cancellation Request for Transmit Buffer 10
: MCAN0-TXBCR_CR11   %1 11 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR11    Cancellation Request for Transmit Buffer 11
: MCAN0-TXBCR_CR12   %1 12 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR12    Cancellation Request for Transmit Buffer 12
: MCAN0-TXBCR_CR13   %1 13 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR13    Cancellation Request for Transmit Buffer 13
: MCAN0-TXBCR_CR14   %1 14 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR14    Cancellation Request for Transmit Buffer 14
: MCAN0-TXBCR_CR15   %1 15 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR15    Cancellation Request for Transmit Buffer 15
: MCAN0-TXBCR_CR16   %1 16 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR16    Cancellation Request for Transmit Buffer 16
: MCAN0-TXBCR_CR17   %1 17 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR17    Cancellation Request for Transmit Buffer 17
: MCAN0-TXBCR_CR18   %1 18 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR18    Cancellation Request for Transmit Buffer 18
: MCAN0-TXBCR_CR19   %1 19 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR19    Cancellation Request for Transmit Buffer 19
: MCAN0-TXBCR_CR20   %1 20 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR20    Cancellation Request for Transmit Buffer 20
: MCAN0-TXBCR_CR21   %1 21 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR21    Cancellation Request for Transmit Buffer 21
: MCAN0-TXBCR_CR22   %1 22 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR22    Cancellation Request for Transmit Buffer 22
: MCAN0-TXBCR_CR23   %1 23 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR23    Cancellation Request for Transmit Buffer 23
: MCAN0-TXBCR_CR24   %1 24 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR24    Cancellation Request for Transmit Buffer 24
: MCAN0-TXBCR_CR25   %1 25 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR25    Cancellation Request for Transmit Buffer 25
: MCAN0-TXBCR_CR26   %1 26 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR26    Cancellation Request for Transmit Buffer 26
: MCAN0-TXBCR_CR27   %1 27 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR27    Cancellation Request for Transmit Buffer 27
: MCAN0-TXBCR_CR28   %1 28 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR28    Cancellation Request for Transmit Buffer 28
: MCAN0-TXBCR_CR29   %1 29 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR29    Cancellation Request for Transmit Buffer 29
: MCAN0-TXBCR_CR30   %1 30 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR30    Cancellation Request for Transmit Buffer 30
: MCAN0-TXBCR_CR31   %1 31 lshift MCAN0-TXBCR bis! ;  \ MCAN0-TXBCR_CR31    Cancellation Request for Transmit Buffer 31

\ MCAN0-TXBTO (read-only)
: MCAN0-TXBTO_TO0   %1 0 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO0    Transmission Occurred for Buffer 0
: MCAN0-TXBTO_TO1   %1 1 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO1    Transmission Occurred for Buffer 1
: MCAN0-TXBTO_TO2   %1 2 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO2    Transmission Occurred for Buffer 2
: MCAN0-TXBTO_TO3   %1 3 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO3    Transmission Occurred for Buffer 3
: MCAN0-TXBTO_TO4   %1 4 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO4    Transmission Occurred for Buffer 4
: MCAN0-TXBTO_TO5   %1 5 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO5    Transmission Occurred for Buffer 5
: MCAN0-TXBTO_TO6   %1 6 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO6    Transmission Occurred for Buffer 6
: MCAN0-TXBTO_TO7   %1 7 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO7    Transmission Occurred for Buffer 7
: MCAN0-TXBTO_TO8   %1 8 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO8    Transmission Occurred for Buffer 8
: MCAN0-TXBTO_TO9   %1 9 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO9    Transmission Occurred for Buffer 9
: MCAN0-TXBTO_TO10   %1 10 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO10    Transmission Occurred for Buffer 10
: MCAN0-TXBTO_TO11   %1 11 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO11    Transmission Occurred for Buffer 11
: MCAN0-TXBTO_TO12   %1 12 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO12    Transmission Occurred for Buffer 12
: MCAN0-TXBTO_TO13   %1 13 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO13    Transmission Occurred for Buffer 13
: MCAN0-TXBTO_TO14   %1 14 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO14    Transmission Occurred for Buffer 14
: MCAN0-TXBTO_TO15   %1 15 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO15    Transmission Occurred for Buffer 15
: MCAN0-TXBTO_TO16   %1 16 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO16    Transmission Occurred for Buffer 16
: MCAN0-TXBTO_TO17   %1 17 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO17    Transmission Occurred for Buffer 17
: MCAN0-TXBTO_TO18   %1 18 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO18    Transmission Occurred for Buffer 18
: MCAN0-TXBTO_TO19   %1 19 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO19    Transmission Occurred for Buffer 19
: MCAN0-TXBTO_TO20   %1 20 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO20    Transmission Occurred for Buffer 20
: MCAN0-TXBTO_TO21   %1 21 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO21    Transmission Occurred for Buffer 21
: MCAN0-TXBTO_TO22   %1 22 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO22    Transmission Occurred for Buffer 22
: MCAN0-TXBTO_TO23   %1 23 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO23    Transmission Occurred for Buffer 23
: MCAN0-TXBTO_TO24   %1 24 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO24    Transmission Occurred for Buffer 24
: MCAN0-TXBTO_TO25   %1 25 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO25    Transmission Occurred for Buffer 25
: MCAN0-TXBTO_TO26   %1 26 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO26    Transmission Occurred for Buffer 26
: MCAN0-TXBTO_TO27   %1 27 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO27    Transmission Occurred for Buffer 27
: MCAN0-TXBTO_TO28   %1 28 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO28    Transmission Occurred for Buffer 28
: MCAN0-TXBTO_TO29   %1 29 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO29    Transmission Occurred for Buffer 29
: MCAN0-TXBTO_TO30   %1 30 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO30    Transmission Occurred for Buffer 30
: MCAN0-TXBTO_TO31   %1 31 lshift MCAN0-TXBTO bis! ;  \ MCAN0-TXBTO_TO31    Transmission Occurred for Buffer 31

\ MCAN0-TXBCF (read-only)
: MCAN0-TXBCF_CF0   %1 0 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF0    Cancellation Finished for Transmit Buffer 0
: MCAN0-TXBCF_CF1   %1 1 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF1    Cancellation Finished for Transmit Buffer 1
: MCAN0-TXBCF_CF2   %1 2 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF2    Cancellation Finished for Transmit Buffer 2
: MCAN0-TXBCF_CF3   %1 3 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF3    Cancellation Finished for Transmit Buffer 3
: MCAN0-TXBCF_CF4   %1 4 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF4    Cancellation Finished for Transmit Buffer 4
: MCAN0-TXBCF_CF5   %1 5 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF5    Cancellation Finished for Transmit Buffer 5
: MCAN0-TXBCF_CF6   %1 6 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF6    Cancellation Finished for Transmit Buffer 6
: MCAN0-TXBCF_CF7   %1 7 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF7    Cancellation Finished for Transmit Buffer 7
: MCAN0-TXBCF_CF8   %1 8 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF8    Cancellation Finished for Transmit Buffer 8
: MCAN0-TXBCF_CF9   %1 9 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF9    Cancellation Finished for Transmit Buffer 9
: MCAN0-TXBCF_CF10   %1 10 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF10    Cancellation Finished for Transmit Buffer 10
: MCAN0-TXBCF_CF11   %1 11 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF11    Cancellation Finished for Transmit Buffer 11
: MCAN0-TXBCF_CF12   %1 12 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF12    Cancellation Finished for Transmit Buffer 12
: MCAN0-TXBCF_CF13   %1 13 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF13    Cancellation Finished for Transmit Buffer 13
: MCAN0-TXBCF_CF14   %1 14 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF14    Cancellation Finished for Transmit Buffer 14
: MCAN0-TXBCF_CF15   %1 15 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF15    Cancellation Finished for Transmit Buffer 15
: MCAN0-TXBCF_CF16   %1 16 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF16    Cancellation Finished for Transmit Buffer 16
: MCAN0-TXBCF_CF17   %1 17 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF17    Cancellation Finished for Transmit Buffer 17
: MCAN0-TXBCF_CF18   %1 18 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF18    Cancellation Finished for Transmit Buffer 18
: MCAN0-TXBCF_CF19   %1 19 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF19    Cancellation Finished for Transmit Buffer 19
: MCAN0-TXBCF_CF20   %1 20 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF20    Cancellation Finished for Transmit Buffer 20
: MCAN0-TXBCF_CF21   %1 21 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF21    Cancellation Finished for Transmit Buffer 21
: MCAN0-TXBCF_CF22   %1 22 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF22    Cancellation Finished for Transmit Buffer 22
: MCAN0-TXBCF_CF23   %1 23 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF23    Cancellation Finished for Transmit Buffer 23
: MCAN0-TXBCF_CF24   %1 24 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF24    Cancellation Finished for Transmit Buffer 24
: MCAN0-TXBCF_CF25   %1 25 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF25    Cancellation Finished for Transmit Buffer 25
: MCAN0-TXBCF_CF26   %1 26 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF26    Cancellation Finished for Transmit Buffer 26
: MCAN0-TXBCF_CF27   %1 27 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF27    Cancellation Finished for Transmit Buffer 27
: MCAN0-TXBCF_CF28   %1 28 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF28    Cancellation Finished for Transmit Buffer 28
: MCAN0-TXBCF_CF29   %1 29 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF29    Cancellation Finished for Transmit Buffer 29
: MCAN0-TXBCF_CF30   %1 30 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF30    Cancellation Finished for Transmit Buffer 30
: MCAN0-TXBCF_CF31   %1 31 lshift MCAN0-TXBCF bis! ;  \ MCAN0-TXBCF_CF31    Cancellation Finished for Transmit Buffer 31

\ MCAN0-TXBTIE ()
: MCAN0-TXBTIE_TIE0   %1 0 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE0    Transmission Interrupt Enable for Buffer 0
: MCAN0-TXBTIE_TIE1   %1 1 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE1    Transmission Interrupt Enable for Buffer 1
: MCAN0-TXBTIE_TIE2   %1 2 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE2    Transmission Interrupt Enable for Buffer 2
: MCAN0-TXBTIE_TIE3   %1 3 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE3    Transmission Interrupt Enable for Buffer 3
: MCAN0-TXBTIE_TIE4   %1 4 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE4    Transmission Interrupt Enable for Buffer 4
: MCAN0-TXBTIE_TIE5   %1 5 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE5    Transmission Interrupt Enable for Buffer 5
: MCAN0-TXBTIE_TIE6   %1 6 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE6    Transmission Interrupt Enable for Buffer 6
: MCAN0-TXBTIE_TIE7   %1 7 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE7    Transmission Interrupt Enable for Buffer 7
: MCAN0-TXBTIE_TIE8   %1 8 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE8    Transmission Interrupt Enable for Buffer 8
: MCAN0-TXBTIE_TIE9   %1 9 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE9    Transmission Interrupt Enable for Buffer 9
: MCAN0-TXBTIE_TIE10   %1 10 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE10    Transmission Interrupt Enable for Buffer 10
: MCAN0-TXBTIE_TIE11   %1 11 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE11    Transmission Interrupt Enable for Buffer 11
: MCAN0-TXBTIE_TIE12   %1 12 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE12    Transmission Interrupt Enable for Buffer 12
: MCAN0-TXBTIE_TIE13   %1 13 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE13    Transmission Interrupt Enable for Buffer 13
: MCAN0-TXBTIE_TIE14   %1 14 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE14    Transmission Interrupt Enable for Buffer 14
: MCAN0-TXBTIE_TIE15   %1 15 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE15    Transmission Interrupt Enable for Buffer 15
: MCAN0-TXBTIE_TIE16   %1 16 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE16    Transmission Interrupt Enable for Buffer 16
: MCAN0-TXBTIE_TIE17   %1 17 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE17    Transmission Interrupt Enable for Buffer 17
: MCAN0-TXBTIE_TIE18   %1 18 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE18    Transmission Interrupt Enable for Buffer 18
: MCAN0-TXBTIE_TIE19   %1 19 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE19    Transmission Interrupt Enable for Buffer 19
: MCAN0-TXBTIE_TIE20   %1 20 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE20    Transmission Interrupt Enable for Buffer 20
: MCAN0-TXBTIE_TIE21   %1 21 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE21    Transmission Interrupt Enable for Buffer 21
: MCAN0-TXBTIE_TIE22   %1 22 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE22    Transmission Interrupt Enable for Buffer 22
: MCAN0-TXBTIE_TIE23   %1 23 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE23    Transmission Interrupt Enable for Buffer 23
: MCAN0-TXBTIE_TIE24   %1 24 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE24    Transmission Interrupt Enable for Buffer 24
: MCAN0-TXBTIE_TIE25   %1 25 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE25    Transmission Interrupt Enable for Buffer 25
: MCAN0-TXBTIE_TIE26   %1 26 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE26    Transmission Interrupt Enable for Buffer 26
: MCAN0-TXBTIE_TIE27   %1 27 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE27    Transmission Interrupt Enable for Buffer 27
: MCAN0-TXBTIE_TIE28   %1 28 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE28    Transmission Interrupt Enable for Buffer 28
: MCAN0-TXBTIE_TIE29   %1 29 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE29    Transmission Interrupt Enable for Buffer 29
: MCAN0-TXBTIE_TIE30   %1 30 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE30    Transmission Interrupt Enable for Buffer 30
: MCAN0-TXBTIE_TIE31   %1 31 lshift MCAN0-TXBTIE bis! ;  \ MCAN0-TXBTIE_TIE31    Transmission Interrupt Enable for Buffer 31

\ MCAN0-TXBCIE ()
: MCAN0-TXBCIE_CFIE0   %1 0 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE0    Cancellation Finished Interrupt Enable for Transmit Buffer 0
: MCAN0-TXBCIE_CFIE1   %1 1 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE1    Cancellation Finished Interrupt Enable for Transmit Buffer 1
: MCAN0-TXBCIE_CFIE2   %1 2 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE2    Cancellation Finished Interrupt Enable for Transmit Buffer 2
: MCAN0-TXBCIE_CFIE3   %1 3 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE3    Cancellation Finished Interrupt Enable for Transmit Buffer 3
: MCAN0-TXBCIE_CFIE4   %1 4 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE4    Cancellation Finished Interrupt Enable for Transmit Buffer 4
: MCAN0-TXBCIE_CFIE5   %1 5 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE5    Cancellation Finished Interrupt Enable for Transmit Buffer 5
: MCAN0-TXBCIE_CFIE6   %1 6 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE6    Cancellation Finished Interrupt Enable for Transmit Buffer 6
: MCAN0-TXBCIE_CFIE7   %1 7 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE7    Cancellation Finished Interrupt Enable for Transmit Buffer 7
: MCAN0-TXBCIE_CFIE8   %1 8 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE8    Cancellation Finished Interrupt Enable for Transmit Buffer 8
: MCAN0-TXBCIE_CFIE9   %1 9 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE9    Cancellation Finished Interrupt Enable for Transmit Buffer 9
: MCAN0-TXBCIE_CFIE10   %1 10 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE10    Cancellation Finished Interrupt Enable for Transmit Buffer 10
: MCAN0-TXBCIE_CFIE11   %1 11 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE11    Cancellation Finished Interrupt Enable for Transmit Buffer 11
: MCAN0-TXBCIE_CFIE12   %1 12 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE12    Cancellation Finished Interrupt Enable for Transmit Buffer 12
: MCAN0-TXBCIE_CFIE13   %1 13 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE13    Cancellation Finished Interrupt Enable for Transmit Buffer 13
: MCAN0-TXBCIE_CFIE14   %1 14 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE14    Cancellation Finished Interrupt Enable for Transmit Buffer 14
: MCAN0-TXBCIE_CFIE15   %1 15 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE15    Cancellation Finished Interrupt Enable for Transmit Buffer 15
: MCAN0-TXBCIE_CFIE16   %1 16 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE16    Cancellation Finished Interrupt Enable for Transmit Buffer 16
: MCAN0-TXBCIE_CFIE17   %1 17 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE17    Cancellation Finished Interrupt Enable for Transmit Buffer 17
: MCAN0-TXBCIE_CFIE18   %1 18 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE18    Cancellation Finished Interrupt Enable for Transmit Buffer 18
: MCAN0-TXBCIE_CFIE19   %1 19 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE19    Cancellation Finished Interrupt Enable for Transmit Buffer 19
: MCAN0-TXBCIE_CFIE20   %1 20 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE20    Cancellation Finished Interrupt Enable for Transmit Buffer 20
: MCAN0-TXBCIE_CFIE21   %1 21 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE21    Cancellation Finished Interrupt Enable for Transmit Buffer 21
: MCAN0-TXBCIE_CFIE22   %1 22 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE22    Cancellation Finished Interrupt Enable for Transmit Buffer 22
: MCAN0-TXBCIE_CFIE23   %1 23 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE23    Cancellation Finished Interrupt Enable for Transmit Buffer 23
: MCAN0-TXBCIE_CFIE24   %1 24 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE24    Cancellation Finished Interrupt Enable for Transmit Buffer 24
: MCAN0-TXBCIE_CFIE25   %1 25 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE25    Cancellation Finished Interrupt Enable for Transmit Buffer 25
: MCAN0-TXBCIE_CFIE26   %1 26 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE26    Cancellation Finished Interrupt Enable for Transmit Buffer 26
: MCAN0-TXBCIE_CFIE27   %1 27 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE27    Cancellation Finished Interrupt Enable for Transmit Buffer 27
: MCAN0-TXBCIE_CFIE28   %1 28 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE28    Cancellation Finished Interrupt Enable for Transmit Buffer 28
: MCAN0-TXBCIE_CFIE29   %1 29 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE29    Cancellation Finished Interrupt Enable for Transmit Buffer 29
: MCAN0-TXBCIE_CFIE30   %1 30 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE30    Cancellation Finished Interrupt Enable for Transmit Buffer 30
: MCAN0-TXBCIE_CFIE31   %1 31 lshift MCAN0-TXBCIE bis! ;  \ MCAN0-TXBCIE_CFIE31    Cancellation Finished Interrupt Enable for Transmit Buffer 31

\ MCAN0-TXEFC ()
: MCAN0-TXEFC_EFSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN0-TXEFC bis! ;  \ MCAN0-TXEFC_EFSA    Event FIFO Start Address
: MCAN0-TXEFC_EFS   ( %XXXXXX -- ) 16 lshift MCAN0-TXEFC bis! ;  \ MCAN0-TXEFC_EFS    Event FIFO Size
: MCAN0-TXEFC_EFWM   ( %XXXXXX -- ) 24 lshift MCAN0-TXEFC bis! ;  \ MCAN0-TXEFC_EFWM    Event FIFO Watermark

\ MCAN0-TXEFS (read-only)
: MCAN0-TXEFS_EFFL   ( %XXXXXX -- ) 0 lshift MCAN0-TXEFS bis! ;  \ MCAN0-TXEFS_EFFL    Event FIFO Fill Level
: MCAN0-TXEFS_EFGI   ( %XXXXX -- ) 8 lshift MCAN0-TXEFS bis! ;  \ MCAN0-TXEFS_EFGI    Event FIFO Get Index
: MCAN0-TXEFS_EFPI   ( %XXXXX -- ) 16 lshift MCAN0-TXEFS bis! ;  \ MCAN0-TXEFS_EFPI    Event FIFO Put Index
: MCAN0-TXEFS_EFF   %1 24 lshift MCAN0-TXEFS bis! ;  \ MCAN0-TXEFS_EFF    Event FIFO Full
: MCAN0-TXEFS_TEFL   %1 25 lshift MCAN0-TXEFS bis! ;  \ MCAN0-TXEFS_TEFL    Tx Event FIFO Element Lost

\ MCAN0-TXEFA ()
: MCAN0-TXEFA_EFAI   ( %XXXXX -- ) 0 lshift MCAN0-TXEFA bis! ;  \ MCAN0-TXEFA_EFAI    Event FIFO Acknowledge Index

\ MCAN1-CUST ()
: MCAN1-CUST_CSV   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift MCAN1-CUST bis! ;  \ MCAN1-CUST_CSV    Customer-specific Value

\ MCAN1-FBTP ()
: MCAN1-FBTP_FSJW   ( %XX -- ) 0 lshift MCAN1-FBTP bis! ;  \ MCAN1-FBTP_FSJW    Fast Re Synchronization Jump Width
: MCAN1-FBTP_FTSEG2   ( %XXX -- ) 4 lshift MCAN1-FBTP bis! ;  \ MCAN1-FBTP_FTSEG2    Fast Time Segment After Sample Point
: MCAN1-FBTP_FTSEG1   ( %XXXX -- ) 8 lshift MCAN1-FBTP bis! ;  \ MCAN1-FBTP_FTSEG1    Fast Time Segment Before Sample Point
: MCAN1-FBTP_FBRP   ( %XXXXX -- ) 16 lshift MCAN1-FBTP bis! ;  \ MCAN1-FBTP_FBRP    Fast Baud Rate Prescaler
: MCAN1-FBTP_TDC   %1 23 lshift MCAN1-FBTP bis! ;  \ MCAN1-FBTP_TDC    Transceiver Delay Compensation
: MCAN1-FBTP_TDCO   ( %XXXXX -- ) 24 lshift MCAN1-FBTP bis! ;  \ MCAN1-FBTP_TDCO    Transceiver Delay Compensation Offset

\ MCAN1-TEST ()
: MCAN1-TEST_LBCK   %1 4 lshift MCAN1-TEST bis! ;  \ MCAN1-TEST_LBCK    Loop Back Mode read/write
: MCAN1-TEST_TX   ( %XX -- ) 5 lshift MCAN1-TEST bis! ;  \ MCAN1-TEST_TX    Control of Transmit Pin read/write
: MCAN1-TEST_RX   %1 7 lshift MCAN1-TEST bis! ;  \ MCAN1-TEST_RX    Receive Pin read-only
: MCAN1-TEST_TDCV   ( %XXXXXX -- ) 8 lshift MCAN1-TEST bis! ;  \ MCAN1-TEST_TDCV    Transceiver Delay Compensation Value read-only

\ MCAN1-RWD ()
: MCAN1-RWD_WDC   ( %XXXXXXXX -- ) 0 lshift MCAN1-RWD bis! ;  \ MCAN1-RWD_WDC    Watchdog Configuration read/write
: MCAN1-RWD_WDV   ( %XXXXXXXX -- ) 8 lshift MCAN1-RWD bis! ;  \ MCAN1-RWD_WDV    Watchdog Value read-only

\ MCAN1-CCCR ()
: MCAN1-CCCR_INIT   %1 0 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_INIT    Initialization read/write
: MCAN1-CCCR_CCE   %1 1 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_CCE    Configuration Change Enable read/write, write protection
: MCAN1-CCCR_ASM   %1 2 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_ASM    Restricted Operation Mode read/write, write protection against '1'
: MCAN1-CCCR_CSA   %1 3 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_CSA    Clock Stop Acknowledge read-only
: MCAN1-CCCR_CSR   %1 4 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_CSR    Clock Stop Request read/write
: MCAN1-CCCR_MON   %1 5 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_MON    Bus Monitoring Mode read/write, write protection against '1'
: MCAN1-CCCR_DAR   %1 6 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_DAR    Disable Automatic Retransmission read/write, write protection
: MCAN1-CCCR_TEST   %1 7 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_TEST    Test Mode Enable read/write, write protection against '1'
: MCAN1-CCCR_CME   ( %XX -- ) 8 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_CME    CAN Mode Enable read/write, write protection
: MCAN1-CCCR_CMR   ( %XX -- ) 10 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_CMR    CAN Mode Request read/write
: MCAN1-CCCR_FDO   %1 12 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_FDO    CAN FD Operation read-only
: MCAN1-CCCR_FDBS   %1 13 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_FDBS    CAN FD Bit Rate Switching read-only
: MCAN1-CCCR_TXP   %1 14 lshift MCAN1-CCCR bis! ;  \ MCAN1-CCCR_TXP    Transmit Pause read/write, write protection

\ MCAN1-BTP ()
: MCAN1-BTP_SJW   ( %XXXX -- ) 0 lshift MCAN1-BTP bis! ;  \ MCAN1-BTP_SJW    Re Synchronization Jump Width
: MCAN1-BTP_TSEG2   ( %XXXX -- ) 4 lshift MCAN1-BTP bis! ;  \ MCAN1-BTP_TSEG2    Time Segment After Sample Point
: MCAN1-BTP_TSEG1   ( %XXXXXX -- ) 8 lshift MCAN1-BTP bis! ;  \ MCAN1-BTP_TSEG1    Time Segment Before Sample Point
: MCAN1-BTP_BRP  16 lshift MCAN1-BTP bis! ;  \ MCAN1-BTP_BRP    Baud Rate Prescaler

\ MCAN1-TSCC ()
: MCAN1-TSCC_TSS   ( %XX -- ) 0 lshift MCAN1-TSCC bis! ;  \ MCAN1-TSCC_TSS    Timestamp Select
: MCAN1-TSCC_TCP   ( %XXXX -- ) 16 lshift MCAN1-TSCC bis! ;  \ MCAN1-TSCC_TCP    Timestamp Counter Prescaler

\ MCAN1-TSCV ()
: MCAN1-TSCV_TSC   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift MCAN1-TSCV bis! ;  \ MCAN1-TSCV_TSC    Timestamp Counter cleared on write

\ MCAN1-TOCC ()
: MCAN1-TOCC_ETOC   %1 0 lshift MCAN1-TOCC bis! ;  \ MCAN1-TOCC_ETOC    Enable Timeout Counter
: MCAN1-TOCC_TOS   ( %XX -- ) 1 lshift MCAN1-TOCC bis! ;  \ MCAN1-TOCC_TOS    Timeout Select
: MCAN1-TOCC_TOP   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift MCAN1-TOCC bis! ;  \ MCAN1-TOCC_TOP    Timeout Period

\ MCAN1-TOCV ()
: MCAN1-TOCV_TOC   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift MCAN1-TOCV bis! ;  \ MCAN1-TOCV_TOC    Timeout Counter cleared on write

\ MCAN1-ECR (read-only)
: MCAN1-ECR_TEC   ( %XXXXXXXX -- ) 0 lshift MCAN1-ECR bis! ;  \ MCAN1-ECR_TEC    Transmit Error Counter
: MCAN1-ECR_REC   ( %XXXXXXX -- ) 8 lshift MCAN1-ECR bis! ;  \ MCAN1-ECR_REC    Receive Error Counter
: MCAN1-ECR_RP   %1 15 lshift MCAN1-ECR bis! ;  \ MCAN1-ECR_RP    Receive Error Passive
: MCAN1-ECR_CEL   ( %XXXXXXXX -- ) 16 lshift MCAN1-ECR bis! ;  \ MCAN1-ECR_CEL    CAN Error Logging cleared on read

\ MCAN1-PSR (read-only)
: MCAN1-PSR_LEC   ( %XXX -- ) 0 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_LEC    Last Error Code set to 111 on read
: MCAN1-PSR_ACT   ( %XX -- ) 3 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_ACT    Activity
: MCAN1-PSR_EP   %1 5 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_EP    Error Passive
: MCAN1-PSR_EW   %1 6 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_EW    Warning Status
: MCAN1-PSR_BO   %1 7 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_BO    Bus_Off Status
: MCAN1-PSR_FLEC   ( %XXX -- ) 8 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_FLEC    Fast Last Error Code set to 111 on read
: MCAN1-PSR_RESI   %1 11 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_RESI    ESI Flag of Last Received CAN FD Message cleared on read
: MCAN1-PSR_RBRS   %1 12 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_RBRS    BRS Flag of Last Received CAN FD Message cleared on read
: MCAN1-PSR_REDL   %1 13 lshift MCAN1-PSR bis! ;  \ MCAN1-PSR_REDL    Received a CAN FD Message cleared on read

\ MCAN1-IR ()
: MCAN1-IR_RF0N   %1 0 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF0N    Receive FIFO 0 New Message
: MCAN1-IR_RF0W   %1 1 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF0W    Receive FIFO 0 Watermark Reached
: MCAN1-IR_RF0F   %1 2 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF0F    Receive FIFO 0 Full
: MCAN1-IR_RF0L   %1 3 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF0L    Receive FIFO 0 Message Lost
: MCAN1-IR_RF1N   %1 4 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF1N    Receive FIFO 1 New Message
: MCAN1-IR_RF1W   %1 5 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF1W    Receive FIFO 1 Watermark Reached
: MCAN1-IR_RF1F   %1 6 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF1F    Receive FIFO 1 Full
: MCAN1-IR_RF1L   %1 7 lshift MCAN1-IR bis! ;  \ MCAN1-IR_RF1L    Receive FIFO 1 Message Lost
: MCAN1-IR_HPM   %1 8 lshift MCAN1-IR bis! ;  \ MCAN1-IR_HPM    High Priority Message
: MCAN1-IR_TC   %1 9 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TC    Transmission Completed
: MCAN1-IR_TCF   %1 10 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TCF    Transmission Cancellation Finished
: MCAN1-IR_TFE   %1 11 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TFE    Tx FIFO Empty
: MCAN1-IR_TEFN   %1 12 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TEFN    Tx Event FIFO New Entry
: MCAN1-IR_TEFW   %1 13 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TEFW    Tx Event FIFO Watermark Reached
: MCAN1-IR_TEFF   %1 14 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TEFF    Tx Event FIFO Full
: MCAN1-IR_TEFL   %1 15 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TEFL    Tx Event FIFO Element Lost
: MCAN1-IR_TSW   %1 16 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TSW    Timestamp Wraparound
: MCAN1-IR_MRAF   %1 17 lshift MCAN1-IR bis! ;  \ MCAN1-IR_MRAF    Message RAM Access Failure
: MCAN1-IR_TOO   %1 18 lshift MCAN1-IR bis! ;  \ MCAN1-IR_TOO    Timeout Occurred
: MCAN1-IR_DRX   %1 19 lshift MCAN1-IR bis! ;  \ MCAN1-IR_DRX    Message stored to Dedicated Receive Buffer
: MCAN1-IR_ELO   %1 22 lshift MCAN1-IR bis! ;  \ MCAN1-IR_ELO    Error Logging Overflow
: MCAN1-IR_EP   %1 23 lshift MCAN1-IR bis! ;  \ MCAN1-IR_EP    Error Passive
: MCAN1-IR_EW   %1 24 lshift MCAN1-IR bis! ;  \ MCAN1-IR_EW    Warning Status
: MCAN1-IR_BO   %1 25 lshift MCAN1-IR bis! ;  \ MCAN1-IR_BO    Bus_Off Status
: MCAN1-IR_WDI   %1 26 lshift MCAN1-IR bis! ;  \ MCAN1-IR_WDI    Watchdog Interrupt
: MCAN1-IR_CRCE   %1 27 lshift MCAN1-IR bis! ;  \ MCAN1-IR_CRCE    CRC Error
: MCAN1-IR_BE   %1 28 lshift MCAN1-IR bis! ;  \ MCAN1-IR_BE    Bit Error
: MCAN1-IR_ACKE   %1 29 lshift MCAN1-IR bis! ;  \ MCAN1-IR_ACKE    Acknowledge Error
: MCAN1-IR_FOE   %1 30 lshift MCAN1-IR bis! ;  \ MCAN1-IR_FOE    Format Error
: MCAN1-IR_STE   %1 31 lshift MCAN1-IR bis! ;  \ MCAN1-IR_STE    Stuff Error

\ MCAN1-IE ()
: MCAN1-IE_RF0NE   %1 0 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF0NE    Receive FIFO 0 New Message Interrupt Enable
: MCAN1-IE_RF0WE   %1 1 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF0WE    Receive FIFO 0 Watermark Reached Interrupt Enable
: MCAN1-IE_RF0FE   %1 2 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF0FE    Receive FIFO 0 Full Interrupt Enable
: MCAN1-IE_RF0LE   %1 3 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF0LE    Receive FIFO 0 Message Lost Interrupt Enable
: MCAN1-IE_RF1NE   %1 4 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF1NE    Receive FIFO 1 New Message Interrupt Enable
: MCAN1-IE_RF1WE   %1 5 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF1WE    Receive FIFO 1 Watermark Reached Interrupt Enable
: MCAN1-IE_RF1FE   %1 6 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF1FE    Receive FIFO 1 Full Interrupt Enable
: MCAN1-IE_RF1LE   %1 7 lshift MCAN1-IE bis! ;  \ MCAN1-IE_RF1LE    Receive FIFO 1 Message Lost Interrupt Enable
: MCAN1-IE_HPME   %1 8 lshift MCAN1-IE bis! ;  \ MCAN1-IE_HPME    High Priority Message Interrupt Enable
: MCAN1-IE_TCE   %1 9 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TCE    Transmission Completed Interrupt Enable
: MCAN1-IE_TCFE   %1 10 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TCFE    Transmission Cancellation Finished Interrupt Enable
: MCAN1-IE_TFEE   %1 11 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TFEE    Tx FIFO Empty Interrupt Enable
: MCAN1-IE_TEFNE   %1 12 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TEFNE    Tx Event FIFO New Entry Interrupt Enable
: MCAN1-IE_TEFWE   %1 13 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TEFWE    Tx Event FIFO Watermark Reached Interrupt Enable
: MCAN1-IE_TEFFE   %1 14 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TEFFE    Tx Event FIFO Full Interrupt Enable
: MCAN1-IE_TEFLE   %1 15 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TEFLE    Tx Event FIFO Event Lost Interrupt Enable
: MCAN1-IE_TSWE   %1 16 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TSWE    Timestamp Wraparound Interrupt Enable
: MCAN1-IE_MRAFE   %1 17 lshift MCAN1-IE bis! ;  \ MCAN1-IE_MRAFE    Message RAM Access Failure Interrupt Enable
: MCAN1-IE_TOOE   %1 18 lshift MCAN1-IE bis! ;  \ MCAN1-IE_TOOE    Timeout Occurred Interrupt Enable
: MCAN1-IE_DRXE   %1 19 lshift MCAN1-IE bis! ;  \ MCAN1-IE_DRXE    Message stored to Dedicated Receive Buffer Interrupt Enable
: MCAN1-IE_ELOE   %1 22 lshift MCAN1-IE bis! ;  \ MCAN1-IE_ELOE    Error Logging Overflow Interrupt Enable
: MCAN1-IE_EPE   %1 23 lshift MCAN1-IE bis! ;  \ MCAN1-IE_EPE    Error Passive Interrupt Enable
: MCAN1-IE_EWE   %1 24 lshift MCAN1-IE bis! ;  \ MCAN1-IE_EWE    Warning Status Interrupt Enable
: MCAN1-IE_BOE   %1 25 lshift MCAN1-IE bis! ;  \ MCAN1-IE_BOE    Bus_Off Status Interrupt Enable
: MCAN1-IE_WDIE   %1 26 lshift MCAN1-IE bis! ;  \ MCAN1-IE_WDIE    Watchdog Interrupt Enable
: MCAN1-IE_CRCEE   %1 27 lshift MCAN1-IE bis! ;  \ MCAN1-IE_CRCEE    CRC Error Interrupt Enable
: MCAN1-IE_BEE   %1 28 lshift MCAN1-IE bis! ;  \ MCAN1-IE_BEE    Bit Error Interrupt Enable
: MCAN1-IE_ACKEE   %1 29 lshift MCAN1-IE bis! ;  \ MCAN1-IE_ACKEE    Acknowledge Error Interrupt Enable
: MCAN1-IE_FOEE   %1 30 lshift MCAN1-IE bis! ;  \ MCAN1-IE_FOEE    Format Error Interrupt Enable
: MCAN1-IE_STEE   %1 31 lshift MCAN1-IE bis! ;  \ MCAN1-IE_STEE    Stuff Error Interrupt Enable

\ MCAN1-ILS ()
: MCAN1-ILS_RF0NL   %1 0 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF0NL    Receive FIFO 0 New Message Interrupt Line
: MCAN1-ILS_RF0WL   %1 1 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF0WL    Receive FIFO 0 Watermark Reached Interrupt Line
: MCAN1-ILS_RF0FL   %1 2 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF0FL    Receive FIFO 0 Full Interrupt Line
: MCAN1-ILS_RF0LL   %1 3 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF0LL    Receive FIFO 0 Message Lost Interrupt Line
: MCAN1-ILS_RF1NL   %1 4 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF1NL    Receive FIFO 1 New Message Interrupt Line
: MCAN1-ILS_RF1WL   %1 5 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF1WL    Receive FIFO 1 Watermark Reached Interrupt Line
: MCAN1-ILS_RF1FL   %1 6 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF1FL    Receive FIFO 1 Full Interrupt Line
: MCAN1-ILS_RF1LL   %1 7 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_RF1LL    Receive FIFO 1 Message Lost Interrupt Line
: MCAN1-ILS_HPML   %1 8 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_HPML    High Priority Message Interrupt Line
: MCAN1-ILS_TCL   %1 9 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TCL    Transmission Completed Interrupt Line
: MCAN1-ILS_TCFL   %1 10 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TCFL    Transmission Cancellation Finished Interrupt Line
: MCAN1-ILS_TFEL   %1 11 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TFEL    Tx FIFO Empty Interrupt Line
: MCAN1-ILS_TEFNL   %1 12 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TEFNL    Tx Event FIFO New Entry Interrupt Line
: MCAN1-ILS_TEFWL   %1 13 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TEFWL    Tx Event FIFO Watermark Reached Interrupt Line
: MCAN1-ILS_TEFFL   %1 14 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TEFFL    Tx Event FIFO Full Interrupt Line
: MCAN1-ILS_TEFLL   %1 15 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TEFLL    Tx Event FIFO Event Lost Interrupt Line
: MCAN1-ILS_TSWL   %1 16 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TSWL    Timestamp Wraparound Interrupt Line
: MCAN1-ILS_MRAFL   %1 17 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_MRAFL    Message RAM Access Failure Interrupt Line
: MCAN1-ILS_TOOL   %1 18 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_TOOL    Timeout Occurred Interrupt Line
: MCAN1-ILS_DRXL   %1 19 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_DRXL    Message stored to Dedicated Receive Buffer Interrupt Line
: MCAN1-ILS_ELOL   %1 22 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_ELOL    Error Logging Overflow Interrupt Line
: MCAN1-ILS_EPL   %1 23 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_EPL    Error Passive Interrupt Line
: MCAN1-ILS_EWL   %1 24 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_EWL    Warning Status Interrupt Line
: MCAN1-ILS_BOL   %1 25 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_BOL    Bus_Off Status Interrupt Line
: MCAN1-ILS_WDIL   %1 26 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_WDIL    Watchdog Interrupt Line
: MCAN1-ILS_CRCEL   %1 27 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_CRCEL    CRC Error Interrupt Line
: MCAN1-ILS_BEL   %1 28 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_BEL    Bit Error Interrupt Line
: MCAN1-ILS_ACKEL   %1 29 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_ACKEL    Acknowledge Error Interrupt Line
: MCAN1-ILS_FOEL   %1 30 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_FOEL    Format Error Interrupt Line
: MCAN1-ILS_STEL   %1 31 lshift MCAN1-ILS bis! ;  \ MCAN1-ILS_STEL    Stuff Error Interrupt Line

\ MCAN1-ILE ()
: MCAN1-ILE_EINT0   %1 0 lshift MCAN1-ILE bis! ;  \ MCAN1-ILE_EINT0    Enable Interrupt Line 0
: MCAN1-ILE_EINT1   %1 1 lshift MCAN1-ILE bis! ;  \ MCAN1-ILE_EINT1    Enable Interrupt Line 1

\ MCAN1-GFC ()
: MCAN1-GFC_RRFE   %1 0 lshift MCAN1-GFC bis! ;  \ MCAN1-GFC_RRFE    Reject Remote Frames Extended
: MCAN1-GFC_RRFS   %1 1 lshift MCAN1-GFC bis! ;  \ MCAN1-GFC_RRFS    Reject Remote Frames Standard
: MCAN1-GFC_ANFE   ( %XX -- ) 2 lshift MCAN1-GFC bis! ;  \ MCAN1-GFC_ANFE    Accept Non-matching Frames Extended
: MCAN1-GFC_ANFS   ( %XX -- ) 4 lshift MCAN1-GFC bis! ;  \ MCAN1-GFC_ANFS    Accept Non-matching Frames Standard

\ MCAN1-SIDFC ()
: MCAN1-SIDFC_FLSSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN1-SIDFC bis! ;  \ MCAN1-SIDFC_FLSSA    Filter List Standard Start Address
: MCAN1-SIDFC_LSS   ( %XXXXXXXX -- ) 16 lshift MCAN1-SIDFC bis! ;  \ MCAN1-SIDFC_LSS    List Size Standard

\ MCAN1-XIDFC ()
: MCAN1-XIDFC_FLESA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN1-XIDFC bis! ;  \ MCAN1-XIDFC_FLESA    Filter List Extended Start Address
: MCAN1-XIDFC_LSE   ( %XXXXXXX -- ) 16 lshift MCAN1-XIDFC bis! ;  \ MCAN1-XIDFC_LSE    List Size Extended

\ MCAN1-XIDAM ()
: MCAN1-XIDAM_EIDM  0 lshift MCAN1-XIDAM bis! ;  \ MCAN1-XIDAM_EIDM    Extended ID Mask

\ MCAN1-HPMS (read-only)
: MCAN1-HPMS_BIDX   ( %XXXXXX -- ) 0 lshift MCAN1-HPMS bis! ;  \ MCAN1-HPMS_BIDX    Buffer Index
: MCAN1-HPMS_MSI   ( %XX -- ) 6 lshift MCAN1-HPMS bis! ;  \ MCAN1-HPMS_MSI    Message Storage Indicator
: MCAN1-HPMS_FIDX   ( %XXXXXXX -- ) 8 lshift MCAN1-HPMS bis! ;  \ MCAN1-HPMS_FIDX    Filter Index
: MCAN1-HPMS_FLST   %1 15 lshift MCAN1-HPMS bis! ;  \ MCAN1-HPMS_FLST    Filter List

\ MCAN1-NDAT1 ()
: MCAN1-NDAT1_ND0   %1 0 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND0    New Data
: MCAN1-NDAT1_ND1   %1 1 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND1    New Data
: MCAN1-NDAT1_ND2   %1 2 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND2    New Data
: MCAN1-NDAT1_ND3   %1 3 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND3    New Data
: MCAN1-NDAT1_ND4   %1 4 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND4    New Data
: MCAN1-NDAT1_ND5   %1 5 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND5    New Data
: MCAN1-NDAT1_ND6   %1 6 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND6    New Data
: MCAN1-NDAT1_ND7   %1 7 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND7    New Data
: MCAN1-NDAT1_ND8   %1 8 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND8    New Data
: MCAN1-NDAT1_ND9   %1 9 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND9    New Data
: MCAN1-NDAT1_ND10   %1 10 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND10    New Data
: MCAN1-NDAT1_ND11   %1 11 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND11    New Data
: MCAN1-NDAT1_ND12   %1 12 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND12    New Data
: MCAN1-NDAT1_ND13   %1 13 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND13    New Data
: MCAN1-NDAT1_ND14   %1 14 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND14    New Data
: MCAN1-NDAT1_ND15   %1 15 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND15    New Data
: MCAN1-NDAT1_ND16   %1 16 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND16    New Data
: MCAN1-NDAT1_ND17   %1 17 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND17    New Data
: MCAN1-NDAT1_ND18   %1 18 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND18    New Data
: MCAN1-NDAT1_ND19   %1 19 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND19    New Data
: MCAN1-NDAT1_ND20   %1 20 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND20    New Data
: MCAN1-NDAT1_ND21   %1 21 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND21    New Data
: MCAN1-NDAT1_ND22   %1 22 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND22    New Data
: MCAN1-NDAT1_ND23   %1 23 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND23    New Data
: MCAN1-NDAT1_ND24   %1 24 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND24    New Data
: MCAN1-NDAT1_ND25   %1 25 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND25    New Data
: MCAN1-NDAT1_ND26   %1 26 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND26    New Data
: MCAN1-NDAT1_ND27   %1 27 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND27    New Data
: MCAN1-NDAT1_ND28   %1 28 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND28    New Data
: MCAN1-NDAT1_ND29   %1 29 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND29    New Data
: MCAN1-NDAT1_ND30   %1 30 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND30    New Data
: MCAN1-NDAT1_ND31   %1 31 lshift MCAN1-NDAT1 bis! ;  \ MCAN1-NDAT1_ND31    New Data

\ MCAN1-NDAT2 ()
: MCAN1-NDAT2_ND32   %1 0 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND32    New Data
: MCAN1-NDAT2_ND33   %1 1 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND33    New Data
: MCAN1-NDAT2_ND34   %1 2 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND34    New Data
: MCAN1-NDAT2_ND35   %1 3 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND35    New Data
: MCAN1-NDAT2_ND36   %1 4 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND36    New Data
: MCAN1-NDAT2_ND37   %1 5 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND37    New Data
: MCAN1-NDAT2_ND38   %1 6 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND38    New Data
: MCAN1-NDAT2_ND39   %1 7 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND39    New Data
: MCAN1-NDAT2_ND40   %1 8 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND40    New Data
: MCAN1-NDAT2_ND41   %1 9 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND41    New Data
: MCAN1-NDAT2_ND42   %1 10 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND42    New Data
: MCAN1-NDAT2_ND43   %1 11 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND43    New Data
: MCAN1-NDAT2_ND44   %1 12 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND44    New Data
: MCAN1-NDAT2_ND45   %1 13 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND45    New Data
: MCAN1-NDAT2_ND46   %1 14 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND46    New Data
: MCAN1-NDAT2_ND47   %1 15 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND47    New Data
: MCAN1-NDAT2_ND48   %1 16 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND48    New Data
: MCAN1-NDAT2_ND49   %1 17 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND49    New Data
: MCAN1-NDAT2_ND50   %1 18 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND50    New Data
: MCAN1-NDAT2_ND51   %1 19 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND51    New Data
: MCAN1-NDAT2_ND52   %1 20 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND52    New Data
: MCAN1-NDAT2_ND53   %1 21 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND53    New Data
: MCAN1-NDAT2_ND54   %1 22 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND54    New Data
: MCAN1-NDAT2_ND55   %1 23 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND55    New Data
: MCAN1-NDAT2_ND56   %1 24 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND56    New Data
: MCAN1-NDAT2_ND57   %1 25 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND57    New Data
: MCAN1-NDAT2_ND58   %1 26 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND58    New Data
: MCAN1-NDAT2_ND59   %1 27 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND59    New Data
: MCAN1-NDAT2_ND60   %1 28 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND60    New Data
: MCAN1-NDAT2_ND61   %1 29 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND61    New Data
: MCAN1-NDAT2_ND62   %1 30 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND62    New Data
: MCAN1-NDAT2_ND63   %1 31 lshift MCAN1-NDAT2 bis! ;  \ MCAN1-NDAT2_ND63    New Data

\ MCAN1-RXF0C ()
: MCAN1-RXF0C_F0SA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN1-RXF0C bis! ;  \ MCAN1-RXF0C_F0SA    Receive FIFO 0 Start Address
: MCAN1-RXF0C_F0S   ( %XXXXXXX -- ) 16 lshift MCAN1-RXF0C bis! ;  \ MCAN1-RXF0C_F0S    Receive FIFO 0 Start Address
: MCAN1-RXF0C_F0WM   ( %XXXXXXX -- ) 24 lshift MCAN1-RXF0C bis! ;  \ MCAN1-RXF0C_F0WM    Receive FIFO 0 Watermark
: MCAN1-RXF0C_F0OM   %1 31 lshift MCAN1-RXF0C bis! ;  \ MCAN1-RXF0C_F0OM    FIFO 0 Operation Mode

\ MCAN1-RXF0S (read-only)
: MCAN1-RXF0S_F0FL   ( %XXXXXXX -- ) 0 lshift MCAN1-RXF0S bis! ;  \ MCAN1-RXF0S_F0FL    Receive FIFO 0 Fill Level
: MCAN1-RXF0S_F0GI   ( %XXXXXX -- ) 8 lshift MCAN1-RXF0S bis! ;  \ MCAN1-RXF0S_F0GI    Receive FIFO 0 Get Index
: MCAN1-RXF0S_F0PI   ( %XXXXXX -- ) 16 lshift MCAN1-RXF0S bis! ;  \ MCAN1-RXF0S_F0PI    Receive FIFO 0 Put Index
: MCAN1-RXF0S_F0F   %1 24 lshift MCAN1-RXF0S bis! ;  \ MCAN1-RXF0S_F0F    Receive FIFO 0 Fill Level
: MCAN1-RXF0S_RF0L   %1 25 lshift MCAN1-RXF0S bis! ;  \ MCAN1-RXF0S_RF0L    Receive FIFO 0 Message Lost

\ MCAN1-RXF0A ()
: MCAN1-RXF0A_F0AI   ( %XXXXXX -- ) 0 lshift MCAN1-RXF0A bis! ;  \ MCAN1-RXF0A_F0AI    Receive FIFO 0 Acknowledge Index

\ MCAN1-RXBC ()
: MCAN1-RXBC_RBSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN1-RXBC bis! ;  \ MCAN1-RXBC_RBSA    Receive Buffer Start Address

\ MCAN1-RXF1C ()
: MCAN1-RXF1C_F1SA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN1-RXF1C bis! ;  \ MCAN1-RXF1C_F1SA    Receive FIFO 1 Start Address
: MCAN1-RXF1C_F1S   ( %XXXXXXX -- ) 16 lshift MCAN1-RXF1C bis! ;  \ MCAN1-RXF1C_F1S    Receive FIFO 1 Start Address
: MCAN1-RXF1C_F1WM   ( %XXXXXXX -- ) 24 lshift MCAN1-RXF1C bis! ;  \ MCAN1-RXF1C_F1WM    Receive FIFO 1 Watermark
: MCAN1-RXF1C_F1OM   %1 31 lshift MCAN1-RXF1C bis! ;  \ MCAN1-RXF1C_F1OM    FIFO 1 Operation Mode

\ MCAN1-RXF1S (read-only)
: MCAN1-RXF1S_F1FL   ( %XXXXXXX -- ) 0 lshift MCAN1-RXF1S bis! ;  \ MCAN1-RXF1S_F1FL    Receive FIFO 1 Fill Level
: MCAN1-RXF1S_F1GI   ( %XXXXXX -- ) 8 lshift MCAN1-RXF1S bis! ;  \ MCAN1-RXF1S_F1GI    Receive FIFO 1 Get Index
: MCAN1-RXF1S_F1PI   ( %XXXXXX -- ) 16 lshift MCAN1-RXF1S bis! ;  \ MCAN1-RXF1S_F1PI    Receive FIFO 1 Put Index
: MCAN1-RXF1S_F1F   %1 24 lshift MCAN1-RXF1S bis! ;  \ MCAN1-RXF1S_F1F    Receive FIFO 1 Fill Level
: MCAN1-RXF1S_RF1L   %1 25 lshift MCAN1-RXF1S bis! ;  \ MCAN1-RXF1S_RF1L    Receive FIFO 1 Message Lost
: MCAN1-RXF1S_DMS   ( %XX -- ) 30 lshift MCAN1-RXF1S bis! ;  \ MCAN1-RXF1S_DMS    Debug Message Status

\ MCAN1-RXF1A ()
: MCAN1-RXF1A_F1AI   ( %XXXXXX -- ) 0 lshift MCAN1-RXF1A bis! ;  \ MCAN1-RXF1A_F1AI    Receive FIFO 1 Acknowledge Index

\ MCAN1-RXESC ()
: MCAN1-RXESC_F0DS   ( %XXX -- ) 0 lshift MCAN1-RXESC bis! ;  \ MCAN1-RXESC_F0DS    Receive FIFO 0 Data Field Size
: MCAN1-RXESC_F1DS   ( %XXX -- ) 4 lshift MCAN1-RXESC bis! ;  \ MCAN1-RXESC_F1DS    Receive FIFO 1 Data Field Size
: MCAN1-RXESC_RBDS   ( %XXX -- ) 8 lshift MCAN1-RXESC bis! ;  \ MCAN1-RXESC_RBDS    Receive Buffer Data Field Size

\ MCAN1-TXBC ()
: MCAN1-TXBC_TBSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN1-TXBC bis! ;  \ MCAN1-TXBC_TBSA    Tx Buffers Start Address
: MCAN1-TXBC_NDTB   ( %XXXXXX -- ) 16 lshift MCAN1-TXBC bis! ;  \ MCAN1-TXBC_NDTB    Number of Dedicated Transmit Buffers
: MCAN1-TXBC_TFQS   ( %XXXXXX -- ) 24 lshift MCAN1-TXBC bis! ;  \ MCAN1-TXBC_TFQS    Transmit FIFO/Queue Size
: MCAN1-TXBC_TFQM   %1 30 lshift MCAN1-TXBC bis! ;  \ MCAN1-TXBC_TFQM    Tx FIFO/Queue Mode

\ MCAN1-TXFQS (read-only)
: MCAN1-TXFQS_TFFL   ( %XXXXXX -- ) 0 lshift MCAN1-TXFQS bis! ;  \ MCAN1-TXFQS_TFFL    Tx FIFO Free Level
: MCAN1-TXFQS_TFGI   ( %XXXXX -- ) 8 lshift MCAN1-TXFQS bis! ;  \ MCAN1-TXFQS_TFGI    Tx FIFO Get Index
: MCAN1-TXFQS_TFQPI   ( %XXXXX -- ) 16 lshift MCAN1-TXFQS bis! ;  \ MCAN1-TXFQS_TFQPI    Tx FIFO/Queue Put Index
: MCAN1-TXFQS_TFQF   %1 21 lshift MCAN1-TXFQS bis! ;  \ MCAN1-TXFQS_TFQF    Tx FIFO/Queue Full

\ MCAN1-TXESC ()
: MCAN1-TXESC_TBDS   ( %XXX -- ) 0 lshift MCAN1-TXESC bis! ;  \ MCAN1-TXESC_TBDS    Tx Buffer Data Field Size

\ MCAN1-TXBRP (read-only)
: MCAN1-TXBRP_TRP0   %1 0 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP0    Transmission Request Pending for Buffer 0
: MCAN1-TXBRP_TRP1   %1 1 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP1    Transmission Request Pending for Buffer 1
: MCAN1-TXBRP_TRP2   %1 2 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP2    Transmission Request Pending for Buffer 2
: MCAN1-TXBRP_TRP3   %1 3 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP3    Transmission Request Pending for Buffer 3
: MCAN1-TXBRP_TRP4   %1 4 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP4    Transmission Request Pending for Buffer 4
: MCAN1-TXBRP_TRP5   %1 5 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP5    Transmission Request Pending for Buffer 5
: MCAN1-TXBRP_TRP6   %1 6 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP6    Transmission Request Pending for Buffer 6
: MCAN1-TXBRP_TRP7   %1 7 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP7    Transmission Request Pending for Buffer 7
: MCAN1-TXBRP_TRP8   %1 8 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP8    Transmission Request Pending for Buffer 8
: MCAN1-TXBRP_TRP9   %1 9 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP9    Transmission Request Pending for Buffer 9
: MCAN1-TXBRP_TRP10   %1 10 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP10    Transmission Request Pending for Buffer 10
: MCAN1-TXBRP_TRP11   %1 11 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP11    Transmission Request Pending for Buffer 11
: MCAN1-TXBRP_TRP12   %1 12 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP12    Transmission Request Pending for Buffer 12
: MCAN1-TXBRP_TRP13   %1 13 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP13    Transmission Request Pending for Buffer 13
: MCAN1-TXBRP_TRP14   %1 14 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP14    Transmission Request Pending for Buffer 14
: MCAN1-TXBRP_TRP15   %1 15 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP15    Transmission Request Pending for Buffer 15
: MCAN1-TXBRP_TRP16   %1 16 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP16    Transmission Request Pending for Buffer 16
: MCAN1-TXBRP_TRP17   %1 17 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP17    Transmission Request Pending for Buffer 17
: MCAN1-TXBRP_TRP18   %1 18 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP18    Transmission Request Pending for Buffer 18
: MCAN1-TXBRP_TRP19   %1 19 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP19    Transmission Request Pending for Buffer 19
: MCAN1-TXBRP_TRP20   %1 20 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP20    Transmission Request Pending for Buffer 20
: MCAN1-TXBRP_TRP21   %1 21 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP21    Transmission Request Pending for Buffer 21
: MCAN1-TXBRP_TRP22   %1 22 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP22    Transmission Request Pending for Buffer 22
: MCAN1-TXBRP_TRP23   %1 23 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP23    Transmission Request Pending for Buffer 23
: MCAN1-TXBRP_TRP24   %1 24 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP24    Transmission Request Pending for Buffer 24
: MCAN1-TXBRP_TRP25   %1 25 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP25    Transmission Request Pending for Buffer 25
: MCAN1-TXBRP_TRP26   %1 26 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP26    Transmission Request Pending for Buffer 26
: MCAN1-TXBRP_TRP27   %1 27 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP27    Transmission Request Pending for Buffer 27
: MCAN1-TXBRP_TRP28   %1 28 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP28    Transmission Request Pending for Buffer 28
: MCAN1-TXBRP_TRP29   %1 29 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP29    Transmission Request Pending for Buffer 29
: MCAN1-TXBRP_TRP30   %1 30 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP30    Transmission Request Pending for Buffer 30
: MCAN1-TXBRP_TRP31   %1 31 lshift MCAN1-TXBRP bis! ;  \ MCAN1-TXBRP_TRP31    Transmission Request Pending for Buffer 31

\ MCAN1-TXBAR ()
: MCAN1-TXBAR_AR0   %1 0 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR0    Add Request for Transmit Buffer 0
: MCAN1-TXBAR_AR1   %1 1 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR1    Add Request for Transmit Buffer 1
: MCAN1-TXBAR_AR2   %1 2 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR2    Add Request for Transmit Buffer 2
: MCAN1-TXBAR_AR3   %1 3 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR3    Add Request for Transmit Buffer 3
: MCAN1-TXBAR_AR4   %1 4 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR4    Add Request for Transmit Buffer 4
: MCAN1-TXBAR_AR5   %1 5 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR5    Add Request for Transmit Buffer 5
: MCAN1-TXBAR_AR6   %1 6 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR6    Add Request for Transmit Buffer 6
: MCAN1-TXBAR_AR7   %1 7 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR7    Add Request for Transmit Buffer 7
: MCAN1-TXBAR_AR8   %1 8 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR8    Add Request for Transmit Buffer 8
: MCAN1-TXBAR_AR9   %1 9 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR9    Add Request for Transmit Buffer 9
: MCAN1-TXBAR_AR10   %1 10 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR10    Add Request for Transmit Buffer 10
: MCAN1-TXBAR_AR11   %1 11 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR11    Add Request for Transmit Buffer 11
: MCAN1-TXBAR_AR12   %1 12 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR12    Add Request for Transmit Buffer 12
: MCAN1-TXBAR_AR13   %1 13 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR13    Add Request for Transmit Buffer 13
: MCAN1-TXBAR_AR14   %1 14 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR14    Add Request for Transmit Buffer 14
: MCAN1-TXBAR_AR15   %1 15 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR15    Add Request for Transmit Buffer 15
: MCAN1-TXBAR_AR16   %1 16 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR16    Add Request for Transmit Buffer 16
: MCAN1-TXBAR_AR17   %1 17 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR17    Add Request for Transmit Buffer 17
: MCAN1-TXBAR_AR18   %1 18 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR18    Add Request for Transmit Buffer 18
: MCAN1-TXBAR_AR19   %1 19 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR19    Add Request for Transmit Buffer 19
: MCAN1-TXBAR_AR20   %1 20 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR20    Add Request for Transmit Buffer 20
: MCAN1-TXBAR_AR21   %1 21 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR21    Add Request for Transmit Buffer 21
: MCAN1-TXBAR_AR22   %1 22 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR22    Add Request for Transmit Buffer 22
: MCAN1-TXBAR_AR23   %1 23 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR23    Add Request for Transmit Buffer 23
: MCAN1-TXBAR_AR24   %1 24 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR24    Add Request for Transmit Buffer 24
: MCAN1-TXBAR_AR25   %1 25 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR25    Add Request for Transmit Buffer 25
: MCAN1-TXBAR_AR26   %1 26 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR26    Add Request for Transmit Buffer 26
: MCAN1-TXBAR_AR27   %1 27 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR27    Add Request for Transmit Buffer 27
: MCAN1-TXBAR_AR28   %1 28 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR28    Add Request for Transmit Buffer 28
: MCAN1-TXBAR_AR29   %1 29 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR29    Add Request for Transmit Buffer 29
: MCAN1-TXBAR_AR30   %1 30 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR30    Add Request for Transmit Buffer 30
: MCAN1-TXBAR_AR31   %1 31 lshift MCAN1-TXBAR bis! ;  \ MCAN1-TXBAR_AR31    Add Request for Transmit Buffer 31

\ MCAN1-TXBCR ()
: MCAN1-TXBCR_CR0   %1 0 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR0    Cancellation Request for Transmit Buffer 0
: MCAN1-TXBCR_CR1   %1 1 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR1    Cancellation Request for Transmit Buffer 1
: MCAN1-TXBCR_CR2   %1 2 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR2    Cancellation Request for Transmit Buffer 2
: MCAN1-TXBCR_CR3   %1 3 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR3    Cancellation Request for Transmit Buffer 3
: MCAN1-TXBCR_CR4   %1 4 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR4    Cancellation Request for Transmit Buffer 4
: MCAN1-TXBCR_CR5   %1 5 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR5    Cancellation Request for Transmit Buffer 5
: MCAN1-TXBCR_CR6   %1 6 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR6    Cancellation Request for Transmit Buffer 6
: MCAN1-TXBCR_CR7   %1 7 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR7    Cancellation Request for Transmit Buffer 7
: MCAN1-TXBCR_CR8   %1 8 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR8    Cancellation Request for Transmit Buffer 8
: MCAN1-TXBCR_CR9   %1 9 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR9    Cancellation Request for Transmit Buffer 9
: MCAN1-TXBCR_CR10   %1 10 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR10    Cancellation Request for Transmit Buffer 10
: MCAN1-TXBCR_CR11   %1 11 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR11    Cancellation Request for Transmit Buffer 11
: MCAN1-TXBCR_CR12   %1 12 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR12    Cancellation Request for Transmit Buffer 12
: MCAN1-TXBCR_CR13   %1 13 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR13    Cancellation Request for Transmit Buffer 13
: MCAN1-TXBCR_CR14   %1 14 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR14    Cancellation Request for Transmit Buffer 14
: MCAN1-TXBCR_CR15   %1 15 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR15    Cancellation Request for Transmit Buffer 15
: MCAN1-TXBCR_CR16   %1 16 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR16    Cancellation Request for Transmit Buffer 16
: MCAN1-TXBCR_CR17   %1 17 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR17    Cancellation Request for Transmit Buffer 17
: MCAN1-TXBCR_CR18   %1 18 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR18    Cancellation Request for Transmit Buffer 18
: MCAN1-TXBCR_CR19   %1 19 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR19    Cancellation Request for Transmit Buffer 19
: MCAN1-TXBCR_CR20   %1 20 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR20    Cancellation Request for Transmit Buffer 20
: MCAN1-TXBCR_CR21   %1 21 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR21    Cancellation Request for Transmit Buffer 21
: MCAN1-TXBCR_CR22   %1 22 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR22    Cancellation Request for Transmit Buffer 22
: MCAN1-TXBCR_CR23   %1 23 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR23    Cancellation Request for Transmit Buffer 23
: MCAN1-TXBCR_CR24   %1 24 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR24    Cancellation Request for Transmit Buffer 24
: MCAN1-TXBCR_CR25   %1 25 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR25    Cancellation Request for Transmit Buffer 25
: MCAN1-TXBCR_CR26   %1 26 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR26    Cancellation Request for Transmit Buffer 26
: MCAN1-TXBCR_CR27   %1 27 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR27    Cancellation Request for Transmit Buffer 27
: MCAN1-TXBCR_CR28   %1 28 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR28    Cancellation Request for Transmit Buffer 28
: MCAN1-TXBCR_CR29   %1 29 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR29    Cancellation Request for Transmit Buffer 29
: MCAN1-TXBCR_CR30   %1 30 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR30    Cancellation Request for Transmit Buffer 30
: MCAN1-TXBCR_CR31   %1 31 lshift MCAN1-TXBCR bis! ;  \ MCAN1-TXBCR_CR31    Cancellation Request for Transmit Buffer 31

\ MCAN1-TXBTO (read-only)
: MCAN1-TXBTO_TO0   %1 0 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO0    Transmission Occurred for Buffer 0
: MCAN1-TXBTO_TO1   %1 1 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO1    Transmission Occurred for Buffer 1
: MCAN1-TXBTO_TO2   %1 2 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO2    Transmission Occurred for Buffer 2
: MCAN1-TXBTO_TO3   %1 3 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO3    Transmission Occurred for Buffer 3
: MCAN1-TXBTO_TO4   %1 4 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO4    Transmission Occurred for Buffer 4
: MCAN1-TXBTO_TO5   %1 5 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO5    Transmission Occurred for Buffer 5
: MCAN1-TXBTO_TO6   %1 6 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO6    Transmission Occurred for Buffer 6
: MCAN1-TXBTO_TO7   %1 7 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO7    Transmission Occurred for Buffer 7
: MCAN1-TXBTO_TO8   %1 8 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO8    Transmission Occurred for Buffer 8
: MCAN1-TXBTO_TO9   %1 9 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO9    Transmission Occurred for Buffer 9
: MCAN1-TXBTO_TO10   %1 10 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO10    Transmission Occurred for Buffer 10
: MCAN1-TXBTO_TO11   %1 11 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO11    Transmission Occurred for Buffer 11
: MCAN1-TXBTO_TO12   %1 12 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO12    Transmission Occurred for Buffer 12
: MCAN1-TXBTO_TO13   %1 13 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO13    Transmission Occurred for Buffer 13
: MCAN1-TXBTO_TO14   %1 14 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO14    Transmission Occurred for Buffer 14
: MCAN1-TXBTO_TO15   %1 15 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO15    Transmission Occurred for Buffer 15
: MCAN1-TXBTO_TO16   %1 16 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO16    Transmission Occurred for Buffer 16
: MCAN1-TXBTO_TO17   %1 17 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO17    Transmission Occurred for Buffer 17
: MCAN1-TXBTO_TO18   %1 18 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO18    Transmission Occurred for Buffer 18
: MCAN1-TXBTO_TO19   %1 19 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO19    Transmission Occurred for Buffer 19
: MCAN1-TXBTO_TO20   %1 20 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO20    Transmission Occurred for Buffer 20
: MCAN1-TXBTO_TO21   %1 21 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO21    Transmission Occurred for Buffer 21
: MCAN1-TXBTO_TO22   %1 22 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO22    Transmission Occurred for Buffer 22
: MCAN1-TXBTO_TO23   %1 23 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO23    Transmission Occurred for Buffer 23
: MCAN1-TXBTO_TO24   %1 24 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO24    Transmission Occurred for Buffer 24
: MCAN1-TXBTO_TO25   %1 25 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO25    Transmission Occurred for Buffer 25
: MCAN1-TXBTO_TO26   %1 26 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO26    Transmission Occurred for Buffer 26
: MCAN1-TXBTO_TO27   %1 27 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO27    Transmission Occurred for Buffer 27
: MCAN1-TXBTO_TO28   %1 28 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO28    Transmission Occurred for Buffer 28
: MCAN1-TXBTO_TO29   %1 29 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO29    Transmission Occurred for Buffer 29
: MCAN1-TXBTO_TO30   %1 30 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO30    Transmission Occurred for Buffer 30
: MCAN1-TXBTO_TO31   %1 31 lshift MCAN1-TXBTO bis! ;  \ MCAN1-TXBTO_TO31    Transmission Occurred for Buffer 31

\ MCAN1-TXBCF (read-only)
: MCAN1-TXBCF_CF0   %1 0 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF0    Cancellation Finished for Transmit Buffer 0
: MCAN1-TXBCF_CF1   %1 1 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF1    Cancellation Finished for Transmit Buffer 1
: MCAN1-TXBCF_CF2   %1 2 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF2    Cancellation Finished for Transmit Buffer 2
: MCAN1-TXBCF_CF3   %1 3 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF3    Cancellation Finished for Transmit Buffer 3
: MCAN1-TXBCF_CF4   %1 4 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF4    Cancellation Finished for Transmit Buffer 4
: MCAN1-TXBCF_CF5   %1 5 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF5    Cancellation Finished for Transmit Buffer 5
: MCAN1-TXBCF_CF6   %1 6 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF6    Cancellation Finished for Transmit Buffer 6
: MCAN1-TXBCF_CF7   %1 7 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF7    Cancellation Finished for Transmit Buffer 7
: MCAN1-TXBCF_CF8   %1 8 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF8    Cancellation Finished for Transmit Buffer 8
: MCAN1-TXBCF_CF9   %1 9 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF9    Cancellation Finished for Transmit Buffer 9
: MCAN1-TXBCF_CF10   %1 10 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF10    Cancellation Finished for Transmit Buffer 10
: MCAN1-TXBCF_CF11   %1 11 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF11    Cancellation Finished for Transmit Buffer 11
: MCAN1-TXBCF_CF12   %1 12 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF12    Cancellation Finished for Transmit Buffer 12
: MCAN1-TXBCF_CF13   %1 13 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF13    Cancellation Finished for Transmit Buffer 13
: MCAN1-TXBCF_CF14   %1 14 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF14    Cancellation Finished for Transmit Buffer 14
: MCAN1-TXBCF_CF15   %1 15 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF15    Cancellation Finished for Transmit Buffer 15
: MCAN1-TXBCF_CF16   %1 16 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF16    Cancellation Finished for Transmit Buffer 16
: MCAN1-TXBCF_CF17   %1 17 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF17    Cancellation Finished for Transmit Buffer 17
: MCAN1-TXBCF_CF18   %1 18 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF18    Cancellation Finished for Transmit Buffer 18
: MCAN1-TXBCF_CF19   %1 19 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF19    Cancellation Finished for Transmit Buffer 19
: MCAN1-TXBCF_CF20   %1 20 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF20    Cancellation Finished for Transmit Buffer 20
: MCAN1-TXBCF_CF21   %1 21 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF21    Cancellation Finished for Transmit Buffer 21
: MCAN1-TXBCF_CF22   %1 22 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF22    Cancellation Finished for Transmit Buffer 22
: MCAN1-TXBCF_CF23   %1 23 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF23    Cancellation Finished for Transmit Buffer 23
: MCAN1-TXBCF_CF24   %1 24 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF24    Cancellation Finished for Transmit Buffer 24
: MCAN1-TXBCF_CF25   %1 25 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF25    Cancellation Finished for Transmit Buffer 25
: MCAN1-TXBCF_CF26   %1 26 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF26    Cancellation Finished for Transmit Buffer 26
: MCAN1-TXBCF_CF27   %1 27 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF27    Cancellation Finished for Transmit Buffer 27
: MCAN1-TXBCF_CF28   %1 28 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF28    Cancellation Finished for Transmit Buffer 28
: MCAN1-TXBCF_CF29   %1 29 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF29    Cancellation Finished for Transmit Buffer 29
: MCAN1-TXBCF_CF30   %1 30 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF30    Cancellation Finished for Transmit Buffer 30
: MCAN1-TXBCF_CF31   %1 31 lshift MCAN1-TXBCF bis! ;  \ MCAN1-TXBCF_CF31    Cancellation Finished for Transmit Buffer 31

\ MCAN1-TXBTIE ()
: MCAN1-TXBTIE_TIE0   %1 0 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE0    Transmission Interrupt Enable for Buffer 0
: MCAN1-TXBTIE_TIE1   %1 1 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE1    Transmission Interrupt Enable for Buffer 1
: MCAN1-TXBTIE_TIE2   %1 2 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE2    Transmission Interrupt Enable for Buffer 2
: MCAN1-TXBTIE_TIE3   %1 3 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE3    Transmission Interrupt Enable for Buffer 3
: MCAN1-TXBTIE_TIE4   %1 4 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE4    Transmission Interrupt Enable for Buffer 4
: MCAN1-TXBTIE_TIE5   %1 5 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE5    Transmission Interrupt Enable for Buffer 5
: MCAN1-TXBTIE_TIE6   %1 6 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE6    Transmission Interrupt Enable for Buffer 6
: MCAN1-TXBTIE_TIE7   %1 7 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE7    Transmission Interrupt Enable for Buffer 7
: MCAN1-TXBTIE_TIE8   %1 8 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE8    Transmission Interrupt Enable for Buffer 8
: MCAN1-TXBTIE_TIE9   %1 9 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE9    Transmission Interrupt Enable for Buffer 9
: MCAN1-TXBTIE_TIE10   %1 10 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE10    Transmission Interrupt Enable for Buffer 10
: MCAN1-TXBTIE_TIE11   %1 11 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE11    Transmission Interrupt Enable for Buffer 11
: MCAN1-TXBTIE_TIE12   %1 12 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE12    Transmission Interrupt Enable for Buffer 12
: MCAN1-TXBTIE_TIE13   %1 13 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE13    Transmission Interrupt Enable for Buffer 13
: MCAN1-TXBTIE_TIE14   %1 14 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE14    Transmission Interrupt Enable for Buffer 14
: MCAN1-TXBTIE_TIE15   %1 15 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE15    Transmission Interrupt Enable for Buffer 15
: MCAN1-TXBTIE_TIE16   %1 16 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE16    Transmission Interrupt Enable for Buffer 16
: MCAN1-TXBTIE_TIE17   %1 17 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE17    Transmission Interrupt Enable for Buffer 17
: MCAN1-TXBTIE_TIE18   %1 18 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE18    Transmission Interrupt Enable for Buffer 18
: MCAN1-TXBTIE_TIE19   %1 19 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE19    Transmission Interrupt Enable for Buffer 19
: MCAN1-TXBTIE_TIE20   %1 20 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE20    Transmission Interrupt Enable for Buffer 20
: MCAN1-TXBTIE_TIE21   %1 21 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE21    Transmission Interrupt Enable for Buffer 21
: MCAN1-TXBTIE_TIE22   %1 22 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE22    Transmission Interrupt Enable for Buffer 22
: MCAN1-TXBTIE_TIE23   %1 23 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE23    Transmission Interrupt Enable for Buffer 23
: MCAN1-TXBTIE_TIE24   %1 24 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE24    Transmission Interrupt Enable for Buffer 24
: MCAN1-TXBTIE_TIE25   %1 25 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE25    Transmission Interrupt Enable for Buffer 25
: MCAN1-TXBTIE_TIE26   %1 26 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE26    Transmission Interrupt Enable for Buffer 26
: MCAN1-TXBTIE_TIE27   %1 27 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE27    Transmission Interrupt Enable for Buffer 27
: MCAN1-TXBTIE_TIE28   %1 28 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE28    Transmission Interrupt Enable for Buffer 28
: MCAN1-TXBTIE_TIE29   %1 29 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE29    Transmission Interrupt Enable for Buffer 29
: MCAN1-TXBTIE_TIE30   %1 30 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE30    Transmission Interrupt Enable for Buffer 30
: MCAN1-TXBTIE_TIE31   %1 31 lshift MCAN1-TXBTIE bis! ;  \ MCAN1-TXBTIE_TIE31    Transmission Interrupt Enable for Buffer 31

\ MCAN1-TXBCIE ()
: MCAN1-TXBCIE_CFIE0   %1 0 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE0    Cancellation Finished Interrupt Enable for Transmit Buffer 0
: MCAN1-TXBCIE_CFIE1   %1 1 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE1    Cancellation Finished Interrupt Enable for Transmit Buffer 1
: MCAN1-TXBCIE_CFIE2   %1 2 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE2    Cancellation Finished Interrupt Enable for Transmit Buffer 2
: MCAN1-TXBCIE_CFIE3   %1 3 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE3    Cancellation Finished Interrupt Enable for Transmit Buffer 3
: MCAN1-TXBCIE_CFIE4   %1 4 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE4    Cancellation Finished Interrupt Enable for Transmit Buffer 4
: MCAN1-TXBCIE_CFIE5   %1 5 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE5    Cancellation Finished Interrupt Enable for Transmit Buffer 5
: MCAN1-TXBCIE_CFIE6   %1 6 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE6    Cancellation Finished Interrupt Enable for Transmit Buffer 6
: MCAN1-TXBCIE_CFIE7   %1 7 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE7    Cancellation Finished Interrupt Enable for Transmit Buffer 7
: MCAN1-TXBCIE_CFIE8   %1 8 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE8    Cancellation Finished Interrupt Enable for Transmit Buffer 8
: MCAN1-TXBCIE_CFIE9   %1 9 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE9    Cancellation Finished Interrupt Enable for Transmit Buffer 9
: MCAN1-TXBCIE_CFIE10   %1 10 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE10    Cancellation Finished Interrupt Enable for Transmit Buffer 10
: MCAN1-TXBCIE_CFIE11   %1 11 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE11    Cancellation Finished Interrupt Enable for Transmit Buffer 11
: MCAN1-TXBCIE_CFIE12   %1 12 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE12    Cancellation Finished Interrupt Enable for Transmit Buffer 12
: MCAN1-TXBCIE_CFIE13   %1 13 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE13    Cancellation Finished Interrupt Enable for Transmit Buffer 13
: MCAN1-TXBCIE_CFIE14   %1 14 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE14    Cancellation Finished Interrupt Enable for Transmit Buffer 14
: MCAN1-TXBCIE_CFIE15   %1 15 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE15    Cancellation Finished Interrupt Enable for Transmit Buffer 15
: MCAN1-TXBCIE_CFIE16   %1 16 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE16    Cancellation Finished Interrupt Enable for Transmit Buffer 16
: MCAN1-TXBCIE_CFIE17   %1 17 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE17    Cancellation Finished Interrupt Enable for Transmit Buffer 17
: MCAN1-TXBCIE_CFIE18   %1 18 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE18    Cancellation Finished Interrupt Enable for Transmit Buffer 18
: MCAN1-TXBCIE_CFIE19   %1 19 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE19    Cancellation Finished Interrupt Enable for Transmit Buffer 19
: MCAN1-TXBCIE_CFIE20   %1 20 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE20    Cancellation Finished Interrupt Enable for Transmit Buffer 20
: MCAN1-TXBCIE_CFIE21   %1 21 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE21    Cancellation Finished Interrupt Enable for Transmit Buffer 21
: MCAN1-TXBCIE_CFIE22   %1 22 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE22    Cancellation Finished Interrupt Enable for Transmit Buffer 22
: MCAN1-TXBCIE_CFIE23   %1 23 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE23    Cancellation Finished Interrupt Enable for Transmit Buffer 23
: MCAN1-TXBCIE_CFIE24   %1 24 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE24    Cancellation Finished Interrupt Enable for Transmit Buffer 24
: MCAN1-TXBCIE_CFIE25   %1 25 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE25    Cancellation Finished Interrupt Enable for Transmit Buffer 25
: MCAN1-TXBCIE_CFIE26   %1 26 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE26    Cancellation Finished Interrupt Enable for Transmit Buffer 26
: MCAN1-TXBCIE_CFIE27   %1 27 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE27    Cancellation Finished Interrupt Enable for Transmit Buffer 27
: MCAN1-TXBCIE_CFIE28   %1 28 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE28    Cancellation Finished Interrupt Enable for Transmit Buffer 28
: MCAN1-TXBCIE_CFIE29   %1 29 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE29    Cancellation Finished Interrupt Enable for Transmit Buffer 29
: MCAN1-TXBCIE_CFIE30   %1 30 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE30    Cancellation Finished Interrupt Enable for Transmit Buffer 30
: MCAN1-TXBCIE_CFIE31   %1 31 lshift MCAN1-TXBCIE bis! ;  \ MCAN1-TXBCIE_CFIE31    Cancellation Finished Interrupt Enable for Transmit Buffer 31

\ MCAN1-TXEFC ()
: MCAN1-TXEFC_EFSA   ( %XXXXXXXXXXXXXX -- ) 2 lshift MCAN1-TXEFC bis! ;  \ MCAN1-TXEFC_EFSA    Event FIFO Start Address
: MCAN1-TXEFC_EFS   ( %XXXXXX -- ) 16 lshift MCAN1-TXEFC bis! ;  \ MCAN1-TXEFC_EFS    Event FIFO Size
: MCAN1-TXEFC_EFWM   ( %XXXXXX -- ) 24 lshift MCAN1-TXEFC bis! ;  \ MCAN1-TXEFC_EFWM    Event FIFO Watermark

\ MCAN1-TXEFS (read-only)
: MCAN1-TXEFS_EFFL   ( %XXXXXX -- ) 0 lshift MCAN1-TXEFS bis! ;  \ MCAN1-TXEFS_EFFL    Event FIFO Fill Level
: MCAN1-TXEFS_EFGI   ( %XXXXX -- ) 8 lshift MCAN1-TXEFS bis! ;  \ MCAN1-TXEFS_EFGI    Event FIFO Get Index
: MCAN1-TXEFS_EFPI   ( %XXXXX -- ) 16 lshift MCAN1-TXEFS bis! ;  \ MCAN1-TXEFS_EFPI    Event FIFO Put Index
: MCAN1-TXEFS_EFF   %1 24 lshift MCAN1-TXEFS bis! ;  \ MCAN1-TXEFS_EFF    Event FIFO Full
: MCAN1-TXEFS_TEFL   %1 25 lshift MCAN1-TXEFS bis! ;  \ MCAN1-TXEFS_TEFL    Tx Event FIFO Element Lost

\ MCAN1-TXEFA ()
: MCAN1-TXEFA_EFAI   ( %XXXXX -- ) 0 lshift MCAN1-TXEFA bis! ;  \ MCAN1-TXEFA_EFAI    Event FIFO Acknowledge Index

\ PIOA-PER (write-only)
: PIOA-PER_P0   %1 0 lshift PIOA-PER bis! ;  \ PIOA-PER_P0    PIO Enable
: PIOA-PER_P1   %1 1 lshift PIOA-PER bis! ;  \ PIOA-PER_P1    PIO Enable
: PIOA-PER_P2   %1 2 lshift PIOA-PER bis! ;  \ PIOA-PER_P2    PIO Enable
: PIOA-PER_P3   %1 3 lshift PIOA-PER bis! ;  \ PIOA-PER_P3    PIO Enable
: PIOA-PER_P4   %1 4 lshift PIOA-PER bis! ;  \ PIOA-PER_P4    PIO Enable
: PIOA-PER_P5   %1 5 lshift PIOA-PER bis! ;  \ PIOA-PER_P5    PIO Enable
: PIOA-PER_P6   %1 6 lshift PIOA-PER bis! ;  \ PIOA-PER_P6    PIO Enable
: PIOA-PER_P7   %1 7 lshift PIOA-PER bis! ;  \ PIOA-PER_P7    PIO Enable
: PIOA-PER_P8   %1 8 lshift PIOA-PER bis! ;  \ PIOA-PER_P8    PIO Enable
: PIOA-PER_P9   %1 9 lshift PIOA-PER bis! ;  \ PIOA-PER_P9    PIO Enable
: PIOA-PER_P10   %1 10 lshift PIOA-PER bis! ;  \ PIOA-PER_P10    PIO Enable
: PIOA-PER_P11   %1 11 lshift PIOA-PER bis! ;  \ PIOA-PER_P11    PIO Enable
: PIOA-PER_P12   %1 12 lshift PIOA-PER bis! ;  \ PIOA-PER_P12    PIO Enable
: PIOA-PER_P13   %1 13 lshift PIOA-PER bis! ;  \ PIOA-PER_P13    PIO Enable
: PIOA-PER_P14   %1 14 lshift PIOA-PER bis! ;  \ PIOA-PER_P14    PIO Enable
: PIOA-PER_P15   %1 15 lshift PIOA-PER bis! ;  \ PIOA-PER_P15    PIO Enable
: PIOA-PER_P16   %1 16 lshift PIOA-PER bis! ;  \ PIOA-PER_P16    PIO Enable
: PIOA-PER_P17   %1 17 lshift PIOA-PER bis! ;  \ PIOA-PER_P17    PIO Enable
: PIOA-PER_P18   %1 18 lshift PIOA-PER bis! ;  \ PIOA-PER_P18    PIO Enable
: PIOA-PER_P19   %1 19 lshift PIOA-PER bis! ;  \ PIOA-PER_P19    PIO Enable
: PIOA-PER_P20   %1 20 lshift PIOA-PER bis! ;  \ PIOA-PER_P20    PIO Enable
: PIOA-PER_P21   %1 21 lshift PIOA-PER bis! ;  \ PIOA-PER_P21    PIO Enable
: PIOA-PER_P22   %1 22 lshift PIOA-PER bis! ;  \ PIOA-PER_P22    PIO Enable
: PIOA-PER_P23   %1 23 lshift PIOA-PER bis! ;  \ PIOA-PER_P23    PIO Enable
: PIOA-PER_P24   %1 24 lshift PIOA-PER bis! ;  \ PIOA-PER_P24    PIO Enable
: PIOA-PER_P25   %1 25 lshift PIOA-PER bis! ;  \ PIOA-PER_P25    PIO Enable
: PIOA-PER_P26   %1 26 lshift PIOA-PER bis! ;  \ PIOA-PER_P26    PIO Enable
: PIOA-PER_P27   %1 27 lshift PIOA-PER bis! ;  \ PIOA-PER_P27    PIO Enable
: PIOA-PER_P28   %1 28 lshift PIOA-PER bis! ;  \ PIOA-PER_P28    PIO Enable
: PIOA-PER_P29   %1 29 lshift PIOA-PER bis! ;  \ PIOA-PER_P29    PIO Enable
: PIOA-PER_P30   %1 30 lshift PIOA-PER bis! ;  \ PIOA-PER_P30    PIO Enable
: PIOA-PER_P31   %1 31 lshift PIOA-PER bis! ;  \ PIOA-PER_P31    PIO Enable

\ PIOA-PDR (write-only)
: PIOA-PDR_P0   %1 0 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P0    PIO Disable
: PIOA-PDR_P1   %1 1 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P1    PIO Disable
: PIOA-PDR_P2   %1 2 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P2    PIO Disable
: PIOA-PDR_P3   %1 3 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P3    PIO Disable
: PIOA-PDR_P4   %1 4 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P4    PIO Disable
: PIOA-PDR_P5   %1 5 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P5    PIO Disable
: PIOA-PDR_P6   %1 6 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P6    PIO Disable
: PIOA-PDR_P7   %1 7 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P7    PIO Disable
: PIOA-PDR_P8   %1 8 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P8    PIO Disable
: PIOA-PDR_P9   %1 9 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P9    PIO Disable
: PIOA-PDR_P10   %1 10 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P10    PIO Disable
: PIOA-PDR_P11   %1 11 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P11    PIO Disable
: PIOA-PDR_P12   %1 12 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P12    PIO Disable
: PIOA-PDR_P13   %1 13 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P13    PIO Disable
: PIOA-PDR_P14   %1 14 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P14    PIO Disable
: PIOA-PDR_P15   %1 15 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P15    PIO Disable
: PIOA-PDR_P16   %1 16 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P16    PIO Disable
: PIOA-PDR_P17   %1 17 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P17    PIO Disable
: PIOA-PDR_P18   %1 18 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P18    PIO Disable
: PIOA-PDR_P19   %1 19 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P19    PIO Disable
: PIOA-PDR_P20   %1 20 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P20    PIO Disable
: PIOA-PDR_P21   %1 21 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P21    PIO Disable
: PIOA-PDR_P22   %1 22 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P22    PIO Disable
: PIOA-PDR_P23   %1 23 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P23    PIO Disable
: PIOA-PDR_P24   %1 24 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P24    PIO Disable
: PIOA-PDR_P25   %1 25 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P25    PIO Disable
: PIOA-PDR_P26   %1 26 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P26    PIO Disable
: PIOA-PDR_P27   %1 27 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P27    PIO Disable
: PIOA-PDR_P28   %1 28 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P28    PIO Disable
: PIOA-PDR_P29   %1 29 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P29    PIO Disable
: PIOA-PDR_P30   %1 30 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P30    PIO Disable
: PIOA-PDR_P31   %1 31 lshift PIOA-PDR bis! ;  \ PIOA-PDR_P31    PIO Disable

\ PIOA-PSR (read-only)
: PIOA-PSR_P0   %1 0 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P0    PIO Status
: PIOA-PSR_P1   %1 1 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P1    PIO Status
: PIOA-PSR_P2   %1 2 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P2    PIO Status
: PIOA-PSR_P3   %1 3 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P3    PIO Status
: PIOA-PSR_P4   %1 4 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P4    PIO Status
: PIOA-PSR_P5   %1 5 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P5    PIO Status
: PIOA-PSR_P6   %1 6 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P6    PIO Status
: PIOA-PSR_P7   %1 7 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P7    PIO Status
: PIOA-PSR_P8   %1 8 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P8    PIO Status
: PIOA-PSR_P9   %1 9 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P9    PIO Status
: PIOA-PSR_P10   %1 10 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P10    PIO Status
: PIOA-PSR_P11   %1 11 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P11    PIO Status
: PIOA-PSR_P12   %1 12 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P12    PIO Status
: PIOA-PSR_P13   %1 13 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P13    PIO Status
: PIOA-PSR_P14   %1 14 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P14    PIO Status
: PIOA-PSR_P15   %1 15 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P15    PIO Status
: PIOA-PSR_P16   %1 16 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P16    PIO Status
: PIOA-PSR_P17   %1 17 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P17    PIO Status
: PIOA-PSR_P18   %1 18 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P18    PIO Status
: PIOA-PSR_P19   %1 19 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P19    PIO Status
: PIOA-PSR_P20   %1 20 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P20    PIO Status
: PIOA-PSR_P21   %1 21 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P21    PIO Status
: PIOA-PSR_P22   %1 22 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P22    PIO Status
: PIOA-PSR_P23   %1 23 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P23    PIO Status
: PIOA-PSR_P24   %1 24 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P24    PIO Status
: PIOA-PSR_P25   %1 25 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P25    PIO Status
: PIOA-PSR_P26   %1 26 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P26    PIO Status
: PIOA-PSR_P27   %1 27 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P27    PIO Status
: PIOA-PSR_P28   %1 28 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P28    PIO Status
: PIOA-PSR_P29   %1 29 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P29    PIO Status
: PIOA-PSR_P30   %1 30 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P30    PIO Status
: PIOA-PSR_P31   %1 31 lshift PIOA-PSR bis! ;  \ PIOA-PSR_P31    PIO Status

\ PIOA-OER (write-only)
: PIOA-OER_P0   %1 0 lshift PIOA-OER bis! ;  \ PIOA-OER_P0    Output Enable
: PIOA-OER_P1   %1 1 lshift PIOA-OER bis! ;  \ PIOA-OER_P1    Output Enable
: PIOA-OER_P2   %1 2 lshift PIOA-OER bis! ;  \ PIOA-OER_P2    Output Enable
: PIOA-OER_P3   %1 3 lshift PIOA-OER bis! ;  \ PIOA-OER_P3    Output Enable
: PIOA-OER_P4   %1 4 lshift PIOA-OER bis! ;  \ PIOA-OER_P4    Output Enable
: PIOA-OER_P5   %1 5 lshift PIOA-OER bis! ;  \ PIOA-OER_P5    Output Enable
: PIOA-OER_P6   %1 6 lshift PIOA-OER bis! ;  \ PIOA-OER_P6    Output Enable
: PIOA-OER_P7   %1 7 lshift PIOA-OER bis! ;  \ PIOA-OER_P7    Output Enable
: PIOA-OER_P8   %1 8 lshift PIOA-OER bis! ;  \ PIOA-OER_P8    Output Enable
: PIOA-OER_P9   %1 9 lshift PIOA-OER bis! ;  \ PIOA-OER_P9    Output Enable
: PIOA-OER_P10   %1 10 lshift PIOA-OER bis! ;  \ PIOA-OER_P10    Output Enable
: PIOA-OER_P11   %1 11 lshift PIOA-OER bis! ;  \ PIOA-OER_P11    Output Enable
: PIOA-OER_P12   %1 12 lshift PIOA-OER bis! ;  \ PIOA-OER_P12    Output Enable
: PIOA-OER_P13   %1 13 lshift PIOA-OER bis! ;  \ PIOA-OER_P13    Output Enable
: PIOA-OER_P14   %1 14 lshift PIOA-OER bis! ;  \ PIOA-OER_P14    Output Enable
: PIOA-OER_P15   %1 15 lshift PIOA-OER bis! ;  \ PIOA-OER_P15    Output Enable
: PIOA-OER_P16   %1 16 lshift PIOA-OER bis! ;  \ PIOA-OER_P16    Output Enable
: PIOA-OER_P17   %1 17 lshift PIOA-OER bis! ;  \ PIOA-OER_P17    Output Enable
: PIOA-OER_P18   %1 18 lshift PIOA-OER bis! ;  \ PIOA-OER_P18    Output Enable
: PIOA-OER_P19   %1 19 lshift PIOA-OER bis! ;  \ PIOA-OER_P19    Output Enable
: PIOA-OER_P20   %1 20 lshift PIOA-OER bis! ;  \ PIOA-OER_P20    Output Enable
: PIOA-OER_P21   %1 21 lshift PIOA-OER bis! ;  \ PIOA-OER_P21    Output Enable
: PIOA-OER_P22   %1 22 lshift PIOA-OER bis! ;  \ PIOA-OER_P22    Output Enable
: PIOA-OER_P23   %1 23 lshift PIOA-OER bis! ;  \ PIOA-OER_P23    Output Enable
: PIOA-OER_P24   %1 24 lshift PIOA-OER bis! ;  \ PIOA-OER_P24    Output Enable
: PIOA-OER_P25   %1 25 lshift PIOA-OER bis! ;  \ PIOA-OER_P25    Output Enable
: PIOA-OER_P26   %1 26 lshift PIOA-OER bis! ;  \ PIOA-OER_P26    Output Enable
: PIOA-OER_P27   %1 27 lshift PIOA-OER bis! ;  \ PIOA-OER_P27    Output Enable
: PIOA-OER_P28   %1 28 lshift PIOA-OER bis! ;  \ PIOA-OER_P28    Output Enable
: PIOA-OER_P29   %1 29 lshift PIOA-OER bis! ;  \ PIOA-OER_P29    Output Enable
: PIOA-OER_P30   %1 30 lshift PIOA-OER bis! ;  \ PIOA-OER_P30    Output Enable
: PIOA-OER_P31   %1 31 lshift PIOA-OER bis! ;  \ PIOA-OER_P31    Output Enable

\ PIOA-ODR (write-only)
: PIOA-ODR_P0   %1 0 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P0    Output Disable
: PIOA-ODR_P1   %1 1 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P1    Output Disable
: PIOA-ODR_P2   %1 2 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P2    Output Disable
: PIOA-ODR_P3   %1 3 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P3    Output Disable
: PIOA-ODR_P4   %1 4 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P4    Output Disable
: PIOA-ODR_P5   %1 5 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P5    Output Disable
: PIOA-ODR_P6   %1 6 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P6    Output Disable
: PIOA-ODR_P7   %1 7 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P7    Output Disable
: PIOA-ODR_P8   %1 8 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P8    Output Disable
: PIOA-ODR_P9   %1 9 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P9    Output Disable
: PIOA-ODR_P10   %1 10 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P10    Output Disable
: PIOA-ODR_P11   %1 11 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P11    Output Disable
: PIOA-ODR_P12   %1 12 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P12    Output Disable
: PIOA-ODR_P13   %1 13 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P13    Output Disable
: PIOA-ODR_P14   %1 14 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P14    Output Disable
: PIOA-ODR_P15   %1 15 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P15    Output Disable
: PIOA-ODR_P16   %1 16 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P16    Output Disable
: PIOA-ODR_P17   %1 17 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P17    Output Disable
: PIOA-ODR_P18   %1 18 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P18    Output Disable
: PIOA-ODR_P19   %1 19 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P19    Output Disable
: PIOA-ODR_P20   %1 20 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P20    Output Disable
: PIOA-ODR_P21   %1 21 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P21    Output Disable
: PIOA-ODR_P22   %1 22 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P22    Output Disable
: PIOA-ODR_P23   %1 23 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P23    Output Disable
: PIOA-ODR_P24   %1 24 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P24    Output Disable
: PIOA-ODR_P25   %1 25 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P25    Output Disable
: PIOA-ODR_P26   %1 26 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P26    Output Disable
: PIOA-ODR_P27   %1 27 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P27    Output Disable
: PIOA-ODR_P28   %1 28 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P28    Output Disable
: PIOA-ODR_P29   %1 29 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P29    Output Disable
: PIOA-ODR_P30   %1 30 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P30    Output Disable
: PIOA-ODR_P31   %1 31 lshift PIOA-ODR bis! ;  \ PIOA-ODR_P31    Output Disable

\ PIOA-OSR (read-only)
: PIOA-OSR_P0   %1 0 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P0    Output Status
: PIOA-OSR_P1   %1 1 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P1    Output Status
: PIOA-OSR_P2   %1 2 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P2    Output Status
: PIOA-OSR_P3   %1 3 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P3    Output Status
: PIOA-OSR_P4   %1 4 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P4    Output Status
: PIOA-OSR_P5   %1 5 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P5    Output Status
: PIOA-OSR_P6   %1 6 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P6    Output Status
: PIOA-OSR_P7   %1 7 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P7    Output Status
: PIOA-OSR_P8   %1 8 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P8    Output Status
: PIOA-OSR_P9   %1 9 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P9    Output Status
: PIOA-OSR_P10   %1 10 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P10    Output Status
: PIOA-OSR_P11   %1 11 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P11    Output Status
: PIOA-OSR_P12   %1 12 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P12    Output Status
: PIOA-OSR_P13   %1 13 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P13    Output Status
: PIOA-OSR_P14   %1 14 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P14    Output Status
: PIOA-OSR_P15   %1 15 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P15    Output Status
: PIOA-OSR_P16   %1 16 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P16    Output Status
: PIOA-OSR_P17   %1 17 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P17    Output Status
: PIOA-OSR_P18   %1 18 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P18    Output Status
: PIOA-OSR_P19   %1 19 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P19    Output Status
: PIOA-OSR_P20   %1 20 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P20    Output Status
: PIOA-OSR_P21   %1 21 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P21    Output Status
: PIOA-OSR_P22   %1 22 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P22    Output Status
: PIOA-OSR_P23   %1 23 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P23    Output Status
: PIOA-OSR_P24   %1 24 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P24    Output Status
: PIOA-OSR_P25   %1 25 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P25    Output Status
: PIOA-OSR_P26   %1 26 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P26    Output Status
: PIOA-OSR_P27   %1 27 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P27    Output Status
: PIOA-OSR_P28   %1 28 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P28    Output Status
: PIOA-OSR_P29   %1 29 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P29    Output Status
: PIOA-OSR_P30   %1 30 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P30    Output Status
: PIOA-OSR_P31   %1 31 lshift PIOA-OSR bis! ;  \ PIOA-OSR_P31    Output Status

\ PIOA-IFER (write-only)
: PIOA-IFER_P0   %1 0 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P0    Input Filter Enable
: PIOA-IFER_P1   %1 1 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P1    Input Filter Enable
: PIOA-IFER_P2   %1 2 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P2    Input Filter Enable
: PIOA-IFER_P3   %1 3 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P3    Input Filter Enable
: PIOA-IFER_P4   %1 4 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P4    Input Filter Enable
: PIOA-IFER_P5   %1 5 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P5    Input Filter Enable
: PIOA-IFER_P6   %1 6 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P6    Input Filter Enable
: PIOA-IFER_P7   %1 7 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P7    Input Filter Enable
: PIOA-IFER_P8   %1 8 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P8    Input Filter Enable
: PIOA-IFER_P9   %1 9 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P9    Input Filter Enable
: PIOA-IFER_P10   %1 10 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P10    Input Filter Enable
: PIOA-IFER_P11   %1 11 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P11    Input Filter Enable
: PIOA-IFER_P12   %1 12 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P12    Input Filter Enable
: PIOA-IFER_P13   %1 13 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P13    Input Filter Enable
: PIOA-IFER_P14   %1 14 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P14    Input Filter Enable
: PIOA-IFER_P15   %1 15 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P15    Input Filter Enable
: PIOA-IFER_P16   %1 16 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P16    Input Filter Enable
: PIOA-IFER_P17   %1 17 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P17    Input Filter Enable
: PIOA-IFER_P18   %1 18 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P18    Input Filter Enable
: PIOA-IFER_P19   %1 19 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P19    Input Filter Enable
: PIOA-IFER_P20   %1 20 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P20    Input Filter Enable
: PIOA-IFER_P21   %1 21 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P21    Input Filter Enable
: PIOA-IFER_P22   %1 22 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P22    Input Filter Enable
: PIOA-IFER_P23   %1 23 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P23    Input Filter Enable
: PIOA-IFER_P24   %1 24 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P24    Input Filter Enable
: PIOA-IFER_P25   %1 25 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P25    Input Filter Enable
: PIOA-IFER_P26   %1 26 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P26    Input Filter Enable
: PIOA-IFER_P27   %1 27 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P27    Input Filter Enable
: PIOA-IFER_P28   %1 28 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P28    Input Filter Enable
: PIOA-IFER_P29   %1 29 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P29    Input Filter Enable
: PIOA-IFER_P30   %1 30 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P30    Input Filter Enable
: PIOA-IFER_P31   %1 31 lshift PIOA-IFER bis! ;  \ PIOA-IFER_P31    Input Filter Enable

\ PIOA-IFDR (write-only)
: PIOA-IFDR_P0   %1 0 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P0    Input Filter Disable
: PIOA-IFDR_P1   %1 1 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P1    Input Filter Disable
: PIOA-IFDR_P2   %1 2 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P2    Input Filter Disable
: PIOA-IFDR_P3   %1 3 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P3    Input Filter Disable
: PIOA-IFDR_P4   %1 4 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P4    Input Filter Disable
: PIOA-IFDR_P5   %1 5 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P5    Input Filter Disable
: PIOA-IFDR_P6   %1 6 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P6    Input Filter Disable
: PIOA-IFDR_P7   %1 7 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P7    Input Filter Disable
: PIOA-IFDR_P8   %1 8 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P8    Input Filter Disable
: PIOA-IFDR_P9   %1 9 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P9    Input Filter Disable
: PIOA-IFDR_P10   %1 10 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P10    Input Filter Disable
: PIOA-IFDR_P11   %1 11 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P11    Input Filter Disable
: PIOA-IFDR_P12   %1 12 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P12    Input Filter Disable
: PIOA-IFDR_P13   %1 13 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P13    Input Filter Disable
: PIOA-IFDR_P14   %1 14 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P14    Input Filter Disable
: PIOA-IFDR_P15   %1 15 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P15    Input Filter Disable
: PIOA-IFDR_P16   %1 16 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P16    Input Filter Disable
: PIOA-IFDR_P17   %1 17 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P17    Input Filter Disable
: PIOA-IFDR_P18   %1 18 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P18    Input Filter Disable
: PIOA-IFDR_P19   %1 19 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P19    Input Filter Disable
: PIOA-IFDR_P20   %1 20 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P20    Input Filter Disable
: PIOA-IFDR_P21   %1 21 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P21    Input Filter Disable
: PIOA-IFDR_P22   %1 22 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P22    Input Filter Disable
: PIOA-IFDR_P23   %1 23 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P23    Input Filter Disable
: PIOA-IFDR_P24   %1 24 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P24    Input Filter Disable
: PIOA-IFDR_P25   %1 25 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P25    Input Filter Disable
: PIOA-IFDR_P26   %1 26 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P26    Input Filter Disable
: PIOA-IFDR_P27   %1 27 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P27    Input Filter Disable
: PIOA-IFDR_P28   %1 28 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P28    Input Filter Disable
: PIOA-IFDR_P29   %1 29 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P29    Input Filter Disable
: PIOA-IFDR_P30   %1 30 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P30    Input Filter Disable
: PIOA-IFDR_P31   %1 31 lshift PIOA-IFDR bis! ;  \ PIOA-IFDR_P31    Input Filter Disable

\ PIOA-IFSR (read-only)
: PIOA-IFSR_P0   %1 0 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P0    Input Filter Status
: PIOA-IFSR_P1   %1 1 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P1    Input Filter Status
: PIOA-IFSR_P2   %1 2 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P2    Input Filter Status
: PIOA-IFSR_P3   %1 3 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P3    Input Filter Status
: PIOA-IFSR_P4   %1 4 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P4    Input Filter Status
: PIOA-IFSR_P5   %1 5 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P5    Input Filter Status
: PIOA-IFSR_P6   %1 6 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P6    Input Filter Status
: PIOA-IFSR_P7   %1 7 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P7    Input Filter Status
: PIOA-IFSR_P8   %1 8 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P8    Input Filter Status
: PIOA-IFSR_P9   %1 9 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P9    Input Filter Status
: PIOA-IFSR_P10   %1 10 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P10    Input Filter Status
: PIOA-IFSR_P11   %1 11 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P11    Input Filter Status
: PIOA-IFSR_P12   %1 12 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P12    Input Filter Status
: PIOA-IFSR_P13   %1 13 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P13    Input Filter Status
: PIOA-IFSR_P14   %1 14 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P14    Input Filter Status
: PIOA-IFSR_P15   %1 15 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P15    Input Filter Status
: PIOA-IFSR_P16   %1 16 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P16    Input Filter Status
: PIOA-IFSR_P17   %1 17 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P17    Input Filter Status
: PIOA-IFSR_P18   %1 18 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P18    Input Filter Status
: PIOA-IFSR_P19   %1 19 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P19    Input Filter Status
: PIOA-IFSR_P20   %1 20 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P20    Input Filter Status
: PIOA-IFSR_P21   %1 21 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P21    Input Filter Status
: PIOA-IFSR_P22   %1 22 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P22    Input Filter Status
: PIOA-IFSR_P23   %1 23 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P23    Input Filter Status
: PIOA-IFSR_P24   %1 24 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P24    Input Filter Status
: PIOA-IFSR_P25   %1 25 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P25    Input Filter Status
: PIOA-IFSR_P26   %1 26 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P26    Input Filter Status
: PIOA-IFSR_P27   %1 27 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P27    Input Filter Status
: PIOA-IFSR_P28   %1 28 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P28    Input Filter Status
: PIOA-IFSR_P29   %1 29 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P29    Input Filter Status
: PIOA-IFSR_P30   %1 30 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P30    Input Filter Status
: PIOA-IFSR_P31   %1 31 lshift PIOA-IFSR bis! ;  \ PIOA-IFSR_P31    Input Filter Status

\ PIOA-SODR (write-only)
: PIOA-SODR_P0   %1 0 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P0    Set Output Data
: PIOA-SODR_P1   %1 1 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P1    Set Output Data
: PIOA-SODR_P2   %1 2 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P2    Set Output Data
: PIOA-SODR_P3   %1 3 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P3    Set Output Data
: PIOA-SODR_P4   %1 4 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P4    Set Output Data
: PIOA-SODR_P5   %1 5 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P5    Set Output Data
: PIOA-SODR_P6   %1 6 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P6    Set Output Data
: PIOA-SODR_P7   %1 7 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P7    Set Output Data
: PIOA-SODR_P8   %1 8 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P8    Set Output Data
: PIOA-SODR_P9   %1 9 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P9    Set Output Data
: PIOA-SODR_P10   %1 10 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P10    Set Output Data
: PIOA-SODR_P11   %1 11 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P11    Set Output Data
: PIOA-SODR_P12   %1 12 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P12    Set Output Data
: PIOA-SODR_P13   %1 13 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P13    Set Output Data
: PIOA-SODR_P14   %1 14 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P14    Set Output Data
: PIOA-SODR_P15   %1 15 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P15    Set Output Data
: PIOA-SODR_P16   %1 16 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P16    Set Output Data
: PIOA-SODR_P17   %1 17 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P17    Set Output Data
: PIOA-SODR_P18   %1 18 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P18    Set Output Data
: PIOA-SODR_P19   %1 19 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P19    Set Output Data
: PIOA-SODR_P20   %1 20 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P20    Set Output Data
: PIOA-SODR_P21   %1 21 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P21    Set Output Data
: PIOA-SODR_P22   %1 22 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P22    Set Output Data
: PIOA-SODR_P23   %1 23 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P23    Set Output Data
: PIOA-SODR_P24   %1 24 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P24    Set Output Data
: PIOA-SODR_P25   %1 25 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P25    Set Output Data
: PIOA-SODR_P26   %1 26 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P26    Set Output Data
: PIOA-SODR_P27   %1 27 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P27    Set Output Data
: PIOA-SODR_P28   %1 28 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P28    Set Output Data
: PIOA-SODR_P29   %1 29 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P29    Set Output Data
: PIOA-SODR_P30   %1 30 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P30    Set Output Data
: PIOA-SODR_P31   %1 31 lshift PIOA-SODR bis! ;  \ PIOA-SODR_P31    Set Output Data

\ PIOA-CODR (write-only)
: PIOA-CODR_P0   %1 0 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P0    Clear Output Data
: PIOA-CODR_P1   %1 1 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P1    Clear Output Data
: PIOA-CODR_P2   %1 2 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P2    Clear Output Data
: PIOA-CODR_P3   %1 3 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P3    Clear Output Data
: PIOA-CODR_P4   %1 4 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P4    Clear Output Data
: PIOA-CODR_P5   %1 5 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P5    Clear Output Data
: PIOA-CODR_P6   %1 6 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P6    Clear Output Data
: PIOA-CODR_P7   %1 7 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P7    Clear Output Data
: PIOA-CODR_P8   %1 8 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P8    Clear Output Data
: PIOA-CODR_P9   %1 9 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P9    Clear Output Data
: PIOA-CODR_P10   %1 10 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P10    Clear Output Data
: PIOA-CODR_P11   %1 11 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P11    Clear Output Data
: PIOA-CODR_P12   %1 12 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P12    Clear Output Data
: PIOA-CODR_P13   %1 13 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P13    Clear Output Data
: PIOA-CODR_P14   %1 14 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P14    Clear Output Data
: PIOA-CODR_P15   %1 15 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P15    Clear Output Data
: PIOA-CODR_P16   %1 16 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P16    Clear Output Data
: PIOA-CODR_P17   %1 17 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P17    Clear Output Data
: PIOA-CODR_P18   %1 18 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P18    Clear Output Data
: PIOA-CODR_P19   %1 19 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P19    Clear Output Data
: PIOA-CODR_P20   %1 20 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P20    Clear Output Data
: PIOA-CODR_P21   %1 21 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P21    Clear Output Data
: PIOA-CODR_P22   %1 22 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P22    Clear Output Data
: PIOA-CODR_P23   %1 23 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P23    Clear Output Data
: PIOA-CODR_P24   %1 24 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P24    Clear Output Data
: PIOA-CODR_P25   %1 25 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P25    Clear Output Data
: PIOA-CODR_P26   %1 26 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P26    Clear Output Data
: PIOA-CODR_P27   %1 27 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P27    Clear Output Data
: PIOA-CODR_P28   %1 28 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P28    Clear Output Data
: PIOA-CODR_P29   %1 29 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P29    Clear Output Data
: PIOA-CODR_P30   %1 30 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P30    Clear Output Data
: PIOA-CODR_P31   %1 31 lshift PIOA-CODR bis! ;  \ PIOA-CODR_P31    Clear Output Data

\ PIOA-ODSR ()
: PIOA-ODSR_P0   %1 0 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P0    Output Data Status
: PIOA-ODSR_P1   %1 1 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P1    Output Data Status
: PIOA-ODSR_P2   %1 2 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P2    Output Data Status
: PIOA-ODSR_P3   %1 3 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P3    Output Data Status
: PIOA-ODSR_P4   %1 4 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P4    Output Data Status
: PIOA-ODSR_P5   %1 5 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P5    Output Data Status
: PIOA-ODSR_P6   %1 6 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P6    Output Data Status
: PIOA-ODSR_P7   %1 7 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P7    Output Data Status
: PIOA-ODSR_P8   %1 8 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P8    Output Data Status
: PIOA-ODSR_P9   %1 9 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P9    Output Data Status
: PIOA-ODSR_P10   %1 10 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P10    Output Data Status
: PIOA-ODSR_P11   %1 11 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P11    Output Data Status
: PIOA-ODSR_P12   %1 12 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P12    Output Data Status
: PIOA-ODSR_P13   %1 13 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P13    Output Data Status
: PIOA-ODSR_P14   %1 14 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P14    Output Data Status
: PIOA-ODSR_P15   %1 15 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P15    Output Data Status
: PIOA-ODSR_P16   %1 16 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P16    Output Data Status
: PIOA-ODSR_P17   %1 17 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P17    Output Data Status
: PIOA-ODSR_P18   %1 18 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P18    Output Data Status
: PIOA-ODSR_P19   %1 19 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P19    Output Data Status
: PIOA-ODSR_P20   %1 20 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P20    Output Data Status
: PIOA-ODSR_P21   %1 21 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P21    Output Data Status
: PIOA-ODSR_P22   %1 22 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P22    Output Data Status
: PIOA-ODSR_P23   %1 23 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P23    Output Data Status
: PIOA-ODSR_P24   %1 24 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P24    Output Data Status
: PIOA-ODSR_P25   %1 25 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P25    Output Data Status
: PIOA-ODSR_P26   %1 26 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P26    Output Data Status
: PIOA-ODSR_P27   %1 27 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P27    Output Data Status
: PIOA-ODSR_P28   %1 28 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P28    Output Data Status
: PIOA-ODSR_P29   %1 29 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P29    Output Data Status
: PIOA-ODSR_P30   %1 30 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P30    Output Data Status
: PIOA-ODSR_P31   %1 31 lshift PIOA-ODSR bis! ;  \ PIOA-ODSR_P31    Output Data Status

\ PIOA-PDSR (read-only)
: PIOA-PDSR_P0   %1 0 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P0    Output Data Status
: PIOA-PDSR_P1   %1 1 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P1    Output Data Status
: PIOA-PDSR_P2   %1 2 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P2    Output Data Status
: PIOA-PDSR_P3   %1 3 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P3    Output Data Status
: PIOA-PDSR_P4   %1 4 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P4    Output Data Status
: PIOA-PDSR_P5   %1 5 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P5    Output Data Status
: PIOA-PDSR_P6   %1 6 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P6    Output Data Status
: PIOA-PDSR_P7   %1 7 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P7    Output Data Status
: PIOA-PDSR_P8   %1 8 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P8    Output Data Status
: PIOA-PDSR_P9   %1 9 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P9    Output Data Status
: PIOA-PDSR_P10   %1 10 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P10    Output Data Status
: PIOA-PDSR_P11   %1 11 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P11    Output Data Status
: PIOA-PDSR_P12   %1 12 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P12    Output Data Status
: PIOA-PDSR_P13   %1 13 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P13    Output Data Status
: PIOA-PDSR_P14   %1 14 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P14    Output Data Status
: PIOA-PDSR_P15   %1 15 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P15    Output Data Status
: PIOA-PDSR_P16   %1 16 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P16    Output Data Status
: PIOA-PDSR_P17   %1 17 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P17    Output Data Status
: PIOA-PDSR_P18   %1 18 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P18    Output Data Status
: PIOA-PDSR_P19   %1 19 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P19    Output Data Status
: PIOA-PDSR_P20   %1 20 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P20    Output Data Status
: PIOA-PDSR_P21   %1 21 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P21    Output Data Status
: PIOA-PDSR_P22   %1 22 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P22    Output Data Status
: PIOA-PDSR_P23   %1 23 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P23    Output Data Status
: PIOA-PDSR_P24   %1 24 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P24    Output Data Status
: PIOA-PDSR_P25   %1 25 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P25    Output Data Status
: PIOA-PDSR_P26   %1 26 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P26    Output Data Status
: PIOA-PDSR_P27   %1 27 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P27    Output Data Status
: PIOA-PDSR_P28   %1 28 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P28    Output Data Status
: PIOA-PDSR_P29   %1 29 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P29    Output Data Status
: PIOA-PDSR_P30   %1 30 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P30    Output Data Status
: PIOA-PDSR_P31   %1 31 lshift PIOA-PDSR bis! ;  \ PIOA-PDSR_P31    Output Data Status

\ PIOA-IER (write-only)
: PIOA-IER_P0   %1 0 lshift PIOA-IER bis! ;  \ PIOA-IER_P0    Input Change Interrupt Enable
: PIOA-IER_P1   %1 1 lshift PIOA-IER bis! ;  \ PIOA-IER_P1    Input Change Interrupt Enable
: PIOA-IER_P2   %1 2 lshift PIOA-IER bis! ;  \ PIOA-IER_P2    Input Change Interrupt Enable
: PIOA-IER_P3   %1 3 lshift PIOA-IER bis! ;  \ PIOA-IER_P3    Input Change Interrupt Enable
: PIOA-IER_P4   %1 4 lshift PIOA-IER bis! ;  \ PIOA-IER_P4    Input Change Interrupt Enable
: PIOA-IER_P5   %1 5 lshift PIOA-IER bis! ;  \ PIOA-IER_P5    Input Change Interrupt Enable
: PIOA-IER_P6   %1 6 lshift PIOA-IER bis! ;  \ PIOA-IER_P6    Input Change Interrupt Enable
: PIOA-IER_P7   %1 7 lshift PIOA-IER bis! ;  \ PIOA-IER_P7    Input Change Interrupt Enable
: PIOA-IER_P8   %1 8 lshift PIOA-IER bis! ;  \ PIOA-IER_P8    Input Change Interrupt Enable
: PIOA-IER_P9   %1 9 lshift PIOA-IER bis! ;  \ PIOA-IER_P9    Input Change Interrupt Enable
: PIOA-IER_P10   %1 10 lshift PIOA-IER bis! ;  \ PIOA-IER_P10    Input Change Interrupt Enable
: PIOA-IER_P11   %1 11 lshift PIOA-IER bis! ;  \ PIOA-IER_P11    Input Change Interrupt Enable
: PIOA-IER_P12   %1 12 lshift PIOA-IER bis! ;  \ PIOA-IER_P12    Input Change Interrupt Enable
: PIOA-IER_P13   %1 13 lshift PIOA-IER bis! ;  \ PIOA-IER_P13    Input Change Interrupt Enable
: PIOA-IER_P14   %1 14 lshift PIOA-IER bis! ;  \ PIOA-IER_P14    Input Change Interrupt Enable
: PIOA-IER_P15   %1 15 lshift PIOA-IER bis! ;  \ PIOA-IER_P15    Input Change Interrupt Enable
: PIOA-IER_P16   %1 16 lshift PIOA-IER bis! ;  \ PIOA-IER_P16    Input Change Interrupt Enable
: PIOA-IER_P17   %1 17 lshift PIOA-IER bis! ;  \ PIOA-IER_P17    Input Change Interrupt Enable
: PIOA-IER_P18   %1 18 lshift PIOA-IER bis! ;  \ PIOA-IER_P18    Input Change Interrupt Enable
: PIOA-IER_P19   %1 19 lshift PIOA-IER bis! ;  \ PIOA-IER_P19    Input Change Interrupt Enable
: PIOA-IER_P20   %1 20 lshift PIOA-IER bis! ;  \ PIOA-IER_P20    Input Change Interrupt Enable
: PIOA-IER_P21   %1 21 lshift PIOA-IER bis! ;  \ PIOA-IER_P21    Input Change Interrupt Enable
: PIOA-IER_P22   %1 22 lshift PIOA-IER bis! ;  \ PIOA-IER_P22    Input Change Interrupt Enable
: PIOA-IER_P23   %1 23 lshift PIOA-IER bis! ;  \ PIOA-IER_P23    Input Change Interrupt Enable
: PIOA-IER_P24   %1 24 lshift PIOA-IER bis! ;  \ PIOA-IER_P24    Input Change Interrupt Enable
: PIOA-IER_P25   %1 25 lshift PIOA-IER bis! ;  \ PIOA-IER_P25    Input Change Interrupt Enable
: PIOA-IER_P26   %1 26 lshift PIOA-IER bis! ;  \ PIOA-IER_P26    Input Change Interrupt Enable
: PIOA-IER_P27   %1 27 lshift PIOA-IER bis! ;  \ PIOA-IER_P27    Input Change Interrupt Enable
: PIOA-IER_P28   %1 28 lshift PIOA-IER bis! ;  \ PIOA-IER_P28    Input Change Interrupt Enable
: PIOA-IER_P29   %1 29 lshift PIOA-IER bis! ;  \ PIOA-IER_P29    Input Change Interrupt Enable
: PIOA-IER_P30   %1 30 lshift PIOA-IER bis! ;  \ PIOA-IER_P30    Input Change Interrupt Enable
: PIOA-IER_P31   %1 31 lshift PIOA-IER bis! ;  \ PIOA-IER_P31    Input Change Interrupt Enable

\ PIOA-IDR (write-only)
: PIOA-IDR_P0   %1 0 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P0    Input Change Interrupt Disable
: PIOA-IDR_P1   %1 1 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P1    Input Change Interrupt Disable
: PIOA-IDR_P2   %1 2 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P2    Input Change Interrupt Disable
: PIOA-IDR_P3   %1 3 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P3    Input Change Interrupt Disable
: PIOA-IDR_P4   %1 4 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P4    Input Change Interrupt Disable
: PIOA-IDR_P5   %1 5 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P5    Input Change Interrupt Disable
: PIOA-IDR_P6   %1 6 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P6    Input Change Interrupt Disable
: PIOA-IDR_P7   %1 7 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P7    Input Change Interrupt Disable
: PIOA-IDR_P8   %1 8 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P8    Input Change Interrupt Disable
: PIOA-IDR_P9   %1 9 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P9    Input Change Interrupt Disable
: PIOA-IDR_P10   %1 10 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P10    Input Change Interrupt Disable
: PIOA-IDR_P11   %1 11 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P11    Input Change Interrupt Disable
: PIOA-IDR_P12   %1 12 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P12    Input Change Interrupt Disable
: PIOA-IDR_P13   %1 13 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P13    Input Change Interrupt Disable
: PIOA-IDR_P14   %1 14 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P14    Input Change Interrupt Disable
: PIOA-IDR_P15   %1 15 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P15    Input Change Interrupt Disable
: PIOA-IDR_P16   %1 16 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P16    Input Change Interrupt Disable
: PIOA-IDR_P17   %1 17 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P17    Input Change Interrupt Disable
: PIOA-IDR_P18   %1 18 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P18    Input Change Interrupt Disable
: PIOA-IDR_P19   %1 19 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P19    Input Change Interrupt Disable
: PIOA-IDR_P20   %1 20 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P20    Input Change Interrupt Disable
: PIOA-IDR_P21   %1 21 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P21    Input Change Interrupt Disable
: PIOA-IDR_P22   %1 22 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P22    Input Change Interrupt Disable
: PIOA-IDR_P23   %1 23 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P23    Input Change Interrupt Disable
: PIOA-IDR_P24   %1 24 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P24    Input Change Interrupt Disable
: PIOA-IDR_P25   %1 25 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P25    Input Change Interrupt Disable
: PIOA-IDR_P26   %1 26 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P26    Input Change Interrupt Disable
: PIOA-IDR_P27   %1 27 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P27    Input Change Interrupt Disable
: PIOA-IDR_P28   %1 28 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P28    Input Change Interrupt Disable
: PIOA-IDR_P29   %1 29 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P29    Input Change Interrupt Disable
: PIOA-IDR_P30   %1 30 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P30    Input Change Interrupt Disable
: PIOA-IDR_P31   %1 31 lshift PIOA-IDR bis! ;  \ PIOA-IDR_P31    Input Change Interrupt Disable

\ PIOA-IMR (read-only)
: PIOA-IMR_P0   %1 0 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P0    Input Change Interrupt Mask
: PIOA-IMR_P1   %1 1 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P1    Input Change Interrupt Mask
: PIOA-IMR_P2   %1 2 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P2    Input Change Interrupt Mask
: PIOA-IMR_P3   %1 3 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P3    Input Change Interrupt Mask
: PIOA-IMR_P4   %1 4 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P4    Input Change Interrupt Mask
: PIOA-IMR_P5   %1 5 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P5    Input Change Interrupt Mask
: PIOA-IMR_P6   %1 6 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P6    Input Change Interrupt Mask
: PIOA-IMR_P7   %1 7 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P7    Input Change Interrupt Mask
: PIOA-IMR_P8   %1 8 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P8    Input Change Interrupt Mask
: PIOA-IMR_P9   %1 9 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P9    Input Change Interrupt Mask
: PIOA-IMR_P10   %1 10 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P10    Input Change Interrupt Mask
: PIOA-IMR_P11   %1 11 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P11    Input Change Interrupt Mask
: PIOA-IMR_P12   %1 12 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P12    Input Change Interrupt Mask
: PIOA-IMR_P13   %1 13 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P13    Input Change Interrupt Mask
: PIOA-IMR_P14   %1 14 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P14    Input Change Interrupt Mask
: PIOA-IMR_P15   %1 15 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P15    Input Change Interrupt Mask
: PIOA-IMR_P16   %1 16 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P16    Input Change Interrupt Mask
: PIOA-IMR_P17   %1 17 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P17    Input Change Interrupt Mask
: PIOA-IMR_P18   %1 18 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P18    Input Change Interrupt Mask
: PIOA-IMR_P19   %1 19 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P19    Input Change Interrupt Mask
: PIOA-IMR_P20   %1 20 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P20    Input Change Interrupt Mask
: PIOA-IMR_P21   %1 21 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P21    Input Change Interrupt Mask
: PIOA-IMR_P22   %1 22 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P22    Input Change Interrupt Mask
: PIOA-IMR_P23   %1 23 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P23    Input Change Interrupt Mask
: PIOA-IMR_P24   %1 24 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P24    Input Change Interrupt Mask
: PIOA-IMR_P25   %1 25 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P25    Input Change Interrupt Mask
: PIOA-IMR_P26   %1 26 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P26    Input Change Interrupt Mask
: PIOA-IMR_P27   %1 27 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P27    Input Change Interrupt Mask
: PIOA-IMR_P28   %1 28 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P28    Input Change Interrupt Mask
: PIOA-IMR_P29   %1 29 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P29    Input Change Interrupt Mask
: PIOA-IMR_P30   %1 30 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P30    Input Change Interrupt Mask
: PIOA-IMR_P31   %1 31 lshift PIOA-IMR bis! ;  \ PIOA-IMR_P31    Input Change Interrupt Mask

\ PIOA-ISR (read-only)
: PIOA-ISR_P0   %1 0 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P0    Input Change Interrupt Status
: PIOA-ISR_P1   %1 1 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P1    Input Change Interrupt Status
: PIOA-ISR_P2   %1 2 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P2    Input Change Interrupt Status
: PIOA-ISR_P3   %1 3 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P3    Input Change Interrupt Status
: PIOA-ISR_P4   %1 4 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P4    Input Change Interrupt Status
: PIOA-ISR_P5   %1 5 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P5    Input Change Interrupt Status
: PIOA-ISR_P6   %1 6 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P6    Input Change Interrupt Status
: PIOA-ISR_P7   %1 7 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P7    Input Change Interrupt Status
: PIOA-ISR_P8   %1 8 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P8    Input Change Interrupt Status
: PIOA-ISR_P9   %1 9 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P9    Input Change Interrupt Status
: PIOA-ISR_P10   %1 10 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P10    Input Change Interrupt Status
: PIOA-ISR_P11   %1 11 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P11    Input Change Interrupt Status
: PIOA-ISR_P12   %1 12 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P12    Input Change Interrupt Status
: PIOA-ISR_P13   %1 13 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P13    Input Change Interrupt Status
: PIOA-ISR_P14   %1 14 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P14    Input Change Interrupt Status
: PIOA-ISR_P15   %1 15 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P15    Input Change Interrupt Status
: PIOA-ISR_P16   %1 16 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P16    Input Change Interrupt Status
: PIOA-ISR_P17   %1 17 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P17    Input Change Interrupt Status
: PIOA-ISR_P18   %1 18 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P18    Input Change Interrupt Status
: PIOA-ISR_P19   %1 19 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P19    Input Change Interrupt Status
: PIOA-ISR_P20   %1 20 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P20    Input Change Interrupt Status
: PIOA-ISR_P21   %1 21 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P21    Input Change Interrupt Status
: PIOA-ISR_P22   %1 22 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P22    Input Change Interrupt Status
: PIOA-ISR_P23   %1 23 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P23    Input Change Interrupt Status
: PIOA-ISR_P24   %1 24 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P24    Input Change Interrupt Status
: PIOA-ISR_P25   %1 25 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P25    Input Change Interrupt Status
: PIOA-ISR_P26   %1 26 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P26    Input Change Interrupt Status
: PIOA-ISR_P27   %1 27 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P27    Input Change Interrupt Status
: PIOA-ISR_P28   %1 28 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P28    Input Change Interrupt Status
: PIOA-ISR_P29   %1 29 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P29    Input Change Interrupt Status
: PIOA-ISR_P30   %1 30 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P30    Input Change Interrupt Status
: PIOA-ISR_P31   %1 31 lshift PIOA-ISR bis! ;  \ PIOA-ISR_P31    Input Change Interrupt Status

\ PIOA-MDER (write-only)
: PIOA-MDER_P0   %1 0 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P0    Multi-drive Enable
: PIOA-MDER_P1   %1 1 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P1    Multi-drive Enable
: PIOA-MDER_P2   %1 2 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P2    Multi-drive Enable
: PIOA-MDER_P3   %1 3 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P3    Multi-drive Enable
: PIOA-MDER_P4   %1 4 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P4    Multi-drive Enable
: PIOA-MDER_P5   %1 5 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P5    Multi-drive Enable
: PIOA-MDER_P6   %1 6 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P6    Multi-drive Enable
: PIOA-MDER_P7   %1 7 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P7    Multi-drive Enable
: PIOA-MDER_P8   %1 8 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P8    Multi-drive Enable
: PIOA-MDER_P9   %1 9 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P9    Multi-drive Enable
: PIOA-MDER_P10   %1 10 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P10    Multi-drive Enable
: PIOA-MDER_P11   %1 11 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P11    Multi-drive Enable
: PIOA-MDER_P12   %1 12 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P12    Multi-drive Enable
: PIOA-MDER_P13   %1 13 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P13    Multi-drive Enable
: PIOA-MDER_P14   %1 14 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P14    Multi-drive Enable
: PIOA-MDER_P15   %1 15 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P15    Multi-drive Enable
: PIOA-MDER_P16   %1 16 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P16    Multi-drive Enable
: PIOA-MDER_P17   %1 17 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P17    Multi-drive Enable
: PIOA-MDER_P18   %1 18 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P18    Multi-drive Enable
: PIOA-MDER_P19   %1 19 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P19    Multi-drive Enable
: PIOA-MDER_P20   %1 20 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P20    Multi-drive Enable
: PIOA-MDER_P21   %1 21 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P21    Multi-drive Enable
: PIOA-MDER_P22   %1 22 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P22    Multi-drive Enable
: PIOA-MDER_P23   %1 23 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P23    Multi-drive Enable
: PIOA-MDER_P24   %1 24 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P24    Multi-drive Enable
: PIOA-MDER_P25   %1 25 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P25    Multi-drive Enable
: PIOA-MDER_P26   %1 26 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P26    Multi-drive Enable
: PIOA-MDER_P27   %1 27 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P27    Multi-drive Enable
: PIOA-MDER_P28   %1 28 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P28    Multi-drive Enable
: PIOA-MDER_P29   %1 29 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P29    Multi-drive Enable
: PIOA-MDER_P30   %1 30 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P30    Multi-drive Enable
: PIOA-MDER_P31   %1 31 lshift PIOA-MDER bis! ;  \ PIOA-MDER_P31    Multi-drive Enable

\ PIOA-MDDR (write-only)
: PIOA-MDDR_P0   %1 0 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P0    Multi-drive Disable
: PIOA-MDDR_P1   %1 1 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P1    Multi-drive Disable
: PIOA-MDDR_P2   %1 2 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P2    Multi-drive Disable
: PIOA-MDDR_P3   %1 3 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P3    Multi-drive Disable
: PIOA-MDDR_P4   %1 4 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P4    Multi-drive Disable
: PIOA-MDDR_P5   %1 5 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P5    Multi-drive Disable
: PIOA-MDDR_P6   %1 6 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P6    Multi-drive Disable
: PIOA-MDDR_P7   %1 7 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P7    Multi-drive Disable
: PIOA-MDDR_P8   %1 8 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P8    Multi-drive Disable
: PIOA-MDDR_P9   %1 9 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P9    Multi-drive Disable
: PIOA-MDDR_P10   %1 10 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P10    Multi-drive Disable
: PIOA-MDDR_P11   %1 11 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P11    Multi-drive Disable
: PIOA-MDDR_P12   %1 12 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P12    Multi-drive Disable
: PIOA-MDDR_P13   %1 13 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P13    Multi-drive Disable
: PIOA-MDDR_P14   %1 14 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P14    Multi-drive Disable
: PIOA-MDDR_P15   %1 15 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P15    Multi-drive Disable
: PIOA-MDDR_P16   %1 16 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P16    Multi-drive Disable
: PIOA-MDDR_P17   %1 17 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P17    Multi-drive Disable
: PIOA-MDDR_P18   %1 18 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P18    Multi-drive Disable
: PIOA-MDDR_P19   %1 19 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P19    Multi-drive Disable
: PIOA-MDDR_P20   %1 20 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P20    Multi-drive Disable
: PIOA-MDDR_P21   %1 21 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P21    Multi-drive Disable
: PIOA-MDDR_P22   %1 22 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P22    Multi-drive Disable
: PIOA-MDDR_P23   %1 23 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P23    Multi-drive Disable
: PIOA-MDDR_P24   %1 24 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P24    Multi-drive Disable
: PIOA-MDDR_P25   %1 25 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P25    Multi-drive Disable
: PIOA-MDDR_P26   %1 26 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P26    Multi-drive Disable
: PIOA-MDDR_P27   %1 27 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P27    Multi-drive Disable
: PIOA-MDDR_P28   %1 28 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P28    Multi-drive Disable
: PIOA-MDDR_P29   %1 29 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P29    Multi-drive Disable
: PIOA-MDDR_P30   %1 30 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P30    Multi-drive Disable
: PIOA-MDDR_P31   %1 31 lshift PIOA-MDDR bis! ;  \ PIOA-MDDR_P31    Multi-drive Disable

\ PIOA-MDSR (read-only)
: PIOA-MDSR_P0   %1 0 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P0    Multi-drive Status
: PIOA-MDSR_P1   %1 1 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P1    Multi-drive Status
: PIOA-MDSR_P2   %1 2 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P2    Multi-drive Status
: PIOA-MDSR_P3   %1 3 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P3    Multi-drive Status
: PIOA-MDSR_P4   %1 4 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P4    Multi-drive Status
: PIOA-MDSR_P5   %1 5 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P5    Multi-drive Status
: PIOA-MDSR_P6   %1 6 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P6    Multi-drive Status
: PIOA-MDSR_P7   %1 7 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P7    Multi-drive Status
: PIOA-MDSR_P8   %1 8 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P8    Multi-drive Status
: PIOA-MDSR_P9   %1 9 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P9    Multi-drive Status
: PIOA-MDSR_P10   %1 10 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P10    Multi-drive Status
: PIOA-MDSR_P11   %1 11 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P11    Multi-drive Status
: PIOA-MDSR_P12   %1 12 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P12    Multi-drive Status
: PIOA-MDSR_P13   %1 13 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P13    Multi-drive Status
: PIOA-MDSR_P14   %1 14 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P14    Multi-drive Status
: PIOA-MDSR_P15   %1 15 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P15    Multi-drive Status
: PIOA-MDSR_P16   %1 16 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P16    Multi-drive Status
: PIOA-MDSR_P17   %1 17 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P17    Multi-drive Status
: PIOA-MDSR_P18   %1 18 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P18    Multi-drive Status
: PIOA-MDSR_P19   %1 19 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P19    Multi-drive Status
: PIOA-MDSR_P20   %1 20 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P20    Multi-drive Status
: PIOA-MDSR_P21   %1 21 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P21    Multi-drive Status
: PIOA-MDSR_P22   %1 22 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P22    Multi-drive Status
: PIOA-MDSR_P23   %1 23 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P23    Multi-drive Status
: PIOA-MDSR_P24   %1 24 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P24    Multi-drive Status
: PIOA-MDSR_P25   %1 25 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P25    Multi-drive Status
: PIOA-MDSR_P26   %1 26 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P26    Multi-drive Status
: PIOA-MDSR_P27   %1 27 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P27    Multi-drive Status
: PIOA-MDSR_P28   %1 28 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P28    Multi-drive Status
: PIOA-MDSR_P29   %1 29 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P29    Multi-drive Status
: PIOA-MDSR_P30   %1 30 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P30    Multi-drive Status
: PIOA-MDSR_P31   %1 31 lshift PIOA-MDSR bis! ;  \ PIOA-MDSR_P31    Multi-drive Status

\ PIOA-PUDR (write-only)
: PIOA-PUDR_P0   %1 0 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P0    Pull-Up Disable
: PIOA-PUDR_P1   %1 1 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P1    Pull-Up Disable
: PIOA-PUDR_P2   %1 2 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P2    Pull-Up Disable
: PIOA-PUDR_P3   %1 3 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P3    Pull-Up Disable
: PIOA-PUDR_P4   %1 4 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P4    Pull-Up Disable
: PIOA-PUDR_P5   %1 5 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P5    Pull-Up Disable
: PIOA-PUDR_P6   %1 6 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P6    Pull-Up Disable
: PIOA-PUDR_P7   %1 7 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P7    Pull-Up Disable
: PIOA-PUDR_P8   %1 8 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P8    Pull-Up Disable
: PIOA-PUDR_P9   %1 9 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P9    Pull-Up Disable
: PIOA-PUDR_P10   %1 10 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P10    Pull-Up Disable
: PIOA-PUDR_P11   %1 11 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P11    Pull-Up Disable
: PIOA-PUDR_P12   %1 12 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P12    Pull-Up Disable
: PIOA-PUDR_P13   %1 13 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P13    Pull-Up Disable
: PIOA-PUDR_P14   %1 14 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P14    Pull-Up Disable
: PIOA-PUDR_P15   %1 15 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P15    Pull-Up Disable
: PIOA-PUDR_P16   %1 16 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P16    Pull-Up Disable
: PIOA-PUDR_P17   %1 17 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P17    Pull-Up Disable
: PIOA-PUDR_P18   %1 18 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P18    Pull-Up Disable
: PIOA-PUDR_P19   %1 19 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P19    Pull-Up Disable
: PIOA-PUDR_P20   %1 20 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P20    Pull-Up Disable
: PIOA-PUDR_P21   %1 21 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P21    Pull-Up Disable
: PIOA-PUDR_P22   %1 22 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P22    Pull-Up Disable
: PIOA-PUDR_P23   %1 23 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P23    Pull-Up Disable
: PIOA-PUDR_P24   %1 24 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P24    Pull-Up Disable
: PIOA-PUDR_P25   %1 25 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P25    Pull-Up Disable
: PIOA-PUDR_P26   %1 26 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P26    Pull-Up Disable
: PIOA-PUDR_P27   %1 27 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P27    Pull-Up Disable
: PIOA-PUDR_P28   %1 28 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P28    Pull-Up Disable
: PIOA-PUDR_P29   %1 29 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P29    Pull-Up Disable
: PIOA-PUDR_P30   %1 30 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P30    Pull-Up Disable
: PIOA-PUDR_P31   %1 31 lshift PIOA-PUDR bis! ;  \ PIOA-PUDR_P31    Pull-Up Disable

\ PIOA-PUER (write-only)
: PIOA-PUER_P0   %1 0 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P0    Pull-Up Enable
: PIOA-PUER_P1   %1 1 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P1    Pull-Up Enable
: PIOA-PUER_P2   %1 2 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P2    Pull-Up Enable
: PIOA-PUER_P3   %1 3 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P3    Pull-Up Enable
: PIOA-PUER_P4   %1 4 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P4    Pull-Up Enable
: PIOA-PUER_P5   %1 5 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P5    Pull-Up Enable
: PIOA-PUER_P6   %1 6 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P6    Pull-Up Enable
: PIOA-PUER_P7   %1 7 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P7    Pull-Up Enable
: PIOA-PUER_P8   %1 8 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P8    Pull-Up Enable
: PIOA-PUER_P9   %1 9 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P9    Pull-Up Enable
: PIOA-PUER_P10   %1 10 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P10    Pull-Up Enable
: PIOA-PUER_P11   %1 11 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P11    Pull-Up Enable
: PIOA-PUER_P12   %1 12 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P12    Pull-Up Enable
: PIOA-PUER_P13   %1 13 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P13    Pull-Up Enable
: PIOA-PUER_P14   %1 14 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P14    Pull-Up Enable
: PIOA-PUER_P15   %1 15 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P15    Pull-Up Enable
: PIOA-PUER_P16   %1 16 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P16    Pull-Up Enable
: PIOA-PUER_P17   %1 17 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P17    Pull-Up Enable
: PIOA-PUER_P18   %1 18 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P18    Pull-Up Enable
: PIOA-PUER_P19   %1 19 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P19    Pull-Up Enable
: PIOA-PUER_P20   %1 20 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P20    Pull-Up Enable
: PIOA-PUER_P21   %1 21 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P21    Pull-Up Enable
: PIOA-PUER_P22   %1 22 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P22    Pull-Up Enable
: PIOA-PUER_P23   %1 23 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P23    Pull-Up Enable
: PIOA-PUER_P24   %1 24 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P24    Pull-Up Enable
: PIOA-PUER_P25   %1 25 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P25    Pull-Up Enable
: PIOA-PUER_P26   %1 26 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P26    Pull-Up Enable
: PIOA-PUER_P27   %1 27 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P27    Pull-Up Enable
: PIOA-PUER_P28   %1 28 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P28    Pull-Up Enable
: PIOA-PUER_P29   %1 29 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P29    Pull-Up Enable
: PIOA-PUER_P30   %1 30 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P30    Pull-Up Enable
: PIOA-PUER_P31   %1 31 lshift PIOA-PUER bis! ;  \ PIOA-PUER_P31    Pull-Up Enable

\ PIOA-PUSR (read-only)
: PIOA-PUSR_P0   %1 0 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P0    Pull-Up Status
: PIOA-PUSR_P1   %1 1 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P1    Pull-Up Status
: PIOA-PUSR_P2   %1 2 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P2    Pull-Up Status
: PIOA-PUSR_P3   %1 3 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P3    Pull-Up Status
: PIOA-PUSR_P4   %1 4 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P4    Pull-Up Status
: PIOA-PUSR_P5   %1 5 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P5    Pull-Up Status
: PIOA-PUSR_P6   %1 6 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P6    Pull-Up Status
: PIOA-PUSR_P7   %1 7 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P7    Pull-Up Status
: PIOA-PUSR_P8   %1 8 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P8    Pull-Up Status
: PIOA-PUSR_P9   %1 9 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P9    Pull-Up Status
: PIOA-PUSR_P10   %1 10 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P10    Pull-Up Status
: PIOA-PUSR_P11   %1 11 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P11    Pull-Up Status
: PIOA-PUSR_P12   %1 12 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P12    Pull-Up Status
: PIOA-PUSR_P13   %1 13 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P13    Pull-Up Status
: PIOA-PUSR_P14   %1 14 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P14    Pull-Up Status
: PIOA-PUSR_P15   %1 15 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P15    Pull-Up Status
: PIOA-PUSR_P16   %1 16 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P16    Pull-Up Status
: PIOA-PUSR_P17   %1 17 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P17    Pull-Up Status
: PIOA-PUSR_P18   %1 18 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P18    Pull-Up Status
: PIOA-PUSR_P19   %1 19 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P19    Pull-Up Status
: PIOA-PUSR_P20   %1 20 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P20    Pull-Up Status
: PIOA-PUSR_P21   %1 21 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P21    Pull-Up Status
: PIOA-PUSR_P22   %1 22 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P22    Pull-Up Status
: PIOA-PUSR_P23   %1 23 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P23    Pull-Up Status
: PIOA-PUSR_P24   %1 24 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P24    Pull-Up Status
: PIOA-PUSR_P25   %1 25 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P25    Pull-Up Status
: PIOA-PUSR_P26   %1 26 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P26    Pull-Up Status
: PIOA-PUSR_P27   %1 27 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P27    Pull-Up Status
: PIOA-PUSR_P28   %1 28 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P28    Pull-Up Status
: PIOA-PUSR_P29   %1 29 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P29    Pull-Up Status
: PIOA-PUSR_P30   %1 30 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P30    Pull-Up Status
: PIOA-PUSR_P31   %1 31 lshift PIOA-PUSR bis! ;  \ PIOA-PUSR_P31    Pull-Up Status

\ PIOA-ABCDSR[%s] ()
: PIOA-ABCDSR[%s]_P0   %1 0 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P0    Peripheral Select
: PIOA-ABCDSR[%s]_P1   %1 1 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P1    Peripheral Select
: PIOA-ABCDSR[%s]_P2   %1 2 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P2    Peripheral Select
: PIOA-ABCDSR[%s]_P3   %1 3 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P3    Peripheral Select
: PIOA-ABCDSR[%s]_P4   %1 4 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P4    Peripheral Select
: PIOA-ABCDSR[%s]_P5   %1 5 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P5    Peripheral Select
: PIOA-ABCDSR[%s]_P6   %1 6 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P6    Peripheral Select
: PIOA-ABCDSR[%s]_P7   %1 7 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P7    Peripheral Select
: PIOA-ABCDSR[%s]_P8   %1 8 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P8    Peripheral Select
: PIOA-ABCDSR[%s]_P9   %1 9 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P9    Peripheral Select
: PIOA-ABCDSR[%s]_P10   %1 10 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P10    Peripheral Select
: PIOA-ABCDSR[%s]_P11   %1 11 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P11    Peripheral Select
: PIOA-ABCDSR[%s]_P12   %1 12 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P12    Peripheral Select
: PIOA-ABCDSR[%s]_P13   %1 13 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P13    Peripheral Select
: PIOA-ABCDSR[%s]_P14   %1 14 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P14    Peripheral Select
: PIOA-ABCDSR[%s]_P15   %1 15 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P15    Peripheral Select
: PIOA-ABCDSR[%s]_P16   %1 16 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P16    Peripheral Select
: PIOA-ABCDSR[%s]_P17   %1 17 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P17    Peripheral Select
: PIOA-ABCDSR[%s]_P18   %1 18 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P18    Peripheral Select
: PIOA-ABCDSR[%s]_P19   %1 19 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P19    Peripheral Select
: PIOA-ABCDSR[%s]_P20   %1 20 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P20    Peripheral Select
: PIOA-ABCDSR[%s]_P21   %1 21 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P21    Peripheral Select
: PIOA-ABCDSR[%s]_P22   %1 22 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P22    Peripheral Select
: PIOA-ABCDSR[%s]_P23   %1 23 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P23    Peripheral Select
: PIOA-ABCDSR[%s]_P24   %1 24 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P24    Peripheral Select
: PIOA-ABCDSR[%s]_P25   %1 25 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P25    Peripheral Select
: PIOA-ABCDSR[%s]_P26   %1 26 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P26    Peripheral Select
: PIOA-ABCDSR[%s]_P27   %1 27 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P27    Peripheral Select
: PIOA-ABCDSR[%s]_P28   %1 28 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P28    Peripheral Select
: PIOA-ABCDSR[%s]_P29   %1 29 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P29    Peripheral Select
: PIOA-ABCDSR[%s]_P30   %1 30 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P30    Peripheral Select
: PIOA-ABCDSR[%s]_P31   %1 31 lshift PIOA-ABCDSR[%s] bis! ;  \ PIOA-ABCDSR[%s]_P31    Peripheral Select

\ PIOA-IFSCDR (write-only)
: PIOA-IFSCDR_P0   %1 0 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P0    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P1   %1 1 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P1    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P2   %1 2 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P2    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P3   %1 3 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P3    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P4   %1 4 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P4    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P5   %1 5 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P5    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P6   %1 6 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P6    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P7   %1 7 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P7    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P8   %1 8 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P8    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P9   %1 9 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P9    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P10   %1 10 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P10    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P11   %1 11 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P11    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P12   %1 12 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P12    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P13   %1 13 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P13    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P14   %1 14 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P14    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P15   %1 15 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P15    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P16   %1 16 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P16    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P17   %1 17 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P17    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P18   %1 18 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P18    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P19   %1 19 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P19    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P20   %1 20 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P20    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P21   %1 21 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P21    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P22   %1 22 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P22    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P23   %1 23 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P23    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P24   %1 24 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P24    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P25   %1 25 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P25    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P26   %1 26 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P26    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P27   %1 27 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P27    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P28   %1 28 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P28    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P29   %1 29 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P29    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P30   %1 30 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P30    Peripheral Clock Glitch Filtering Select
: PIOA-IFSCDR_P31   %1 31 lshift PIOA-IFSCDR bis! ;  \ PIOA-IFSCDR_P31    Peripheral Clock Glitch Filtering Select

\ PIOA-IFSCER (write-only)
: PIOA-IFSCER_P0   %1 0 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P0    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P1   %1 1 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P1    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P2   %1 2 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P2    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P3   %1 3 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P3    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P4   %1 4 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P4    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P5   %1 5 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P5    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P6   %1 6 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P6    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P7   %1 7 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P7    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P8   %1 8 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P8    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P9   %1 9 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P9    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P10   %1 10 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P10    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P11   %1 11 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P11    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P12   %1 12 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P12    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P13   %1 13 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P13    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P14   %1 14 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P14    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P15   %1 15 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P15    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P16   %1 16 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P16    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P17   %1 17 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P17    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P18   %1 18 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P18    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P19   %1 19 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P19    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P20   %1 20 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P20    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P21   %1 21 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P21    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P22   %1 22 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P22    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P23   %1 23 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P23    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P24   %1 24 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P24    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P25   %1 25 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P25    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P26   %1 26 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P26    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P27   %1 27 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P27    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P28   %1 28 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P28    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P29   %1 29 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P29    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P30   %1 30 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P30    Slow Clock Debouncing Filtering Select
: PIOA-IFSCER_P31   %1 31 lshift PIOA-IFSCER bis! ;  \ PIOA-IFSCER_P31    Slow Clock Debouncing Filtering Select

\ PIOA-IFSCSR (read-only)
: PIOA-IFSCSR_P0   %1 0 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P0    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P1   %1 1 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P1    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P2   %1 2 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P2    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P3   %1 3 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P3    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P4   %1 4 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P4    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P5   %1 5 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P5    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P6   %1 6 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P6    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P7   %1 7 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P7    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P8   %1 8 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P8    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P9   %1 9 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P9    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P10   %1 10 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P10    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P11   %1 11 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P11    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P12   %1 12 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P12    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P13   %1 13 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P13    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P14   %1 14 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P14    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P15   %1 15 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P15    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P16   %1 16 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P16    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P17   %1 17 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P17    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P18   %1 18 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P18    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P19   %1 19 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P19    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P20   %1 20 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P20    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P21   %1 21 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P21    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P22   %1 22 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P22    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P23   %1 23 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P23    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P24   %1 24 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P24    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P25   %1 25 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P25    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P26   %1 26 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P26    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P27   %1 27 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P27    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P28   %1 28 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P28    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P29   %1 29 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P29    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P30   %1 30 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P30    Glitch or Debouncing Filter Selection Status
: PIOA-IFSCSR_P31   %1 31 lshift PIOA-IFSCSR bis! ;  \ PIOA-IFSCSR_P31    Glitch or Debouncing Filter Selection Status

\ PIOA-SCDR ()
: PIOA-SCDR_DIV   ( %XXXXXXXXXXXXXX -- ) 0 lshift PIOA-SCDR bis! ;  \ PIOA-SCDR_DIV    Slow Clock Divider Selection for Debouncing

\ PIOA-PPDDR (write-only)
: PIOA-PPDDR_P0   %1 0 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P0    Pull-Down Disable
: PIOA-PPDDR_P1   %1 1 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P1    Pull-Down Disable
: PIOA-PPDDR_P2   %1 2 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P2    Pull-Down Disable
: PIOA-PPDDR_P3   %1 3 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P3    Pull-Down Disable
: PIOA-PPDDR_P4   %1 4 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P4    Pull-Down Disable
: PIOA-PPDDR_P5   %1 5 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P5    Pull-Down Disable
: PIOA-PPDDR_P6   %1 6 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P6    Pull-Down Disable
: PIOA-PPDDR_P7   %1 7 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P7    Pull-Down Disable
: PIOA-PPDDR_P8   %1 8 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P8    Pull-Down Disable
: PIOA-PPDDR_P9   %1 9 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P9    Pull-Down Disable
: PIOA-PPDDR_P10   %1 10 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P10    Pull-Down Disable
: PIOA-PPDDR_P11   %1 11 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P11    Pull-Down Disable
: PIOA-PPDDR_P12   %1 12 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P12    Pull-Down Disable
: PIOA-PPDDR_P13   %1 13 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P13    Pull-Down Disable
: PIOA-PPDDR_P14   %1 14 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P14    Pull-Down Disable
: PIOA-PPDDR_P15   %1 15 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P15    Pull-Down Disable
: PIOA-PPDDR_P16   %1 16 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P16    Pull-Down Disable
: PIOA-PPDDR_P17   %1 17 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P17    Pull-Down Disable
: PIOA-PPDDR_P18   %1 18 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P18    Pull-Down Disable
: PIOA-PPDDR_P19   %1 19 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P19    Pull-Down Disable
: PIOA-PPDDR_P20   %1 20 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P20    Pull-Down Disable
: PIOA-PPDDR_P21   %1 21 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P21    Pull-Down Disable
: PIOA-PPDDR_P22   %1 22 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P22    Pull-Down Disable
: PIOA-PPDDR_P23   %1 23 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P23    Pull-Down Disable
: PIOA-PPDDR_P24   %1 24 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P24    Pull-Down Disable
: PIOA-PPDDR_P25   %1 25 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P25    Pull-Down Disable
: PIOA-PPDDR_P26   %1 26 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P26    Pull-Down Disable
: PIOA-PPDDR_P27   %1 27 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P27    Pull-Down Disable
: PIOA-PPDDR_P28   %1 28 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P28    Pull-Down Disable
: PIOA-PPDDR_P29   %1 29 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P29    Pull-Down Disable
: PIOA-PPDDR_P30   %1 30 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P30    Pull-Down Disable
: PIOA-PPDDR_P31   %1 31 lshift PIOA-PPDDR bis! ;  \ PIOA-PPDDR_P31    Pull-Down Disable

\ PIOA-PPDER (write-only)
: PIOA-PPDER_P0   %1 0 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P0    Pull-Down Enable
: PIOA-PPDER_P1   %1 1 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P1    Pull-Down Enable
: PIOA-PPDER_P2   %1 2 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P2    Pull-Down Enable
: PIOA-PPDER_P3   %1 3 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P3    Pull-Down Enable
: PIOA-PPDER_P4   %1 4 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P4    Pull-Down Enable
: PIOA-PPDER_P5   %1 5 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P5    Pull-Down Enable
: PIOA-PPDER_P6   %1 6 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P6    Pull-Down Enable
: PIOA-PPDER_P7   %1 7 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P7    Pull-Down Enable
: PIOA-PPDER_P8   %1 8 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P8    Pull-Down Enable
: PIOA-PPDER_P9   %1 9 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P9    Pull-Down Enable
: PIOA-PPDER_P10   %1 10 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P10    Pull-Down Enable
: PIOA-PPDER_P11   %1 11 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P11    Pull-Down Enable
: PIOA-PPDER_P12   %1 12 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P12    Pull-Down Enable
: PIOA-PPDER_P13   %1 13 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P13    Pull-Down Enable
: PIOA-PPDER_P14   %1 14 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P14    Pull-Down Enable
: PIOA-PPDER_P15   %1 15 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P15    Pull-Down Enable
: PIOA-PPDER_P16   %1 16 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P16    Pull-Down Enable
: PIOA-PPDER_P17   %1 17 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P17    Pull-Down Enable
: PIOA-PPDER_P18   %1 18 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P18    Pull-Down Enable
: PIOA-PPDER_P19   %1 19 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P19    Pull-Down Enable
: PIOA-PPDER_P20   %1 20 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P20    Pull-Down Enable
: PIOA-PPDER_P21   %1 21 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P21    Pull-Down Enable
: PIOA-PPDER_P22   %1 22 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P22    Pull-Down Enable
: PIOA-PPDER_P23   %1 23 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P23    Pull-Down Enable
: PIOA-PPDER_P24   %1 24 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P24    Pull-Down Enable
: PIOA-PPDER_P25   %1 25 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P25    Pull-Down Enable
: PIOA-PPDER_P26   %1 26 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P26    Pull-Down Enable
: PIOA-PPDER_P27   %1 27 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P27    Pull-Down Enable
: PIOA-PPDER_P28   %1 28 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P28    Pull-Down Enable
: PIOA-PPDER_P29   %1 29 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P29    Pull-Down Enable
: PIOA-PPDER_P30   %1 30 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P30    Pull-Down Enable
: PIOA-PPDER_P31   %1 31 lshift PIOA-PPDER bis! ;  \ PIOA-PPDER_P31    Pull-Down Enable

\ PIOA-PPDSR (read-only)
: PIOA-PPDSR_P0   %1 0 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P0    Pull-Down Status
: PIOA-PPDSR_P1   %1 1 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P1    Pull-Down Status
: PIOA-PPDSR_P2   %1 2 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P2    Pull-Down Status
: PIOA-PPDSR_P3   %1 3 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P3    Pull-Down Status
: PIOA-PPDSR_P4   %1 4 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P4    Pull-Down Status
: PIOA-PPDSR_P5   %1 5 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P5    Pull-Down Status
: PIOA-PPDSR_P6   %1 6 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P6    Pull-Down Status
: PIOA-PPDSR_P7   %1 7 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P7    Pull-Down Status
: PIOA-PPDSR_P8   %1 8 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P8    Pull-Down Status
: PIOA-PPDSR_P9   %1 9 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P9    Pull-Down Status
: PIOA-PPDSR_P10   %1 10 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P10    Pull-Down Status
: PIOA-PPDSR_P11   %1 11 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P11    Pull-Down Status
: PIOA-PPDSR_P12   %1 12 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P12    Pull-Down Status
: PIOA-PPDSR_P13   %1 13 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P13    Pull-Down Status
: PIOA-PPDSR_P14   %1 14 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P14    Pull-Down Status
: PIOA-PPDSR_P15   %1 15 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P15    Pull-Down Status
: PIOA-PPDSR_P16   %1 16 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P16    Pull-Down Status
: PIOA-PPDSR_P17   %1 17 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P17    Pull-Down Status
: PIOA-PPDSR_P18   %1 18 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P18    Pull-Down Status
: PIOA-PPDSR_P19   %1 19 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P19    Pull-Down Status
: PIOA-PPDSR_P20   %1 20 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P20    Pull-Down Status
: PIOA-PPDSR_P21   %1 21 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P21    Pull-Down Status
: PIOA-PPDSR_P22   %1 22 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P22    Pull-Down Status
: PIOA-PPDSR_P23   %1 23 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P23    Pull-Down Status
: PIOA-PPDSR_P24   %1 24 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P24    Pull-Down Status
: PIOA-PPDSR_P25   %1 25 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P25    Pull-Down Status
: PIOA-PPDSR_P26   %1 26 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P26    Pull-Down Status
: PIOA-PPDSR_P27   %1 27 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P27    Pull-Down Status
: PIOA-PPDSR_P28   %1 28 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P28    Pull-Down Status
: PIOA-PPDSR_P29   %1 29 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P29    Pull-Down Status
: PIOA-PPDSR_P30   %1 30 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P30    Pull-Down Status
: PIOA-PPDSR_P31   %1 31 lshift PIOA-PPDSR bis! ;  \ PIOA-PPDSR_P31    Pull-Down Status

\ PIOA-OWER (write-only)
: PIOA-OWER_P0   %1 0 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P0    Output Write Enable
: PIOA-OWER_P1   %1 1 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P1    Output Write Enable
: PIOA-OWER_P2   %1 2 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P2    Output Write Enable
: PIOA-OWER_P3   %1 3 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P3    Output Write Enable
: PIOA-OWER_P4   %1 4 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P4    Output Write Enable
: PIOA-OWER_P5   %1 5 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P5    Output Write Enable
: PIOA-OWER_P6   %1 6 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P6    Output Write Enable
: PIOA-OWER_P7   %1 7 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P7    Output Write Enable
: PIOA-OWER_P8   %1 8 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P8    Output Write Enable
: PIOA-OWER_P9   %1 9 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P9    Output Write Enable
: PIOA-OWER_P10   %1 10 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P10    Output Write Enable
: PIOA-OWER_P11   %1 11 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P11    Output Write Enable
: PIOA-OWER_P12   %1 12 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P12    Output Write Enable
: PIOA-OWER_P13   %1 13 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P13    Output Write Enable
: PIOA-OWER_P14   %1 14 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P14    Output Write Enable
: PIOA-OWER_P15   %1 15 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P15    Output Write Enable
: PIOA-OWER_P16   %1 16 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P16    Output Write Enable
: PIOA-OWER_P17   %1 17 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P17    Output Write Enable
: PIOA-OWER_P18   %1 18 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P18    Output Write Enable
: PIOA-OWER_P19   %1 19 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P19    Output Write Enable
: PIOA-OWER_P20   %1 20 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P20    Output Write Enable
: PIOA-OWER_P21   %1 21 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P21    Output Write Enable
: PIOA-OWER_P22   %1 22 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P22    Output Write Enable
: PIOA-OWER_P23   %1 23 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P23    Output Write Enable
: PIOA-OWER_P24   %1 24 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P24    Output Write Enable
: PIOA-OWER_P25   %1 25 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P25    Output Write Enable
: PIOA-OWER_P26   %1 26 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P26    Output Write Enable
: PIOA-OWER_P27   %1 27 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P27    Output Write Enable
: PIOA-OWER_P28   %1 28 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P28    Output Write Enable
: PIOA-OWER_P29   %1 29 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P29    Output Write Enable
: PIOA-OWER_P30   %1 30 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P30    Output Write Enable
: PIOA-OWER_P31   %1 31 lshift PIOA-OWER bis! ;  \ PIOA-OWER_P31    Output Write Enable

\ PIOA-OWDR (write-only)
: PIOA-OWDR_P0   %1 0 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P0    Output Write Disable
: PIOA-OWDR_P1   %1 1 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P1    Output Write Disable
: PIOA-OWDR_P2   %1 2 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P2    Output Write Disable
: PIOA-OWDR_P3   %1 3 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P3    Output Write Disable
: PIOA-OWDR_P4   %1 4 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P4    Output Write Disable
: PIOA-OWDR_P5   %1 5 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P5    Output Write Disable
: PIOA-OWDR_P6   %1 6 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P6    Output Write Disable
: PIOA-OWDR_P7   %1 7 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P7    Output Write Disable
: PIOA-OWDR_P8   %1 8 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P8    Output Write Disable
: PIOA-OWDR_P9   %1 9 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P9    Output Write Disable
: PIOA-OWDR_P10   %1 10 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P10    Output Write Disable
: PIOA-OWDR_P11   %1 11 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P11    Output Write Disable
: PIOA-OWDR_P12   %1 12 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P12    Output Write Disable
: PIOA-OWDR_P13   %1 13 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P13    Output Write Disable
: PIOA-OWDR_P14   %1 14 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P14    Output Write Disable
: PIOA-OWDR_P15   %1 15 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P15    Output Write Disable
: PIOA-OWDR_P16   %1 16 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P16    Output Write Disable
: PIOA-OWDR_P17   %1 17 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P17    Output Write Disable
: PIOA-OWDR_P18   %1 18 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P18    Output Write Disable
: PIOA-OWDR_P19   %1 19 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P19    Output Write Disable
: PIOA-OWDR_P20   %1 20 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P20    Output Write Disable
: PIOA-OWDR_P21   %1 21 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P21    Output Write Disable
: PIOA-OWDR_P22   %1 22 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P22    Output Write Disable
: PIOA-OWDR_P23   %1 23 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P23    Output Write Disable
: PIOA-OWDR_P24   %1 24 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P24    Output Write Disable
: PIOA-OWDR_P25   %1 25 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P25    Output Write Disable
: PIOA-OWDR_P26   %1 26 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P26    Output Write Disable
: PIOA-OWDR_P27   %1 27 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P27    Output Write Disable
: PIOA-OWDR_P28   %1 28 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P28    Output Write Disable
: PIOA-OWDR_P29   %1 29 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P29    Output Write Disable
: PIOA-OWDR_P30   %1 30 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P30    Output Write Disable
: PIOA-OWDR_P31   %1 31 lshift PIOA-OWDR bis! ;  \ PIOA-OWDR_P31    Output Write Disable

\ PIOA-OWSR (read-only)
: PIOA-OWSR_P0   %1 0 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P0    Output Write Status
: PIOA-OWSR_P1   %1 1 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P1    Output Write Status
: PIOA-OWSR_P2   %1 2 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P2    Output Write Status
: PIOA-OWSR_P3   %1 3 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P3    Output Write Status
: PIOA-OWSR_P4   %1 4 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P4    Output Write Status
: PIOA-OWSR_P5   %1 5 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P5    Output Write Status
: PIOA-OWSR_P6   %1 6 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P6    Output Write Status
: PIOA-OWSR_P7   %1 7 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P7    Output Write Status
: PIOA-OWSR_P8   %1 8 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P8    Output Write Status
: PIOA-OWSR_P9   %1 9 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P9    Output Write Status
: PIOA-OWSR_P10   %1 10 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P10    Output Write Status
: PIOA-OWSR_P11   %1 11 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P11    Output Write Status
: PIOA-OWSR_P12   %1 12 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P12    Output Write Status
: PIOA-OWSR_P13   %1 13 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P13    Output Write Status
: PIOA-OWSR_P14   %1 14 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P14    Output Write Status
: PIOA-OWSR_P15   %1 15 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P15    Output Write Status
: PIOA-OWSR_P16   %1 16 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P16    Output Write Status
: PIOA-OWSR_P17   %1 17 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P17    Output Write Status
: PIOA-OWSR_P18   %1 18 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P18    Output Write Status
: PIOA-OWSR_P19   %1 19 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P19    Output Write Status
: PIOA-OWSR_P20   %1 20 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P20    Output Write Status
: PIOA-OWSR_P21   %1 21 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P21    Output Write Status
: PIOA-OWSR_P22   %1 22 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P22    Output Write Status
: PIOA-OWSR_P23   %1 23 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P23    Output Write Status
: PIOA-OWSR_P24   %1 24 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P24    Output Write Status
: PIOA-OWSR_P25   %1 25 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P25    Output Write Status
: PIOA-OWSR_P26   %1 26 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P26    Output Write Status
: PIOA-OWSR_P27   %1 27 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P27    Output Write Status
: PIOA-OWSR_P28   %1 28 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P28    Output Write Status
: PIOA-OWSR_P29   %1 29 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P29    Output Write Status
: PIOA-OWSR_P30   %1 30 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P30    Output Write Status
: PIOA-OWSR_P31   %1 31 lshift PIOA-OWSR bis! ;  \ PIOA-OWSR_P31    Output Write Status

\ PIOA-AIMER (write-only)
: PIOA-AIMER_P0   %1 0 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P0    Additional Interrupt Modes Enable
: PIOA-AIMER_P1   %1 1 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P1    Additional Interrupt Modes Enable
: PIOA-AIMER_P2   %1 2 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P2    Additional Interrupt Modes Enable
: PIOA-AIMER_P3   %1 3 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P3    Additional Interrupt Modes Enable
: PIOA-AIMER_P4   %1 4 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P4    Additional Interrupt Modes Enable
: PIOA-AIMER_P5   %1 5 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P5    Additional Interrupt Modes Enable
: PIOA-AIMER_P6   %1 6 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P6    Additional Interrupt Modes Enable
: PIOA-AIMER_P7   %1 7 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P7    Additional Interrupt Modes Enable
: PIOA-AIMER_P8   %1 8 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P8    Additional Interrupt Modes Enable
: PIOA-AIMER_P9   %1 9 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P9    Additional Interrupt Modes Enable
: PIOA-AIMER_P10   %1 10 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P10    Additional Interrupt Modes Enable
: PIOA-AIMER_P11   %1 11 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P11    Additional Interrupt Modes Enable
: PIOA-AIMER_P12   %1 12 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P12    Additional Interrupt Modes Enable
: PIOA-AIMER_P13   %1 13 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P13    Additional Interrupt Modes Enable
: PIOA-AIMER_P14   %1 14 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P14    Additional Interrupt Modes Enable
: PIOA-AIMER_P15   %1 15 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P15    Additional Interrupt Modes Enable
: PIOA-AIMER_P16   %1 16 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P16    Additional Interrupt Modes Enable
: PIOA-AIMER_P17   %1 17 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P17    Additional Interrupt Modes Enable
: PIOA-AIMER_P18   %1 18 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P18    Additional Interrupt Modes Enable
: PIOA-AIMER_P19   %1 19 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P19    Additional Interrupt Modes Enable
: PIOA-AIMER_P20   %1 20 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P20    Additional Interrupt Modes Enable
: PIOA-AIMER_P21   %1 21 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P21    Additional Interrupt Modes Enable
: PIOA-AIMER_P22   %1 22 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P22    Additional Interrupt Modes Enable
: PIOA-AIMER_P23   %1 23 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P23    Additional Interrupt Modes Enable
: PIOA-AIMER_P24   %1 24 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P24    Additional Interrupt Modes Enable
: PIOA-AIMER_P25   %1 25 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P25    Additional Interrupt Modes Enable
: PIOA-AIMER_P26   %1 26 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P26    Additional Interrupt Modes Enable
: PIOA-AIMER_P27   %1 27 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P27    Additional Interrupt Modes Enable
: PIOA-AIMER_P28   %1 28 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P28    Additional Interrupt Modes Enable
: PIOA-AIMER_P29   %1 29 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P29    Additional Interrupt Modes Enable
: PIOA-AIMER_P30   %1 30 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P30    Additional Interrupt Modes Enable
: PIOA-AIMER_P31   %1 31 lshift PIOA-AIMER bis! ;  \ PIOA-AIMER_P31    Additional Interrupt Modes Enable

\ PIOA-AIMDR (write-only)
: PIOA-AIMDR_P0   %1 0 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P0    Additional Interrupt Modes Disable
: PIOA-AIMDR_P1   %1 1 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P1    Additional Interrupt Modes Disable
: PIOA-AIMDR_P2   %1 2 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P2    Additional Interrupt Modes Disable
: PIOA-AIMDR_P3   %1 3 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P3    Additional Interrupt Modes Disable
: PIOA-AIMDR_P4   %1 4 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P4    Additional Interrupt Modes Disable
: PIOA-AIMDR_P5   %1 5 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P5    Additional Interrupt Modes Disable
: PIOA-AIMDR_P6   %1 6 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P6    Additional Interrupt Modes Disable
: PIOA-AIMDR_P7   %1 7 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P7    Additional Interrupt Modes Disable
: PIOA-AIMDR_P8   %1 8 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P8    Additional Interrupt Modes Disable
: PIOA-AIMDR_P9   %1 9 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P9    Additional Interrupt Modes Disable
: PIOA-AIMDR_P10   %1 10 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P10    Additional Interrupt Modes Disable
: PIOA-AIMDR_P11   %1 11 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P11    Additional Interrupt Modes Disable
: PIOA-AIMDR_P12   %1 12 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P12    Additional Interrupt Modes Disable
: PIOA-AIMDR_P13   %1 13 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P13    Additional Interrupt Modes Disable
: PIOA-AIMDR_P14   %1 14 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P14    Additional Interrupt Modes Disable
: PIOA-AIMDR_P15   %1 15 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P15    Additional Interrupt Modes Disable
: PIOA-AIMDR_P16   %1 16 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P16    Additional Interrupt Modes Disable
: PIOA-AIMDR_P17   %1 17 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P17    Additional Interrupt Modes Disable
: PIOA-AIMDR_P18   %1 18 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P18    Additional Interrupt Modes Disable
: PIOA-AIMDR_P19   %1 19 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P19    Additional Interrupt Modes Disable
: PIOA-AIMDR_P20   %1 20 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P20    Additional Interrupt Modes Disable
: PIOA-AIMDR_P21   %1 21 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P21    Additional Interrupt Modes Disable
: PIOA-AIMDR_P22   %1 22 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P22    Additional Interrupt Modes Disable
: PIOA-AIMDR_P23   %1 23 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P23    Additional Interrupt Modes Disable
: PIOA-AIMDR_P24   %1 24 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P24    Additional Interrupt Modes Disable
: PIOA-AIMDR_P25   %1 25 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P25    Additional Interrupt Modes Disable
: PIOA-AIMDR_P26   %1 26 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P26    Additional Interrupt Modes Disable
: PIOA-AIMDR_P27   %1 27 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P27    Additional Interrupt Modes Disable
: PIOA-AIMDR_P28   %1 28 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P28    Additional Interrupt Modes Disable
: PIOA-AIMDR_P29   %1 29 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P29    Additional Interrupt Modes Disable
: PIOA-AIMDR_P30   %1 30 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P30    Additional Interrupt Modes Disable
: PIOA-AIMDR_P31   %1 31 lshift PIOA-AIMDR bis! ;  \ PIOA-AIMDR_P31    Additional Interrupt Modes Disable

\ PIOA-AIMMR (read-only)
: PIOA-AIMMR_P0   %1 0 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P0    IO Line Index
: PIOA-AIMMR_P1   %1 1 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P1    IO Line Index
: PIOA-AIMMR_P2   %1 2 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P2    IO Line Index
: PIOA-AIMMR_P3   %1 3 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P3    IO Line Index
: PIOA-AIMMR_P4   %1 4 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P4    IO Line Index
: PIOA-AIMMR_P5   %1 5 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P5    IO Line Index
: PIOA-AIMMR_P6   %1 6 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P6    IO Line Index
: PIOA-AIMMR_P7   %1 7 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P7    IO Line Index
: PIOA-AIMMR_P8   %1 8 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P8    IO Line Index
: PIOA-AIMMR_P9   %1 9 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P9    IO Line Index
: PIOA-AIMMR_P10   %1 10 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P10    IO Line Index
: PIOA-AIMMR_P11   %1 11 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P11    IO Line Index
: PIOA-AIMMR_P12   %1 12 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P12    IO Line Index
: PIOA-AIMMR_P13   %1 13 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P13    IO Line Index
: PIOA-AIMMR_P14   %1 14 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P14    IO Line Index
: PIOA-AIMMR_P15   %1 15 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P15    IO Line Index
: PIOA-AIMMR_P16   %1 16 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P16    IO Line Index
: PIOA-AIMMR_P17   %1 17 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P17    IO Line Index
: PIOA-AIMMR_P18   %1 18 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P18    IO Line Index
: PIOA-AIMMR_P19   %1 19 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P19    IO Line Index
: PIOA-AIMMR_P20   %1 20 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P20    IO Line Index
: PIOA-AIMMR_P21   %1 21 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P21    IO Line Index
: PIOA-AIMMR_P22   %1 22 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P22    IO Line Index
: PIOA-AIMMR_P23   %1 23 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P23    IO Line Index
: PIOA-AIMMR_P24   %1 24 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P24    IO Line Index
: PIOA-AIMMR_P25   %1 25 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P25    IO Line Index
: PIOA-AIMMR_P26   %1 26 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P26    IO Line Index
: PIOA-AIMMR_P27   %1 27 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P27    IO Line Index
: PIOA-AIMMR_P28   %1 28 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P28    IO Line Index
: PIOA-AIMMR_P29   %1 29 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P29    IO Line Index
: PIOA-AIMMR_P30   %1 30 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P30    IO Line Index
: PIOA-AIMMR_P31   %1 31 lshift PIOA-AIMMR bis! ;  \ PIOA-AIMMR_P31    IO Line Index

\ PIOA-ESR (write-only)
: PIOA-ESR_P0   %1 0 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P0    Edge Interrupt Selection
: PIOA-ESR_P1   %1 1 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P1    Edge Interrupt Selection
: PIOA-ESR_P2   %1 2 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P2    Edge Interrupt Selection
: PIOA-ESR_P3   %1 3 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P3    Edge Interrupt Selection
: PIOA-ESR_P4   %1 4 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P4    Edge Interrupt Selection
: PIOA-ESR_P5   %1 5 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P5    Edge Interrupt Selection
: PIOA-ESR_P6   %1 6 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P6    Edge Interrupt Selection
: PIOA-ESR_P7   %1 7 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P7    Edge Interrupt Selection
: PIOA-ESR_P8   %1 8 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P8    Edge Interrupt Selection
: PIOA-ESR_P9   %1 9 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P9    Edge Interrupt Selection
: PIOA-ESR_P10   %1 10 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P10    Edge Interrupt Selection
: PIOA-ESR_P11   %1 11 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P11    Edge Interrupt Selection
: PIOA-ESR_P12   %1 12 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P12    Edge Interrupt Selection
: PIOA-ESR_P13   %1 13 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P13    Edge Interrupt Selection
: PIOA-ESR_P14   %1 14 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P14    Edge Interrupt Selection
: PIOA-ESR_P15   %1 15 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P15    Edge Interrupt Selection
: PIOA-ESR_P16   %1 16 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P16    Edge Interrupt Selection
: PIOA-ESR_P17   %1 17 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P17    Edge Interrupt Selection
: PIOA-ESR_P18   %1 18 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P18    Edge Interrupt Selection
: PIOA-ESR_P19   %1 19 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P19    Edge Interrupt Selection
: PIOA-ESR_P20   %1 20 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P20    Edge Interrupt Selection
: PIOA-ESR_P21   %1 21 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P21    Edge Interrupt Selection
: PIOA-ESR_P22   %1 22 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P22    Edge Interrupt Selection
: PIOA-ESR_P23   %1 23 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P23    Edge Interrupt Selection
: PIOA-ESR_P24   %1 24 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P24    Edge Interrupt Selection
: PIOA-ESR_P25   %1 25 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P25    Edge Interrupt Selection
: PIOA-ESR_P26   %1 26 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P26    Edge Interrupt Selection
: PIOA-ESR_P27   %1 27 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P27    Edge Interrupt Selection
: PIOA-ESR_P28   %1 28 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P28    Edge Interrupt Selection
: PIOA-ESR_P29   %1 29 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P29    Edge Interrupt Selection
: PIOA-ESR_P30   %1 30 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P30    Edge Interrupt Selection
: PIOA-ESR_P31   %1 31 lshift PIOA-ESR bis! ;  \ PIOA-ESR_P31    Edge Interrupt Selection

\ PIOA-LSR (write-only)
: PIOA-LSR_P0   %1 0 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P0    Level Interrupt Selection
: PIOA-LSR_P1   %1 1 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P1    Level Interrupt Selection
: PIOA-LSR_P2   %1 2 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P2    Level Interrupt Selection
: PIOA-LSR_P3   %1 3 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P3    Level Interrupt Selection
: PIOA-LSR_P4   %1 4 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P4    Level Interrupt Selection
: PIOA-LSR_P5   %1 5 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P5    Level Interrupt Selection
: PIOA-LSR_P6   %1 6 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P6    Level Interrupt Selection
: PIOA-LSR_P7   %1 7 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P7    Level Interrupt Selection
: PIOA-LSR_P8   %1 8 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P8    Level Interrupt Selection
: PIOA-LSR_P9   %1 9 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P9    Level Interrupt Selection
: PIOA-LSR_P10   %1 10 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P10    Level Interrupt Selection
: PIOA-LSR_P11   %1 11 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P11    Level Interrupt Selection
: PIOA-LSR_P12   %1 12 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P12    Level Interrupt Selection
: PIOA-LSR_P13   %1 13 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P13    Level Interrupt Selection
: PIOA-LSR_P14   %1 14 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P14    Level Interrupt Selection
: PIOA-LSR_P15   %1 15 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P15    Level Interrupt Selection
: PIOA-LSR_P16   %1 16 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P16    Level Interrupt Selection
: PIOA-LSR_P17   %1 17 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P17    Level Interrupt Selection
: PIOA-LSR_P18   %1 18 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P18    Level Interrupt Selection
: PIOA-LSR_P19   %1 19 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P19    Level Interrupt Selection
: PIOA-LSR_P20   %1 20 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P20    Level Interrupt Selection
: PIOA-LSR_P21   %1 21 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P21    Level Interrupt Selection
: PIOA-LSR_P22   %1 22 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P22    Level Interrupt Selection
: PIOA-LSR_P23   %1 23 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P23    Level Interrupt Selection
: PIOA-LSR_P24   %1 24 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P24    Level Interrupt Selection
: PIOA-LSR_P25   %1 25 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P25    Level Interrupt Selection
: PIOA-LSR_P26   %1 26 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P26    Level Interrupt Selection
: PIOA-LSR_P27   %1 27 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P27    Level Interrupt Selection
: PIOA-LSR_P28   %1 28 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P28    Level Interrupt Selection
: PIOA-LSR_P29   %1 29 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P29    Level Interrupt Selection
: PIOA-LSR_P30   %1 30 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P30    Level Interrupt Selection
: PIOA-LSR_P31   %1 31 lshift PIOA-LSR bis! ;  \ PIOA-LSR_P31    Level Interrupt Selection

\ PIOA-ELSR (read-only)
: PIOA-ELSR_P0   %1 0 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P0    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P1   %1 1 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P1    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P2   %1 2 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P2    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P3   %1 3 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P3    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P4   %1 4 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P4    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P5   %1 5 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P5    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P6   %1 6 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P6    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P7   %1 7 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P7    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P8   %1 8 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P8    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P9   %1 9 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P9    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P10   %1 10 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P10    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P11   %1 11 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P11    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P12   %1 12 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P12    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P13   %1 13 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P13    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P14   %1 14 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P14    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P15   %1 15 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P15    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P16   %1 16 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P16    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P17   %1 17 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P17    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P18   %1 18 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P18    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P19   %1 19 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P19    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P20   %1 20 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P20    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P21   %1 21 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P21    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P22   %1 22 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P22    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P23   %1 23 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P23    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P24   %1 24 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P24    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P25   %1 25 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P25    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P26   %1 26 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P26    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P27   %1 27 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P27    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P28   %1 28 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P28    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P29   %1 29 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P29    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P30   %1 30 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P30    Edge/Level Interrupt Source Selection
: PIOA-ELSR_P31   %1 31 lshift PIOA-ELSR bis! ;  \ PIOA-ELSR_P31    Edge/Level Interrupt Source Selection

\ PIOA-FELLSR (write-only)
: PIOA-FELLSR_P0   %1 0 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P0    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P1   %1 1 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P1    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P2   %1 2 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P2    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P3   %1 3 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P3    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P4   %1 4 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P4    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P5   %1 5 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P5    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P6   %1 6 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P6    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P7   %1 7 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P7    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P8   %1 8 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P8    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P9   %1 9 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P9    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P10   %1 10 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P10    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P11   %1 11 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P11    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P12   %1 12 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P12    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P13   %1 13 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P13    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P14   %1 14 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P14    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P15   %1 15 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P15    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P16   %1 16 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P16    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P17   %1 17 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P17    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P18   %1 18 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P18    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P19   %1 19 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P19    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P20   %1 20 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P20    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P21   %1 21 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P21    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P22   %1 22 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P22    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P23   %1 23 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P23    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P24   %1 24 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P24    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P25   %1 25 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P25    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P26   %1 26 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P26    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P27   %1 27 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P27    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P28   %1 28 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P28    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P29   %1 29 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P29    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P30   %1 30 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P30    Falling Edge/Low-Level Interrupt Selection
: PIOA-FELLSR_P31   %1 31 lshift PIOA-FELLSR bis! ;  \ PIOA-FELLSR_P31    Falling Edge/Low-Level Interrupt Selection

\ PIOA-REHLSR (write-only)
: PIOA-REHLSR_P0   %1 0 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P0    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P1   %1 1 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P1    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P2   %1 2 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P2    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P3   %1 3 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P3    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P4   %1 4 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P4    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P5   %1 5 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P5    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P6   %1 6 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P6    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P7   %1 7 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P7    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P8   %1 8 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P8    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P9   %1 9 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P9    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P10   %1 10 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P10    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P11   %1 11 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P11    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P12   %1 12 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P12    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P13   %1 13 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P13    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P14   %1 14 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P14    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P15   %1 15 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P15    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P16   %1 16 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P16    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P17   %1 17 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P17    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P18   %1 18 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P18    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P19   %1 19 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P19    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P20   %1 20 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P20    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P21   %1 21 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P21    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P22   %1 22 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P22    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P23   %1 23 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P23    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P24   %1 24 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P24    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P25   %1 25 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P25    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P26   %1 26 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P26    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P27   %1 27 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P27    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P28   %1 28 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P28    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P29   %1 29 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P29    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P30   %1 30 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P30    Rising Edge/High-Level Interrupt Selection
: PIOA-REHLSR_P31   %1 31 lshift PIOA-REHLSR bis! ;  \ PIOA-REHLSR_P31    Rising Edge/High-Level Interrupt Selection

\ PIOA-FRLHSR (read-only)
: PIOA-FRLHSR_P0   %1 0 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P0    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P1   %1 1 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P1    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P2   %1 2 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P2    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P3   %1 3 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P3    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P4   %1 4 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P4    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P5   %1 5 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P5    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P6   %1 6 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P6    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P7   %1 7 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P7    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P8   %1 8 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P8    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P9   %1 9 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P9    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P10   %1 10 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P10    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P11   %1 11 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P11    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P12   %1 12 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P12    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P13   %1 13 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P13    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P14   %1 14 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P14    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P15   %1 15 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P15    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P16   %1 16 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P16    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P17   %1 17 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P17    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P18   %1 18 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P18    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P19   %1 19 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P19    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P20   %1 20 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P20    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P21   %1 21 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P21    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P22   %1 22 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P22    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P23   %1 23 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P23    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P24   %1 24 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P24    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P25   %1 25 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P25    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P26   %1 26 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P26    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P27   %1 27 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P27    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P28   %1 28 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P28    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P29   %1 29 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P29    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P30   %1 30 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P30    Edge/Level Interrupt Source Selection
: PIOA-FRLHSR_P31   %1 31 lshift PIOA-FRLHSR bis! ;  \ PIOA-FRLHSR_P31    Edge/Level Interrupt Source Selection

\ PIOA-LOCKSR (read-only)
: PIOA-LOCKSR_P0   %1 0 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P0    Lock Status
: PIOA-LOCKSR_P1   %1 1 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P1    Lock Status
: PIOA-LOCKSR_P2   %1 2 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P2    Lock Status
: PIOA-LOCKSR_P3   %1 3 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P3    Lock Status
: PIOA-LOCKSR_P4   %1 4 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P4    Lock Status
: PIOA-LOCKSR_P5   %1 5 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P5    Lock Status
: PIOA-LOCKSR_P6   %1 6 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P6    Lock Status
: PIOA-LOCKSR_P7   %1 7 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P7    Lock Status
: PIOA-LOCKSR_P8   %1 8 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P8    Lock Status
: PIOA-LOCKSR_P9   %1 9 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P9    Lock Status
: PIOA-LOCKSR_P10   %1 10 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P10    Lock Status
: PIOA-LOCKSR_P11   %1 11 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P11    Lock Status
: PIOA-LOCKSR_P12   %1 12 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P12    Lock Status
: PIOA-LOCKSR_P13   %1 13 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P13    Lock Status
: PIOA-LOCKSR_P14   %1 14 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P14    Lock Status
: PIOA-LOCKSR_P15   %1 15 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P15    Lock Status
: PIOA-LOCKSR_P16   %1 16 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P16    Lock Status
: PIOA-LOCKSR_P17   %1 17 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P17    Lock Status
: PIOA-LOCKSR_P18   %1 18 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P18    Lock Status
: PIOA-LOCKSR_P19   %1 19 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P19    Lock Status
: PIOA-LOCKSR_P20   %1 20 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P20    Lock Status
: PIOA-LOCKSR_P21   %1 21 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P21    Lock Status
: PIOA-LOCKSR_P22   %1 22 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P22    Lock Status
: PIOA-LOCKSR_P23   %1 23 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P23    Lock Status
: PIOA-LOCKSR_P24   %1 24 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P24    Lock Status
: PIOA-LOCKSR_P25   %1 25 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P25    Lock Status
: PIOA-LOCKSR_P26   %1 26 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P26    Lock Status
: PIOA-LOCKSR_P27   %1 27 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P27    Lock Status
: PIOA-LOCKSR_P28   %1 28 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P28    Lock Status
: PIOA-LOCKSR_P29   %1 29 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P29    Lock Status
: PIOA-LOCKSR_P30   %1 30 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P30    Lock Status
: PIOA-LOCKSR_P31   %1 31 lshift PIOA-LOCKSR bis! ;  \ PIOA-LOCKSR_P31    Lock Status

\ PIOA-WPMR ()
: PIOA-WPMR_WPEN   %1 0 lshift PIOA-WPMR bis! ;  \ PIOA-WPMR_WPEN    Write Protection Enable
: PIOA-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift PIOA-WPMR bis! ;  \ PIOA-WPMR_WPKEY    Write Protection Key

\ PIOA-WPSR (read-only)
: PIOA-WPSR_WPVS   %1 0 lshift PIOA-WPSR bis! ;  \ PIOA-WPSR_WPVS    Write Protection Violation Status
: PIOA-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift PIOA-WPSR bis! ;  \ PIOA-WPSR_WPVSRC    Write Protection Violation Source

\ PIOA-SCHMITT ()
: PIOA-SCHMITT_SCHMITT0   %1 0 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT0    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT1   %1 1 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT1    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT2   %1 2 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT2    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT3   %1 3 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT3    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT4   %1 4 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT4    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT5   %1 5 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT5    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT6   %1 6 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT6    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT7   %1 7 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT7    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT8   %1 8 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT8    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT9   %1 9 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT9    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT10   %1 10 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT10    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT11   %1 11 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT11    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT12   %1 12 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT12    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT13   %1 13 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT13    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT14   %1 14 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT14    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT15   %1 15 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT15    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT16   %1 16 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT16    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT17   %1 17 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT17    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT18   %1 18 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT18    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT19   %1 19 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT19    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT20   %1 20 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT20    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT21   %1 21 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT21    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT22   %1 22 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT22    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT23   %1 23 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT23    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT24   %1 24 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT24    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT25   %1 25 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT25    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT26   %1 26 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT26    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT27   %1 27 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT27    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT28   %1 28 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT28    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT29   %1 29 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT29    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT30   %1 30 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT30    Schmitt Trigger Control
: PIOA-SCHMITT_SCHMITT31   %1 31 lshift PIOA-SCHMITT bis! ;  \ PIOA-SCHMITT_SCHMITT31    Schmitt Trigger Control

\ PIOA-DRIVER ()
: PIOA-DRIVER_LINE0   %1 0 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE0    Drive of PIO Line 0
: PIOA-DRIVER_LINE1   %1 1 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE1    Drive of PIO Line 1
: PIOA-DRIVER_LINE2   %1 2 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE2    Drive of PIO Line 2
: PIOA-DRIVER_LINE3   %1 3 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE3    Drive of PIO Line 3
: PIOA-DRIVER_LINE4   %1 4 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE4    Drive of PIO Line 4
: PIOA-DRIVER_LINE5   %1 5 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE5    Drive of PIO Line 5
: PIOA-DRIVER_LINE6   %1 6 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE6    Drive of PIO Line 6
: PIOA-DRIVER_LINE7   %1 7 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE7    Drive of PIO Line 7
: PIOA-DRIVER_LINE8   %1 8 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE8    Drive of PIO Line 8
: PIOA-DRIVER_LINE9   %1 9 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE9    Drive of PIO Line 9
: PIOA-DRIVER_LINE10   %1 10 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE10    Drive of PIO Line 10
: PIOA-DRIVER_LINE11   %1 11 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE11    Drive of PIO Line 11
: PIOA-DRIVER_LINE12   %1 12 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE12    Drive of PIO Line 12
: PIOA-DRIVER_LINE13   %1 13 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE13    Drive of PIO Line 13
: PIOA-DRIVER_LINE14   %1 14 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE14    Drive of PIO Line 14
: PIOA-DRIVER_LINE15   %1 15 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE15    Drive of PIO Line 15
: PIOA-DRIVER_LINE16   %1 16 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE16    Drive of PIO Line 16
: PIOA-DRIVER_LINE17   %1 17 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE17    Drive of PIO Line 17
: PIOA-DRIVER_LINE18   %1 18 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE18    Drive of PIO Line 18
: PIOA-DRIVER_LINE19   %1 19 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE19    Drive of PIO Line 19
: PIOA-DRIVER_LINE20   %1 20 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE20    Drive of PIO Line 20
: PIOA-DRIVER_LINE21   %1 21 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE21    Drive of PIO Line 21
: PIOA-DRIVER_LINE22   %1 22 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE22    Drive of PIO Line 22
: PIOA-DRIVER_LINE23   %1 23 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE23    Drive of PIO Line 23
: PIOA-DRIVER_LINE24   %1 24 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE24    Drive of PIO Line 24
: PIOA-DRIVER_LINE25   %1 25 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE25    Drive of PIO Line 25
: PIOA-DRIVER_LINE26   %1 26 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE26    Drive of PIO Line 26
: PIOA-DRIVER_LINE27   %1 27 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE27    Drive of PIO Line 27
: PIOA-DRIVER_LINE28   %1 28 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE28    Drive of PIO Line 28
: PIOA-DRIVER_LINE29   %1 29 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE29    Drive of PIO Line 29
: PIOA-DRIVER_LINE30   %1 30 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE30    Drive of PIO Line 30
: PIOA-DRIVER_LINE31   %1 31 lshift PIOA-DRIVER bis! ;  \ PIOA-DRIVER_LINE31    Drive of PIO Line 31

\ PIOA-PCMR ()
: PIOA-PCMR_PCEN   %1 0 lshift PIOA-PCMR bis! ;  \ PIOA-PCMR_PCEN    Parallel Capture Mode Enable
: PIOA-PCMR_DSIZE   ( %XX -- ) 4 lshift PIOA-PCMR bis! ;  \ PIOA-PCMR_DSIZE    Parallel Capture Mode Data Size
: PIOA-PCMR_ALWYS   %1 9 lshift PIOA-PCMR bis! ;  \ PIOA-PCMR_ALWYS    Parallel Capture Mode Always Sampling
: PIOA-PCMR_HALFS   %1 10 lshift PIOA-PCMR bis! ;  \ PIOA-PCMR_HALFS    Parallel Capture Mode Half Sampling
: PIOA-PCMR_FRSTS   %1 11 lshift PIOA-PCMR bis! ;  \ PIOA-PCMR_FRSTS    Parallel Capture Mode First Sample

\ PIOA-PCIER (write-only)
: PIOA-PCIER_DRDY   %1 0 lshift PIOA-PCIER bis! ;  \ PIOA-PCIER_DRDY    Parallel Capture Mode Data Ready Interrupt Enable
: PIOA-PCIER_OVRE   %1 1 lshift PIOA-PCIER bis! ;  \ PIOA-PCIER_OVRE    Parallel Capture Mode Overrun Error Interrupt Enable
: PIOA-PCIER_ENDRX   %1 2 lshift PIOA-PCIER bis! ;  \ PIOA-PCIER_ENDRX    End of Reception Transfer Interrupt Enable
: PIOA-PCIER_RXBUFF   %1 3 lshift PIOA-PCIER bis! ;  \ PIOA-PCIER_RXBUFF    Reception Buffer Full Interrupt Enable

\ PIOA-PCIDR (write-only)
: PIOA-PCIDR_DRDY   %1 0 lshift PIOA-PCIDR bis! ;  \ PIOA-PCIDR_DRDY    Parallel Capture Mode Data Ready Interrupt Disable
: PIOA-PCIDR_OVRE   %1 1 lshift PIOA-PCIDR bis! ;  \ PIOA-PCIDR_OVRE    Parallel Capture Mode Overrun Error Interrupt Disable
: PIOA-PCIDR_ENDRX   %1 2 lshift PIOA-PCIDR bis! ;  \ PIOA-PCIDR_ENDRX    End of Reception Transfer Interrupt Disable
: PIOA-PCIDR_RXBUFF   %1 3 lshift PIOA-PCIDR bis! ;  \ PIOA-PCIDR_RXBUFF    Reception Buffer Full Interrupt Disable

\ PIOA-PCIMR (read-only)
: PIOA-PCIMR_DRDY   %1 0 lshift PIOA-PCIMR bis! ;  \ PIOA-PCIMR_DRDY    Parallel Capture Mode Data Ready Interrupt Mask
: PIOA-PCIMR_OVRE   %1 1 lshift PIOA-PCIMR bis! ;  \ PIOA-PCIMR_OVRE    Parallel Capture Mode Overrun Error Interrupt Mask
: PIOA-PCIMR_ENDRX   %1 2 lshift PIOA-PCIMR bis! ;  \ PIOA-PCIMR_ENDRX    End of Reception Transfer Interrupt Mask
: PIOA-PCIMR_RXBUFF   %1 3 lshift PIOA-PCIMR bis! ;  \ PIOA-PCIMR_RXBUFF    Reception Buffer Full Interrupt Mask

\ PIOA-PCISR (read-only)
: PIOA-PCISR_DRDY   %1 0 lshift PIOA-PCISR bis! ;  \ PIOA-PCISR_DRDY    Parallel Capture Mode Data Ready
: PIOA-PCISR_OVRE   %1 1 lshift PIOA-PCISR bis! ;  \ PIOA-PCISR_OVRE    Parallel Capture Mode Overrun Error

\ PIOA-PCRHR (read-only)
: PIOA-PCRHR_RDATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PIOA-PCRHR bis! ;  \ PIOA-PCRHR_RDATA    Parallel Capture Mode Reception Data

\ PIOB-PER (write-only)
: PIOB-PER_P0   %1 0 lshift PIOB-PER bis! ;  \ PIOB-PER_P0    PIO Enable
: PIOB-PER_P1   %1 1 lshift PIOB-PER bis! ;  \ PIOB-PER_P1    PIO Enable
: PIOB-PER_P2   %1 2 lshift PIOB-PER bis! ;  \ PIOB-PER_P2    PIO Enable
: PIOB-PER_P3   %1 3 lshift PIOB-PER bis! ;  \ PIOB-PER_P3    PIO Enable
: PIOB-PER_P4   %1 4 lshift PIOB-PER bis! ;  \ PIOB-PER_P4    PIO Enable
: PIOB-PER_P5   %1 5 lshift PIOB-PER bis! ;  \ PIOB-PER_P5    PIO Enable
: PIOB-PER_P6   %1 6 lshift PIOB-PER bis! ;  \ PIOB-PER_P6    PIO Enable
: PIOB-PER_P7   %1 7 lshift PIOB-PER bis! ;  \ PIOB-PER_P7    PIO Enable
: PIOB-PER_P8   %1 8 lshift PIOB-PER bis! ;  \ PIOB-PER_P8    PIO Enable
: PIOB-PER_P9   %1 9 lshift PIOB-PER bis! ;  \ PIOB-PER_P9    PIO Enable
: PIOB-PER_P10   %1 10 lshift PIOB-PER bis! ;  \ PIOB-PER_P10    PIO Enable
: PIOB-PER_P11   %1 11 lshift PIOB-PER bis! ;  \ PIOB-PER_P11    PIO Enable
: PIOB-PER_P12   %1 12 lshift PIOB-PER bis! ;  \ PIOB-PER_P12    PIO Enable
: PIOB-PER_P13   %1 13 lshift PIOB-PER bis! ;  \ PIOB-PER_P13    PIO Enable
: PIOB-PER_P14   %1 14 lshift PIOB-PER bis! ;  \ PIOB-PER_P14    PIO Enable
: PIOB-PER_P15   %1 15 lshift PIOB-PER bis! ;  \ PIOB-PER_P15    PIO Enable
: PIOB-PER_P16   %1 16 lshift PIOB-PER bis! ;  \ PIOB-PER_P16    PIO Enable
: PIOB-PER_P17   %1 17 lshift PIOB-PER bis! ;  \ PIOB-PER_P17    PIO Enable
: PIOB-PER_P18   %1 18 lshift PIOB-PER bis! ;  \ PIOB-PER_P18    PIO Enable
: PIOB-PER_P19   %1 19 lshift PIOB-PER bis! ;  \ PIOB-PER_P19    PIO Enable
: PIOB-PER_P20   %1 20 lshift PIOB-PER bis! ;  \ PIOB-PER_P20    PIO Enable
: PIOB-PER_P21   %1 21 lshift PIOB-PER bis! ;  \ PIOB-PER_P21    PIO Enable
: PIOB-PER_P22   %1 22 lshift PIOB-PER bis! ;  \ PIOB-PER_P22    PIO Enable
: PIOB-PER_P23   %1 23 lshift PIOB-PER bis! ;  \ PIOB-PER_P23    PIO Enable
: PIOB-PER_P24   %1 24 lshift PIOB-PER bis! ;  \ PIOB-PER_P24    PIO Enable
: PIOB-PER_P25   %1 25 lshift PIOB-PER bis! ;  \ PIOB-PER_P25    PIO Enable
: PIOB-PER_P26   %1 26 lshift PIOB-PER bis! ;  \ PIOB-PER_P26    PIO Enable
: PIOB-PER_P27   %1 27 lshift PIOB-PER bis! ;  \ PIOB-PER_P27    PIO Enable
: PIOB-PER_P28   %1 28 lshift PIOB-PER bis! ;  \ PIOB-PER_P28    PIO Enable
: PIOB-PER_P29   %1 29 lshift PIOB-PER bis! ;  \ PIOB-PER_P29    PIO Enable
: PIOB-PER_P30   %1 30 lshift PIOB-PER bis! ;  \ PIOB-PER_P30    PIO Enable
: PIOB-PER_P31   %1 31 lshift PIOB-PER bis! ;  \ PIOB-PER_P31    PIO Enable

\ PIOB-PDR (write-only)
: PIOB-PDR_P0   %1 0 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P0    PIO Disable
: PIOB-PDR_P1   %1 1 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P1    PIO Disable
: PIOB-PDR_P2   %1 2 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P2    PIO Disable
: PIOB-PDR_P3   %1 3 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P3    PIO Disable
: PIOB-PDR_P4   %1 4 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P4    PIO Disable
: PIOB-PDR_P5   %1 5 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P5    PIO Disable
: PIOB-PDR_P6   %1 6 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P6    PIO Disable
: PIOB-PDR_P7   %1 7 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P7    PIO Disable
: PIOB-PDR_P8   %1 8 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P8    PIO Disable
: PIOB-PDR_P9   %1 9 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P9    PIO Disable
: PIOB-PDR_P10   %1 10 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P10    PIO Disable
: PIOB-PDR_P11   %1 11 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P11    PIO Disable
: PIOB-PDR_P12   %1 12 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P12    PIO Disable
: PIOB-PDR_P13   %1 13 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P13    PIO Disable
: PIOB-PDR_P14   %1 14 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P14    PIO Disable
: PIOB-PDR_P15   %1 15 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P15    PIO Disable
: PIOB-PDR_P16   %1 16 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P16    PIO Disable
: PIOB-PDR_P17   %1 17 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P17    PIO Disable
: PIOB-PDR_P18   %1 18 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P18    PIO Disable
: PIOB-PDR_P19   %1 19 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P19    PIO Disable
: PIOB-PDR_P20   %1 20 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P20    PIO Disable
: PIOB-PDR_P21   %1 21 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P21    PIO Disable
: PIOB-PDR_P22   %1 22 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P22    PIO Disable
: PIOB-PDR_P23   %1 23 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P23    PIO Disable
: PIOB-PDR_P24   %1 24 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P24    PIO Disable
: PIOB-PDR_P25   %1 25 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P25    PIO Disable
: PIOB-PDR_P26   %1 26 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P26    PIO Disable
: PIOB-PDR_P27   %1 27 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P27    PIO Disable
: PIOB-PDR_P28   %1 28 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P28    PIO Disable
: PIOB-PDR_P29   %1 29 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P29    PIO Disable
: PIOB-PDR_P30   %1 30 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P30    PIO Disable
: PIOB-PDR_P31   %1 31 lshift PIOB-PDR bis! ;  \ PIOB-PDR_P31    PIO Disable

\ PIOB-PSR (read-only)
: PIOB-PSR_P0   %1 0 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P0    PIO Status
: PIOB-PSR_P1   %1 1 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P1    PIO Status
: PIOB-PSR_P2   %1 2 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P2    PIO Status
: PIOB-PSR_P3   %1 3 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P3    PIO Status
: PIOB-PSR_P4   %1 4 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P4    PIO Status
: PIOB-PSR_P5   %1 5 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P5    PIO Status
: PIOB-PSR_P6   %1 6 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P6    PIO Status
: PIOB-PSR_P7   %1 7 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P7    PIO Status
: PIOB-PSR_P8   %1 8 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P8    PIO Status
: PIOB-PSR_P9   %1 9 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P9    PIO Status
: PIOB-PSR_P10   %1 10 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P10    PIO Status
: PIOB-PSR_P11   %1 11 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P11    PIO Status
: PIOB-PSR_P12   %1 12 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P12    PIO Status
: PIOB-PSR_P13   %1 13 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P13    PIO Status
: PIOB-PSR_P14   %1 14 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P14    PIO Status
: PIOB-PSR_P15   %1 15 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P15    PIO Status
: PIOB-PSR_P16   %1 16 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P16    PIO Status
: PIOB-PSR_P17   %1 17 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P17    PIO Status
: PIOB-PSR_P18   %1 18 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P18    PIO Status
: PIOB-PSR_P19   %1 19 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P19    PIO Status
: PIOB-PSR_P20   %1 20 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P20    PIO Status
: PIOB-PSR_P21   %1 21 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P21    PIO Status
: PIOB-PSR_P22   %1 22 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P22    PIO Status
: PIOB-PSR_P23   %1 23 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P23    PIO Status
: PIOB-PSR_P24   %1 24 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P24    PIO Status
: PIOB-PSR_P25   %1 25 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P25    PIO Status
: PIOB-PSR_P26   %1 26 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P26    PIO Status
: PIOB-PSR_P27   %1 27 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P27    PIO Status
: PIOB-PSR_P28   %1 28 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P28    PIO Status
: PIOB-PSR_P29   %1 29 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P29    PIO Status
: PIOB-PSR_P30   %1 30 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P30    PIO Status
: PIOB-PSR_P31   %1 31 lshift PIOB-PSR bis! ;  \ PIOB-PSR_P31    PIO Status

\ PIOB-OER (write-only)
: PIOB-OER_P0   %1 0 lshift PIOB-OER bis! ;  \ PIOB-OER_P0    Output Enable
: PIOB-OER_P1   %1 1 lshift PIOB-OER bis! ;  \ PIOB-OER_P1    Output Enable
: PIOB-OER_P2   %1 2 lshift PIOB-OER bis! ;  \ PIOB-OER_P2    Output Enable
: PIOB-OER_P3   %1 3 lshift PIOB-OER bis! ;  \ PIOB-OER_P3    Output Enable
: PIOB-OER_P4   %1 4 lshift PIOB-OER bis! ;  \ PIOB-OER_P4    Output Enable
: PIOB-OER_P5   %1 5 lshift PIOB-OER bis! ;  \ PIOB-OER_P5    Output Enable
: PIOB-OER_P6   %1 6 lshift PIOB-OER bis! ;  \ PIOB-OER_P6    Output Enable
: PIOB-OER_P7   %1 7 lshift PIOB-OER bis! ;  \ PIOB-OER_P7    Output Enable
: PIOB-OER_P8   %1 8 lshift PIOB-OER bis! ;  \ PIOB-OER_P8    Output Enable
: PIOB-OER_P9   %1 9 lshift PIOB-OER bis! ;  \ PIOB-OER_P9    Output Enable
: PIOB-OER_P10   %1 10 lshift PIOB-OER bis! ;  \ PIOB-OER_P10    Output Enable
: PIOB-OER_P11   %1 11 lshift PIOB-OER bis! ;  \ PIOB-OER_P11    Output Enable
: PIOB-OER_P12   %1 12 lshift PIOB-OER bis! ;  \ PIOB-OER_P12    Output Enable
: PIOB-OER_P13   %1 13 lshift PIOB-OER bis! ;  \ PIOB-OER_P13    Output Enable
: PIOB-OER_P14   %1 14 lshift PIOB-OER bis! ;  \ PIOB-OER_P14    Output Enable
: PIOB-OER_P15   %1 15 lshift PIOB-OER bis! ;  \ PIOB-OER_P15    Output Enable
: PIOB-OER_P16   %1 16 lshift PIOB-OER bis! ;  \ PIOB-OER_P16    Output Enable
: PIOB-OER_P17   %1 17 lshift PIOB-OER bis! ;  \ PIOB-OER_P17    Output Enable
: PIOB-OER_P18   %1 18 lshift PIOB-OER bis! ;  \ PIOB-OER_P18    Output Enable
: PIOB-OER_P19   %1 19 lshift PIOB-OER bis! ;  \ PIOB-OER_P19    Output Enable
: PIOB-OER_P20   %1 20 lshift PIOB-OER bis! ;  \ PIOB-OER_P20    Output Enable
: PIOB-OER_P21   %1 21 lshift PIOB-OER bis! ;  \ PIOB-OER_P21    Output Enable
: PIOB-OER_P22   %1 22 lshift PIOB-OER bis! ;  \ PIOB-OER_P22    Output Enable
: PIOB-OER_P23   %1 23 lshift PIOB-OER bis! ;  \ PIOB-OER_P23    Output Enable
: PIOB-OER_P24   %1 24 lshift PIOB-OER bis! ;  \ PIOB-OER_P24    Output Enable
: PIOB-OER_P25   %1 25 lshift PIOB-OER bis! ;  \ PIOB-OER_P25    Output Enable
: PIOB-OER_P26   %1 26 lshift PIOB-OER bis! ;  \ PIOB-OER_P26    Output Enable
: PIOB-OER_P27   %1 27 lshift PIOB-OER bis! ;  \ PIOB-OER_P27    Output Enable
: PIOB-OER_P28   %1 28 lshift PIOB-OER bis! ;  \ PIOB-OER_P28    Output Enable
: PIOB-OER_P29   %1 29 lshift PIOB-OER bis! ;  \ PIOB-OER_P29    Output Enable
: PIOB-OER_P30   %1 30 lshift PIOB-OER bis! ;  \ PIOB-OER_P30    Output Enable
: PIOB-OER_P31   %1 31 lshift PIOB-OER bis! ;  \ PIOB-OER_P31    Output Enable

\ PIOB-ODR (write-only)
: PIOB-ODR_P0   %1 0 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P0    Output Disable
: PIOB-ODR_P1   %1 1 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P1    Output Disable
: PIOB-ODR_P2   %1 2 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P2    Output Disable
: PIOB-ODR_P3   %1 3 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P3    Output Disable
: PIOB-ODR_P4   %1 4 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P4    Output Disable
: PIOB-ODR_P5   %1 5 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P5    Output Disable
: PIOB-ODR_P6   %1 6 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P6    Output Disable
: PIOB-ODR_P7   %1 7 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P7    Output Disable
: PIOB-ODR_P8   %1 8 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P8    Output Disable
: PIOB-ODR_P9   %1 9 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P9    Output Disable
: PIOB-ODR_P10   %1 10 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P10    Output Disable
: PIOB-ODR_P11   %1 11 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P11    Output Disable
: PIOB-ODR_P12   %1 12 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P12    Output Disable
: PIOB-ODR_P13   %1 13 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P13    Output Disable
: PIOB-ODR_P14   %1 14 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P14    Output Disable
: PIOB-ODR_P15   %1 15 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P15    Output Disable
: PIOB-ODR_P16   %1 16 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P16    Output Disable
: PIOB-ODR_P17   %1 17 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P17    Output Disable
: PIOB-ODR_P18   %1 18 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P18    Output Disable
: PIOB-ODR_P19   %1 19 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P19    Output Disable
: PIOB-ODR_P20   %1 20 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P20    Output Disable
: PIOB-ODR_P21   %1 21 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P21    Output Disable
: PIOB-ODR_P22   %1 22 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P22    Output Disable
: PIOB-ODR_P23   %1 23 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P23    Output Disable
: PIOB-ODR_P24   %1 24 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P24    Output Disable
: PIOB-ODR_P25   %1 25 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P25    Output Disable
: PIOB-ODR_P26   %1 26 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P26    Output Disable
: PIOB-ODR_P27   %1 27 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P27    Output Disable
: PIOB-ODR_P28   %1 28 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P28    Output Disable
: PIOB-ODR_P29   %1 29 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P29    Output Disable
: PIOB-ODR_P30   %1 30 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P30    Output Disable
: PIOB-ODR_P31   %1 31 lshift PIOB-ODR bis! ;  \ PIOB-ODR_P31    Output Disable

\ PIOB-OSR (read-only)
: PIOB-OSR_P0   %1 0 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P0    Output Status
: PIOB-OSR_P1   %1 1 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P1    Output Status
: PIOB-OSR_P2   %1 2 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P2    Output Status
: PIOB-OSR_P3   %1 3 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P3    Output Status
: PIOB-OSR_P4   %1 4 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P4    Output Status
: PIOB-OSR_P5   %1 5 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P5    Output Status
: PIOB-OSR_P6   %1 6 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P6    Output Status
: PIOB-OSR_P7   %1 7 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P7    Output Status
: PIOB-OSR_P8   %1 8 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P8    Output Status
: PIOB-OSR_P9   %1 9 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P9    Output Status
: PIOB-OSR_P10   %1 10 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P10    Output Status
: PIOB-OSR_P11   %1 11 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P11    Output Status
: PIOB-OSR_P12   %1 12 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P12    Output Status
: PIOB-OSR_P13   %1 13 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P13    Output Status
: PIOB-OSR_P14   %1 14 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P14    Output Status
: PIOB-OSR_P15   %1 15 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P15    Output Status
: PIOB-OSR_P16   %1 16 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P16    Output Status
: PIOB-OSR_P17   %1 17 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P17    Output Status
: PIOB-OSR_P18   %1 18 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P18    Output Status
: PIOB-OSR_P19   %1 19 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P19    Output Status
: PIOB-OSR_P20   %1 20 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P20    Output Status
: PIOB-OSR_P21   %1 21 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P21    Output Status
: PIOB-OSR_P22   %1 22 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P22    Output Status
: PIOB-OSR_P23   %1 23 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P23    Output Status
: PIOB-OSR_P24   %1 24 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P24    Output Status
: PIOB-OSR_P25   %1 25 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P25    Output Status
: PIOB-OSR_P26   %1 26 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P26    Output Status
: PIOB-OSR_P27   %1 27 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P27    Output Status
: PIOB-OSR_P28   %1 28 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P28    Output Status
: PIOB-OSR_P29   %1 29 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P29    Output Status
: PIOB-OSR_P30   %1 30 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P30    Output Status
: PIOB-OSR_P31   %1 31 lshift PIOB-OSR bis! ;  \ PIOB-OSR_P31    Output Status

\ PIOB-IFER (write-only)
: PIOB-IFER_P0   %1 0 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P0    Input Filter Enable
: PIOB-IFER_P1   %1 1 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P1    Input Filter Enable
: PIOB-IFER_P2   %1 2 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P2    Input Filter Enable
: PIOB-IFER_P3   %1 3 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P3    Input Filter Enable
: PIOB-IFER_P4   %1 4 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P4    Input Filter Enable
: PIOB-IFER_P5   %1 5 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P5    Input Filter Enable
: PIOB-IFER_P6   %1 6 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P6    Input Filter Enable
: PIOB-IFER_P7   %1 7 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P7    Input Filter Enable
: PIOB-IFER_P8   %1 8 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P8    Input Filter Enable
: PIOB-IFER_P9   %1 9 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P9    Input Filter Enable
: PIOB-IFER_P10   %1 10 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P10    Input Filter Enable
: PIOB-IFER_P11   %1 11 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P11    Input Filter Enable
: PIOB-IFER_P12   %1 12 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P12    Input Filter Enable
: PIOB-IFER_P13   %1 13 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P13    Input Filter Enable
: PIOB-IFER_P14   %1 14 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P14    Input Filter Enable
: PIOB-IFER_P15   %1 15 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P15    Input Filter Enable
: PIOB-IFER_P16   %1 16 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P16    Input Filter Enable
: PIOB-IFER_P17   %1 17 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P17    Input Filter Enable
: PIOB-IFER_P18   %1 18 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P18    Input Filter Enable
: PIOB-IFER_P19   %1 19 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P19    Input Filter Enable
: PIOB-IFER_P20   %1 20 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P20    Input Filter Enable
: PIOB-IFER_P21   %1 21 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P21    Input Filter Enable
: PIOB-IFER_P22   %1 22 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P22    Input Filter Enable
: PIOB-IFER_P23   %1 23 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P23    Input Filter Enable
: PIOB-IFER_P24   %1 24 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P24    Input Filter Enable
: PIOB-IFER_P25   %1 25 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P25    Input Filter Enable
: PIOB-IFER_P26   %1 26 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P26    Input Filter Enable
: PIOB-IFER_P27   %1 27 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P27    Input Filter Enable
: PIOB-IFER_P28   %1 28 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P28    Input Filter Enable
: PIOB-IFER_P29   %1 29 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P29    Input Filter Enable
: PIOB-IFER_P30   %1 30 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P30    Input Filter Enable
: PIOB-IFER_P31   %1 31 lshift PIOB-IFER bis! ;  \ PIOB-IFER_P31    Input Filter Enable

\ PIOB-IFDR (write-only)
: PIOB-IFDR_P0   %1 0 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P0    Input Filter Disable
: PIOB-IFDR_P1   %1 1 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P1    Input Filter Disable
: PIOB-IFDR_P2   %1 2 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P2    Input Filter Disable
: PIOB-IFDR_P3   %1 3 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P3    Input Filter Disable
: PIOB-IFDR_P4   %1 4 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P4    Input Filter Disable
: PIOB-IFDR_P5   %1 5 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P5    Input Filter Disable
: PIOB-IFDR_P6   %1 6 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P6    Input Filter Disable
: PIOB-IFDR_P7   %1 7 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P7    Input Filter Disable
: PIOB-IFDR_P8   %1 8 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P8    Input Filter Disable
: PIOB-IFDR_P9   %1 9 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P9    Input Filter Disable
: PIOB-IFDR_P10   %1 10 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P10    Input Filter Disable
: PIOB-IFDR_P11   %1 11 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P11    Input Filter Disable
: PIOB-IFDR_P12   %1 12 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P12    Input Filter Disable
: PIOB-IFDR_P13   %1 13 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P13    Input Filter Disable
: PIOB-IFDR_P14   %1 14 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P14    Input Filter Disable
: PIOB-IFDR_P15   %1 15 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P15    Input Filter Disable
: PIOB-IFDR_P16   %1 16 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P16    Input Filter Disable
: PIOB-IFDR_P17   %1 17 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P17    Input Filter Disable
: PIOB-IFDR_P18   %1 18 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P18    Input Filter Disable
: PIOB-IFDR_P19   %1 19 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P19    Input Filter Disable
: PIOB-IFDR_P20   %1 20 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P20    Input Filter Disable
: PIOB-IFDR_P21   %1 21 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P21    Input Filter Disable
: PIOB-IFDR_P22   %1 22 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P22    Input Filter Disable
: PIOB-IFDR_P23   %1 23 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P23    Input Filter Disable
: PIOB-IFDR_P24   %1 24 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P24    Input Filter Disable
: PIOB-IFDR_P25   %1 25 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P25    Input Filter Disable
: PIOB-IFDR_P26   %1 26 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P26    Input Filter Disable
: PIOB-IFDR_P27   %1 27 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P27    Input Filter Disable
: PIOB-IFDR_P28   %1 28 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P28    Input Filter Disable
: PIOB-IFDR_P29   %1 29 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P29    Input Filter Disable
: PIOB-IFDR_P30   %1 30 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P30    Input Filter Disable
: PIOB-IFDR_P31   %1 31 lshift PIOB-IFDR bis! ;  \ PIOB-IFDR_P31    Input Filter Disable

\ PIOB-IFSR (read-only)
: PIOB-IFSR_P0   %1 0 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P0    Input Filter Status
: PIOB-IFSR_P1   %1 1 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P1    Input Filter Status
: PIOB-IFSR_P2   %1 2 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P2    Input Filter Status
: PIOB-IFSR_P3   %1 3 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P3    Input Filter Status
: PIOB-IFSR_P4   %1 4 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P4    Input Filter Status
: PIOB-IFSR_P5   %1 5 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P5    Input Filter Status
: PIOB-IFSR_P6   %1 6 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P6    Input Filter Status
: PIOB-IFSR_P7   %1 7 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P7    Input Filter Status
: PIOB-IFSR_P8   %1 8 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P8    Input Filter Status
: PIOB-IFSR_P9   %1 9 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P9    Input Filter Status
: PIOB-IFSR_P10   %1 10 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P10    Input Filter Status
: PIOB-IFSR_P11   %1 11 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P11    Input Filter Status
: PIOB-IFSR_P12   %1 12 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P12    Input Filter Status
: PIOB-IFSR_P13   %1 13 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P13    Input Filter Status
: PIOB-IFSR_P14   %1 14 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P14    Input Filter Status
: PIOB-IFSR_P15   %1 15 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P15    Input Filter Status
: PIOB-IFSR_P16   %1 16 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P16    Input Filter Status
: PIOB-IFSR_P17   %1 17 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P17    Input Filter Status
: PIOB-IFSR_P18   %1 18 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P18    Input Filter Status
: PIOB-IFSR_P19   %1 19 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P19    Input Filter Status
: PIOB-IFSR_P20   %1 20 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P20    Input Filter Status
: PIOB-IFSR_P21   %1 21 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P21    Input Filter Status
: PIOB-IFSR_P22   %1 22 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P22    Input Filter Status
: PIOB-IFSR_P23   %1 23 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P23    Input Filter Status
: PIOB-IFSR_P24   %1 24 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P24    Input Filter Status
: PIOB-IFSR_P25   %1 25 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P25    Input Filter Status
: PIOB-IFSR_P26   %1 26 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P26    Input Filter Status
: PIOB-IFSR_P27   %1 27 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P27    Input Filter Status
: PIOB-IFSR_P28   %1 28 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P28    Input Filter Status
: PIOB-IFSR_P29   %1 29 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P29    Input Filter Status
: PIOB-IFSR_P30   %1 30 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P30    Input Filter Status
: PIOB-IFSR_P31   %1 31 lshift PIOB-IFSR bis! ;  \ PIOB-IFSR_P31    Input Filter Status

\ PIOB-SODR (write-only)
: PIOB-SODR_P0   %1 0 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P0    Set Output Data
: PIOB-SODR_P1   %1 1 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P1    Set Output Data
: PIOB-SODR_P2   %1 2 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P2    Set Output Data
: PIOB-SODR_P3   %1 3 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P3    Set Output Data
: PIOB-SODR_P4   %1 4 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P4    Set Output Data
: PIOB-SODR_P5   %1 5 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P5    Set Output Data
: PIOB-SODR_P6   %1 6 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P6    Set Output Data
: PIOB-SODR_P7   %1 7 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P7    Set Output Data
: PIOB-SODR_P8   %1 8 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P8    Set Output Data
: PIOB-SODR_P9   %1 9 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P9    Set Output Data
: PIOB-SODR_P10   %1 10 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P10    Set Output Data
: PIOB-SODR_P11   %1 11 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P11    Set Output Data
: PIOB-SODR_P12   %1 12 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P12    Set Output Data
: PIOB-SODR_P13   %1 13 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P13    Set Output Data
: PIOB-SODR_P14   %1 14 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P14    Set Output Data
: PIOB-SODR_P15   %1 15 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P15    Set Output Data
: PIOB-SODR_P16   %1 16 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P16    Set Output Data
: PIOB-SODR_P17   %1 17 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P17    Set Output Data
: PIOB-SODR_P18   %1 18 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P18    Set Output Data
: PIOB-SODR_P19   %1 19 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P19    Set Output Data
: PIOB-SODR_P20   %1 20 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P20    Set Output Data
: PIOB-SODR_P21   %1 21 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P21    Set Output Data
: PIOB-SODR_P22   %1 22 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P22    Set Output Data
: PIOB-SODR_P23   %1 23 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P23    Set Output Data
: PIOB-SODR_P24   %1 24 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P24    Set Output Data
: PIOB-SODR_P25   %1 25 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P25    Set Output Data
: PIOB-SODR_P26   %1 26 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P26    Set Output Data
: PIOB-SODR_P27   %1 27 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P27    Set Output Data
: PIOB-SODR_P28   %1 28 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P28    Set Output Data
: PIOB-SODR_P29   %1 29 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P29    Set Output Data
: PIOB-SODR_P30   %1 30 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P30    Set Output Data
: PIOB-SODR_P31   %1 31 lshift PIOB-SODR bis! ;  \ PIOB-SODR_P31    Set Output Data

\ PIOB-CODR (write-only)
: PIOB-CODR_P0   %1 0 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P0    Clear Output Data
: PIOB-CODR_P1   %1 1 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P1    Clear Output Data
: PIOB-CODR_P2   %1 2 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P2    Clear Output Data
: PIOB-CODR_P3   %1 3 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P3    Clear Output Data
: PIOB-CODR_P4   %1 4 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P4    Clear Output Data
: PIOB-CODR_P5   %1 5 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P5    Clear Output Data
: PIOB-CODR_P6   %1 6 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P6    Clear Output Data
: PIOB-CODR_P7   %1 7 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P7    Clear Output Data
: PIOB-CODR_P8   %1 8 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P8    Clear Output Data
: PIOB-CODR_P9   %1 9 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P9    Clear Output Data
: PIOB-CODR_P10   %1 10 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P10    Clear Output Data
: PIOB-CODR_P11   %1 11 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P11    Clear Output Data
: PIOB-CODR_P12   %1 12 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P12    Clear Output Data
: PIOB-CODR_P13   %1 13 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P13    Clear Output Data
: PIOB-CODR_P14   %1 14 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P14    Clear Output Data
: PIOB-CODR_P15   %1 15 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P15    Clear Output Data
: PIOB-CODR_P16   %1 16 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P16    Clear Output Data
: PIOB-CODR_P17   %1 17 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P17    Clear Output Data
: PIOB-CODR_P18   %1 18 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P18    Clear Output Data
: PIOB-CODR_P19   %1 19 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P19    Clear Output Data
: PIOB-CODR_P20   %1 20 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P20    Clear Output Data
: PIOB-CODR_P21   %1 21 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P21    Clear Output Data
: PIOB-CODR_P22   %1 22 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P22    Clear Output Data
: PIOB-CODR_P23   %1 23 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P23    Clear Output Data
: PIOB-CODR_P24   %1 24 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P24    Clear Output Data
: PIOB-CODR_P25   %1 25 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P25    Clear Output Data
: PIOB-CODR_P26   %1 26 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P26    Clear Output Data
: PIOB-CODR_P27   %1 27 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P27    Clear Output Data
: PIOB-CODR_P28   %1 28 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P28    Clear Output Data
: PIOB-CODR_P29   %1 29 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P29    Clear Output Data
: PIOB-CODR_P30   %1 30 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P30    Clear Output Data
: PIOB-CODR_P31   %1 31 lshift PIOB-CODR bis! ;  \ PIOB-CODR_P31    Clear Output Data

\ PIOB-ODSR ()
: PIOB-ODSR_P0   %1 0 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P0    Output Data Status
: PIOB-ODSR_P1   %1 1 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P1    Output Data Status
: PIOB-ODSR_P2   %1 2 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P2    Output Data Status
: PIOB-ODSR_P3   %1 3 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P3    Output Data Status
: PIOB-ODSR_P4   %1 4 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P4    Output Data Status
: PIOB-ODSR_P5   %1 5 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P5    Output Data Status
: PIOB-ODSR_P6   %1 6 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P6    Output Data Status
: PIOB-ODSR_P7   %1 7 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P7    Output Data Status
: PIOB-ODSR_P8   %1 8 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P8    Output Data Status
: PIOB-ODSR_P9   %1 9 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P9    Output Data Status
: PIOB-ODSR_P10   %1 10 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P10    Output Data Status
: PIOB-ODSR_P11   %1 11 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P11    Output Data Status
: PIOB-ODSR_P12   %1 12 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P12    Output Data Status
: PIOB-ODSR_P13   %1 13 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P13    Output Data Status
: PIOB-ODSR_P14   %1 14 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P14    Output Data Status
: PIOB-ODSR_P15   %1 15 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P15    Output Data Status
: PIOB-ODSR_P16   %1 16 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P16    Output Data Status
: PIOB-ODSR_P17   %1 17 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P17    Output Data Status
: PIOB-ODSR_P18   %1 18 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P18    Output Data Status
: PIOB-ODSR_P19   %1 19 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P19    Output Data Status
: PIOB-ODSR_P20   %1 20 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P20    Output Data Status
: PIOB-ODSR_P21   %1 21 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P21    Output Data Status
: PIOB-ODSR_P22   %1 22 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P22    Output Data Status
: PIOB-ODSR_P23   %1 23 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P23    Output Data Status
: PIOB-ODSR_P24   %1 24 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P24    Output Data Status
: PIOB-ODSR_P25   %1 25 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P25    Output Data Status
: PIOB-ODSR_P26   %1 26 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P26    Output Data Status
: PIOB-ODSR_P27   %1 27 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P27    Output Data Status
: PIOB-ODSR_P28   %1 28 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P28    Output Data Status
: PIOB-ODSR_P29   %1 29 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P29    Output Data Status
: PIOB-ODSR_P30   %1 30 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P30    Output Data Status
: PIOB-ODSR_P31   %1 31 lshift PIOB-ODSR bis! ;  \ PIOB-ODSR_P31    Output Data Status

\ PIOB-PDSR (read-only)
: PIOB-PDSR_P0   %1 0 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P0    Output Data Status
: PIOB-PDSR_P1   %1 1 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P1    Output Data Status
: PIOB-PDSR_P2   %1 2 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P2    Output Data Status
: PIOB-PDSR_P3   %1 3 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P3    Output Data Status
: PIOB-PDSR_P4   %1 4 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P4    Output Data Status
: PIOB-PDSR_P5   %1 5 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P5    Output Data Status
: PIOB-PDSR_P6   %1 6 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P6    Output Data Status
: PIOB-PDSR_P7   %1 7 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P7    Output Data Status
: PIOB-PDSR_P8   %1 8 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P8    Output Data Status
: PIOB-PDSR_P9   %1 9 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P9    Output Data Status
: PIOB-PDSR_P10   %1 10 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P10    Output Data Status
: PIOB-PDSR_P11   %1 11 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P11    Output Data Status
: PIOB-PDSR_P12   %1 12 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P12    Output Data Status
: PIOB-PDSR_P13   %1 13 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P13    Output Data Status
: PIOB-PDSR_P14   %1 14 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P14    Output Data Status
: PIOB-PDSR_P15   %1 15 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P15    Output Data Status
: PIOB-PDSR_P16   %1 16 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P16    Output Data Status
: PIOB-PDSR_P17   %1 17 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P17    Output Data Status
: PIOB-PDSR_P18   %1 18 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P18    Output Data Status
: PIOB-PDSR_P19   %1 19 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P19    Output Data Status
: PIOB-PDSR_P20   %1 20 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P20    Output Data Status
: PIOB-PDSR_P21   %1 21 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P21    Output Data Status
: PIOB-PDSR_P22   %1 22 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P22    Output Data Status
: PIOB-PDSR_P23   %1 23 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P23    Output Data Status
: PIOB-PDSR_P24   %1 24 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P24    Output Data Status
: PIOB-PDSR_P25   %1 25 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P25    Output Data Status
: PIOB-PDSR_P26   %1 26 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P26    Output Data Status
: PIOB-PDSR_P27   %1 27 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P27    Output Data Status
: PIOB-PDSR_P28   %1 28 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P28    Output Data Status
: PIOB-PDSR_P29   %1 29 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P29    Output Data Status
: PIOB-PDSR_P30   %1 30 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P30    Output Data Status
: PIOB-PDSR_P31   %1 31 lshift PIOB-PDSR bis! ;  \ PIOB-PDSR_P31    Output Data Status

\ PIOB-IER (write-only)
: PIOB-IER_P0   %1 0 lshift PIOB-IER bis! ;  \ PIOB-IER_P0    Input Change Interrupt Enable
: PIOB-IER_P1   %1 1 lshift PIOB-IER bis! ;  \ PIOB-IER_P1    Input Change Interrupt Enable
: PIOB-IER_P2   %1 2 lshift PIOB-IER bis! ;  \ PIOB-IER_P2    Input Change Interrupt Enable
: PIOB-IER_P3   %1 3 lshift PIOB-IER bis! ;  \ PIOB-IER_P3    Input Change Interrupt Enable
: PIOB-IER_P4   %1 4 lshift PIOB-IER bis! ;  \ PIOB-IER_P4    Input Change Interrupt Enable
: PIOB-IER_P5   %1 5 lshift PIOB-IER bis! ;  \ PIOB-IER_P5    Input Change Interrupt Enable
: PIOB-IER_P6   %1 6 lshift PIOB-IER bis! ;  \ PIOB-IER_P6    Input Change Interrupt Enable
: PIOB-IER_P7   %1 7 lshift PIOB-IER bis! ;  \ PIOB-IER_P7    Input Change Interrupt Enable
: PIOB-IER_P8   %1 8 lshift PIOB-IER bis! ;  \ PIOB-IER_P8    Input Change Interrupt Enable
: PIOB-IER_P9   %1 9 lshift PIOB-IER bis! ;  \ PIOB-IER_P9    Input Change Interrupt Enable
: PIOB-IER_P10   %1 10 lshift PIOB-IER bis! ;  \ PIOB-IER_P10    Input Change Interrupt Enable
: PIOB-IER_P11   %1 11 lshift PIOB-IER bis! ;  \ PIOB-IER_P11    Input Change Interrupt Enable
: PIOB-IER_P12   %1 12 lshift PIOB-IER bis! ;  \ PIOB-IER_P12    Input Change Interrupt Enable
: PIOB-IER_P13   %1 13 lshift PIOB-IER bis! ;  \ PIOB-IER_P13    Input Change Interrupt Enable
: PIOB-IER_P14   %1 14 lshift PIOB-IER bis! ;  \ PIOB-IER_P14    Input Change Interrupt Enable
: PIOB-IER_P15   %1 15 lshift PIOB-IER bis! ;  \ PIOB-IER_P15    Input Change Interrupt Enable
: PIOB-IER_P16   %1 16 lshift PIOB-IER bis! ;  \ PIOB-IER_P16    Input Change Interrupt Enable
: PIOB-IER_P17   %1 17 lshift PIOB-IER bis! ;  \ PIOB-IER_P17    Input Change Interrupt Enable
: PIOB-IER_P18   %1 18 lshift PIOB-IER bis! ;  \ PIOB-IER_P18    Input Change Interrupt Enable
: PIOB-IER_P19   %1 19 lshift PIOB-IER bis! ;  \ PIOB-IER_P19    Input Change Interrupt Enable
: PIOB-IER_P20   %1 20 lshift PIOB-IER bis! ;  \ PIOB-IER_P20    Input Change Interrupt Enable
: PIOB-IER_P21   %1 21 lshift PIOB-IER bis! ;  \ PIOB-IER_P21    Input Change Interrupt Enable
: PIOB-IER_P22   %1 22 lshift PIOB-IER bis! ;  \ PIOB-IER_P22    Input Change Interrupt Enable
: PIOB-IER_P23   %1 23 lshift PIOB-IER bis! ;  \ PIOB-IER_P23    Input Change Interrupt Enable
: PIOB-IER_P24   %1 24 lshift PIOB-IER bis! ;  \ PIOB-IER_P24    Input Change Interrupt Enable
: PIOB-IER_P25   %1 25 lshift PIOB-IER bis! ;  \ PIOB-IER_P25    Input Change Interrupt Enable
: PIOB-IER_P26   %1 26 lshift PIOB-IER bis! ;  \ PIOB-IER_P26    Input Change Interrupt Enable
: PIOB-IER_P27   %1 27 lshift PIOB-IER bis! ;  \ PIOB-IER_P27    Input Change Interrupt Enable
: PIOB-IER_P28   %1 28 lshift PIOB-IER bis! ;  \ PIOB-IER_P28    Input Change Interrupt Enable
: PIOB-IER_P29   %1 29 lshift PIOB-IER bis! ;  \ PIOB-IER_P29    Input Change Interrupt Enable
: PIOB-IER_P30   %1 30 lshift PIOB-IER bis! ;  \ PIOB-IER_P30    Input Change Interrupt Enable
: PIOB-IER_P31   %1 31 lshift PIOB-IER bis! ;  \ PIOB-IER_P31    Input Change Interrupt Enable

\ PIOB-IDR (write-only)
: PIOB-IDR_P0   %1 0 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P0    Input Change Interrupt Disable
: PIOB-IDR_P1   %1 1 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P1    Input Change Interrupt Disable
: PIOB-IDR_P2   %1 2 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P2    Input Change Interrupt Disable
: PIOB-IDR_P3   %1 3 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P3    Input Change Interrupt Disable
: PIOB-IDR_P4   %1 4 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P4    Input Change Interrupt Disable
: PIOB-IDR_P5   %1 5 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P5    Input Change Interrupt Disable
: PIOB-IDR_P6   %1 6 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P6    Input Change Interrupt Disable
: PIOB-IDR_P7   %1 7 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P7    Input Change Interrupt Disable
: PIOB-IDR_P8   %1 8 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P8    Input Change Interrupt Disable
: PIOB-IDR_P9   %1 9 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P9    Input Change Interrupt Disable
: PIOB-IDR_P10   %1 10 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P10    Input Change Interrupt Disable
: PIOB-IDR_P11   %1 11 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P11    Input Change Interrupt Disable
: PIOB-IDR_P12   %1 12 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P12    Input Change Interrupt Disable
: PIOB-IDR_P13   %1 13 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P13    Input Change Interrupt Disable
: PIOB-IDR_P14   %1 14 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P14    Input Change Interrupt Disable
: PIOB-IDR_P15   %1 15 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P15    Input Change Interrupt Disable
: PIOB-IDR_P16   %1 16 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P16    Input Change Interrupt Disable
: PIOB-IDR_P17   %1 17 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P17    Input Change Interrupt Disable
: PIOB-IDR_P18   %1 18 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P18    Input Change Interrupt Disable
: PIOB-IDR_P19   %1 19 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P19    Input Change Interrupt Disable
: PIOB-IDR_P20   %1 20 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P20    Input Change Interrupt Disable
: PIOB-IDR_P21   %1 21 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P21    Input Change Interrupt Disable
: PIOB-IDR_P22   %1 22 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P22    Input Change Interrupt Disable
: PIOB-IDR_P23   %1 23 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P23    Input Change Interrupt Disable
: PIOB-IDR_P24   %1 24 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P24    Input Change Interrupt Disable
: PIOB-IDR_P25   %1 25 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P25    Input Change Interrupt Disable
: PIOB-IDR_P26   %1 26 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P26    Input Change Interrupt Disable
: PIOB-IDR_P27   %1 27 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P27    Input Change Interrupt Disable
: PIOB-IDR_P28   %1 28 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P28    Input Change Interrupt Disable
: PIOB-IDR_P29   %1 29 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P29    Input Change Interrupt Disable
: PIOB-IDR_P30   %1 30 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P30    Input Change Interrupt Disable
: PIOB-IDR_P31   %1 31 lshift PIOB-IDR bis! ;  \ PIOB-IDR_P31    Input Change Interrupt Disable

\ PIOB-IMR (read-only)
: PIOB-IMR_P0   %1 0 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P0    Input Change Interrupt Mask
: PIOB-IMR_P1   %1 1 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P1    Input Change Interrupt Mask
: PIOB-IMR_P2   %1 2 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P2    Input Change Interrupt Mask
: PIOB-IMR_P3   %1 3 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P3    Input Change Interrupt Mask
: PIOB-IMR_P4   %1 4 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P4    Input Change Interrupt Mask
: PIOB-IMR_P5   %1 5 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P5    Input Change Interrupt Mask
: PIOB-IMR_P6   %1 6 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P6    Input Change Interrupt Mask
: PIOB-IMR_P7   %1 7 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P7    Input Change Interrupt Mask
: PIOB-IMR_P8   %1 8 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P8    Input Change Interrupt Mask
: PIOB-IMR_P9   %1 9 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P9    Input Change Interrupt Mask
: PIOB-IMR_P10   %1 10 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P10    Input Change Interrupt Mask
: PIOB-IMR_P11   %1 11 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P11    Input Change Interrupt Mask
: PIOB-IMR_P12   %1 12 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P12    Input Change Interrupt Mask
: PIOB-IMR_P13   %1 13 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P13    Input Change Interrupt Mask
: PIOB-IMR_P14   %1 14 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P14    Input Change Interrupt Mask
: PIOB-IMR_P15   %1 15 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P15    Input Change Interrupt Mask
: PIOB-IMR_P16   %1 16 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P16    Input Change Interrupt Mask
: PIOB-IMR_P17   %1 17 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P17    Input Change Interrupt Mask
: PIOB-IMR_P18   %1 18 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P18    Input Change Interrupt Mask
: PIOB-IMR_P19   %1 19 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P19    Input Change Interrupt Mask
: PIOB-IMR_P20   %1 20 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P20    Input Change Interrupt Mask
: PIOB-IMR_P21   %1 21 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P21    Input Change Interrupt Mask
: PIOB-IMR_P22   %1 22 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P22    Input Change Interrupt Mask
: PIOB-IMR_P23   %1 23 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P23    Input Change Interrupt Mask
: PIOB-IMR_P24   %1 24 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P24    Input Change Interrupt Mask
: PIOB-IMR_P25   %1 25 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P25    Input Change Interrupt Mask
: PIOB-IMR_P26   %1 26 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P26    Input Change Interrupt Mask
: PIOB-IMR_P27   %1 27 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P27    Input Change Interrupt Mask
: PIOB-IMR_P28   %1 28 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P28    Input Change Interrupt Mask
: PIOB-IMR_P29   %1 29 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P29    Input Change Interrupt Mask
: PIOB-IMR_P30   %1 30 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P30    Input Change Interrupt Mask
: PIOB-IMR_P31   %1 31 lshift PIOB-IMR bis! ;  \ PIOB-IMR_P31    Input Change Interrupt Mask

\ PIOB-ISR (read-only)
: PIOB-ISR_P0   %1 0 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P0    Input Change Interrupt Status
: PIOB-ISR_P1   %1 1 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P1    Input Change Interrupt Status
: PIOB-ISR_P2   %1 2 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P2    Input Change Interrupt Status
: PIOB-ISR_P3   %1 3 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P3    Input Change Interrupt Status
: PIOB-ISR_P4   %1 4 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P4    Input Change Interrupt Status
: PIOB-ISR_P5   %1 5 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P5    Input Change Interrupt Status
: PIOB-ISR_P6   %1 6 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P6    Input Change Interrupt Status
: PIOB-ISR_P7   %1 7 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P7    Input Change Interrupt Status
: PIOB-ISR_P8   %1 8 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P8    Input Change Interrupt Status
: PIOB-ISR_P9   %1 9 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P9    Input Change Interrupt Status
: PIOB-ISR_P10   %1 10 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P10    Input Change Interrupt Status
: PIOB-ISR_P11   %1 11 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P11    Input Change Interrupt Status
: PIOB-ISR_P12   %1 12 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P12    Input Change Interrupt Status
: PIOB-ISR_P13   %1 13 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P13    Input Change Interrupt Status
: PIOB-ISR_P14   %1 14 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P14    Input Change Interrupt Status
: PIOB-ISR_P15   %1 15 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P15    Input Change Interrupt Status
: PIOB-ISR_P16   %1 16 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P16    Input Change Interrupt Status
: PIOB-ISR_P17   %1 17 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P17    Input Change Interrupt Status
: PIOB-ISR_P18   %1 18 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P18    Input Change Interrupt Status
: PIOB-ISR_P19   %1 19 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P19    Input Change Interrupt Status
: PIOB-ISR_P20   %1 20 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P20    Input Change Interrupt Status
: PIOB-ISR_P21   %1 21 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P21    Input Change Interrupt Status
: PIOB-ISR_P22   %1 22 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P22    Input Change Interrupt Status
: PIOB-ISR_P23   %1 23 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P23    Input Change Interrupt Status
: PIOB-ISR_P24   %1 24 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P24    Input Change Interrupt Status
: PIOB-ISR_P25   %1 25 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P25    Input Change Interrupt Status
: PIOB-ISR_P26   %1 26 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P26    Input Change Interrupt Status
: PIOB-ISR_P27   %1 27 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P27    Input Change Interrupt Status
: PIOB-ISR_P28   %1 28 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P28    Input Change Interrupt Status
: PIOB-ISR_P29   %1 29 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P29    Input Change Interrupt Status
: PIOB-ISR_P30   %1 30 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P30    Input Change Interrupt Status
: PIOB-ISR_P31   %1 31 lshift PIOB-ISR bis! ;  \ PIOB-ISR_P31    Input Change Interrupt Status

\ PIOB-MDER (write-only)
: PIOB-MDER_P0   %1 0 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P0    Multi-drive Enable
: PIOB-MDER_P1   %1 1 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P1    Multi-drive Enable
: PIOB-MDER_P2   %1 2 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P2    Multi-drive Enable
: PIOB-MDER_P3   %1 3 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P3    Multi-drive Enable
: PIOB-MDER_P4   %1 4 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P4    Multi-drive Enable
: PIOB-MDER_P5   %1 5 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P5    Multi-drive Enable
: PIOB-MDER_P6   %1 6 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P6    Multi-drive Enable
: PIOB-MDER_P7   %1 7 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P7    Multi-drive Enable
: PIOB-MDER_P8   %1 8 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P8    Multi-drive Enable
: PIOB-MDER_P9   %1 9 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P9    Multi-drive Enable
: PIOB-MDER_P10   %1 10 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P10    Multi-drive Enable
: PIOB-MDER_P11   %1 11 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P11    Multi-drive Enable
: PIOB-MDER_P12   %1 12 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P12    Multi-drive Enable
: PIOB-MDER_P13   %1 13 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P13    Multi-drive Enable
: PIOB-MDER_P14   %1 14 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P14    Multi-drive Enable
: PIOB-MDER_P15   %1 15 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P15    Multi-drive Enable
: PIOB-MDER_P16   %1 16 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P16    Multi-drive Enable
: PIOB-MDER_P17   %1 17 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P17    Multi-drive Enable
: PIOB-MDER_P18   %1 18 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P18    Multi-drive Enable
: PIOB-MDER_P19   %1 19 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P19    Multi-drive Enable
: PIOB-MDER_P20   %1 20 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P20    Multi-drive Enable
: PIOB-MDER_P21   %1 21 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P21    Multi-drive Enable
: PIOB-MDER_P22   %1 22 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P22    Multi-drive Enable
: PIOB-MDER_P23   %1 23 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P23    Multi-drive Enable
: PIOB-MDER_P24   %1 24 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P24    Multi-drive Enable
: PIOB-MDER_P25   %1 25 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P25    Multi-drive Enable
: PIOB-MDER_P26   %1 26 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P26    Multi-drive Enable
: PIOB-MDER_P27   %1 27 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P27    Multi-drive Enable
: PIOB-MDER_P28   %1 28 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P28    Multi-drive Enable
: PIOB-MDER_P29   %1 29 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P29    Multi-drive Enable
: PIOB-MDER_P30   %1 30 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P30    Multi-drive Enable
: PIOB-MDER_P31   %1 31 lshift PIOB-MDER bis! ;  \ PIOB-MDER_P31    Multi-drive Enable

\ PIOB-MDDR (write-only)
: PIOB-MDDR_P0   %1 0 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P0    Multi-drive Disable
: PIOB-MDDR_P1   %1 1 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P1    Multi-drive Disable
: PIOB-MDDR_P2   %1 2 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P2    Multi-drive Disable
: PIOB-MDDR_P3   %1 3 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P3    Multi-drive Disable
: PIOB-MDDR_P4   %1 4 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P4    Multi-drive Disable
: PIOB-MDDR_P5   %1 5 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P5    Multi-drive Disable
: PIOB-MDDR_P6   %1 6 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P6    Multi-drive Disable
: PIOB-MDDR_P7   %1 7 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P7    Multi-drive Disable
: PIOB-MDDR_P8   %1 8 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P8    Multi-drive Disable
: PIOB-MDDR_P9   %1 9 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P9    Multi-drive Disable
: PIOB-MDDR_P10   %1 10 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P10    Multi-drive Disable
: PIOB-MDDR_P11   %1 11 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P11    Multi-drive Disable
: PIOB-MDDR_P12   %1 12 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P12    Multi-drive Disable
: PIOB-MDDR_P13   %1 13 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P13    Multi-drive Disable
: PIOB-MDDR_P14   %1 14 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P14    Multi-drive Disable
: PIOB-MDDR_P15   %1 15 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P15    Multi-drive Disable
: PIOB-MDDR_P16   %1 16 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P16    Multi-drive Disable
: PIOB-MDDR_P17   %1 17 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P17    Multi-drive Disable
: PIOB-MDDR_P18   %1 18 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P18    Multi-drive Disable
: PIOB-MDDR_P19   %1 19 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P19    Multi-drive Disable
: PIOB-MDDR_P20   %1 20 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P20    Multi-drive Disable
: PIOB-MDDR_P21   %1 21 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P21    Multi-drive Disable
: PIOB-MDDR_P22   %1 22 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P22    Multi-drive Disable
: PIOB-MDDR_P23   %1 23 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P23    Multi-drive Disable
: PIOB-MDDR_P24   %1 24 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P24    Multi-drive Disable
: PIOB-MDDR_P25   %1 25 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P25    Multi-drive Disable
: PIOB-MDDR_P26   %1 26 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P26    Multi-drive Disable
: PIOB-MDDR_P27   %1 27 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P27    Multi-drive Disable
: PIOB-MDDR_P28   %1 28 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P28    Multi-drive Disable
: PIOB-MDDR_P29   %1 29 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P29    Multi-drive Disable
: PIOB-MDDR_P30   %1 30 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P30    Multi-drive Disable
: PIOB-MDDR_P31   %1 31 lshift PIOB-MDDR bis! ;  \ PIOB-MDDR_P31    Multi-drive Disable

\ PIOB-MDSR (read-only)
: PIOB-MDSR_P0   %1 0 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P0    Multi-drive Status
: PIOB-MDSR_P1   %1 1 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P1    Multi-drive Status
: PIOB-MDSR_P2   %1 2 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P2    Multi-drive Status
: PIOB-MDSR_P3   %1 3 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P3    Multi-drive Status
: PIOB-MDSR_P4   %1 4 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P4    Multi-drive Status
: PIOB-MDSR_P5   %1 5 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P5    Multi-drive Status
: PIOB-MDSR_P6   %1 6 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P6    Multi-drive Status
: PIOB-MDSR_P7   %1 7 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P7    Multi-drive Status
: PIOB-MDSR_P8   %1 8 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P8    Multi-drive Status
: PIOB-MDSR_P9   %1 9 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P9    Multi-drive Status
: PIOB-MDSR_P10   %1 10 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P10    Multi-drive Status
: PIOB-MDSR_P11   %1 11 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P11    Multi-drive Status
: PIOB-MDSR_P12   %1 12 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P12    Multi-drive Status
: PIOB-MDSR_P13   %1 13 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P13    Multi-drive Status
: PIOB-MDSR_P14   %1 14 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P14    Multi-drive Status
: PIOB-MDSR_P15   %1 15 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P15    Multi-drive Status
: PIOB-MDSR_P16   %1 16 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P16    Multi-drive Status
: PIOB-MDSR_P17   %1 17 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P17    Multi-drive Status
: PIOB-MDSR_P18   %1 18 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P18    Multi-drive Status
: PIOB-MDSR_P19   %1 19 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P19    Multi-drive Status
: PIOB-MDSR_P20   %1 20 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P20    Multi-drive Status
: PIOB-MDSR_P21   %1 21 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P21    Multi-drive Status
: PIOB-MDSR_P22   %1 22 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P22    Multi-drive Status
: PIOB-MDSR_P23   %1 23 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P23    Multi-drive Status
: PIOB-MDSR_P24   %1 24 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P24    Multi-drive Status
: PIOB-MDSR_P25   %1 25 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P25    Multi-drive Status
: PIOB-MDSR_P26   %1 26 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P26    Multi-drive Status
: PIOB-MDSR_P27   %1 27 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P27    Multi-drive Status
: PIOB-MDSR_P28   %1 28 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P28    Multi-drive Status
: PIOB-MDSR_P29   %1 29 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P29    Multi-drive Status
: PIOB-MDSR_P30   %1 30 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P30    Multi-drive Status
: PIOB-MDSR_P31   %1 31 lshift PIOB-MDSR bis! ;  \ PIOB-MDSR_P31    Multi-drive Status

\ PIOB-PUDR (write-only)
: PIOB-PUDR_P0   %1 0 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P0    Pull-Up Disable
: PIOB-PUDR_P1   %1 1 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P1    Pull-Up Disable
: PIOB-PUDR_P2   %1 2 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P2    Pull-Up Disable
: PIOB-PUDR_P3   %1 3 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P3    Pull-Up Disable
: PIOB-PUDR_P4   %1 4 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P4    Pull-Up Disable
: PIOB-PUDR_P5   %1 5 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P5    Pull-Up Disable
: PIOB-PUDR_P6   %1 6 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P6    Pull-Up Disable
: PIOB-PUDR_P7   %1 7 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P7    Pull-Up Disable
: PIOB-PUDR_P8   %1 8 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P8    Pull-Up Disable
: PIOB-PUDR_P9   %1 9 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P9    Pull-Up Disable
: PIOB-PUDR_P10   %1 10 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P10    Pull-Up Disable
: PIOB-PUDR_P11   %1 11 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P11    Pull-Up Disable
: PIOB-PUDR_P12   %1 12 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P12    Pull-Up Disable
: PIOB-PUDR_P13   %1 13 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P13    Pull-Up Disable
: PIOB-PUDR_P14   %1 14 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P14    Pull-Up Disable
: PIOB-PUDR_P15   %1 15 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P15    Pull-Up Disable
: PIOB-PUDR_P16   %1 16 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P16    Pull-Up Disable
: PIOB-PUDR_P17   %1 17 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P17    Pull-Up Disable
: PIOB-PUDR_P18   %1 18 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P18    Pull-Up Disable
: PIOB-PUDR_P19   %1 19 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P19    Pull-Up Disable
: PIOB-PUDR_P20   %1 20 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P20    Pull-Up Disable
: PIOB-PUDR_P21   %1 21 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P21    Pull-Up Disable
: PIOB-PUDR_P22   %1 22 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P22    Pull-Up Disable
: PIOB-PUDR_P23   %1 23 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P23    Pull-Up Disable
: PIOB-PUDR_P24   %1 24 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P24    Pull-Up Disable
: PIOB-PUDR_P25   %1 25 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P25    Pull-Up Disable
: PIOB-PUDR_P26   %1 26 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P26    Pull-Up Disable
: PIOB-PUDR_P27   %1 27 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P27    Pull-Up Disable
: PIOB-PUDR_P28   %1 28 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P28    Pull-Up Disable
: PIOB-PUDR_P29   %1 29 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P29    Pull-Up Disable
: PIOB-PUDR_P30   %1 30 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P30    Pull-Up Disable
: PIOB-PUDR_P31   %1 31 lshift PIOB-PUDR bis! ;  \ PIOB-PUDR_P31    Pull-Up Disable

\ PIOB-PUER (write-only)
: PIOB-PUER_P0   %1 0 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P0    Pull-Up Enable
: PIOB-PUER_P1   %1 1 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P1    Pull-Up Enable
: PIOB-PUER_P2   %1 2 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P2    Pull-Up Enable
: PIOB-PUER_P3   %1 3 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P3    Pull-Up Enable
: PIOB-PUER_P4   %1 4 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P4    Pull-Up Enable
: PIOB-PUER_P5   %1 5 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P5    Pull-Up Enable
: PIOB-PUER_P6   %1 6 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P6    Pull-Up Enable
: PIOB-PUER_P7   %1 7 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P7    Pull-Up Enable
: PIOB-PUER_P8   %1 8 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P8    Pull-Up Enable
: PIOB-PUER_P9   %1 9 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P9    Pull-Up Enable
: PIOB-PUER_P10   %1 10 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P10    Pull-Up Enable
: PIOB-PUER_P11   %1 11 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P11    Pull-Up Enable
: PIOB-PUER_P12   %1 12 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P12    Pull-Up Enable
: PIOB-PUER_P13   %1 13 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P13    Pull-Up Enable
: PIOB-PUER_P14   %1 14 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P14    Pull-Up Enable
: PIOB-PUER_P15   %1 15 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P15    Pull-Up Enable
: PIOB-PUER_P16   %1 16 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P16    Pull-Up Enable
: PIOB-PUER_P17   %1 17 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P17    Pull-Up Enable
: PIOB-PUER_P18   %1 18 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P18    Pull-Up Enable
: PIOB-PUER_P19   %1 19 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P19    Pull-Up Enable
: PIOB-PUER_P20   %1 20 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P20    Pull-Up Enable
: PIOB-PUER_P21   %1 21 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P21    Pull-Up Enable
: PIOB-PUER_P22   %1 22 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P22    Pull-Up Enable
: PIOB-PUER_P23   %1 23 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P23    Pull-Up Enable
: PIOB-PUER_P24   %1 24 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P24    Pull-Up Enable
: PIOB-PUER_P25   %1 25 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P25    Pull-Up Enable
: PIOB-PUER_P26   %1 26 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P26    Pull-Up Enable
: PIOB-PUER_P27   %1 27 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P27    Pull-Up Enable
: PIOB-PUER_P28   %1 28 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P28    Pull-Up Enable
: PIOB-PUER_P29   %1 29 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P29    Pull-Up Enable
: PIOB-PUER_P30   %1 30 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P30    Pull-Up Enable
: PIOB-PUER_P31   %1 31 lshift PIOB-PUER bis! ;  \ PIOB-PUER_P31    Pull-Up Enable

\ PIOB-PUSR (read-only)
: PIOB-PUSR_P0   %1 0 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P0    Pull-Up Status
: PIOB-PUSR_P1   %1 1 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P1    Pull-Up Status
: PIOB-PUSR_P2   %1 2 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P2    Pull-Up Status
: PIOB-PUSR_P3   %1 3 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P3    Pull-Up Status
: PIOB-PUSR_P4   %1 4 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P4    Pull-Up Status
: PIOB-PUSR_P5   %1 5 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P5    Pull-Up Status
: PIOB-PUSR_P6   %1 6 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P6    Pull-Up Status
: PIOB-PUSR_P7   %1 7 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P7    Pull-Up Status
: PIOB-PUSR_P8   %1 8 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P8    Pull-Up Status
: PIOB-PUSR_P9   %1 9 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P9    Pull-Up Status
: PIOB-PUSR_P10   %1 10 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P10    Pull-Up Status
: PIOB-PUSR_P11   %1 11 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P11    Pull-Up Status
: PIOB-PUSR_P12   %1 12 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P12    Pull-Up Status
: PIOB-PUSR_P13   %1 13 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P13    Pull-Up Status
: PIOB-PUSR_P14   %1 14 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P14    Pull-Up Status
: PIOB-PUSR_P15   %1 15 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P15    Pull-Up Status
: PIOB-PUSR_P16   %1 16 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P16    Pull-Up Status
: PIOB-PUSR_P17   %1 17 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P17    Pull-Up Status
: PIOB-PUSR_P18   %1 18 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P18    Pull-Up Status
: PIOB-PUSR_P19   %1 19 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P19    Pull-Up Status
: PIOB-PUSR_P20   %1 20 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P20    Pull-Up Status
: PIOB-PUSR_P21   %1 21 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P21    Pull-Up Status
: PIOB-PUSR_P22   %1 22 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P22    Pull-Up Status
: PIOB-PUSR_P23   %1 23 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P23    Pull-Up Status
: PIOB-PUSR_P24   %1 24 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P24    Pull-Up Status
: PIOB-PUSR_P25   %1 25 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P25    Pull-Up Status
: PIOB-PUSR_P26   %1 26 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P26    Pull-Up Status
: PIOB-PUSR_P27   %1 27 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P27    Pull-Up Status
: PIOB-PUSR_P28   %1 28 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P28    Pull-Up Status
: PIOB-PUSR_P29   %1 29 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P29    Pull-Up Status
: PIOB-PUSR_P30   %1 30 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P30    Pull-Up Status
: PIOB-PUSR_P31   %1 31 lshift PIOB-PUSR bis! ;  \ PIOB-PUSR_P31    Pull-Up Status

\ PIOB-ABCDSR[%s] ()
: PIOB-ABCDSR[%s]_P0   %1 0 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P0    Peripheral Select
: PIOB-ABCDSR[%s]_P1   %1 1 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P1    Peripheral Select
: PIOB-ABCDSR[%s]_P2   %1 2 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P2    Peripheral Select
: PIOB-ABCDSR[%s]_P3   %1 3 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P3    Peripheral Select
: PIOB-ABCDSR[%s]_P4   %1 4 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P4    Peripheral Select
: PIOB-ABCDSR[%s]_P5   %1 5 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P5    Peripheral Select
: PIOB-ABCDSR[%s]_P6   %1 6 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P6    Peripheral Select
: PIOB-ABCDSR[%s]_P7   %1 7 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P7    Peripheral Select
: PIOB-ABCDSR[%s]_P8   %1 8 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P8    Peripheral Select
: PIOB-ABCDSR[%s]_P9   %1 9 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P9    Peripheral Select
: PIOB-ABCDSR[%s]_P10   %1 10 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P10    Peripheral Select
: PIOB-ABCDSR[%s]_P11   %1 11 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P11    Peripheral Select
: PIOB-ABCDSR[%s]_P12   %1 12 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P12    Peripheral Select
: PIOB-ABCDSR[%s]_P13   %1 13 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P13    Peripheral Select
: PIOB-ABCDSR[%s]_P14   %1 14 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P14    Peripheral Select
: PIOB-ABCDSR[%s]_P15   %1 15 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P15    Peripheral Select
: PIOB-ABCDSR[%s]_P16   %1 16 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P16    Peripheral Select
: PIOB-ABCDSR[%s]_P17   %1 17 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P17    Peripheral Select
: PIOB-ABCDSR[%s]_P18   %1 18 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P18    Peripheral Select
: PIOB-ABCDSR[%s]_P19   %1 19 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P19    Peripheral Select
: PIOB-ABCDSR[%s]_P20   %1 20 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P20    Peripheral Select
: PIOB-ABCDSR[%s]_P21   %1 21 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P21    Peripheral Select
: PIOB-ABCDSR[%s]_P22   %1 22 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P22    Peripheral Select
: PIOB-ABCDSR[%s]_P23   %1 23 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P23    Peripheral Select
: PIOB-ABCDSR[%s]_P24   %1 24 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P24    Peripheral Select
: PIOB-ABCDSR[%s]_P25   %1 25 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P25    Peripheral Select
: PIOB-ABCDSR[%s]_P26   %1 26 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P26    Peripheral Select
: PIOB-ABCDSR[%s]_P27   %1 27 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P27    Peripheral Select
: PIOB-ABCDSR[%s]_P28   %1 28 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P28    Peripheral Select
: PIOB-ABCDSR[%s]_P29   %1 29 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P29    Peripheral Select
: PIOB-ABCDSR[%s]_P30   %1 30 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P30    Peripheral Select
: PIOB-ABCDSR[%s]_P31   %1 31 lshift PIOB-ABCDSR[%s] bis! ;  \ PIOB-ABCDSR[%s]_P31    Peripheral Select

\ PIOB-IFSCDR (write-only)
: PIOB-IFSCDR_P0   %1 0 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P0    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P1   %1 1 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P1    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P2   %1 2 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P2    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P3   %1 3 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P3    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P4   %1 4 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P4    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P5   %1 5 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P5    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P6   %1 6 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P6    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P7   %1 7 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P7    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P8   %1 8 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P8    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P9   %1 9 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P9    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P10   %1 10 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P10    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P11   %1 11 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P11    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P12   %1 12 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P12    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P13   %1 13 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P13    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P14   %1 14 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P14    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P15   %1 15 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P15    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P16   %1 16 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P16    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P17   %1 17 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P17    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P18   %1 18 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P18    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P19   %1 19 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P19    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P20   %1 20 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P20    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P21   %1 21 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P21    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P22   %1 22 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P22    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P23   %1 23 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P23    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P24   %1 24 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P24    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P25   %1 25 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P25    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P26   %1 26 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P26    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P27   %1 27 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P27    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P28   %1 28 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P28    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P29   %1 29 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P29    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P30   %1 30 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P30    Peripheral Clock Glitch Filtering Select
: PIOB-IFSCDR_P31   %1 31 lshift PIOB-IFSCDR bis! ;  \ PIOB-IFSCDR_P31    Peripheral Clock Glitch Filtering Select

\ PIOB-IFSCER (write-only)
: PIOB-IFSCER_P0   %1 0 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P0    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P1   %1 1 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P1    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P2   %1 2 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P2    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P3   %1 3 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P3    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P4   %1 4 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P4    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P5   %1 5 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P5    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P6   %1 6 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P6    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P7   %1 7 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P7    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P8   %1 8 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P8    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P9   %1 9 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P9    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P10   %1 10 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P10    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P11   %1 11 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P11    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P12   %1 12 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P12    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P13   %1 13 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P13    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P14   %1 14 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P14    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P15   %1 15 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P15    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P16   %1 16 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P16    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P17   %1 17 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P17    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P18   %1 18 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P18    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P19   %1 19 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P19    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P20   %1 20 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P20    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P21   %1 21 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P21    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P22   %1 22 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P22    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P23   %1 23 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P23    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P24   %1 24 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P24    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P25   %1 25 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P25    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P26   %1 26 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P26    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P27   %1 27 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P27    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P28   %1 28 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P28    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P29   %1 29 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P29    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P30   %1 30 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P30    Slow Clock Debouncing Filtering Select
: PIOB-IFSCER_P31   %1 31 lshift PIOB-IFSCER bis! ;  \ PIOB-IFSCER_P31    Slow Clock Debouncing Filtering Select

\ PIOB-IFSCSR (read-only)
: PIOB-IFSCSR_P0   %1 0 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P0    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P1   %1 1 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P1    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P2   %1 2 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P2    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P3   %1 3 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P3    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P4   %1 4 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P4    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P5   %1 5 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P5    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P6   %1 6 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P6    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P7   %1 7 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P7    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P8   %1 8 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P8    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P9   %1 9 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P9    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P10   %1 10 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P10    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P11   %1 11 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P11    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P12   %1 12 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P12    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P13   %1 13 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P13    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P14   %1 14 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P14    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P15   %1 15 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P15    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P16   %1 16 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P16    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P17   %1 17 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P17    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P18   %1 18 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P18    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P19   %1 19 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P19    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P20   %1 20 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P20    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P21   %1 21 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P21    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P22   %1 22 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P22    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P23   %1 23 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P23    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P24   %1 24 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P24    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P25   %1 25 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P25    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P26   %1 26 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P26    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P27   %1 27 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P27    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P28   %1 28 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P28    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P29   %1 29 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P29    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P30   %1 30 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P30    Glitch or Debouncing Filter Selection Status
: PIOB-IFSCSR_P31   %1 31 lshift PIOB-IFSCSR bis! ;  \ PIOB-IFSCSR_P31    Glitch or Debouncing Filter Selection Status

\ PIOB-SCDR ()
: PIOB-SCDR_DIV   ( %XXXXXXXXXXXXXX -- ) 0 lshift PIOB-SCDR bis! ;  \ PIOB-SCDR_DIV    Slow Clock Divider Selection for Debouncing

\ PIOB-PPDDR (write-only)
: PIOB-PPDDR_P0   %1 0 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P0    Pull-Down Disable
: PIOB-PPDDR_P1   %1 1 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P1    Pull-Down Disable
: PIOB-PPDDR_P2   %1 2 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P2    Pull-Down Disable
: PIOB-PPDDR_P3   %1 3 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P3    Pull-Down Disable
: PIOB-PPDDR_P4   %1 4 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P4    Pull-Down Disable
: PIOB-PPDDR_P5   %1 5 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P5    Pull-Down Disable
: PIOB-PPDDR_P6   %1 6 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P6    Pull-Down Disable
: PIOB-PPDDR_P7   %1 7 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P7    Pull-Down Disable
: PIOB-PPDDR_P8   %1 8 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P8    Pull-Down Disable
: PIOB-PPDDR_P9   %1 9 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P9    Pull-Down Disable
: PIOB-PPDDR_P10   %1 10 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P10    Pull-Down Disable
: PIOB-PPDDR_P11   %1 11 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P11    Pull-Down Disable
: PIOB-PPDDR_P12   %1 12 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P12    Pull-Down Disable
: PIOB-PPDDR_P13   %1 13 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P13    Pull-Down Disable
: PIOB-PPDDR_P14   %1 14 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P14    Pull-Down Disable
: PIOB-PPDDR_P15   %1 15 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P15    Pull-Down Disable
: PIOB-PPDDR_P16   %1 16 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P16    Pull-Down Disable
: PIOB-PPDDR_P17   %1 17 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P17    Pull-Down Disable
: PIOB-PPDDR_P18   %1 18 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P18    Pull-Down Disable
: PIOB-PPDDR_P19   %1 19 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P19    Pull-Down Disable
: PIOB-PPDDR_P20   %1 20 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P20    Pull-Down Disable
: PIOB-PPDDR_P21   %1 21 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P21    Pull-Down Disable
: PIOB-PPDDR_P22   %1 22 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P22    Pull-Down Disable
: PIOB-PPDDR_P23   %1 23 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P23    Pull-Down Disable
: PIOB-PPDDR_P24   %1 24 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P24    Pull-Down Disable
: PIOB-PPDDR_P25   %1 25 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P25    Pull-Down Disable
: PIOB-PPDDR_P26   %1 26 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P26    Pull-Down Disable
: PIOB-PPDDR_P27   %1 27 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P27    Pull-Down Disable
: PIOB-PPDDR_P28   %1 28 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P28    Pull-Down Disable
: PIOB-PPDDR_P29   %1 29 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P29    Pull-Down Disable
: PIOB-PPDDR_P30   %1 30 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P30    Pull-Down Disable
: PIOB-PPDDR_P31   %1 31 lshift PIOB-PPDDR bis! ;  \ PIOB-PPDDR_P31    Pull-Down Disable

\ PIOB-PPDER (write-only)
: PIOB-PPDER_P0   %1 0 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P0    Pull-Down Enable
: PIOB-PPDER_P1   %1 1 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P1    Pull-Down Enable
: PIOB-PPDER_P2   %1 2 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P2    Pull-Down Enable
: PIOB-PPDER_P3   %1 3 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P3    Pull-Down Enable
: PIOB-PPDER_P4   %1 4 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P4    Pull-Down Enable
: PIOB-PPDER_P5   %1 5 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P5    Pull-Down Enable
: PIOB-PPDER_P6   %1 6 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P6    Pull-Down Enable
: PIOB-PPDER_P7   %1 7 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P7    Pull-Down Enable
: PIOB-PPDER_P8   %1 8 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P8    Pull-Down Enable
: PIOB-PPDER_P9   %1 9 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P9    Pull-Down Enable
: PIOB-PPDER_P10   %1 10 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P10    Pull-Down Enable
: PIOB-PPDER_P11   %1 11 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P11    Pull-Down Enable
: PIOB-PPDER_P12   %1 12 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P12    Pull-Down Enable
: PIOB-PPDER_P13   %1 13 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P13    Pull-Down Enable
: PIOB-PPDER_P14   %1 14 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P14    Pull-Down Enable
: PIOB-PPDER_P15   %1 15 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P15    Pull-Down Enable
: PIOB-PPDER_P16   %1 16 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P16    Pull-Down Enable
: PIOB-PPDER_P17   %1 17 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P17    Pull-Down Enable
: PIOB-PPDER_P18   %1 18 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P18    Pull-Down Enable
: PIOB-PPDER_P19   %1 19 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P19    Pull-Down Enable
: PIOB-PPDER_P20   %1 20 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P20    Pull-Down Enable
: PIOB-PPDER_P21   %1 21 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P21    Pull-Down Enable
: PIOB-PPDER_P22   %1 22 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P22    Pull-Down Enable
: PIOB-PPDER_P23   %1 23 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P23    Pull-Down Enable
: PIOB-PPDER_P24   %1 24 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P24    Pull-Down Enable
: PIOB-PPDER_P25   %1 25 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P25    Pull-Down Enable
: PIOB-PPDER_P26   %1 26 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P26    Pull-Down Enable
: PIOB-PPDER_P27   %1 27 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P27    Pull-Down Enable
: PIOB-PPDER_P28   %1 28 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P28    Pull-Down Enable
: PIOB-PPDER_P29   %1 29 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P29    Pull-Down Enable
: PIOB-PPDER_P30   %1 30 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P30    Pull-Down Enable
: PIOB-PPDER_P31   %1 31 lshift PIOB-PPDER bis! ;  \ PIOB-PPDER_P31    Pull-Down Enable

\ PIOB-PPDSR (read-only)
: PIOB-PPDSR_P0   %1 0 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P0    Pull-Down Status
: PIOB-PPDSR_P1   %1 1 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P1    Pull-Down Status
: PIOB-PPDSR_P2   %1 2 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P2    Pull-Down Status
: PIOB-PPDSR_P3   %1 3 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P3    Pull-Down Status
: PIOB-PPDSR_P4   %1 4 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P4    Pull-Down Status
: PIOB-PPDSR_P5   %1 5 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P5    Pull-Down Status
: PIOB-PPDSR_P6   %1 6 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P6    Pull-Down Status
: PIOB-PPDSR_P7   %1 7 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P7    Pull-Down Status
: PIOB-PPDSR_P8   %1 8 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P8    Pull-Down Status
: PIOB-PPDSR_P9   %1 9 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P9    Pull-Down Status
: PIOB-PPDSR_P10   %1 10 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P10    Pull-Down Status
: PIOB-PPDSR_P11   %1 11 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P11    Pull-Down Status
: PIOB-PPDSR_P12   %1 12 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P12    Pull-Down Status
: PIOB-PPDSR_P13   %1 13 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P13    Pull-Down Status
: PIOB-PPDSR_P14   %1 14 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P14    Pull-Down Status
: PIOB-PPDSR_P15   %1 15 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P15    Pull-Down Status
: PIOB-PPDSR_P16   %1 16 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P16    Pull-Down Status
: PIOB-PPDSR_P17   %1 17 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P17    Pull-Down Status
: PIOB-PPDSR_P18   %1 18 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P18    Pull-Down Status
: PIOB-PPDSR_P19   %1 19 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P19    Pull-Down Status
: PIOB-PPDSR_P20   %1 20 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P20    Pull-Down Status
: PIOB-PPDSR_P21   %1 21 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P21    Pull-Down Status
: PIOB-PPDSR_P22   %1 22 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P22    Pull-Down Status
: PIOB-PPDSR_P23   %1 23 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P23    Pull-Down Status
: PIOB-PPDSR_P24   %1 24 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P24    Pull-Down Status
: PIOB-PPDSR_P25   %1 25 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P25    Pull-Down Status
: PIOB-PPDSR_P26   %1 26 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P26    Pull-Down Status
: PIOB-PPDSR_P27   %1 27 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P27    Pull-Down Status
: PIOB-PPDSR_P28   %1 28 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P28    Pull-Down Status
: PIOB-PPDSR_P29   %1 29 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P29    Pull-Down Status
: PIOB-PPDSR_P30   %1 30 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P30    Pull-Down Status
: PIOB-PPDSR_P31   %1 31 lshift PIOB-PPDSR bis! ;  \ PIOB-PPDSR_P31    Pull-Down Status

\ PIOB-OWER (write-only)
: PIOB-OWER_P0   %1 0 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P0    Output Write Enable
: PIOB-OWER_P1   %1 1 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P1    Output Write Enable
: PIOB-OWER_P2   %1 2 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P2    Output Write Enable
: PIOB-OWER_P3   %1 3 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P3    Output Write Enable
: PIOB-OWER_P4   %1 4 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P4    Output Write Enable
: PIOB-OWER_P5   %1 5 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P5    Output Write Enable
: PIOB-OWER_P6   %1 6 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P6    Output Write Enable
: PIOB-OWER_P7   %1 7 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P7    Output Write Enable
: PIOB-OWER_P8   %1 8 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P8    Output Write Enable
: PIOB-OWER_P9   %1 9 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P9    Output Write Enable
: PIOB-OWER_P10   %1 10 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P10    Output Write Enable
: PIOB-OWER_P11   %1 11 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P11    Output Write Enable
: PIOB-OWER_P12   %1 12 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P12    Output Write Enable
: PIOB-OWER_P13   %1 13 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P13    Output Write Enable
: PIOB-OWER_P14   %1 14 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P14    Output Write Enable
: PIOB-OWER_P15   %1 15 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P15    Output Write Enable
: PIOB-OWER_P16   %1 16 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P16    Output Write Enable
: PIOB-OWER_P17   %1 17 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P17    Output Write Enable
: PIOB-OWER_P18   %1 18 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P18    Output Write Enable
: PIOB-OWER_P19   %1 19 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P19    Output Write Enable
: PIOB-OWER_P20   %1 20 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P20    Output Write Enable
: PIOB-OWER_P21   %1 21 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P21    Output Write Enable
: PIOB-OWER_P22   %1 22 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P22    Output Write Enable
: PIOB-OWER_P23   %1 23 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P23    Output Write Enable
: PIOB-OWER_P24   %1 24 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P24    Output Write Enable
: PIOB-OWER_P25   %1 25 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P25    Output Write Enable
: PIOB-OWER_P26   %1 26 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P26    Output Write Enable
: PIOB-OWER_P27   %1 27 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P27    Output Write Enable
: PIOB-OWER_P28   %1 28 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P28    Output Write Enable
: PIOB-OWER_P29   %1 29 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P29    Output Write Enable
: PIOB-OWER_P30   %1 30 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P30    Output Write Enable
: PIOB-OWER_P31   %1 31 lshift PIOB-OWER bis! ;  \ PIOB-OWER_P31    Output Write Enable

\ PIOB-OWDR (write-only)
: PIOB-OWDR_P0   %1 0 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P0    Output Write Disable
: PIOB-OWDR_P1   %1 1 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P1    Output Write Disable
: PIOB-OWDR_P2   %1 2 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P2    Output Write Disable
: PIOB-OWDR_P3   %1 3 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P3    Output Write Disable
: PIOB-OWDR_P4   %1 4 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P4    Output Write Disable
: PIOB-OWDR_P5   %1 5 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P5    Output Write Disable
: PIOB-OWDR_P6   %1 6 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P6    Output Write Disable
: PIOB-OWDR_P7   %1 7 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P7    Output Write Disable
: PIOB-OWDR_P8   %1 8 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P8    Output Write Disable
: PIOB-OWDR_P9   %1 9 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P9    Output Write Disable
: PIOB-OWDR_P10   %1 10 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P10    Output Write Disable
: PIOB-OWDR_P11   %1 11 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P11    Output Write Disable
: PIOB-OWDR_P12   %1 12 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P12    Output Write Disable
: PIOB-OWDR_P13   %1 13 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P13    Output Write Disable
: PIOB-OWDR_P14   %1 14 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P14    Output Write Disable
: PIOB-OWDR_P15   %1 15 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P15    Output Write Disable
: PIOB-OWDR_P16   %1 16 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P16    Output Write Disable
: PIOB-OWDR_P17   %1 17 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P17    Output Write Disable
: PIOB-OWDR_P18   %1 18 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P18    Output Write Disable
: PIOB-OWDR_P19   %1 19 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P19    Output Write Disable
: PIOB-OWDR_P20   %1 20 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P20    Output Write Disable
: PIOB-OWDR_P21   %1 21 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P21    Output Write Disable
: PIOB-OWDR_P22   %1 22 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P22    Output Write Disable
: PIOB-OWDR_P23   %1 23 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P23    Output Write Disable
: PIOB-OWDR_P24   %1 24 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P24    Output Write Disable
: PIOB-OWDR_P25   %1 25 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P25    Output Write Disable
: PIOB-OWDR_P26   %1 26 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P26    Output Write Disable
: PIOB-OWDR_P27   %1 27 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P27    Output Write Disable
: PIOB-OWDR_P28   %1 28 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P28    Output Write Disable
: PIOB-OWDR_P29   %1 29 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P29    Output Write Disable
: PIOB-OWDR_P30   %1 30 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P30    Output Write Disable
: PIOB-OWDR_P31   %1 31 lshift PIOB-OWDR bis! ;  \ PIOB-OWDR_P31    Output Write Disable

\ PIOB-OWSR (read-only)
: PIOB-OWSR_P0   %1 0 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P0    Output Write Status
: PIOB-OWSR_P1   %1 1 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P1    Output Write Status
: PIOB-OWSR_P2   %1 2 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P2    Output Write Status
: PIOB-OWSR_P3   %1 3 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P3    Output Write Status
: PIOB-OWSR_P4   %1 4 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P4    Output Write Status
: PIOB-OWSR_P5   %1 5 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P5    Output Write Status
: PIOB-OWSR_P6   %1 6 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P6    Output Write Status
: PIOB-OWSR_P7   %1 7 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P7    Output Write Status
: PIOB-OWSR_P8   %1 8 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P8    Output Write Status
: PIOB-OWSR_P9   %1 9 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P9    Output Write Status
: PIOB-OWSR_P10   %1 10 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P10    Output Write Status
: PIOB-OWSR_P11   %1 11 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P11    Output Write Status
: PIOB-OWSR_P12   %1 12 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P12    Output Write Status
: PIOB-OWSR_P13   %1 13 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P13    Output Write Status
: PIOB-OWSR_P14   %1 14 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P14    Output Write Status
: PIOB-OWSR_P15   %1 15 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P15    Output Write Status
: PIOB-OWSR_P16   %1 16 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P16    Output Write Status
: PIOB-OWSR_P17   %1 17 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P17    Output Write Status
: PIOB-OWSR_P18   %1 18 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P18    Output Write Status
: PIOB-OWSR_P19   %1 19 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P19    Output Write Status
: PIOB-OWSR_P20   %1 20 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P20    Output Write Status
: PIOB-OWSR_P21   %1 21 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P21    Output Write Status
: PIOB-OWSR_P22   %1 22 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P22    Output Write Status
: PIOB-OWSR_P23   %1 23 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P23    Output Write Status
: PIOB-OWSR_P24   %1 24 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P24    Output Write Status
: PIOB-OWSR_P25   %1 25 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P25    Output Write Status
: PIOB-OWSR_P26   %1 26 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P26    Output Write Status
: PIOB-OWSR_P27   %1 27 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P27    Output Write Status
: PIOB-OWSR_P28   %1 28 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P28    Output Write Status
: PIOB-OWSR_P29   %1 29 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P29    Output Write Status
: PIOB-OWSR_P30   %1 30 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P30    Output Write Status
: PIOB-OWSR_P31   %1 31 lshift PIOB-OWSR bis! ;  \ PIOB-OWSR_P31    Output Write Status

\ PIOB-AIMER (write-only)
: PIOB-AIMER_P0   %1 0 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P0    Additional Interrupt Modes Enable
: PIOB-AIMER_P1   %1 1 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P1    Additional Interrupt Modes Enable
: PIOB-AIMER_P2   %1 2 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P2    Additional Interrupt Modes Enable
: PIOB-AIMER_P3   %1 3 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P3    Additional Interrupt Modes Enable
: PIOB-AIMER_P4   %1 4 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P4    Additional Interrupt Modes Enable
: PIOB-AIMER_P5   %1 5 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P5    Additional Interrupt Modes Enable
: PIOB-AIMER_P6   %1 6 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P6    Additional Interrupt Modes Enable
: PIOB-AIMER_P7   %1 7 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P7    Additional Interrupt Modes Enable
: PIOB-AIMER_P8   %1 8 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P8    Additional Interrupt Modes Enable
: PIOB-AIMER_P9   %1 9 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P9    Additional Interrupt Modes Enable
: PIOB-AIMER_P10   %1 10 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P10    Additional Interrupt Modes Enable
: PIOB-AIMER_P11   %1 11 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P11    Additional Interrupt Modes Enable
: PIOB-AIMER_P12   %1 12 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P12    Additional Interrupt Modes Enable
: PIOB-AIMER_P13   %1 13 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P13    Additional Interrupt Modes Enable
: PIOB-AIMER_P14   %1 14 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P14    Additional Interrupt Modes Enable
: PIOB-AIMER_P15   %1 15 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P15    Additional Interrupt Modes Enable
: PIOB-AIMER_P16   %1 16 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P16    Additional Interrupt Modes Enable
: PIOB-AIMER_P17   %1 17 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P17    Additional Interrupt Modes Enable
: PIOB-AIMER_P18   %1 18 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P18    Additional Interrupt Modes Enable
: PIOB-AIMER_P19   %1 19 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P19    Additional Interrupt Modes Enable
: PIOB-AIMER_P20   %1 20 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P20    Additional Interrupt Modes Enable
: PIOB-AIMER_P21   %1 21 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P21    Additional Interrupt Modes Enable
: PIOB-AIMER_P22   %1 22 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P22    Additional Interrupt Modes Enable
: PIOB-AIMER_P23   %1 23 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P23    Additional Interrupt Modes Enable
: PIOB-AIMER_P24   %1 24 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P24    Additional Interrupt Modes Enable
: PIOB-AIMER_P25   %1 25 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P25    Additional Interrupt Modes Enable
: PIOB-AIMER_P26   %1 26 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P26    Additional Interrupt Modes Enable
: PIOB-AIMER_P27   %1 27 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P27    Additional Interrupt Modes Enable
: PIOB-AIMER_P28   %1 28 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P28    Additional Interrupt Modes Enable
: PIOB-AIMER_P29   %1 29 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P29    Additional Interrupt Modes Enable
: PIOB-AIMER_P30   %1 30 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P30    Additional Interrupt Modes Enable
: PIOB-AIMER_P31   %1 31 lshift PIOB-AIMER bis! ;  \ PIOB-AIMER_P31    Additional Interrupt Modes Enable

\ PIOB-AIMDR (write-only)
: PIOB-AIMDR_P0   %1 0 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P0    Additional Interrupt Modes Disable
: PIOB-AIMDR_P1   %1 1 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P1    Additional Interrupt Modes Disable
: PIOB-AIMDR_P2   %1 2 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P2    Additional Interrupt Modes Disable
: PIOB-AIMDR_P3   %1 3 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P3    Additional Interrupt Modes Disable
: PIOB-AIMDR_P4   %1 4 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P4    Additional Interrupt Modes Disable
: PIOB-AIMDR_P5   %1 5 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P5    Additional Interrupt Modes Disable
: PIOB-AIMDR_P6   %1 6 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P6    Additional Interrupt Modes Disable
: PIOB-AIMDR_P7   %1 7 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P7    Additional Interrupt Modes Disable
: PIOB-AIMDR_P8   %1 8 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P8    Additional Interrupt Modes Disable
: PIOB-AIMDR_P9   %1 9 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P9    Additional Interrupt Modes Disable
: PIOB-AIMDR_P10   %1 10 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P10    Additional Interrupt Modes Disable
: PIOB-AIMDR_P11   %1 11 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P11    Additional Interrupt Modes Disable
: PIOB-AIMDR_P12   %1 12 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P12    Additional Interrupt Modes Disable
: PIOB-AIMDR_P13   %1 13 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P13    Additional Interrupt Modes Disable
: PIOB-AIMDR_P14   %1 14 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P14    Additional Interrupt Modes Disable
: PIOB-AIMDR_P15   %1 15 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P15    Additional Interrupt Modes Disable
: PIOB-AIMDR_P16   %1 16 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P16    Additional Interrupt Modes Disable
: PIOB-AIMDR_P17   %1 17 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P17    Additional Interrupt Modes Disable
: PIOB-AIMDR_P18   %1 18 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P18    Additional Interrupt Modes Disable
: PIOB-AIMDR_P19   %1 19 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P19    Additional Interrupt Modes Disable
: PIOB-AIMDR_P20   %1 20 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P20    Additional Interrupt Modes Disable
: PIOB-AIMDR_P21   %1 21 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P21    Additional Interrupt Modes Disable
: PIOB-AIMDR_P22   %1 22 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P22    Additional Interrupt Modes Disable
: PIOB-AIMDR_P23   %1 23 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P23    Additional Interrupt Modes Disable
: PIOB-AIMDR_P24   %1 24 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P24    Additional Interrupt Modes Disable
: PIOB-AIMDR_P25   %1 25 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P25    Additional Interrupt Modes Disable
: PIOB-AIMDR_P26   %1 26 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P26    Additional Interrupt Modes Disable
: PIOB-AIMDR_P27   %1 27 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P27    Additional Interrupt Modes Disable
: PIOB-AIMDR_P28   %1 28 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P28    Additional Interrupt Modes Disable
: PIOB-AIMDR_P29   %1 29 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P29    Additional Interrupt Modes Disable
: PIOB-AIMDR_P30   %1 30 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P30    Additional Interrupt Modes Disable
: PIOB-AIMDR_P31   %1 31 lshift PIOB-AIMDR bis! ;  \ PIOB-AIMDR_P31    Additional Interrupt Modes Disable

\ PIOB-AIMMR (read-only)
: PIOB-AIMMR_P0   %1 0 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P0    IO Line Index
: PIOB-AIMMR_P1   %1 1 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P1    IO Line Index
: PIOB-AIMMR_P2   %1 2 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P2    IO Line Index
: PIOB-AIMMR_P3   %1 3 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P3    IO Line Index
: PIOB-AIMMR_P4   %1 4 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P4    IO Line Index
: PIOB-AIMMR_P5   %1 5 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P5    IO Line Index
: PIOB-AIMMR_P6   %1 6 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P6    IO Line Index
: PIOB-AIMMR_P7   %1 7 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P7    IO Line Index
: PIOB-AIMMR_P8   %1 8 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P8    IO Line Index
: PIOB-AIMMR_P9   %1 9 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P9    IO Line Index
: PIOB-AIMMR_P10   %1 10 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P10    IO Line Index
: PIOB-AIMMR_P11   %1 11 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P11    IO Line Index
: PIOB-AIMMR_P12   %1 12 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P12    IO Line Index
: PIOB-AIMMR_P13   %1 13 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P13    IO Line Index
: PIOB-AIMMR_P14   %1 14 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P14    IO Line Index
: PIOB-AIMMR_P15   %1 15 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P15    IO Line Index
: PIOB-AIMMR_P16   %1 16 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P16    IO Line Index
: PIOB-AIMMR_P17   %1 17 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P17    IO Line Index
: PIOB-AIMMR_P18   %1 18 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P18    IO Line Index
: PIOB-AIMMR_P19   %1 19 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P19    IO Line Index
: PIOB-AIMMR_P20   %1 20 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P20    IO Line Index
: PIOB-AIMMR_P21   %1 21 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P21    IO Line Index
: PIOB-AIMMR_P22   %1 22 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P22    IO Line Index
: PIOB-AIMMR_P23   %1 23 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P23    IO Line Index
: PIOB-AIMMR_P24   %1 24 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P24    IO Line Index
: PIOB-AIMMR_P25   %1 25 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P25    IO Line Index
: PIOB-AIMMR_P26   %1 26 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P26    IO Line Index
: PIOB-AIMMR_P27   %1 27 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P27    IO Line Index
: PIOB-AIMMR_P28   %1 28 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P28    IO Line Index
: PIOB-AIMMR_P29   %1 29 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P29    IO Line Index
: PIOB-AIMMR_P30   %1 30 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P30    IO Line Index
: PIOB-AIMMR_P31   %1 31 lshift PIOB-AIMMR bis! ;  \ PIOB-AIMMR_P31    IO Line Index

\ PIOB-ESR (write-only)
: PIOB-ESR_P0   %1 0 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P0    Edge Interrupt Selection
: PIOB-ESR_P1   %1 1 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P1    Edge Interrupt Selection
: PIOB-ESR_P2   %1 2 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P2    Edge Interrupt Selection
: PIOB-ESR_P3   %1 3 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P3    Edge Interrupt Selection
: PIOB-ESR_P4   %1 4 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P4    Edge Interrupt Selection
: PIOB-ESR_P5   %1 5 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P5    Edge Interrupt Selection
: PIOB-ESR_P6   %1 6 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P6    Edge Interrupt Selection
: PIOB-ESR_P7   %1 7 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P7    Edge Interrupt Selection
: PIOB-ESR_P8   %1 8 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P8    Edge Interrupt Selection
: PIOB-ESR_P9   %1 9 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P9    Edge Interrupt Selection
: PIOB-ESR_P10   %1 10 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P10    Edge Interrupt Selection
: PIOB-ESR_P11   %1 11 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P11    Edge Interrupt Selection
: PIOB-ESR_P12   %1 12 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P12    Edge Interrupt Selection
: PIOB-ESR_P13   %1 13 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P13    Edge Interrupt Selection
: PIOB-ESR_P14   %1 14 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P14    Edge Interrupt Selection
: PIOB-ESR_P15   %1 15 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P15    Edge Interrupt Selection
: PIOB-ESR_P16   %1 16 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P16    Edge Interrupt Selection
: PIOB-ESR_P17   %1 17 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P17    Edge Interrupt Selection
: PIOB-ESR_P18   %1 18 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P18    Edge Interrupt Selection
: PIOB-ESR_P19   %1 19 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P19    Edge Interrupt Selection
: PIOB-ESR_P20   %1 20 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P20    Edge Interrupt Selection
: PIOB-ESR_P21   %1 21 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P21    Edge Interrupt Selection
: PIOB-ESR_P22   %1 22 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P22    Edge Interrupt Selection
: PIOB-ESR_P23   %1 23 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P23    Edge Interrupt Selection
: PIOB-ESR_P24   %1 24 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P24    Edge Interrupt Selection
: PIOB-ESR_P25   %1 25 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P25    Edge Interrupt Selection
: PIOB-ESR_P26   %1 26 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P26    Edge Interrupt Selection
: PIOB-ESR_P27   %1 27 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P27    Edge Interrupt Selection
: PIOB-ESR_P28   %1 28 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P28    Edge Interrupt Selection
: PIOB-ESR_P29   %1 29 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P29    Edge Interrupt Selection
: PIOB-ESR_P30   %1 30 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P30    Edge Interrupt Selection
: PIOB-ESR_P31   %1 31 lshift PIOB-ESR bis! ;  \ PIOB-ESR_P31    Edge Interrupt Selection

\ PIOB-LSR (write-only)
: PIOB-LSR_P0   %1 0 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P0    Level Interrupt Selection
: PIOB-LSR_P1   %1 1 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P1    Level Interrupt Selection
: PIOB-LSR_P2   %1 2 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P2    Level Interrupt Selection
: PIOB-LSR_P3   %1 3 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P3    Level Interrupt Selection
: PIOB-LSR_P4   %1 4 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P4    Level Interrupt Selection
: PIOB-LSR_P5   %1 5 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P5    Level Interrupt Selection
: PIOB-LSR_P6   %1 6 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P6    Level Interrupt Selection
: PIOB-LSR_P7   %1 7 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P7    Level Interrupt Selection
: PIOB-LSR_P8   %1 8 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P8    Level Interrupt Selection
: PIOB-LSR_P9   %1 9 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P9    Level Interrupt Selection
: PIOB-LSR_P10   %1 10 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P10    Level Interrupt Selection
: PIOB-LSR_P11   %1 11 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P11    Level Interrupt Selection
: PIOB-LSR_P12   %1 12 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P12    Level Interrupt Selection
: PIOB-LSR_P13   %1 13 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P13    Level Interrupt Selection
: PIOB-LSR_P14   %1 14 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P14    Level Interrupt Selection
: PIOB-LSR_P15   %1 15 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P15    Level Interrupt Selection
: PIOB-LSR_P16   %1 16 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P16    Level Interrupt Selection
: PIOB-LSR_P17   %1 17 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P17    Level Interrupt Selection
: PIOB-LSR_P18   %1 18 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P18    Level Interrupt Selection
: PIOB-LSR_P19   %1 19 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P19    Level Interrupt Selection
: PIOB-LSR_P20   %1 20 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P20    Level Interrupt Selection
: PIOB-LSR_P21   %1 21 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P21    Level Interrupt Selection
: PIOB-LSR_P22   %1 22 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P22    Level Interrupt Selection
: PIOB-LSR_P23   %1 23 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P23    Level Interrupt Selection
: PIOB-LSR_P24   %1 24 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P24    Level Interrupt Selection
: PIOB-LSR_P25   %1 25 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P25    Level Interrupt Selection
: PIOB-LSR_P26   %1 26 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P26    Level Interrupt Selection
: PIOB-LSR_P27   %1 27 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P27    Level Interrupt Selection
: PIOB-LSR_P28   %1 28 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P28    Level Interrupt Selection
: PIOB-LSR_P29   %1 29 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P29    Level Interrupt Selection
: PIOB-LSR_P30   %1 30 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P30    Level Interrupt Selection
: PIOB-LSR_P31   %1 31 lshift PIOB-LSR bis! ;  \ PIOB-LSR_P31    Level Interrupt Selection

\ PIOB-ELSR (read-only)
: PIOB-ELSR_P0   %1 0 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P0    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P1   %1 1 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P1    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P2   %1 2 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P2    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P3   %1 3 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P3    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P4   %1 4 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P4    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P5   %1 5 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P5    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P6   %1 6 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P6    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P7   %1 7 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P7    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P8   %1 8 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P8    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P9   %1 9 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P9    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P10   %1 10 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P10    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P11   %1 11 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P11    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P12   %1 12 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P12    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P13   %1 13 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P13    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P14   %1 14 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P14    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P15   %1 15 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P15    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P16   %1 16 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P16    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P17   %1 17 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P17    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P18   %1 18 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P18    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P19   %1 19 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P19    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P20   %1 20 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P20    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P21   %1 21 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P21    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P22   %1 22 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P22    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P23   %1 23 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P23    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P24   %1 24 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P24    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P25   %1 25 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P25    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P26   %1 26 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P26    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P27   %1 27 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P27    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P28   %1 28 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P28    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P29   %1 29 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P29    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P30   %1 30 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P30    Edge/Level Interrupt Source Selection
: PIOB-ELSR_P31   %1 31 lshift PIOB-ELSR bis! ;  \ PIOB-ELSR_P31    Edge/Level Interrupt Source Selection

\ PIOB-FELLSR (write-only)
: PIOB-FELLSR_P0   %1 0 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P0    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P1   %1 1 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P1    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P2   %1 2 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P2    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P3   %1 3 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P3    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P4   %1 4 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P4    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P5   %1 5 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P5    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P6   %1 6 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P6    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P7   %1 7 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P7    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P8   %1 8 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P8    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P9   %1 9 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P9    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P10   %1 10 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P10    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P11   %1 11 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P11    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P12   %1 12 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P12    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P13   %1 13 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P13    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P14   %1 14 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P14    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P15   %1 15 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P15    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P16   %1 16 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P16    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P17   %1 17 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P17    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P18   %1 18 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P18    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P19   %1 19 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P19    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P20   %1 20 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P20    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P21   %1 21 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P21    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P22   %1 22 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P22    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P23   %1 23 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P23    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P24   %1 24 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P24    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P25   %1 25 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P25    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P26   %1 26 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P26    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P27   %1 27 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P27    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P28   %1 28 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P28    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P29   %1 29 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P29    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P30   %1 30 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P30    Falling Edge/Low-Level Interrupt Selection
: PIOB-FELLSR_P31   %1 31 lshift PIOB-FELLSR bis! ;  \ PIOB-FELLSR_P31    Falling Edge/Low-Level Interrupt Selection

\ PIOB-REHLSR (write-only)
: PIOB-REHLSR_P0   %1 0 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P0    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P1   %1 1 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P1    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P2   %1 2 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P2    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P3   %1 3 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P3    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P4   %1 4 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P4    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P5   %1 5 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P5    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P6   %1 6 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P6    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P7   %1 7 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P7    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P8   %1 8 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P8    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P9   %1 9 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P9    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P10   %1 10 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P10    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P11   %1 11 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P11    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P12   %1 12 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P12    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P13   %1 13 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P13    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P14   %1 14 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P14    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P15   %1 15 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P15    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P16   %1 16 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P16    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P17   %1 17 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P17    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P18   %1 18 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P18    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P19   %1 19 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P19    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P20   %1 20 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P20    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P21   %1 21 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P21    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P22   %1 22 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P22    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P23   %1 23 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P23    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P24   %1 24 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P24    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P25   %1 25 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P25    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P26   %1 26 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P26    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P27   %1 27 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P27    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P28   %1 28 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P28    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P29   %1 29 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P29    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P30   %1 30 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P30    Rising Edge/High-Level Interrupt Selection
: PIOB-REHLSR_P31   %1 31 lshift PIOB-REHLSR bis! ;  \ PIOB-REHLSR_P31    Rising Edge/High-Level Interrupt Selection

\ PIOB-FRLHSR (read-only)
: PIOB-FRLHSR_P0   %1 0 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P0    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P1   %1 1 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P1    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P2   %1 2 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P2    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P3   %1 3 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P3    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P4   %1 4 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P4    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P5   %1 5 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P5    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P6   %1 6 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P6    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P7   %1 7 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P7    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P8   %1 8 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P8    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P9   %1 9 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P9    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P10   %1 10 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P10    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P11   %1 11 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P11    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P12   %1 12 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P12    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P13   %1 13 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P13    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P14   %1 14 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P14    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P15   %1 15 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P15    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P16   %1 16 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P16    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P17   %1 17 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P17    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P18   %1 18 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P18    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P19   %1 19 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P19    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P20   %1 20 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P20    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P21   %1 21 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P21    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P22   %1 22 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P22    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P23   %1 23 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P23    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P24   %1 24 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P24    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P25   %1 25 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P25    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P26   %1 26 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P26    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P27   %1 27 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P27    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P28   %1 28 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P28    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P29   %1 29 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P29    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P30   %1 30 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P30    Edge/Level Interrupt Source Selection
: PIOB-FRLHSR_P31   %1 31 lshift PIOB-FRLHSR bis! ;  \ PIOB-FRLHSR_P31    Edge/Level Interrupt Source Selection

\ PIOB-LOCKSR (read-only)
: PIOB-LOCKSR_P0   %1 0 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P0    Lock Status
: PIOB-LOCKSR_P1   %1 1 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P1    Lock Status
: PIOB-LOCKSR_P2   %1 2 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P2    Lock Status
: PIOB-LOCKSR_P3   %1 3 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P3    Lock Status
: PIOB-LOCKSR_P4   %1 4 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P4    Lock Status
: PIOB-LOCKSR_P5   %1 5 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P5    Lock Status
: PIOB-LOCKSR_P6   %1 6 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P6    Lock Status
: PIOB-LOCKSR_P7   %1 7 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P7    Lock Status
: PIOB-LOCKSR_P8   %1 8 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P8    Lock Status
: PIOB-LOCKSR_P9   %1 9 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P9    Lock Status
: PIOB-LOCKSR_P10   %1 10 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P10    Lock Status
: PIOB-LOCKSR_P11   %1 11 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P11    Lock Status
: PIOB-LOCKSR_P12   %1 12 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P12    Lock Status
: PIOB-LOCKSR_P13   %1 13 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P13    Lock Status
: PIOB-LOCKSR_P14   %1 14 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P14    Lock Status
: PIOB-LOCKSR_P15   %1 15 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P15    Lock Status
: PIOB-LOCKSR_P16   %1 16 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P16    Lock Status
: PIOB-LOCKSR_P17   %1 17 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P17    Lock Status
: PIOB-LOCKSR_P18   %1 18 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P18    Lock Status
: PIOB-LOCKSR_P19   %1 19 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P19    Lock Status
: PIOB-LOCKSR_P20   %1 20 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P20    Lock Status
: PIOB-LOCKSR_P21   %1 21 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P21    Lock Status
: PIOB-LOCKSR_P22   %1 22 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P22    Lock Status
: PIOB-LOCKSR_P23   %1 23 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P23    Lock Status
: PIOB-LOCKSR_P24   %1 24 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P24    Lock Status
: PIOB-LOCKSR_P25   %1 25 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P25    Lock Status
: PIOB-LOCKSR_P26   %1 26 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P26    Lock Status
: PIOB-LOCKSR_P27   %1 27 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P27    Lock Status
: PIOB-LOCKSR_P28   %1 28 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P28    Lock Status
: PIOB-LOCKSR_P29   %1 29 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P29    Lock Status
: PIOB-LOCKSR_P30   %1 30 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P30    Lock Status
: PIOB-LOCKSR_P31   %1 31 lshift PIOB-LOCKSR bis! ;  \ PIOB-LOCKSR_P31    Lock Status

\ PIOB-WPMR ()
: PIOB-WPMR_WPEN   %1 0 lshift PIOB-WPMR bis! ;  \ PIOB-WPMR_WPEN    Write Protection Enable
: PIOB-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift PIOB-WPMR bis! ;  \ PIOB-WPMR_WPKEY    Write Protection Key

\ PIOB-WPSR (read-only)
: PIOB-WPSR_WPVS   %1 0 lshift PIOB-WPSR bis! ;  \ PIOB-WPSR_WPVS    Write Protection Violation Status
: PIOB-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift PIOB-WPSR bis! ;  \ PIOB-WPSR_WPVSRC    Write Protection Violation Source

\ PIOB-SCHMITT ()
: PIOB-SCHMITT_SCHMITT0   %1 0 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT0    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT1   %1 1 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT1    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT2   %1 2 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT2    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT3   %1 3 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT3    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT4   %1 4 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT4    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT5   %1 5 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT5    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT6   %1 6 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT6    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT7   %1 7 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT7    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT8   %1 8 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT8    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT9   %1 9 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT9    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT10   %1 10 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT10    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT11   %1 11 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT11    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT12   %1 12 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT12    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT13   %1 13 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT13    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT14   %1 14 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT14    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT15   %1 15 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT15    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT16   %1 16 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT16    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT17   %1 17 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT17    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT18   %1 18 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT18    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT19   %1 19 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT19    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT20   %1 20 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT20    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT21   %1 21 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT21    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT22   %1 22 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT22    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT23   %1 23 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT23    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT24   %1 24 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT24    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT25   %1 25 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT25    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT26   %1 26 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT26    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT27   %1 27 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT27    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT28   %1 28 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT28    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT29   %1 29 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT29    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT30   %1 30 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT30    Schmitt Trigger Control
: PIOB-SCHMITT_SCHMITT31   %1 31 lshift PIOB-SCHMITT bis! ;  \ PIOB-SCHMITT_SCHMITT31    Schmitt Trigger Control

\ PIOB-DRIVER ()
: PIOB-DRIVER_LINE0   %1 0 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE0    Drive of PIO Line 0
: PIOB-DRIVER_LINE1   %1 1 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE1    Drive of PIO Line 1
: PIOB-DRIVER_LINE2   %1 2 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE2    Drive of PIO Line 2
: PIOB-DRIVER_LINE3   %1 3 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE3    Drive of PIO Line 3
: PIOB-DRIVER_LINE4   %1 4 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE4    Drive of PIO Line 4
: PIOB-DRIVER_LINE5   %1 5 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE5    Drive of PIO Line 5
: PIOB-DRIVER_LINE6   %1 6 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE6    Drive of PIO Line 6
: PIOB-DRIVER_LINE7   %1 7 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE7    Drive of PIO Line 7
: PIOB-DRIVER_LINE8   %1 8 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE8    Drive of PIO Line 8
: PIOB-DRIVER_LINE9   %1 9 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE9    Drive of PIO Line 9
: PIOB-DRIVER_LINE10   %1 10 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE10    Drive of PIO Line 10
: PIOB-DRIVER_LINE11   %1 11 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE11    Drive of PIO Line 11
: PIOB-DRIVER_LINE12   %1 12 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE12    Drive of PIO Line 12
: PIOB-DRIVER_LINE13   %1 13 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE13    Drive of PIO Line 13
: PIOB-DRIVER_LINE14   %1 14 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE14    Drive of PIO Line 14
: PIOB-DRIVER_LINE15   %1 15 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE15    Drive of PIO Line 15
: PIOB-DRIVER_LINE16   %1 16 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE16    Drive of PIO Line 16
: PIOB-DRIVER_LINE17   %1 17 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE17    Drive of PIO Line 17
: PIOB-DRIVER_LINE18   %1 18 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE18    Drive of PIO Line 18
: PIOB-DRIVER_LINE19   %1 19 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE19    Drive of PIO Line 19
: PIOB-DRIVER_LINE20   %1 20 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE20    Drive of PIO Line 20
: PIOB-DRIVER_LINE21   %1 21 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE21    Drive of PIO Line 21
: PIOB-DRIVER_LINE22   %1 22 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE22    Drive of PIO Line 22
: PIOB-DRIVER_LINE23   %1 23 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE23    Drive of PIO Line 23
: PIOB-DRIVER_LINE24   %1 24 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE24    Drive of PIO Line 24
: PIOB-DRIVER_LINE25   %1 25 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE25    Drive of PIO Line 25
: PIOB-DRIVER_LINE26   %1 26 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE26    Drive of PIO Line 26
: PIOB-DRIVER_LINE27   %1 27 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE27    Drive of PIO Line 27
: PIOB-DRIVER_LINE28   %1 28 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE28    Drive of PIO Line 28
: PIOB-DRIVER_LINE29   %1 29 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE29    Drive of PIO Line 29
: PIOB-DRIVER_LINE30   %1 30 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE30    Drive of PIO Line 30
: PIOB-DRIVER_LINE31   %1 31 lshift PIOB-DRIVER bis! ;  \ PIOB-DRIVER_LINE31    Drive of PIO Line 31

\ PIOB-PCMR ()
: PIOB-PCMR_PCEN   %1 0 lshift PIOB-PCMR bis! ;  \ PIOB-PCMR_PCEN    Parallel Capture Mode Enable
: PIOB-PCMR_DSIZE   ( %XX -- ) 4 lshift PIOB-PCMR bis! ;  \ PIOB-PCMR_DSIZE    Parallel Capture Mode Data Size
: PIOB-PCMR_ALWYS   %1 9 lshift PIOB-PCMR bis! ;  \ PIOB-PCMR_ALWYS    Parallel Capture Mode Always Sampling
: PIOB-PCMR_HALFS   %1 10 lshift PIOB-PCMR bis! ;  \ PIOB-PCMR_HALFS    Parallel Capture Mode Half Sampling
: PIOB-PCMR_FRSTS   %1 11 lshift PIOB-PCMR bis! ;  \ PIOB-PCMR_FRSTS    Parallel Capture Mode First Sample

\ PIOB-PCIER (write-only)
: PIOB-PCIER_DRDY   %1 0 lshift PIOB-PCIER bis! ;  \ PIOB-PCIER_DRDY    Parallel Capture Mode Data Ready Interrupt Enable
: PIOB-PCIER_OVRE   %1 1 lshift PIOB-PCIER bis! ;  \ PIOB-PCIER_OVRE    Parallel Capture Mode Overrun Error Interrupt Enable
: PIOB-PCIER_ENDRX   %1 2 lshift PIOB-PCIER bis! ;  \ PIOB-PCIER_ENDRX    End of Reception Transfer Interrupt Enable
: PIOB-PCIER_RXBUFF   %1 3 lshift PIOB-PCIER bis! ;  \ PIOB-PCIER_RXBUFF    Reception Buffer Full Interrupt Enable

\ PIOB-PCIDR (write-only)
: PIOB-PCIDR_DRDY   %1 0 lshift PIOB-PCIDR bis! ;  \ PIOB-PCIDR_DRDY    Parallel Capture Mode Data Ready Interrupt Disable
: PIOB-PCIDR_OVRE   %1 1 lshift PIOB-PCIDR bis! ;  \ PIOB-PCIDR_OVRE    Parallel Capture Mode Overrun Error Interrupt Disable
: PIOB-PCIDR_ENDRX   %1 2 lshift PIOB-PCIDR bis! ;  \ PIOB-PCIDR_ENDRX    End of Reception Transfer Interrupt Disable
: PIOB-PCIDR_RXBUFF   %1 3 lshift PIOB-PCIDR bis! ;  \ PIOB-PCIDR_RXBUFF    Reception Buffer Full Interrupt Disable

\ PIOB-PCIMR (read-only)
: PIOB-PCIMR_DRDY   %1 0 lshift PIOB-PCIMR bis! ;  \ PIOB-PCIMR_DRDY    Parallel Capture Mode Data Ready Interrupt Mask
: PIOB-PCIMR_OVRE   %1 1 lshift PIOB-PCIMR bis! ;  \ PIOB-PCIMR_OVRE    Parallel Capture Mode Overrun Error Interrupt Mask
: PIOB-PCIMR_ENDRX   %1 2 lshift PIOB-PCIMR bis! ;  \ PIOB-PCIMR_ENDRX    End of Reception Transfer Interrupt Mask
: PIOB-PCIMR_RXBUFF   %1 3 lshift PIOB-PCIMR bis! ;  \ PIOB-PCIMR_RXBUFF    Reception Buffer Full Interrupt Mask

\ PIOB-PCISR (read-only)
: PIOB-PCISR_DRDY   %1 0 lshift PIOB-PCISR bis! ;  \ PIOB-PCISR_DRDY    Parallel Capture Mode Data Ready
: PIOB-PCISR_OVRE   %1 1 lshift PIOB-PCISR bis! ;  \ PIOB-PCISR_OVRE    Parallel Capture Mode Overrun Error

\ PIOB-PCRHR (read-only)
: PIOB-PCRHR_RDATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PIOB-PCRHR bis! ;  \ PIOB-PCRHR_RDATA    Parallel Capture Mode Reception Data

\ PIOD-PER (write-only)
: PIOD-PER_P0   %1 0 lshift PIOD-PER bis! ;  \ PIOD-PER_P0    PIO Enable
: PIOD-PER_P1   %1 1 lshift PIOD-PER bis! ;  \ PIOD-PER_P1    PIO Enable
: PIOD-PER_P2   %1 2 lshift PIOD-PER bis! ;  \ PIOD-PER_P2    PIO Enable
: PIOD-PER_P3   %1 3 lshift PIOD-PER bis! ;  \ PIOD-PER_P3    PIO Enable
: PIOD-PER_P4   %1 4 lshift PIOD-PER bis! ;  \ PIOD-PER_P4    PIO Enable
: PIOD-PER_P5   %1 5 lshift PIOD-PER bis! ;  \ PIOD-PER_P5    PIO Enable
: PIOD-PER_P6   %1 6 lshift PIOD-PER bis! ;  \ PIOD-PER_P6    PIO Enable
: PIOD-PER_P7   %1 7 lshift PIOD-PER bis! ;  \ PIOD-PER_P7    PIO Enable
: PIOD-PER_P8   %1 8 lshift PIOD-PER bis! ;  \ PIOD-PER_P8    PIO Enable
: PIOD-PER_P9   %1 9 lshift PIOD-PER bis! ;  \ PIOD-PER_P9    PIO Enable
: PIOD-PER_P10   %1 10 lshift PIOD-PER bis! ;  \ PIOD-PER_P10    PIO Enable
: PIOD-PER_P11   %1 11 lshift PIOD-PER bis! ;  \ PIOD-PER_P11    PIO Enable
: PIOD-PER_P12   %1 12 lshift PIOD-PER bis! ;  \ PIOD-PER_P12    PIO Enable
: PIOD-PER_P13   %1 13 lshift PIOD-PER bis! ;  \ PIOD-PER_P13    PIO Enable
: PIOD-PER_P14   %1 14 lshift PIOD-PER bis! ;  \ PIOD-PER_P14    PIO Enable
: PIOD-PER_P15   %1 15 lshift PIOD-PER bis! ;  \ PIOD-PER_P15    PIO Enable
: PIOD-PER_P16   %1 16 lshift PIOD-PER bis! ;  \ PIOD-PER_P16    PIO Enable
: PIOD-PER_P17   %1 17 lshift PIOD-PER bis! ;  \ PIOD-PER_P17    PIO Enable
: PIOD-PER_P18   %1 18 lshift PIOD-PER bis! ;  \ PIOD-PER_P18    PIO Enable
: PIOD-PER_P19   %1 19 lshift PIOD-PER bis! ;  \ PIOD-PER_P19    PIO Enable
: PIOD-PER_P20   %1 20 lshift PIOD-PER bis! ;  \ PIOD-PER_P20    PIO Enable
: PIOD-PER_P21   %1 21 lshift PIOD-PER bis! ;  \ PIOD-PER_P21    PIO Enable
: PIOD-PER_P22   %1 22 lshift PIOD-PER bis! ;  \ PIOD-PER_P22    PIO Enable
: PIOD-PER_P23   %1 23 lshift PIOD-PER bis! ;  \ PIOD-PER_P23    PIO Enable
: PIOD-PER_P24   %1 24 lshift PIOD-PER bis! ;  \ PIOD-PER_P24    PIO Enable
: PIOD-PER_P25   %1 25 lshift PIOD-PER bis! ;  \ PIOD-PER_P25    PIO Enable
: PIOD-PER_P26   %1 26 lshift PIOD-PER bis! ;  \ PIOD-PER_P26    PIO Enable
: PIOD-PER_P27   %1 27 lshift PIOD-PER bis! ;  \ PIOD-PER_P27    PIO Enable
: PIOD-PER_P28   %1 28 lshift PIOD-PER bis! ;  \ PIOD-PER_P28    PIO Enable
: PIOD-PER_P29   %1 29 lshift PIOD-PER bis! ;  \ PIOD-PER_P29    PIO Enable
: PIOD-PER_P30   %1 30 lshift PIOD-PER bis! ;  \ PIOD-PER_P30    PIO Enable
: PIOD-PER_P31   %1 31 lshift PIOD-PER bis! ;  \ PIOD-PER_P31    PIO Enable

\ PIOD-PDR (write-only)
: PIOD-PDR_P0   %1 0 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P0    PIO Disable
: PIOD-PDR_P1   %1 1 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P1    PIO Disable
: PIOD-PDR_P2   %1 2 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P2    PIO Disable
: PIOD-PDR_P3   %1 3 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P3    PIO Disable
: PIOD-PDR_P4   %1 4 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P4    PIO Disable
: PIOD-PDR_P5   %1 5 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P5    PIO Disable
: PIOD-PDR_P6   %1 6 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P6    PIO Disable
: PIOD-PDR_P7   %1 7 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P7    PIO Disable
: PIOD-PDR_P8   %1 8 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P8    PIO Disable
: PIOD-PDR_P9   %1 9 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P9    PIO Disable
: PIOD-PDR_P10   %1 10 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P10    PIO Disable
: PIOD-PDR_P11   %1 11 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P11    PIO Disable
: PIOD-PDR_P12   %1 12 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P12    PIO Disable
: PIOD-PDR_P13   %1 13 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P13    PIO Disable
: PIOD-PDR_P14   %1 14 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P14    PIO Disable
: PIOD-PDR_P15   %1 15 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P15    PIO Disable
: PIOD-PDR_P16   %1 16 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P16    PIO Disable
: PIOD-PDR_P17   %1 17 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P17    PIO Disable
: PIOD-PDR_P18   %1 18 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P18    PIO Disable
: PIOD-PDR_P19   %1 19 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P19    PIO Disable
: PIOD-PDR_P20   %1 20 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P20    PIO Disable
: PIOD-PDR_P21   %1 21 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P21    PIO Disable
: PIOD-PDR_P22   %1 22 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P22    PIO Disable
: PIOD-PDR_P23   %1 23 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P23    PIO Disable
: PIOD-PDR_P24   %1 24 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P24    PIO Disable
: PIOD-PDR_P25   %1 25 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P25    PIO Disable
: PIOD-PDR_P26   %1 26 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P26    PIO Disable
: PIOD-PDR_P27   %1 27 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P27    PIO Disable
: PIOD-PDR_P28   %1 28 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P28    PIO Disable
: PIOD-PDR_P29   %1 29 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P29    PIO Disable
: PIOD-PDR_P30   %1 30 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P30    PIO Disable
: PIOD-PDR_P31   %1 31 lshift PIOD-PDR bis! ;  \ PIOD-PDR_P31    PIO Disable

\ PIOD-PSR (read-only)
: PIOD-PSR_P0   %1 0 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P0    PIO Status
: PIOD-PSR_P1   %1 1 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P1    PIO Status
: PIOD-PSR_P2   %1 2 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P2    PIO Status
: PIOD-PSR_P3   %1 3 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P3    PIO Status
: PIOD-PSR_P4   %1 4 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P4    PIO Status
: PIOD-PSR_P5   %1 5 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P5    PIO Status
: PIOD-PSR_P6   %1 6 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P6    PIO Status
: PIOD-PSR_P7   %1 7 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P7    PIO Status
: PIOD-PSR_P8   %1 8 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P8    PIO Status
: PIOD-PSR_P9   %1 9 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P9    PIO Status
: PIOD-PSR_P10   %1 10 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P10    PIO Status
: PIOD-PSR_P11   %1 11 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P11    PIO Status
: PIOD-PSR_P12   %1 12 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P12    PIO Status
: PIOD-PSR_P13   %1 13 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P13    PIO Status
: PIOD-PSR_P14   %1 14 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P14    PIO Status
: PIOD-PSR_P15   %1 15 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P15    PIO Status
: PIOD-PSR_P16   %1 16 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P16    PIO Status
: PIOD-PSR_P17   %1 17 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P17    PIO Status
: PIOD-PSR_P18   %1 18 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P18    PIO Status
: PIOD-PSR_P19   %1 19 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P19    PIO Status
: PIOD-PSR_P20   %1 20 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P20    PIO Status
: PIOD-PSR_P21   %1 21 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P21    PIO Status
: PIOD-PSR_P22   %1 22 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P22    PIO Status
: PIOD-PSR_P23   %1 23 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P23    PIO Status
: PIOD-PSR_P24   %1 24 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P24    PIO Status
: PIOD-PSR_P25   %1 25 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P25    PIO Status
: PIOD-PSR_P26   %1 26 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P26    PIO Status
: PIOD-PSR_P27   %1 27 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P27    PIO Status
: PIOD-PSR_P28   %1 28 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P28    PIO Status
: PIOD-PSR_P29   %1 29 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P29    PIO Status
: PIOD-PSR_P30   %1 30 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P30    PIO Status
: PIOD-PSR_P31   %1 31 lshift PIOD-PSR bis! ;  \ PIOD-PSR_P31    PIO Status

\ PIOD-OER (write-only)
: PIOD-OER_P0   %1 0 lshift PIOD-OER bis! ;  \ PIOD-OER_P0    Output Enable
: PIOD-OER_P1   %1 1 lshift PIOD-OER bis! ;  \ PIOD-OER_P1    Output Enable
: PIOD-OER_P2   %1 2 lshift PIOD-OER bis! ;  \ PIOD-OER_P2    Output Enable
: PIOD-OER_P3   %1 3 lshift PIOD-OER bis! ;  \ PIOD-OER_P3    Output Enable
: PIOD-OER_P4   %1 4 lshift PIOD-OER bis! ;  \ PIOD-OER_P4    Output Enable
: PIOD-OER_P5   %1 5 lshift PIOD-OER bis! ;  \ PIOD-OER_P5    Output Enable
: PIOD-OER_P6   %1 6 lshift PIOD-OER bis! ;  \ PIOD-OER_P6    Output Enable
: PIOD-OER_P7   %1 7 lshift PIOD-OER bis! ;  \ PIOD-OER_P7    Output Enable
: PIOD-OER_P8   %1 8 lshift PIOD-OER bis! ;  \ PIOD-OER_P8    Output Enable
: PIOD-OER_P9   %1 9 lshift PIOD-OER bis! ;  \ PIOD-OER_P9    Output Enable
: PIOD-OER_P10   %1 10 lshift PIOD-OER bis! ;  \ PIOD-OER_P10    Output Enable
: PIOD-OER_P11   %1 11 lshift PIOD-OER bis! ;  \ PIOD-OER_P11    Output Enable
: PIOD-OER_P12   %1 12 lshift PIOD-OER bis! ;  \ PIOD-OER_P12    Output Enable
: PIOD-OER_P13   %1 13 lshift PIOD-OER bis! ;  \ PIOD-OER_P13    Output Enable
: PIOD-OER_P14   %1 14 lshift PIOD-OER bis! ;  \ PIOD-OER_P14    Output Enable
: PIOD-OER_P15   %1 15 lshift PIOD-OER bis! ;  \ PIOD-OER_P15    Output Enable
: PIOD-OER_P16   %1 16 lshift PIOD-OER bis! ;  \ PIOD-OER_P16    Output Enable
: PIOD-OER_P17   %1 17 lshift PIOD-OER bis! ;  \ PIOD-OER_P17    Output Enable
: PIOD-OER_P18   %1 18 lshift PIOD-OER bis! ;  \ PIOD-OER_P18    Output Enable
: PIOD-OER_P19   %1 19 lshift PIOD-OER bis! ;  \ PIOD-OER_P19    Output Enable
: PIOD-OER_P20   %1 20 lshift PIOD-OER bis! ;  \ PIOD-OER_P20    Output Enable
: PIOD-OER_P21   %1 21 lshift PIOD-OER bis! ;  \ PIOD-OER_P21    Output Enable
: PIOD-OER_P22   %1 22 lshift PIOD-OER bis! ;  \ PIOD-OER_P22    Output Enable
: PIOD-OER_P23   %1 23 lshift PIOD-OER bis! ;  \ PIOD-OER_P23    Output Enable
: PIOD-OER_P24   %1 24 lshift PIOD-OER bis! ;  \ PIOD-OER_P24    Output Enable
: PIOD-OER_P25   %1 25 lshift PIOD-OER bis! ;  \ PIOD-OER_P25    Output Enable
: PIOD-OER_P26   %1 26 lshift PIOD-OER bis! ;  \ PIOD-OER_P26    Output Enable
: PIOD-OER_P27   %1 27 lshift PIOD-OER bis! ;  \ PIOD-OER_P27    Output Enable
: PIOD-OER_P28   %1 28 lshift PIOD-OER bis! ;  \ PIOD-OER_P28    Output Enable
: PIOD-OER_P29   %1 29 lshift PIOD-OER bis! ;  \ PIOD-OER_P29    Output Enable
: PIOD-OER_P30   %1 30 lshift PIOD-OER bis! ;  \ PIOD-OER_P30    Output Enable
: PIOD-OER_P31   %1 31 lshift PIOD-OER bis! ;  \ PIOD-OER_P31    Output Enable

\ PIOD-ODR (write-only)
: PIOD-ODR_P0   %1 0 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P0    Output Disable
: PIOD-ODR_P1   %1 1 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P1    Output Disable
: PIOD-ODR_P2   %1 2 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P2    Output Disable
: PIOD-ODR_P3   %1 3 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P3    Output Disable
: PIOD-ODR_P4   %1 4 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P4    Output Disable
: PIOD-ODR_P5   %1 5 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P5    Output Disable
: PIOD-ODR_P6   %1 6 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P6    Output Disable
: PIOD-ODR_P7   %1 7 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P7    Output Disable
: PIOD-ODR_P8   %1 8 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P8    Output Disable
: PIOD-ODR_P9   %1 9 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P9    Output Disable
: PIOD-ODR_P10   %1 10 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P10    Output Disable
: PIOD-ODR_P11   %1 11 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P11    Output Disable
: PIOD-ODR_P12   %1 12 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P12    Output Disable
: PIOD-ODR_P13   %1 13 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P13    Output Disable
: PIOD-ODR_P14   %1 14 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P14    Output Disable
: PIOD-ODR_P15   %1 15 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P15    Output Disable
: PIOD-ODR_P16   %1 16 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P16    Output Disable
: PIOD-ODR_P17   %1 17 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P17    Output Disable
: PIOD-ODR_P18   %1 18 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P18    Output Disable
: PIOD-ODR_P19   %1 19 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P19    Output Disable
: PIOD-ODR_P20   %1 20 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P20    Output Disable
: PIOD-ODR_P21   %1 21 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P21    Output Disable
: PIOD-ODR_P22   %1 22 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P22    Output Disable
: PIOD-ODR_P23   %1 23 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P23    Output Disable
: PIOD-ODR_P24   %1 24 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P24    Output Disable
: PIOD-ODR_P25   %1 25 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P25    Output Disable
: PIOD-ODR_P26   %1 26 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P26    Output Disable
: PIOD-ODR_P27   %1 27 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P27    Output Disable
: PIOD-ODR_P28   %1 28 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P28    Output Disable
: PIOD-ODR_P29   %1 29 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P29    Output Disable
: PIOD-ODR_P30   %1 30 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P30    Output Disable
: PIOD-ODR_P31   %1 31 lshift PIOD-ODR bis! ;  \ PIOD-ODR_P31    Output Disable

\ PIOD-OSR (read-only)
: PIOD-OSR_P0   %1 0 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P0    Output Status
: PIOD-OSR_P1   %1 1 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P1    Output Status
: PIOD-OSR_P2   %1 2 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P2    Output Status
: PIOD-OSR_P3   %1 3 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P3    Output Status
: PIOD-OSR_P4   %1 4 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P4    Output Status
: PIOD-OSR_P5   %1 5 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P5    Output Status
: PIOD-OSR_P6   %1 6 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P6    Output Status
: PIOD-OSR_P7   %1 7 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P7    Output Status
: PIOD-OSR_P8   %1 8 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P8    Output Status
: PIOD-OSR_P9   %1 9 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P9    Output Status
: PIOD-OSR_P10   %1 10 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P10    Output Status
: PIOD-OSR_P11   %1 11 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P11    Output Status
: PIOD-OSR_P12   %1 12 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P12    Output Status
: PIOD-OSR_P13   %1 13 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P13    Output Status
: PIOD-OSR_P14   %1 14 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P14    Output Status
: PIOD-OSR_P15   %1 15 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P15    Output Status
: PIOD-OSR_P16   %1 16 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P16    Output Status
: PIOD-OSR_P17   %1 17 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P17    Output Status
: PIOD-OSR_P18   %1 18 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P18    Output Status
: PIOD-OSR_P19   %1 19 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P19    Output Status
: PIOD-OSR_P20   %1 20 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P20    Output Status
: PIOD-OSR_P21   %1 21 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P21    Output Status
: PIOD-OSR_P22   %1 22 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P22    Output Status
: PIOD-OSR_P23   %1 23 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P23    Output Status
: PIOD-OSR_P24   %1 24 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P24    Output Status
: PIOD-OSR_P25   %1 25 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P25    Output Status
: PIOD-OSR_P26   %1 26 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P26    Output Status
: PIOD-OSR_P27   %1 27 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P27    Output Status
: PIOD-OSR_P28   %1 28 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P28    Output Status
: PIOD-OSR_P29   %1 29 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P29    Output Status
: PIOD-OSR_P30   %1 30 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P30    Output Status
: PIOD-OSR_P31   %1 31 lshift PIOD-OSR bis! ;  \ PIOD-OSR_P31    Output Status

\ PIOD-IFER (write-only)
: PIOD-IFER_P0   %1 0 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P0    Input Filter Enable
: PIOD-IFER_P1   %1 1 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P1    Input Filter Enable
: PIOD-IFER_P2   %1 2 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P2    Input Filter Enable
: PIOD-IFER_P3   %1 3 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P3    Input Filter Enable
: PIOD-IFER_P4   %1 4 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P4    Input Filter Enable
: PIOD-IFER_P5   %1 5 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P5    Input Filter Enable
: PIOD-IFER_P6   %1 6 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P6    Input Filter Enable
: PIOD-IFER_P7   %1 7 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P7    Input Filter Enable
: PIOD-IFER_P8   %1 8 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P8    Input Filter Enable
: PIOD-IFER_P9   %1 9 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P9    Input Filter Enable
: PIOD-IFER_P10   %1 10 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P10    Input Filter Enable
: PIOD-IFER_P11   %1 11 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P11    Input Filter Enable
: PIOD-IFER_P12   %1 12 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P12    Input Filter Enable
: PIOD-IFER_P13   %1 13 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P13    Input Filter Enable
: PIOD-IFER_P14   %1 14 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P14    Input Filter Enable
: PIOD-IFER_P15   %1 15 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P15    Input Filter Enable
: PIOD-IFER_P16   %1 16 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P16    Input Filter Enable
: PIOD-IFER_P17   %1 17 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P17    Input Filter Enable
: PIOD-IFER_P18   %1 18 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P18    Input Filter Enable
: PIOD-IFER_P19   %1 19 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P19    Input Filter Enable
: PIOD-IFER_P20   %1 20 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P20    Input Filter Enable
: PIOD-IFER_P21   %1 21 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P21    Input Filter Enable
: PIOD-IFER_P22   %1 22 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P22    Input Filter Enable
: PIOD-IFER_P23   %1 23 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P23    Input Filter Enable
: PIOD-IFER_P24   %1 24 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P24    Input Filter Enable
: PIOD-IFER_P25   %1 25 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P25    Input Filter Enable
: PIOD-IFER_P26   %1 26 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P26    Input Filter Enable
: PIOD-IFER_P27   %1 27 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P27    Input Filter Enable
: PIOD-IFER_P28   %1 28 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P28    Input Filter Enable
: PIOD-IFER_P29   %1 29 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P29    Input Filter Enable
: PIOD-IFER_P30   %1 30 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P30    Input Filter Enable
: PIOD-IFER_P31   %1 31 lshift PIOD-IFER bis! ;  \ PIOD-IFER_P31    Input Filter Enable

\ PIOD-IFDR (write-only)
: PIOD-IFDR_P0   %1 0 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P0    Input Filter Disable
: PIOD-IFDR_P1   %1 1 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P1    Input Filter Disable
: PIOD-IFDR_P2   %1 2 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P2    Input Filter Disable
: PIOD-IFDR_P3   %1 3 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P3    Input Filter Disable
: PIOD-IFDR_P4   %1 4 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P4    Input Filter Disable
: PIOD-IFDR_P5   %1 5 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P5    Input Filter Disable
: PIOD-IFDR_P6   %1 6 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P6    Input Filter Disable
: PIOD-IFDR_P7   %1 7 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P7    Input Filter Disable
: PIOD-IFDR_P8   %1 8 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P8    Input Filter Disable
: PIOD-IFDR_P9   %1 9 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P9    Input Filter Disable
: PIOD-IFDR_P10   %1 10 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P10    Input Filter Disable
: PIOD-IFDR_P11   %1 11 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P11    Input Filter Disable
: PIOD-IFDR_P12   %1 12 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P12    Input Filter Disable
: PIOD-IFDR_P13   %1 13 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P13    Input Filter Disable
: PIOD-IFDR_P14   %1 14 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P14    Input Filter Disable
: PIOD-IFDR_P15   %1 15 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P15    Input Filter Disable
: PIOD-IFDR_P16   %1 16 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P16    Input Filter Disable
: PIOD-IFDR_P17   %1 17 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P17    Input Filter Disable
: PIOD-IFDR_P18   %1 18 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P18    Input Filter Disable
: PIOD-IFDR_P19   %1 19 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P19    Input Filter Disable
: PIOD-IFDR_P20   %1 20 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P20    Input Filter Disable
: PIOD-IFDR_P21   %1 21 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P21    Input Filter Disable
: PIOD-IFDR_P22   %1 22 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P22    Input Filter Disable
: PIOD-IFDR_P23   %1 23 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P23    Input Filter Disable
: PIOD-IFDR_P24   %1 24 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P24    Input Filter Disable
: PIOD-IFDR_P25   %1 25 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P25    Input Filter Disable
: PIOD-IFDR_P26   %1 26 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P26    Input Filter Disable
: PIOD-IFDR_P27   %1 27 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P27    Input Filter Disable
: PIOD-IFDR_P28   %1 28 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P28    Input Filter Disable
: PIOD-IFDR_P29   %1 29 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P29    Input Filter Disable
: PIOD-IFDR_P30   %1 30 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P30    Input Filter Disable
: PIOD-IFDR_P31   %1 31 lshift PIOD-IFDR bis! ;  \ PIOD-IFDR_P31    Input Filter Disable

\ PIOD-IFSR (read-only)
: PIOD-IFSR_P0   %1 0 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P0    Input Filter Status
: PIOD-IFSR_P1   %1 1 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P1    Input Filter Status
: PIOD-IFSR_P2   %1 2 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P2    Input Filter Status
: PIOD-IFSR_P3   %1 3 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P3    Input Filter Status
: PIOD-IFSR_P4   %1 4 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P4    Input Filter Status
: PIOD-IFSR_P5   %1 5 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P5    Input Filter Status
: PIOD-IFSR_P6   %1 6 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P6    Input Filter Status
: PIOD-IFSR_P7   %1 7 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P7    Input Filter Status
: PIOD-IFSR_P8   %1 8 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P8    Input Filter Status
: PIOD-IFSR_P9   %1 9 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P9    Input Filter Status
: PIOD-IFSR_P10   %1 10 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P10    Input Filter Status
: PIOD-IFSR_P11   %1 11 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P11    Input Filter Status
: PIOD-IFSR_P12   %1 12 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P12    Input Filter Status
: PIOD-IFSR_P13   %1 13 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P13    Input Filter Status
: PIOD-IFSR_P14   %1 14 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P14    Input Filter Status
: PIOD-IFSR_P15   %1 15 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P15    Input Filter Status
: PIOD-IFSR_P16   %1 16 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P16    Input Filter Status
: PIOD-IFSR_P17   %1 17 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P17    Input Filter Status
: PIOD-IFSR_P18   %1 18 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P18    Input Filter Status
: PIOD-IFSR_P19   %1 19 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P19    Input Filter Status
: PIOD-IFSR_P20   %1 20 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P20    Input Filter Status
: PIOD-IFSR_P21   %1 21 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P21    Input Filter Status
: PIOD-IFSR_P22   %1 22 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P22    Input Filter Status
: PIOD-IFSR_P23   %1 23 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P23    Input Filter Status
: PIOD-IFSR_P24   %1 24 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P24    Input Filter Status
: PIOD-IFSR_P25   %1 25 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P25    Input Filter Status
: PIOD-IFSR_P26   %1 26 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P26    Input Filter Status
: PIOD-IFSR_P27   %1 27 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P27    Input Filter Status
: PIOD-IFSR_P28   %1 28 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P28    Input Filter Status
: PIOD-IFSR_P29   %1 29 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P29    Input Filter Status
: PIOD-IFSR_P30   %1 30 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P30    Input Filter Status
: PIOD-IFSR_P31   %1 31 lshift PIOD-IFSR bis! ;  \ PIOD-IFSR_P31    Input Filter Status

\ PIOD-SODR (write-only)
: PIOD-SODR_P0   %1 0 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P0    Set Output Data
: PIOD-SODR_P1   %1 1 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P1    Set Output Data
: PIOD-SODR_P2   %1 2 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P2    Set Output Data
: PIOD-SODR_P3   %1 3 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P3    Set Output Data
: PIOD-SODR_P4   %1 4 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P4    Set Output Data
: PIOD-SODR_P5   %1 5 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P5    Set Output Data
: PIOD-SODR_P6   %1 6 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P6    Set Output Data
: PIOD-SODR_P7   %1 7 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P7    Set Output Data
: PIOD-SODR_P8   %1 8 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P8    Set Output Data
: PIOD-SODR_P9   %1 9 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P9    Set Output Data
: PIOD-SODR_P10   %1 10 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P10    Set Output Data
: PIOD-SODR_P11   %1 11 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P11    Set Output Data
: PIOD-SODR_P12   %1 12 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P12    Set Output Data
: PIOD-SODR_P13   %1 13 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P13    Set Output Data
: PIOD-SODR_P14   %1 14 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P14    Set Output Data
: PIOD-SODR_P15   %1 15 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P15    Set Output Data
: PIOD-SODR_P16   %1 16 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P16    Set Output Data
: PIOD-SODR_P17   %1 17 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P17    Set Output Data
: PIOD-SODR_P18   %1 18 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P18    Set Output Data
: PIOD-SODR_P19   %1 19 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P19    Set Output Data
: PIOD-SODR_P20   %1 20 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P20    Set Output Data
: PIOD-SODR_P21   %1 21 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P21    Set Output Data
: PIOD-SODR_P22   %1 22 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P22    Set Output Data
: PIOD-SODR_P23   %1 23 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P23    Set Output Data
: PIOD-SODR_P24   %1 24 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P24    Set Output Data
: PIOD-SODR_P25   %1 25 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P25    Set Output Data
: PIOD-SODR_P26   %1 26 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P26    Set Output Data
: PIOD-SODR_P27   %1 27 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P27    Set Output Data
: PIOD-SODR_P28   %1 28 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P28    Set Output Data
: PIOD-SODR_P29   %1 29 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P29    Set Output Data
: PIOD-SODR_P30   %1 30 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P30    Set Output Data
: PIOD-SODR_P31   %1 31 lshift PIOD-SODR bis! ;  \ PIOD-SODR_P31    Set Output Data

\ PIOD-CODR (write-only)
: PIOD-CODR_P0   %1 0 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P0    Clear Output Data
: PIOD-CODR_P1   %1 1 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P1    Clear Output Data
: PIOD-CODR_P2   %1 2 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P2    Clear Output Data
: PIOD-CODR_P3   %1 3 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P3    Clear Output Data
: PIOD-CODR_P4   %1 4 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P4    Clear Output Data
: PIOD-CODR_P5   %1 5 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P5    Clear Output Data
: PIOD-CODR_P6   %1 6 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P6    Clear Output Data
: PIOD-CODR_P7   %1 7 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P7    Clear Output Data
: PIOD-CODR_P8   %1 8 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P8    Clear Output Data
: PIOD-CODR_P9   %1 9 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P9    Clear Output Data
: PIOD-CODR_P10   %1 10 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P10    Clear Output Data
: PIOD-CODR_P11   %1 11 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P11    Clear Output Data
: PIOD-CODR_P12   %1 12 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P12    Clear Output Data
: PIOD-CODR_P13   %1 13 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P13    Clear Output Data
: PIOD-CODR_P14   %1 14 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P14    Clear Output Data
: PIOD-CODR_P15   %1 15 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P15    Clear Output Data
: PIOD-CODR_P16   %1 16 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P16    Clear Output Data
: PIOD-CODR_P17   %1 17 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P17    Clear Output Data
: PIOD-CODR_P18   %1 18 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P18    Clear Output Data
: PIOD-CODR_P19   %1 19 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P19    Clear Output Data
: PIOD-CODR_P20   %1 20 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P20    Clear Output Data
: PIOD-CODR_P21   %1 21 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P21    Clear Output Data
: PIOD-CODR_P22   %1 22 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P22    Clear Output Data
: PIOD-CODR_P23   %1 23 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P23    Clear Output Data
: PIOD-CODR_P24   %1 24 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P24    Clear Output Data
: PIOD-CODR_P25   %1 25 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P25    Clear Output Data
: PIOD-CODR_P26   %1 26 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P26    Clear Output Data
: PIOD-CODR_P27   %1 27 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P27    Clear Output Data
: PIOD-CODR_P28   %1 28 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P28    Clear Output Data
: PIOD-CODR_P29   %1 29 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P29    Clear Output Data
: PIOD-CODR_P30   %1 30 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P30    Clear Output Data
: PIOD-CODR_P31   %1 31 lshift PIOD-CODR bis! ;  \ PIOD-CODR_P31    Clear Output Data

\ PIOD-ODSR ()
: PIOD-ODSR_P0   %1 0 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P0    Output Data Status
: PIOD-ODSR_P1   %1 1 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P1    Output Data Status
: PIOD-ODSR_P2   %1 2 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P2    Output Data Status
: PIOD-ODSR_P3   %1 3 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P3    Output Data Status
: PIOD-ODSR_P4   %1 4 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P4    Output Data Status
: PIOD-ODSR_P5   %1 5 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P5    Output Data Status
: PIOD-ODSR_P6   %1 6 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P6    Output Data Status
: PIOD-ODSR_P7   %1 7 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P7    Output Data Status
: PIOD-ODSR_P8   %1 8 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P8    Output Data Status
: PIOD-ODSR_P9   %1 9 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P9    Output Data Status
: PIOD-ODSR_P10   %1 10 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P10    Output Data Status
: PIOD-ODSR_P11   %1 11 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P11    Output Data Status
: PIOD-ODSR_P12   %1 12 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P12    Output Data Status
: PIOD-ODSR_P13   %1 13 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P13    Output Data Status
: PIOD-ODSR_P14   %1 14 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P14    Output Data Status
: PIOD-ODSR_P15   %1 15 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P15    Output Data Status
: PIOD-ODSR_P16   %1 16 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P16    Output Data Status
: PIOD-ODSR_P17   %1 17 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P17    Output Data Status
: PIOD-ODSR_P18   %1 18 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P18    Output Data Status
: PIOD-ODSR_P19   %1 19 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P19    Output Data Status
: PIOD-ODSR_P20   %1 20 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P20    Output Data Status
: PIOD-ODSR_P21   %1 21 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P21    Output Data Status
: PIOD-ODSR_P22   %1 22 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P22    Output Data Status
: PIOD-ODSR_P23   %1 23 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P23    Output Data Status
: PIOD-ODSR_P24   %1 24 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P24    Output Data Status
: PIOD-ODSR_P25   %1 25 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P25    Output Data Status
: PIOD-ODSR_P26   %1 26 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P26    Output Data Status
: PIOD-ODSR_P27   %1 27 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P27    Output Data Status
: PIOD-ODSR_P28   %1 28 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P28    Output Data Status
: PIOD-ODSR_P29   %1 29 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P29    Output Data Status
: PIOD-ODSR_P30   %1 30 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P30    Output Data Status
: PIOD-ODSR_P31   %1 31 lshift PIOD-ODSR bis! ;  \ PIOD-ODSR_P31    Output Data Status

\ PIOD-PDSR (read-only)
: PIOD-PDSR_P0   %1 0 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P0    Output Data Status
: PIOD-PDSR_P1   %1 1 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P1    Output Data Status
: PIOD-PDSR_P2   %1 2 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P2    Output Data Status
: PIOD-PDSR_P3   %1 3 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P3    Output Data Status
: PIOD-PDSR_P4   %1 4 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P4    Output Data Status
: PIOD-PDSR_P5   %1 5 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P5    Output Data Status
: PIOD-PDSR_P6   %1 6 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P6    Output Data Status
: PIOD-PDSR_P7   %1 7 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P7    Output Data Status
: PIOD-PDSR_P8   %1 8 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P8    Output Data Status
: PIOD-PDSR_P9   %1 9 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P9    Output Data Status
: PIOD-PDSR_P10   %1 10 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P10    Output Data Status
: PIOD-PDSR_P11   %1 11 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P11    Output Data Status
: PIOD-PDSR_P12   %1 12 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P12    Output Data Status
: PIOD-PDSR_P13   %1 13 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P13    Output Data Status
: PIOD-PDSR_P14   %1 14 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P14    Output Data Status
: PIOD-PDSR_P15   %1 15 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P15    Output Data Status
: PIOD-PDSR_P16   %1 16 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P16    Output Data Status
: PIOD-PDSR_P17   %1 17 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P17    Output Data Status
: PIOD-PDSR_P18   %1 18 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P18    Output Data Status
: PIOD-PDSR_P19   %1 19 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P19    Output Data Status
: PIOD-PDSR_P20   %1 20 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P20    Output Data Status
: PIOD-PDSR_P21   %1 21 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P21    Output Data Status
: PIOD-PDSR_P22   %1 22 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P22    Output Data Status
: PIOD-PDSR_P23   %1 23 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P23    Output Data Status
: PIOD-PDSR_P24   %1 24 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P24    Output Data Status
: PIOD-PDSR_P25   %1 25 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P25    Output Data Status
: PIOD-PDSR_P26   %1 26 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P26    Output Data Status
: PIOD-PDSR_P27   %1 27 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P27    Output Data Status
: PIOD-PDSR_P28   %1 28 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P28    Output Data Status
: PIOD-PDSR_P29   %1 29 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P29    Output Data Status
: PIOD-PDSR_P30   %1 30 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P30    Output Data Status
: PIOD-PDSR_P31   %1 31 lshift PIOD-PDSR bis! ;  \ PIOD-PDSR_P31    Output Data Status

\ PIOD-IER (write-only)
: PIOD-IER_P0   %1 0 lshift PIOD-IER bis! ;  \ PIOD-IER_P0    Input Change Interrupt Enable
: PIOD-IER_P1   %1 1 lshift PIOD-IER bis! ;  \ PIOD-IER_P1    Input Change Interrupt Enable
: PIOD-IER_P2   %1 2 lshift PIOD-IER bis! ;  \ PIOD-IER_P2    Input Change Interrupt Enable
: PIOD-IER_P3   %1 3 lshift PIOD-IER bis! ;  \ PIOD-IER_P3    Input Change Interrupt Enable
: PIOD-IER_P4   %1 4 lshift PIOD-IER bis! ;  \ PIOD-IER_P4    Input Change Interrupt Enable
: PIOD-IER_P5   %1 5 lshift PIOD-IER bis! ;  \ PIOD-IER_P5    Input Change Interrupt Enable
: PIOD-IER_P6   %1 6 lshift PIOD-IER bis! ;  \ PIOD-IER_P6    Input Change Interrupt Enable
: PIOD-IER_P7   %1 7 lshift PIOD-IER bis! ;  \ PIOD-IER_P7    Input Change Interrupt Enable
: PIOD-IER_P8   %1 8 lshift PIOD-IER bis! ;  \ PIOD-IER_P8    Input Change Interrupt Enable
: PIOD-IER_P9   %1 9 lshift PIOD-IER bis! ;  \ PIOD-IER_P9    Input Change Interrupt Enable
: PIOD-IER_P10   %1 10 lshift PIOD-IER bis! ;  \ PIOD-IER_P10    Input Change Interrupt Enable
: PIOD-IER_P11   %1 11 lshift PIOD-IER bis! ;  \ PIOD-IER_P11    Input Change Interrupt Enable
: PIOD-IER_P12   %1 12 lshift PIOD-IER bis! ;  \ PIOD-IER_P12    Input Change Interrupt Enable
: PIOD-IER_P13   %1 13 lshift PIOD-IER bis! ;  \ PIOD-IER_P13    Input Change Interrupt Enable
: PIOD-IER_P14   %1 14 lshift PIOD-IER bis! ;  \ PIOD-IER_P14    Input Change Interrupt Enable
: PIOD-IER_P15   %1 15 lshift PIOD-IER bis! ;  \ PIOD-IER_P15    Input Change Interrupt Enable
: PIOD-IER_P16   %1 16 lshift PIOD-IER bis! ;  \ PIOD-IER_P16    Input Change Interrupt Enable
: PIOD-IER_P17   %1 17 lshift PIOD-IER bis! ;  \ PIOD-IER_P17    Input Change Interrupt Enable
: PIOD-IER_P18   %1 18 lshift PIOD-IER bis! ;  \ PIOD-IER_P18    Input Change Interrupt Enable
: PIOD-IER_P19   %1 19 lshift PIOD-IER bis! ;  \ PIOD-IER_P19    Input Change Interrupt Enable
: PIOD-IER_P20   %1 20 lshift PIOD-IER bis! ;  \ PIOD-IER_P20    Input Change Interrupt Enable
: PIOD-IER_P21   %1 21 lshift PIOD-IER bis! ;  \ PIOD-IER_P21    Input Change Interrupt Enable
: PIOD-IER_P22   %1 22 lshift PIOD-IER bis! ;  \ PIOD-IER_P22    Input Change Interrupt Enable
: PIOD-IER_P23   %1 23 lshift PIOD-IER bis! ;  \ PIOD-IER_P23    Input Change Interrupt Enable
: PIOD-IER_P24   %1 24 lshift PIOD-IER bis! ;  \ PIOD-IER_P24    Input Change Interrupt Enable
: PIOD-IER_P25   %1 25 lshift PIOD-IER bis! ;  \ PIOD-IER_P25    Input Change Interrupt Enable
: PIOD-IER_P26   %1 26 lshift PIOD-IER bis! ;  \ PIOD-IER_P26    Input Change Interrupt Enable
: PIOD-IER_P27   %1 27 lshift PIOD-IER bis! ;  \ PIOD-IER_P27    Input Change Interrupt Enable
: PIOD-IER_P28   %1 28 lshift PIOD-IER bis! ;  \ PIOD-IER_P28    Input Change Interrupt Enable
: PIOD-IER_P29   %1 29 lshift PIOD-IER bis! ;  \ PIOD-IER_P29    Input Change Interrupt Enable
: PIOD-IER_P30   %1 30 lshift PIOD-IER bis! ;  \ PIOD-IER_P30    Input Change Interrupt Enable
: PIOD-IER_P31   %1 31 lshift PIOD-IER bis! ;  \ PIOD-IER_P31    Input Change Interrupt Enable

\ PIOD-IDR (write-only)
: PIOD-IDR_P0   %1 0 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P0    Input Change Interrupt Disable
: PIOD-IDR_P1   %1 1 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P1    Input Change Interrupt Disable
: PIOD-IDR_P2   %1 2 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P2    Input Change Interrupt Disable
: PIOD-IDR_P3   %1 3 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P3    Input Change Interrupt Disable
: PIOD-IDR_P4   %1 4 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P4    Input Change Interrupt Disable
: PIOD-IDR_P5   %1 5 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P5    Input Change Interrupt Disable
: PIOD-IDR_P6   %1 6 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P6    Input Change Interrupt Disable
: PIOD-IDR_P7   %1 7 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P7    Input Change Interrupt Disable
: PIOD-IDR_P8   %1 8 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P8    Input Change Interrupt Disable
: PIOD-IDR_P9   %1 9 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P9    Input Change Interrupt Disable
: PIOD-IDR_P10   %1 10 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P10    Input Change Interrupt Disable
: PIOD-IDR_P11   %1 11 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P11    Input Change Interrupt Disable
: PIOD-IDR_P12   %1 12 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P12    Input Change Interrupt Disable
: PIOD-IDR_P13   %1 13 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P13    Input Change Interrupt Disable
: PIOD-IDR_P14   %1 14 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P14    Input Change Interrupt Disable
: PIOD-IDR_P15   %1 15 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P15    Input Change Interrupt Disable
: PIOD-IDR_P16   %1 16 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P16    Input Change Interrupt Disable
: PIOD-IDR_P17   %1 17 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P17    Input Change Interrupt Disable
: PIOD-IDR_P18   %1 18 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P18    Input Change Interrupt Disable
: PIOD-IDR_P19   %1 19 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P19    Input Change Interrupt Disable
: PIOD-IDR_P20   %1 20 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P20    Input Change Interrupt Disable
: PIOD-IDR_P21   %1 21 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P21    Input Change Interrupt Disable
: PIOD-IDR_P22   %1 22 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P22    Input Change Interrupt Disable
: PIOD-IDR_P23   %1 23 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P23    Input Change Interrupt Disable
: PIOD-IDR_P24   %1 24 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P24    Input Change Interrupt Disable
: PIOD-IDR_P25   %1 25 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P25    Input Change Interrupt Disable
: PIOD-IDR_P26   %1 26 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P26    Input Change Interrupt Disable
: PIOD-IDR_P27   %1 27 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P27    Input Change Interrupt Disable
: PIOD-IDR_P28   %1 28 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P28    Input Change Interrupt Disable
: PIOD-IDR_P29   %1 29 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P29    Input Change Interrupt Disable
: PIOD-IDR_P30   %1 30 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P30    Input Change Interrupt Disable
: PIOD-IDR_P31   %1 31 lshift PIOD-IDR bis! ;  \ PIOD-IDR_P31    Input Change Interrupt Disable

\ PIOD-IMR (read-only)
: PIOD-IMR_P0   %1 0 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P0    Input Change Interrupt Mask
: PIOD-IMR_P1   %1 1 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P1    Input Change Interrupt Mask
: PIOD-IMR_P2   %1 2 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P2    Input Change Interrupt Mask
: PIOD-IMR_P3   %1 3 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P3    Input Change Interrupt Mask
: PIOD-IMR_P4   %1 4 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P4    Input Change Interrupt Mask
: PIOD-IMR_P5   %1 5 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P5    Input Change Interrupt Mask
: PIOD-IMR_P6   %1 6 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P6    Input Change Interrupt Mask
: PIOD-IMR_P7   %1 7 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P7    Input Change Interrupt Mask
: PIOD-IMR_P8   %1 8 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P8    Input Change Interrupt Mask
: PIOD-IMR_P9   %1 9 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P9    Input Change Interrupt Mask
: PIOD-IMR_P10   %1 10 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P10    Input Change Interrupt Mask
: PIOD-IMR_P11   %1 11 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P11    Input Change Interrupt Mask
: PIOD-IMR_P12   %1 12 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P12    Input Change Interrupt Mask
: PIOD-IMR_P13   %1 13 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P13    Input Change Interrupt Mask
: PIOD-IMR_P14   %1 14 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P14    Input Change Interrupt Mask
: PIOD-IMR_P15   %1 15 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P15    Input Change Interrupt Mask
: PIOD-IMR_P16   %1 16 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P16    Input Change Interrupt Mask
: PIOD-IMR_P17   %1 17 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P17    Input Change Interrupt Mask
: PIOD-IMR_P18   %1 18 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P18    Input Change Interrupt Mask
: PIOD-IMR_P19   %1 19 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P19    Input Change Interrupt Mask
: PIOD-IMR_P20   %1 20 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P20    Input Change Interrupt Mask
: PIOD-IMR_P21   %1 21 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P21    Input Change Interrupt Mask
: PIOD-IMR_P22   %1 22 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P22    Input Change Interrupt Mask
: PIOD-IMR_P23   %1 23 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P23    Input Change Interrupt Mask
: PIOD-IMR_P24   %1 24 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P24    Input Change Interrupt Mask
: PIOD-IMR_P25   %1 25 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P25    Input Change Interrupt Mask
: PIOD-IMR_P26   %1 26 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P26    Input Change Interrupt Mask
: PIOD-IMR_P27   %1 27 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P27    Input Change Interrupt Mask
: PIOD-IMR_P28   %1 28 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P28    Input Change Interrupt Mask
: PIOD-IMR_P29   %1 29 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P29    Input Change Interrupt Mask
: PIOD-IMR_P30   %1 30 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P30    Input Change Interrupt Mask
: PIOD-IMR_P31   %1 31 lshift PIOD-IMR bis! ;  \ PIOD-IMR_P31    Input Change Interrupt Mask

\ PIOD-ISR (read-only)
: PIOD-ISR_P0   %1 0 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P0    Input Change Interrupt Status
: PIOD-ISR_P1   %1 1 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P1    Input Change Interrupt Status
: PIOD-ISR_P2   %1 2 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P2    Input Change Interrupt Status
: PIOD-ISR_P3   %1 3 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P3    Input Change Interrupt Status
: PIOD-ISR_P4   %1 4 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P4    Input Change Interrupt Status
: PIOD-ISR_P5   %1 5 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P5    Input Change Interrupt Status
: PIOD-ISR_P6   %1 6 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P6    Input Change Interrupt Status
: PIOD-ISR_P7   %1 7 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P7    Input Change Interrupt Status
: PIOD-ISR_P8   %1 8 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P8    Input Change Interrupt Status
: PIOD-ISR_P9   %1 9 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P9    Input Change Interrupt Status
: PIOD-ISR_P10   %1 10 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P10    Input Change Interrupt Status
: PIOD-ISR_P11   %1 11 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P11    Input Change Interrupt Status
: PIOD-ISR_P12   %1 12 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P12    Input Change Interrupt Status
: PIOD-ISR_P13   %1 13 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P13    Input Change Interrupt Status
: PIOD-ISR_P14   %1 14 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P14    Input Change Interrupt Status
: PIOD-ISR_P15   %1 15 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P15    Input Change Interrupt Status
: PIOD-ISR_P16   %1 16 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P16    Input Change Interrupt Status
: PIOD-ISR_P17   %1 17 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P17    Input Change Interrupt Status
: PIOD-ISR_P18   %1 18 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P18    Input Change Interrupt Status
: PIOD-ISR_P19   %1 19 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P19    Input Change Interrupt Status
: PIOD-ISR_P20   %1 20 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P20    Input Change Interrupt Status
: PIOD-ISR_P21   %1 21 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P21    Input Change Interrupt Status
: PIOD-ISR_P22   %1 22 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P22    Input Change Interrupt Status
: PIOD-ISR_P23   %1 23 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P23    Input Change Interrupt Status
: PIOD-ISR_P24   %1 24 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P24    Input Change Interrupt Status
: PIOD-ISR_P25   %1 25 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P25    Input Change Interrupt Status
: PIOD-ISR_P26   %1 26 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P26    Input Change Interrupt Status
: PIOD-ISR_P27   %1 27 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P27    Input Change Interrupt Status
: PIOD-ISR_P28   %1 28 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P28    Input Change Interrupt Status
: PIOD-ISR_P29   %1 29 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P29    Input Change Interrupt Status
: PIOD-ISR_P30   %1 30 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P30    Input Change Interrupt Status
: PIOD-ISR_P31   %1 31 lshift PIOD-ISR bis! ;  \ PIOD-ISR_P31    Input Change Interrupt Status

\ PIOD-MDER (write-only)
: PIOD-MDER_P0   %1 0 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P0    Multi-drive Enable
: PIOD-MDER_P1   %1 1 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P1    Multi-drive Enable
: PIOD-MDER_P2   %1 2 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P2    Multi-drive Enable
: PIOD-MDER_P3   %1 3 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P3    Multi-drive Enable
: PIOD-MDER_P4   %1 4 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P4    Multi-drive Enable
: PIOD-MDER_P5   %1 5 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P5    Multi-drive Enable
: PIOD-MDER_P6   %1 6 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P6    Multi-drive Enable
: PIOD-MDER_P7   %1 7 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P7    Multi-drive Enable
: PIOD-MDER_P8   %1 8 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P8    Multi-drive Enable
: PIOD-MDER_P9   %1 9 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P9    Multi-drive Enable
: PIOD-MDER_P10   %1 10 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P10    Multi-drive Enable
: PIOD-MDER_P11   %1 11 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P11    Multi-drive Enable
: PIOD-MDER_P12   %1 12 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P12    Multi-drive Enable
: PIOD-MDER_P13   %1 13 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P13    Multi-drive Enable
: PIOD-MDER_P14   %1 14 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P14    Multi-drive Enable
: PIOD-MDER_P15   %1 15 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P15    Multi-drive Enable
: PIOD-MDER_P16   %1 16 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P16    Multi-drive Enable
: PIOD-MDER_P17   %1 17 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P17    Multi-drive Enable
: PIOD-MDER_P18   %1 18 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P18    Multi-drive Enable
: PIOD-MDER_P19   %1 19 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P19    Multi-drive Enable
: PIOD-MDER_P20   %1 20 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P20    Multi-drive Enable
: PIOD-MDER_P21   %1 21 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P21    Multi-drive Enable
: PIOD-MDER_P22   %1 22 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P22    Multi-drive Enable
: PIOD-MDER_P23   %1 23 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P23    Multi-drive Enable
: PIOD-MDER_P24   %1 24 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P24    Multi-drive Enable
: PIOD-MDER_P25   %1 25 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P25    Multi-drive Enable
: PIOD-MDER_P26   %1 26 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P26    Multi-drive Enable
: PIOD-MDER_P27   %1 27 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P27    Multi-drive Enable
: PIOD-MDER_P28   %1 28 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P28    Multi-drive Enable
: PIOD-MDER_P29   %1 29 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P29    Multi-drive Enable
: PIOD-MDER_P30   %1 30 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P30    Multi-drive Enable
: PIOD-MDER_P31   %1 31 lshift PIOD-MDER bis! ;  \ PIOD-MDER_P31    Multi-drive Enable

\ PIOD-MDDR (write-only)
: PIOD-MDDR_P0   %1 0 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P0    Multi-drive Disable
: PIOD-MDDR_P1   %1 1 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P1    Multi-drive Disable
: PIOD-MDDR_P2   %1 2 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P2    Multi-drive Disable
: PIOD-MDDR_P3   %1 3 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P3    Multi-drive Disable
: PIOD-MDDR_P4   %1 4 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P4    Multi-drive Disable
: PIOD-MDDR_P5   %1 5 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P5    Multi-drive Disable
: PIOD-MDDR_P6   %1 6 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P6    Multi-drive Disable
: PIOD-MDDR_P7   %1 7 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P7    Multi-drive Disable
: PIOD-MDDR_P8   %1 8 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P8    Multi-drive Disable
: PIOD-MDDR_P9   %1 9 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P9    Multi-drive Disable
: PIOD-MDDR_P10   %1 10 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P10    Multi-drive Disable
: PIOD-MDDR_P11   %1 11 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P11    Multi-drive Disable
: PIOD-MDDR_P12   %1 12 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P12    Multi-drive Disable
: PIOD-MDDR_P13   %1 13 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P13    Multi-drive Disable
: PIOD-MDDR_P14   %1 14 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P14    Multi-drive Disable
: PIOD-MDDR_P15   %1 15 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P15    Multi-drive Disable
: PIOD-MDDR_P16   %1 16 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P16    Multi-drive Disable
: PIOD-MDDR_P17   %1 17 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P17    Multi-drive Disable
: PIOD-MDDR_P18   %1 18 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P18    Multi-drive Disable
: PIOD-MDDR_P19   %1 19 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P19    Multi-drive Disable
: PIOD-MDDR_P20   %1 20 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P20    Multi-drive Disable
: PIOD-MDDR_P21   %1 21 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P21    Multi-drive Disable
: PIOD-MDDR_P22   %1 22 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P22    Multi-drive Disable
: PIOD-MDDR_P23   %1 23 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P23    Multi-drive Disable
: PIOD-MDDR_P24   %1 24 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P24    Multi-drive Disable
: PIOD-MDDR_P25   %1 25 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P25    Multi-drive Disable
: PIOD-MDDR_P26   %1 26 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P26    Multi-drive Disable
: PIOD-MDDR_P27   %1 27 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P27    Multi-drive Disable
: PIOD-MDDR_P28   %1 28 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P28    Multi-drive Disable
: PIOD-MDDR_P29   %1 29 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P29    Multi-drive Disable
: PIOD-MDDR_P30   %1 30 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P30    Multi-drive Disable
: PIOD-MDDR_P31   %1 31 lshift PIOD-MDDR bis! ;  \ PIOD-MDDR_P31    Multi-drive Disable

\ PIOD-MDSR (read-only)
: PIOD-MDSR_P0   %1 0 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P0    Multi-drive Status
: PIOD-MDSR_P1   %1 1 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P1    Multi-drive Status
: PIOD-MDSR_P2   %1 2 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P2    Multi-drive Status
: PIOD-MDSR_P3   %1 3 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P3    Multi-drive Status
: PIOD-MDSR_P4   %1 4 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P4    Multi-drive Status
: PIOD-MDSR_P5   %1 5 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P5    Multi-drive Status
: PIOD-MDSR_P6   %1 6 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P6    Multi-drive Status
: PIOD-MDSR_P7   %1 7 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P7    Multi-drive Status
: PIOD-MDSR_P8   %1 8 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P8    Multi-drive Status
: PIOD-MDSR_P9   %1 9 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P9    Multi-drive Status
: PIOD-MDSR_P10   %1 10 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P10    Multi-drive Status
: PIOD-MDSR_P11   %1 11 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P11    Multi-drive Status
: PIOD-MDSR_P12   %1 12 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P12    Multi-drive Status
: PIOD-MDSR_P13   %1 13 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P13    Multi-drive Status
: PIOD-MDSR_P14   %1 14 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P14    Multi-drive Status
: PIOD-MDSR_P15   %1 15 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P15    Multi-drive Status
: PIOD-MDSR_P16   %1 16 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P16    Multi-drive Status
: PIOD-MDSR_P17   %1 17 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P17    Multi-drive Status
: PIOD-MDSR_P18   %1 18 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P18    Multi-drive Status
: PIOD-MDSR_P19   %1 19 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P19    Multi-drive Status
: PIOD-MDSR_P20   %1 20 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P20    Multi-drive Status
: PIOD-MDSR_P21   %1 21 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P21    Multi-drive Status
: PIOD-MDSR_P22   %1 22 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P22    Multi-drive Status
: PIOD-MDSR_P23   %1 23 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P23    Multi-drive Status
: PIOD-MDSR_P24   %1 24 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P24    Multi-drive Status
: PIOD-MDSR_P25   %1 25 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P25    Multi-drive Status
: PIOD-MDSR_P26   %1 26 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P26    Multi-drive Status
: PIOD-MDSR_P27   %1 27 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P27    Multi-drive Status
: PIOD-MDSR_P28   %1 28 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P28    Multi-drive Status
: PIOD-MDSR_P29   %1 29 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P29    Multi-drive Status
: PIOD-MDSR_P30   %1 30 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P30    Multi-drive Status
: PIOD-MDSR_P31   %1 31 lshift PIOD-MDSR bis! ;  \ PIOD-MDSR_P31    Multi-drive Status

\ PIOD-PUDR (write-only)
: PIOD-PUDR_P0   %1 0 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P0    Pull-Up Disable
: PIOD-PUDR_P1   %1 1 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P1    Pull-Up Disable
: PIOD-PUDR_P2   %1 2 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P2    Pull-Up Disable
: PIOD-PUDR_P3   %1 3 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P3    Pull-Up Disable
: PIOD-PUDR_P4   %1 4 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P4    Pull-Up Disable
: PIOD-PUDR_P5   %1 5 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P5    Pull-Up Disable
: PIOD-PUDR_P6   %1 6 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P6    Pull-Up Disable
: PIOD-PUDR_P7   %1 7 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P7    Pull-Up Disable
: PIOD-PUDR_P8   %1 8 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P8    Pull-Up Disable
: PIOD-PUDR_P9   %1 9 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P9    Pull-Up Disable
: PIOD-PUDR_P10   %1 10 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P10    Pull-Up Disable
: PIOD-PUDR_P11   %1 11 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P11    Pull-Up Disable
: PIOD-PUDR_P12   %1 12 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P12    Pull-Up Disable
: PIOD-PUDR_P13   %1 13 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P13    Pull-Up Disable
: PIOD-PUDR_P14   %1 14 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P14    Pull-Up Disable
: PIOD-PUDR_P15   %1 15 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P15    Pull-Up Disable
: PIOD-PUDR_P16   %1 16 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P16    Pull-Up Disable
: PIOD-PUDR_P17   %1 17 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P17    Pull-Up Disable
: PIOD-PUDR_P18   %1 18 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P18    Pull-Up Disable
: PIOD-PUDR_P19   %1 19 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P19    Pull-Up Disable
: PIOD-PUDR_P20   %1 20 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P20    Pull-Up Disable
: PIOD-PUDR_P21   %1 21 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P21    Pull-Up Disable
: PIOD-PUDR_P22   %1 22 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P22    Pull-Up Disable
: PIOD-PUDR_P23   %1 23 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P23    Pull-Up Disable
: PIOD-PUDR_P24   %1 24 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P24    Pull-Up Disable
: PIOD-PUDR_P25   %1 25 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P25    Pull-Up Disable
: PIOD-PUDR_P26   %1 26 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P26    Pull-Up Disable
: PIOD-PUDR_P27   %1 27 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P27    Pull-Up Disable
: PIOD-PUDR_P28   %1 28 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P28    Pull-Up Disable
: PIOD-PUDR_P29   %1 29 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P29    Pull-Up Disable
: PIOD-PUDR_P30   %1 30 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P30    Pull-Up Disable
: PIOD-PUDR_P31   %1 31 lshift PIOD-PUDR bis! ;  \ PIOD-PUDR_P31    Pull-Up Disable

\ PIOD-PUER (write-only)
: PIOD-PUER_P0   %1 0 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P0    Pull-Up Enable
: PIOD-PUER_P1   %1 1 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P1    Pull-Up Enable
: PIOD-PUER_P2   %1 2 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P2    Pull-Up Enable
: PIOD-PUER_P3   %1 3 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P3    Pull-Up Enable
: PIOD-PUER_P4   %1 4 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P4    Pull-Up Enable
: PIOD-PUER_P5   %1 5 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P5    Pull-Up Enable
: PIOD-PUER_P6   %1 6 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P6    Pull-Up Enable
: PIOD-PUER_P7   %1 7 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P7    Pull-Up Enable
: PIOD-PUER_P8   %1 8 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P8    Pull-Up Enable
: PIOD-PUER_P9   %1 9 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P9    Pull-Up Enable
: PIOD-PUER_P10   %1 10 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P10    Pull-Up Enable
: PIOD-PUER_P11   %1 11 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P11    Pull-Up Enable
: PIOD-PUER_P12   %1 12 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P12    Pull-Up Enable
: PIOD-PUER_P13   %1 13 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P13    Pull-Up Enable
: PIOD-PUER_P14   %1 14 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P14    Pull-Up Enable
: PIOD-PUER_P15   %1 15 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P15    Pull-Up Enable
: PIOD-PUER_P16   %1 16 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P16    Pull-Up Enable
: PIOD-PUER_P17   %1 17 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P17    Pull-Up Enable
: PIOD-PUER_P18   %1 18 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P18    Pull-Up Enable
: PIOD-PUER_P19   %1 19 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P19    Pull-Up Enable
: PIOD-PUER_P20   %1 20 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P20    Pull-Up Enable
: PIOD-PUER_P21   %1 21 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P21    Pull-Up Enable
: PIOD-PUER_P22   %1 22 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P22    Pull-Up Enable
: PIOD-PUER_P23   %1 23 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P23    Pull-Up Enable
: PIOD-PUER_P24   %1 24 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P24    Pull-Up Enable
: PIOD-PUER_P25   %1 25 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P25    Pull-Up Enable
: PIOD-PUER_P26   %1 26 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P26    Pull-Up Enable
: PIOD-PUER_P27   %1 27 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P27    Pull-Up Enable
: PIOD-PUER_P28   %1 28 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P28    Pull-Up Enable
: PIOD-PUER_P29   %1 29 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P29    Pull-Up Enable
: PIOD-PUER_P30   %1 30 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P30    Pull-Up Enable
: PIOD-PUER_P31   %1 31 lshift PIOD-PUER bis! ;  \ PIOD-PUER_P31    Pull-Up Enable

\ PIOD-PUSR (read-only)
: PIOD-PUSR_P0   %1 0 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P0    Pull-Up Status
: PIOD-PUSR_P1   %1 1 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P1    Pull-Up Status
: PIOD-PUSR_P2   %1 2 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P2    Pull-Up Status
: PIOD-PUSR_P3   %1 3 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P3    Pull-Up Status
: PIOD-PUSR_P4   %1 4 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P4    Pull-Up Status
: PIOD-PUSR_P5   %1 5 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P5    Pull-Up Status
: PIOD-PUSR_P6   %1 6 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P6    Pull-Up Status
: PIOD-PUSR_P7   %1 7 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P7    Pull-Up Status
: PIOD-PUSR_P8   %1 8 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P8    Pull-Up Status
: PIOD-PUSR_P9   %1 9 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P9    Pull-Up Status
: PIOD-PUSR_P10   %1 10 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P10    Pull-Up Status
: PIOD-PUSR_P11   %1 11 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P11    Pull-Up Status
: PIOD-PUSR_P12   %1 12 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P12    Pull-Up Status
: PIOD-PUSR_P13   %1 13 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P13    Pull-Up Status
: PIOD-PUSR_P14   %1 14 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P14    Pull-Up Status
: PIOD-PUSR_P15   %1 15 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P15    Pull-Up Status
: PIOD-PUSR_P16   %1 16 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P16    Pull-Up Status
: PIOD-PUSR_P17   %1 17 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P17    Pull-Up Status
: PIOD-PUSR_P18   %1 18 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P18    Pull-Up Status
: PIOD-PUSR_P19   %1 19 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P19    Pull-Up Status
: PIOD-PUSR_P20   %1 20 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P20    Pull-Up Status
: PIOD-PUSR_P21   %1 21 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P21    Pull-Up Status
: PIOD-PUSR_P22   %1 22 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P22    Pull-Up Status
: PIOD-PUSR_P23   %1 23 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P23    Pull-Up Status
: PIOD-PUSR_P24   %1 24 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P24    Pull-Up Status
: PIOD-PUSR_P25   %1 25 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P25    Pull-Up Status
: PIOD-PUSR_P26   %1 26 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P26    Pull-Up Status
: PIOD-PUSR_P27   %1 27 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P27    Pull-Up Status
: PIOD-PUSR_P28   %1 28 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P28    Pull-Up Status
: PIOD-PUSR_P29   %1 29 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P29    Pull-Up Status
: PIOD-PUSR_P30   %1 30 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P30    Pull-Up Status
: PIOD-PUSR_P31   %1 31 lshift PIOD-PUSR bis! ;  \ PIOD-PUSR_P31    Pull-Up Status

\ PIOD-ABCDSR[%s] ()
: PIOD-ABCDSR[%s]_P0   %1 0 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P0    Peripheral Select
: PIOD-ABCDSR[%s]_P1   %1 1 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P1    Peripheral Select
: PIOD-ABCDSR[%s]_P2   %1 2 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P2    Peripheral Select
: PIOD-ABCDSR[%s]_P3   %1 3 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P3    Peripheral Select
: PIOD-ABCDSR[%s]_P4   %1 4 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P4    Peripheral Select
: PIOD-ABCDSR[%s]_P5   %1 5 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P5    Peripheral Select
: PIOD-ABCDSR[%s]_P6   %1 6 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P6    Peripheral Select
: PIOD-ABCDSR[%s]_P7   %1 7 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P7    Peripheral Select
: PIOD-ABCDSR[%s]_P8   %1 8 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P8    Peripheral Select
: PIOD-ABCDSR[%s]_P9   %1 9 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P9    Peripheral Select
: PIOD-ABCDSR[%s]_P10   %1 10 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P10    Peripheral Select
: PIOD-ABCDSR[%s]_P11   %1 11 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P11    Peripheral Select
: PIOD-ABCDSR[%s]_P12   %1 12 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P12    Peripheral Select
: PIOD-ABCDSR[%s]_P13   %1 13 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P13    Peripheral Select
: PIOD-ABCDSR[%s]_P14   %1 14 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P14    Peripheral Select
: PIOD-ABCDSR[%s]_P15   %1 15 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P15    Peripheral Select
: PIOD-ABCDSR[%s]_P16   %1 16 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P16    Peripheral Select
: PIOD-ABCDSR[%s]_P17   %1 17 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P17    Peripheral Select
: PIOD-ABCDSR[%s]_P18   %1 18 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P18    Peripheral Select
: PIOD-ABCDSR[%s]_P19   %1 19 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P19    Peripheral Select
: PIOD-ABCDSR[%s]_P20   %1 20 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P20    Peripheral Select
: PIOD-ABCDSR[%s]_P21   %1 21 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P21    Peripheral Select
: PIOD-ABCDSR[%s]_P22   %1 22 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P22    Peripheral Select
: PIOD-ABCDSR[%s]_P23   %1 23 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P23    Peripheral Select
: PIOD-ABCDSR[%s]_P24   %1 24 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P24    Peripheral Select
: PIOD-ABCDSR[%s]_P25   %1 25 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P25    Peripheral Select
: PIOD-ABCDSR[%s]_P26   %1 26 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P26    Peripheral Select
: PIOD-ABCDSR[%s]_P27   %1 27 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P27    Peripheral Select
: PIOD-ABCDSR[%s]_P28   %1 28 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P28    Peripheral Select
: PIOD-ABCDSR[%s]_P29   %1 29 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P29    Peripheral Select
: PIOD-ABCDSR[%s]_P30   %1 30 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P30    Peripheral Select
: PIOD-ABCDSR[%s]_P31   %1 31 lshift PIOD-ABCDSR[%s] bis! ;  \ PIOD-ABCDSR[%s]_P31    Peripheral Select

\ PIOD-IFSCDR (write-only)
: PIOD-IFSCDR_P0   %1 0 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P0    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P1   %1 1 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P1    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P2   %1 2 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P2    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P3   %1 3 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P3    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P4   %1 4 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P4    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P5   %1 5 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P5    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P6   %1 6 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P6    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P7   %1 7 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P7    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P8   %1 8 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P8    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P9   %1 9 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P9    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P10   %1 10 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P10    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P11   %1 11 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P11    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P12   %1 12 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P12    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P13   %1 13 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P13    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P14   %1 14 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P14    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P15   %1 15 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P15    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P16   %1 16 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P16    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P17   %1 17 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P17    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P18   %1 18 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P18    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P19   %1 19 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P19    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P20   %1 20 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P20    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P21   %1 21 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P21    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P22   %1 22 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P22    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P23   %1 23 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P23    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P24   %1 24 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P24    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P25   %1 25 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P25    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P26   %1 26 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P26    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P27   %1 27 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P27    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P28   %1 28 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P28    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P29   %1 29 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P29    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P30   %1 30 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P30    Peripheral Clock Glitch Filtering Select
: PIOD-IFSCDR_P31   %1 31 lshift PIOD-IFSCDR bis! ;  \ PIOD-IFSCDR_P31    Peripheral Clock Glitch Filtering Select

\ PIOD-IFSCER (write-only)
: PIOD-IFSCER_P0   %1 0 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P0    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P1   %1 1 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P1    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P2   %1 2 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P2    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P3   %1 3 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P3    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P4   %1 4 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P4    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P5   %1 5 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P5    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P6   %1 6 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P6    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P7   %1 7 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P7    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P8   %1 8 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P8    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P9   %1 9 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P9    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P10   %1 10 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P10    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P11   %1 11 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P11    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P12   %1 12 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P12    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P13   %1 13 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P13    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P14   %1 14 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P14    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P15   %1 15 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P15    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P16   %1 16 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P16    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P17   %1 17 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P17    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P18   %1 18 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P18    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P19   %1 19 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P19    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P20   %1 20 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P20    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P21   %1 21 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P21    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P22   %1 22 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P22    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P23   %1 23 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P23    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P24   %1 24 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P24    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P25   %1 25 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P25    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P26   %1 26 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P26    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P27   %1 27 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P27    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P28   %1 28 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P28    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P29   %1 29 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P29    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P30   %1 30 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P30    Slow Clock Debouncing Filtering Select
: PIOD-IFSCER_P31   %1 31 lshift PIOD-IFSCER bis! ;  \ PIOD-IFSCER_P31    Slow Clock Debouncing Filtering Select

\ PIOD-IFSCSR (read-only)
: PIOD-IFSCSR_P0   %1 0 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P0    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P1   %1 1 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P1    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P2   %1 2 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P2    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P3   %1 3 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P3    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P4   %1 4 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P4    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P5   %1 5 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P5    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P6   %1 6 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P6    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P7   %1 7 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P7    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P8   %1 8 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P8    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P9   %1 9 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P9    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P10   %1 10 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P10    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P11   %1 11 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P11    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P12   %1 12 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P12    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P13   %1 13 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P13    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P14   %1 14 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P14    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P15   %1 15 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P15    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P16   %1 16 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P16    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P17   %1 17 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P17    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P18   %1 18 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P18    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P19   %1 19 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P19    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P20   %1 20 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P20    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P21   %1 21 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P21    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P22   %1 22 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P22    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P23   %1 23 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P23    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P24   %1 24 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P24    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P25   %1 25 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P25    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P26   %1 26 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P26    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P27   %1 27 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P27    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P28   %1 28 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P28    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P29   %1 29 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P29    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P30   %1 30 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P30    Glitch or Debouncing Filter Selection Status
: PIOD-IFSCSR_P31   %1 31 lshift PIOD-IFSCSR bis! ;  \ PIOD-IFSCSR_P31    Glitch or Debouncing Filter Selection Status

\ PIOD-SCDR ()
: PIOD-SCDR_DIV   ( %XXXXXXXXXXXXXX -- ) 0 lshift PIOD-SCDR bis! ;  \ PIOD-SCDR_DIV    Slow Clock Divider Selection for Debouncing

\ PIOD-PPDDR (write-only)
: PIOD-PPDDR_P0   %1 0 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P0    Pull-Down Disable
: PIOD-PPDDR_P1   %1 1 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P1    Pull-Down Disable
: PIOD-PPDDR_P2   %1 2 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P2    Pull-Down Disable
: PIOD-PPDDR_P3   %1 3 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P3    Pull-Down Disable
: PIOD-PPDDR_P4   %1 4 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P4    Pull-Down Disable
: PIOD-PPDDR_P5   %1 5 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P5    Pull-Down Disable
: PIOD-PPDDR_P6   %1 6 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P6    Pull-Down Disable
: PIOD-PPDDR_P7   %1 7 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P7    Pull-Down Disable
: PIOD-PPDDR_P8   %1 8 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P8    Pull-Down Disable
: PIOD-PPDDR_P9   %1 9 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P9    Pull-Down Disable
: PIOD-PPDDR_P10   %1 10 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P10    Pull-Down Disable
: PIOD-PPDDR_P11   %1 11 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P11    Pull-Down Disable
: PIOD-PPDDR_P12   %1 12 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P12    Pull-Down Disable
: PIOD-PPDDR_P13   %1 13 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P13    Pull-Down Disable
: PIOD-PPDDR_P14   %1 14 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P14    Pull-Down Disable
: PIOD-PPDDR_P15   %1 15 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P15    Pull-Down Disable
: PIOD-PPDDR_P16   %1 16 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P16    Pull-Down Disable
: PIOD-PPDDR_P17   %1 17 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P17    Pull-Down Disable
: PIOD-PPDDR_P18   %1 18 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P18    Pull-Down Disable
: PIOD-PPDDR_P19   %1 19 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P19    Pull-Down Disable
: PIOD-PPDDR_P20   %1 20 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P20    Pull-Down Disable
: PIOD-PPDDR_P21   %1 21 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P21    Pull-Down Disable
: PIOD-PPDDR_P22   %1 22 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P22    Pull-Down Disable
: PIOD-PPDDR_P23   %1 23 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P23    Pull-Down Disable
: PIOD-PPDDR_P24   %1 24 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P24    Pull-Down Disable
: PIOD-PPDDR_P25   %1 25 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P25    Pull-Down Disable
: PIOD-PPDDR_P26   %1 26 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P26    Pull-Down Disable
: PIOD-PPDDR_P27   %1 27 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P27    Pull-Down Disable
: PIOD-PPDDR_P28   %1 28 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P28    Pull-Down Disable
: PIOD-PPDDR_P29   %1 29 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P29    Pull-Down Disable
: PIOD-PPDDR_P30   %1 30 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P30    Pull-Down Disable
: PIOD-PPDDR_P31   %1 31 lshift PIOD-PPDDR bis! ;  \ PIOD-PPDDR_P31    Pull-Down Disable

\ PIOD-PPDER (write-only)
: PIOD-PPDER_P0   %1 0 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P0    Pull-Down Enable
: PIOD-PPDER_P1   %1 1 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P1    Pull-Down Enable
: PIOD-PPDER_P2   %1 2 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P2    Pull-Down Enable
: PIOD-PPDER_P3   %1 3 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P3    Pull-Down Enable
: PIOD-PPDER_P4   %1 4 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P4    Pull-Down Enable
: PIOD-PPDER_P5   %1 5 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P5    Pull-Down Enable
: PIOD-PPDER_P6   %1 6 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P6    Pull-Down Enable
: PIOD-PPDER_P7   %1 7 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P7    Pull-Down Enable
: PIOD-PPDER_P8   %1 8 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P8    Pull-Down Enable
: PIOD-PPDER_P9   %1 9 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P9    Pull-Down Enable
: PIOD-PPDER_P10   %1 10 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P10    Pull-Down Enable
: PIOD-PPDER_P11   %1 11 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P11    Pull-Down Enable
: PIOD-PPDER_P12   %1 12 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P12    Pull-Down Enable
: PIOD-PPDER_P13   %1 13 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P13    Pull-Down Enable
: PIOD-PPDER_P14   %1 14 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P14    Pull-Down Enable
: PIOD-PPDER_P15   %1 15 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P15    Pull-Down Enable
: PIOD-PPDER_P16   %1 16 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P16    Pull-Down Enable
: PIOD-PPDER_P17   %1 17 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P17    Pull-Down Enable
: PIOD-PPDER_P18   %1 18 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P18    Pull-Down Enable
: PIOD-PPDER_P19   %1 19 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P19    Pull-Down Enable
: PIOD-PPDER_P20   %1 20 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P20    Pull-Down Enable
: PIOD-PPDER_P21   %1 21 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P21    Pull-Down Enable
: PIOD-PPDER_P22   %1 22 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P22    Pull-Down Enable
: PIOD-PPDER_P23   %1 23 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P23    Pull-Down Enable
: PIOD-PPDER_P24   %1 24 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P24    Pull-Down Enable
: PIOD-PPDER_P25   %1 25 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P25    Pull-Down Enable
: PIOD-PPDER_P26   %1 26 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P26    Pull-Down Enable
: PIOD-PPDER_P27   %1 27 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P27    Pull-Down Enable
: PIOD-PPDER_P28   %1 28 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P28    Pull-Down Enable
: PIOD-PPDER_P29   %1 29 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P29    Pull-Down Enable
: PIOD-PPDER_P30   %1 30 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P30    Pull-Down Enable
: PIOD-PPDER_P31   %1 31 lshift PIOD-PPDER bis! ;  \ PIOD-PPDER_P31    Pull-Down Enable

\ PIOD-PPDSR (read-only)
: PIOD-PPDSR_P0   %1 0 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P0    Pull-Down Status
: PIOD-PPDSR_P1   %1 1 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P1    Pull-Down Status
: PIOD-PPDSR_P2   %1 2 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P2    Pull-Down Status
: PIOD-PPDSR_P3   %1 3 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P3    Pull-Down Status
: PIOD-PPDSR_P4   %1 4 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P4    Pull-Down Status
: PIOD-PPDSR_P5   %1 5 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P5    Pull-Down Status
: PIOD-PPDSR_P6   %1 6 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P6    Pull-Down Status
: PIOD-PPDSR_P7   %1 7 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P7    Pull-Down Status
: PIOD-PPDSR_P8   %1 8 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P8    Pull-Down Status
: PIOD-PPDSR_P9   %1 9 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P9    Pull-Down Status
: PIOD-PPDSR_P10   %1 10 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P10    Pull-Down Status
: PIOD-PPDSR_P11   %1 11 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P11    Pull-Down Status
: PIOD-PPDSR_P12   %1 12 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P12    Pull-Down Status
: PIOD-PPDSR_P13   %1 13 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P13    Pull-Down Status
: PIOD-PPDSR_P14   %1 14 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P14    Pull-Down Status
: PIOD-PPDSR_P15   %1 15 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P15    Pull-Down Status
: PIOD-PPDSR_P16   %1 16 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P16    Pull-Down Status
: PIOD-PPDSR_P17   %1 17 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P17    Pull-Down Status
: PIOD-PPDSR_P18   %1 18 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P18    Pull-Down Status
: PIOD-PPDSR_P19   %1 19 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P19    Pull-Down Status
: PIOD-PPDSR_P20   %1 20 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P20    Pull-Down Status
: PIOD-PPDSR_P21   %1 21 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P21    Pull-Down Status
: PIOD-PPDSR_P22   %1 22 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P22    Pull-Down Status
: PIOD-PPDSR_P23   %1 23 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P23    Pull-Down Status
: PIOD-PPDSR_P24   %1 24 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P24    Pull-Down Status
: PIOD-PPDSR_P25   %1 25 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P25    Pull-Down Status
: PIOD-PPDSR_P26   %1 26 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P26    Pull-Down Status
: PIOD-PPDSR_P27   %1 27 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P27    Pull-Down Status
: PIOD-PPDSR_P28   %1 28 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P28    Pull-Down Status
: PIOD-PPDSR_P29   %1 29 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P29    Pull-Down Status
: PIOD-PPDSR_P30   %1 30 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P30    Pull-Down Status
: PIOD-PPDSR_P31   %1 31 lshift PIOD-PPDSR bis! ;  \ PIOD-PPDSR_P31    Pull-Down Status

\ PIOD-OWER (write-only)
: PIOD-OWER_P0   %1 0 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P0    Output Write Enable
: PIOD-OWER_P1   %1 1 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P1    Output Write Enable
: PIOD-OWER_P2   %1 2 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P2    Output Write Enable
: PIOD-OWER_P3   %1 3 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P3    Output Write Enable
: PIOD-OWER_P4   %1 4 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P4    Output Write Enable
: PIOD-OWER_P5   %1 5 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P5    Output Write Enable
: PIOD-OWER_P6   %1 6 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P6    Output Write Enable
: PIOD-OWER_P7   %1 7 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P7    Output Write Enable
: PIOD-OWER_P8   %1 8 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P8    Output Write Enable
: PIOD-OWER_P9   %1 9 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P9    Output Write Enable
: PIOD-OWER_P10   %1 10 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P10    Output Write Enable
: PIOD-OWER_P11   %1 11 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P11    Output Write Enable
: PIOD-OWER_P12   %1 12 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P12    Output Write Enable
: PIOD-OWER_P13   %1 13 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P13    Output Write Enable
: PIOD-OWER_P14   %1 14 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P14    Output Write Enable
: PIOD-OWER_P15   %1 15 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P15    Output Write Enable
: PIOD-OWER_P16   %1 16 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P16    Output Write Enable
: PIOD-OWER_P17   %1 17 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P17    Output Write Enable
: PIOD-OWER_P18   %1 18 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P18    Output Write Enable
: PIOD-OWER_P19   %1 19 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P19    Output Write Enable
: PIOD-OWER_P20   %1 20 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P20    Output Write Enable
: PIOD-OWER_P21   %1 21 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P21    Output Write Enable
: PIOD-OWER_P22   %1 22 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P22    Output Write Enable
: PIOD-OWER_P23   %1 23 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P23    Output Write Enable
: PIOD-OWER_P24   %1 24 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P24    Output Write Enable
: PIOD-OWER_P25   %1 25 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P25    Output Write Enable
: PIOD-OWER_P26   %1 26 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P26    Output Write Enable
: PIOD-OWER_P27   %1 27 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P27    Output Write Enable
: PIOD-OWER_P28   %1 28 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P28    Output Write Enable
: PIOD-OWER_P29   %1 29 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P29    Output Write Enable
: PIOD-OWER_P30   %1 30 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P30    Output Write Enable
: PIOD-OWER_P31   %1 31 lshift PIOD-OWER bis! ;  \ PIOD-OWER_P31    Output Write Enable

\ PIOD-OWDR (write-only)
: PIOD-OWDR_P0   %1 0 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P0    Output Write Disable
: PIOD-OWDR_P1   %1 1 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P1    Output Write Disable
: PIOD-OWDR_P2   %1 2 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P2    Output Write Disable
: PIOD-OWDR_P3   %1 3 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P3    Output Write Disable
: PIOD-OWDR_P4   %1 4 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P4    Output Write Disable
: PIOD-OWDR_P5   %1 5 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P5    Output Write Disable
: PIOD-OWDR_P6   %1 6 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P6    Output Write Disable
: PIOD-OWDR_P7   %1 7 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P7    Output Write Disable
: PIOD-OWDR_P8   %1 8 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P8    Output Write Disable
: PIOD-OWDR_P9   %1 9 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P9    Output Write Disable
: PIOD-OWDR_P10   %1 10 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P10    Output Write Disable
: PIOD-OWDR_P11   %1 11 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P11    Output Write Disable
: PIOD-OWDR_P12   %1 12 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P12    Output Write Disable
: PIOD-OWDR_P13   %1 13 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P13    Output Write Disable
: PIOD-OWDR_P14   %1 14 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P14    Output Write Disable
: PIOD-OWDR_P15   %1 15 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P15    Output Write Disable
: PIOD-OWDR_P16   %1 16 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P16    Output Write Disable
: PIOD-OWDR_P17   %1 17 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P17    Output Write Disable
: PIOD-OWDR_P18   %1 18 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P18    Output Write Disable
: PIOD-OWDR_P19   %1 19 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P19    Output Write Disable
: PIOD-OWDR_P20   %1 20 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P20    Output Write Disable
: PIOD-OWDR_P21   %1 21 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P21    Output Write Disable
: PIOD-OWDR_P22   %1 22 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P22    Output Write Disable
: PIOD-OWDR_P23   %1 23 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P23    Output Write Disable
: PIOD-OWDR_P24   %1 24 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P24    Output Write Disable
: PIOD-OWDR_P25   %1 25 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P25    Output Write Disable
: PIOD-OWDR_P26   %1 26 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P26    Output Write Disable
: PIOD-OWDR_P27   %1 27 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P27    Output Write Disable
: PIOD-OWDR_P28   %1 28 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P28    Output Write Disable
: PIOD-OWDR_P29   %1 29 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P29    Output Write Disable
: PIOD-OWDR_P30   %1 30 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P30    Output Write Disable
: PIOD-OWDR_P31   %1 31 lshift PIOD-OWDR bis! ;  \ PIOD-OWDR_P31    Output Write Disable

\ PIOD-OWSR (read-only)
: PIOD-OWSR_P0   %1 0 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P0    Output Write Status
: PIOD-OWSR_P1   %1 1 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P1    Output Write Status
: PIOD-OWSR_P2   %1 2 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P2    Output Write Status
: PIOD-OWSR_P3   %1 3 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P3    Output Write Status
: PIOD-OWSR_P4   %1 4 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P4    Output Write Status
: PIOD-OWSR_P5   %1 5 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P5    Output Write Status
: PIOD-OWSR_P6   %1 6 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P6    Output Write Status
: PIOD-OWSR_P7   %1 7 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P7    Output Write Status
: PIOD-OWSR_P8   %1 8 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P8    Output Write Status
: PIOD-OWSR_P9   %1 9 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P9    Output Write Status
: PIOD-OWSR_P10   %1 10 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P10    Output Write Status
: PIOD-OWSR_P11   %1 11 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P11    Output Write Status
: PIOD-OWSR_P12   %1 12 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P12    Output Write Status
: PIOD-OWSR_P13   %1 13 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P13    Output Write Status
: PIOD-OWSR_P14   %1 14 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P14    Output Write Status
: PIOD-OWSR_P15   %1 15 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P15    Output Write Status
: PIOD-OWSR_P16   %1 16 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P16    Output Write Status
: PIOD-OWSR_P17   %1 17 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P17    Output Write Status
: PIOD-OWSR_P18   %1 18 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P18    Output Write Status
: PIOD-OWSR_P19   %1 19 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P19    Output Write Status
: PIOD-OWSR_P20   %1 20 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P20    Output Write Status
: PIOD-OWSR_P21   %1 21 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P21    Output Write Status
: PIOD-OWSR_P22   %1 22 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P22    Output Write Status
: PIOD-OWSR_P23   %1 23 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P23    Output Write Status
: PIOD-OWSR_P24   %1 24 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P24    Output Write Status
: PIOD-OWSR_P25   %1 25 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P25    Output Write Status
: PIOD-OWSR_P26   %1 26 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P26    Output Write Status
: PIOD-OWSR_P27   %1 27 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P27    Output Write Status
: PIOD-OWSR_P28   %1 28 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P28    Output Write Status
: PIOD-OWSR_P29   %1 29 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P29    Output Write Status
: PIOD-OWSR_P30   %1 30 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P30    Output Write Status
: PIOD-OWSR_P31   %1 31 lshift PIOD-OWSR bis! ;  \ PIOD-OWSR_P31    Output Write Status

\ PIOD-AIMER (write-only)
: PIOD-AIMER_P0   %1 0 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P0    Additional Interrupt Modes Enable
: PIOD-AIMER_P1   %1 1 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P1    Additional Interrupt Modes Enable
: PIOD-AIMER_P2   %1 2 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P2    Additional Interrupt Modes Enable
: PIOD-AIMER_P3   %1 3 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P3    Additional Interrupt Modes Enable
: PIOD-AIMER_P4   %1 4 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P4    Additional Interrupt Modes Enable
: PIOD-AIMER_P5   %1 5 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P5    Additional Interrupt Modes Enable
: PIOD-AIMER_P6   %1 6 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P6    Additional Interrupt Modes Enable
: PIOD-AIMER_P7   %1 7 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P7    Additional Interrupt Modes Enable
: PIOD-AIMER_P8   %1 8 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P8    Additional Interrupt Modes Enable
: PIOD-AIMER_P9   %1 9 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P9    Additional Interrupt Modes Enable
: PIOD-AIMER_P10   %1 10 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P10    Additional Interrupt Modes Enable
: PIOD-AIMER_P11   %1 11 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P11    Additional Interrupt Modes Enable
: PIOD-AIMER_P12   %1 12 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P12    Additional Interrupt Modes Enable
: PIOD-AIMER_P13   %1 13 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P13    Additional Interrupt Modes Enable
: PIOD-AIMER_P14   %1 14 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P14    Additional Interrupt Modes Enable
: PIOD-AIMER_P15   %1 15 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P15    Additional Interrupt Modes Enable
: PIOD-AIMER_P16   %1 16 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P16    Additional Interrupt Modes Enable
: PIOD-AIMER_P17   %1 17 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P17    Additional Interrupt Modes Enable
: PIOD-AIMER_P18   %1 18 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P18    Additional Interrupt Modes Enable
: PIOD-AIMER_P19   %1 19 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P19    Additional Interrupt Modes Enable
: PIOD-AIMER_P20   %1 20 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P20    Additional Interrupt Modes Enable
: PIOD-AIMER_P21   %1 21 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P21    Additional Interrupt Modes Enable
: PIOD-AIMER_P22   %1 22 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P22    Additional Interrupt Modes Enable
: PIOD-AIMER_P23   %1 23 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P23    Additional Interrupt Modes Enable
: PIOD-AIMER_P24   %1 24 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P24    Additional Interrupt Modes Enable
: PIOD-AIMER_P25   %1 25 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P25    Additional Interrupt Modes Enable
: PIOD-AIMER_P26   %1 26 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P26    Additional Interrupt Modes Enable
: PIOD-AIMER_P27   %1 27 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P27    Additional Interrupt Modes Enable
: PIOD-AIMER_P28   %1 28 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P28    Additional Interrupt Modes Enable
: PIOD-AIMER_P29   %1 29 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P29    Additional Interrupt Modes Enable
: PIOD-AIMER_P30   %1 30 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P30    Additional Interrupt Modes Enable
: PIOD-AIMER_P31   %1 31 lshift PIOD-AIMER bis! ;  \ PIOD-AIMER_P31    Additional Interrupt Modes Enable

\ PIOD-AIMDR (write-only)
: PIOD-AIMDR_P0   %1 0 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P0    Additional Interrupt Modes Disable
: PIOD-AIMDR_P1   %1 1 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P1    Additional Interrupt Modes Disable
: PIOD-AIMDR_P2   %1 2 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P2    Additional Interrupt Modes Disable
: PIOD-AIMDR_P3   %1 3 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P3    Additional Interrupt Modes Disable
: PIOD-AIMDR_P4   %1 4 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P4    Additional Interrupt Modes Disable
: PIOD-AIMDR_P5   %1 5 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P5    Additional Interrupt Modes Disable
: PIOD-AIMDR_P6   %1 6 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P6    Additional Interrupt Modes Disable
: PIOD-AIMDR_P7   %1 7 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P7    Additional Interrupt Modes Disable
: PIOD-AIMDR_P8   %1 8 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P8    Additional Interrupt Modes Disable
: PIOD-AIMDR_P9   %1 9 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P9    Additional Interrupt Modes Disable
: PIOD-AIMDR_P10   %1 10 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P10    Additional Interrupt Modes Disable
: PIOD-AIMDR_P11   %1 11 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P11    Additional Interrupt Modes Disable
: PIOD-AIMDR_P12   %1 12 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P12    Additional Interrupt Modes Disable
: PIOD-AIMDR_P13   %1 13 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P13    Additional Interrupt Modes Disable
: PIOD-AIMDR_P14   %1 14 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P14    Additional Interrupt Modes Disable
: PIOD-AIMDR_P15   %1 15 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P15    Additional Interrupt Modes Disable
: PIOD-AIMDR_P16   %1 16 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P16    Additional Interrupt Modes Disable
: PIOD-AIMDR_P17   %1 17 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P17    Additional Interrupt Modes Disable
: PIOD-AIMDR_P18   %1 18 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P18    Additional Interrupt Modes Disable
: PIOD-AIMDR_P19   %1 19 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P19    Additional Interrupt Modes Disable
: PIOD-AIMDR_P20   %1 20 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P20    Additional Interrupt Modes Disable
: PIOD-AIMDR_P21   %1 21 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P21    Additional Interrupt Modes Disable
: PIOD-AIMDR_P22   %1 22 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P22    Additional Interrupt Modes Disable
: PIOD-AIMDR_P23   %1 23 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P23    Additional Interrupt Modes Disable
: PIOD-AIMDR_P24   %1 24 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P24    Additional Interrupt Modes Disable
: PIOD-AIMDR_P25   %1 25 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P25    Additional Interrupt Modes Disable
: PIOD-AIMDR_P26   %1 26 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P26    Additional Interrupt Modes Disable
: PIOD-AIMDR_P27   %1 27 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P27    Additional Interrupt Modes Disable
: PIOD-AIMDR_P28   %1 28 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P28    Additional Interrupt Modes Disable
: PIOD-AIMDR_P29   %1 29 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P29    Additional Interrupt Modes Disable
: PIOD-AIMDR_P30   %1 30 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P30    Additional Interrupt Modes Disable
: PIOD-AIMDR_P31   %1 31 lshift PIOD-AIMDR bis! ;  \ PIOD-AIMDR_P31    Additional Interrupt Modes Disable

\ PIOD-AIMMR (read-only)
: PIOD-AIMMR_P0   %1 0 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P0    IO Line Index
: PIOD-AIMMR_P1   %1 1 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P1    IO Line Index
: PIOD-AIMMR_P2   %1 2 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P2    IO Line Index
: PIOD-AIMMR_P3   %1 3 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P3    IO Line Index
: PIOD-AIMMR_P4   %1 4 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P4    IO Line Index
: PIOD-AIMMR_P5   %1 5 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P5    IO Line Index
: PIOD-AIMMR_P6   %1 6 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P6    IO Line Index
: PIOD-AIMMR_P7   %1 7 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P7    IO Line Index
: PIOD-AIMMR_P8   %1 8 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P8    IO Line Index
: PIOD-AIMMR_P9   %1 9 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P9    IO Line Index
: PIOD-AIMMR_P10   %1 10 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P10    IO Line Index
: PIOD-AIMMR_P11   %1 11 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P11    IO Line Index
: PIOD-AIMMR_P12   %1 12 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P12    IO Line Index
: PIOD-AIMMR_P13   %1 13 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P13    IO Line Index
: PIOD-AIMMR_P14   %1 14 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P14    IO Line Index
: PIOD-AIMMR_P15   %1 15 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P15    IO Line Index
: PIOD-AIMMR_P16   %1 16 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P16    IO Line Index
: PIOD-AIMMR_P17   %1 17 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P17    IO Line Index
: PIOD-AIMMR_P18   %1 18 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P18    IO Line Index
: PIOD-AIMMR_P19   %1 19 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P19    IO Line Index
: PIOD-AIMMR_P20   %1 20 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P20    IO Line Index
: PIOD-AIMMR_P21   %1 21 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P21    IO Line Index
: PIOD-AIMMR_P22   %1 22 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P22    IO Line Index
: PIOD-AIMMR_P23   %1 23 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P23    IO Line Index
: PIOD-AIMMR_P24   %1 24 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P24    IO Line Index
: PIOD-AIMMR_P25   %1 25 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P25    IO Line Index
: PIOD-AIMMR_P26   %1 26 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P26    IO Line Index
: PIOD-AIMMR_P27   %1 27 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P27    IO Line Index
: PIOD-AIMMR_P28   %1 28 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P28    IO Line Index
: PIOD-AIMMR_P29   %1 29 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P29    IO Line Index
: PIOD-AIMMR_P30   %1 30 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P30    IO Line Index
: PIOD-AIMMR_P31   %1 31 lshift PIOD-AIMMR bis! ;  \ PIOD-AIMMR_P31    IO Line Index

\ PIOD-ESR (write-only)
: PIOD-ESR_P0   %1 0 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P0    Edge Interrupt Selection
: PIOD-ESR_P1   %1 1 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P1    Edge Interrupt Selection
: PIOD-ESR_P2   %1 2 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P2    Edge Interrupt Selection
: PIOD-ESR_P3   %1 3 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P3    Edge Interrupt Selection
: PIOD-ESR_P4   %1 4 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P4    Edge Interrupt Selection
: PIOD-ESR_P5   %1 5 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P5    Edge Interrupt Selection
: PIOD-ESR_P6   %1 6 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P6    Edge Interrupt Selection
: PIOD-ESR_P7   %1 7 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P7    Edge Interrupt Selection
: PIOD-ESR_P8   %1 8 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P8    Edge Interrupt Selection
: PIOD-ESR_P9   %1 9 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P9    Edge Interrupt Selection
: PIOD-ESR_P10   %1 10 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P10    Edge Interrupt Selection
: PIOD-ESR_P11   %1 11 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P11    Edge Interrupt Selection
: PIOD-ESR_P12   %1 12 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P12    Edge Interrupt Selection
: PIOD-ESR_P13   %1 13 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P13    Edge Interrupt Selection
: PIOD-ESR_P14   %1 14 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P14    Edge Interrupt Selection
: PIOD-ESR_P15   %1 15 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P15    Edge Interrupt Selection
: PIOD-ESR_P16   %1 16 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P16    Edge Interrupt Selection
: PIOD-ESR_P17   %1 17 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P17    Edge Interrupt Selection
: PIOD-ESR_P18   %1 18 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P18    Edge Interrupt Selection
: PIOD-ESR_P19   %1 19 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P19    Edge Interrupt Selection
: PIOD-ESR_P20   %1 20 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P20    Edge Interrupt Selection
: PIOD-ESR_P21   %1 21 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P21    Edge Interrupt Selection
: PIOD-ESR_P22   %1 22 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P22    Edge Interrupt Selection
: PIOD-ESR_P23   %1 23 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P23    Edge Interrupt Selection
: PIOD-ESR_P24   %1 24 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P24    Edge Interrupt Selection
: PIOD-ESR_P25   %1 25 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P25    Edge Interrupt Selection
: PIOD-ESR_P26   %1 26 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P26    Edge Interrupt Selection
: PIOD-ESR_P27   %1 27 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P27    Edge Interrupt Selection
: PIOD-ESR_P28   %1 28 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P28    Edge Interrupt Selection
: PIOD-ESR_P29   %1 29 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P29    Edge Interrupt Selection
: PIOD-ESR_P30   %1 30 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P30    Edge Interrupt Selection
: PIOD-ESR_P31   %1 31 lshift PIOD-ESR bis! ;  \ PIOD-ESR_P31    Edge Interrupt Selection

\ PIOD-LSR (write-only)
: PIOD-LSR_P0   %1 0 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P0    Level Interrupt Selection
: PIOD-LSR_P1   %1 1 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P1    Level Interrupt Selection
: PIOD-LSR_P2   %1 2 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P2    Level Interrupt Selection
: PIOD-LSR_P3   %1 3 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P3    Level Interrupt Selection
: PIOD-LSR_P4   %1 4 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P4    Level Interrupt Selection
: PIOD-LSR_P5   %1 5 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P5    Level Interrupt Selection
: PIOD-LSR_P6   %1 6 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P6    Level Interrupt Selection
: PIOD-LSR_P7   %1 7 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P7    Level Interrupt Selection
: PIOD-LSR_P8   %1 8 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P8    Level Interrupt Selection
: PIOD-LSR_P9   %1 9 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P9    Level Interrupt Selection
: PIOD-LSR_P10   %1 10 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P10    Level Interrupt Selection
: PIOD-LSR_P11   %1 11 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P11    Level Interrupt Selection
: PIOD-LSR_P12   %1 12 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P12    Level Interrupt Selection
: PIOD-LSR_P13   %1 13 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P13    Level Interrupt Selection
: PIOD-LSR_P14   %1 14 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P14    Level Interrupt Selection
: PIOD-LSR_P15   %1 15 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P15    Level Interrupt Selection
: PIOD-LSR_P16   %1 16 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P16    Level Interrupt Selection
: PIOD-LSR_P17   %1 17 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P17    Level Interrupt Selection
: PIOD-LSR_P18   %1 18 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P18    Level Interrupt Selection
: PIOD-LSR_P19   %1 19 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P19    Level Interrupt Selection
: PIOD-LSR_P20   %1 20 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P20    Level Interrupt Selection
: PIOD-LSR_P21   %1 21 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P21    Level Interrupt Selection
: PIOD-LSR_P22   %1 22 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P22    Level Interrupt Selection
: PIOD-LSR_P23   %1 23 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P23    Level Interrupt Selection
: PIOD-LSR_P24   %1 24 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P24    Level Interrupt Selection
: PIOD-LSR_P25   %1 25 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P25    Level Interrupt Selection
: PIOD-LSR_P26   %1 26 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P26    Level Interrupt Selection
: PIOD-LSR_P27   %1 27 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P27    Level Interrupt Selection
: PIOD-LSR_P28   %1 28 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P28    Level Interrupt Selection
: PIOD-LSR_P29   %1 29 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P29    Level Interrupt Selection
: PIOD-LSR_P30   %1 30 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P30    Level Interrupt Selection
: PIOD-LSR_P31   %1 31 lshift PIOD-LSR bis! ;  \ PIOD-LSR_P31    Level Interrupt Selection

\ PIOD-ELSR (read-only)
: PIOD-ELSR_P0   %1 0 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P0    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P1   %1 1 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P1    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P2   %1 2 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P2    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P3   %1 3 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P3    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P4   %1 4 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P4    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P5   %1 5 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P5    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P6   %1 6 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P6    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P7   %1 7 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P7    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P8   %1 8 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P8    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P9   %1 9 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P9    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P10   %1 10 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P10    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P11   %1 11 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P11    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P12   %1 12 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P12    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P13   %1 13 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P13    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P14   %1 14 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P14    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P15   %1 15 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P15    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P16   %1 16 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P16    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P17   %1 17 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P17    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P18   %1 18 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P18    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P19   %1 19 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P19    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P20   %1 20 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P20    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P21   %1 21 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P21    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P22   %1 22 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P22    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P23   %1 23 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P23    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P24   %1 24 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P24    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P25   %1 25 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P25    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P26   %1 26 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P26    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P27   %1 27 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P27    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P28   %1 28 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P28    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P29   %1 29 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P29    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P30   %1 30 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P30    Edge/Level Interrupt Source Selection
: PIOD-ELSR_P31   %1 31 lshift PIOD-ELSR bis! ;  \ PIOD-ELSR_P31    Edge/Level Interrupt Source Selection

\ PIOD-FELLSR (write-only)
: PIOD-FELLSR_P0   %1 0 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P0    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P1   %1 1 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P1    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P2   %1 2 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P2    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P3   %1 3 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P3    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P4   %1 4 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P4    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P5   %1 5 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P5    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P6   %1 6 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P6    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P7   %1 7 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P7    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P8   %1 8 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P8    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P9   %1 9 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P9    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P10   %1 10 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P10    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P11   %1 11 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P11    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P12   %1 12 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P12    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P13   %1 13 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P13    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P14   %1 14 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P14    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P15   %1 15 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P15    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P16   %1 16 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P16    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P17   %1 17 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P17    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P18   %1 18 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P18    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P19   %1 19 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P19    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P20   %1 20 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P20    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P21   %1 21 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P21    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P22   %1 22 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P22    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P23   %1 23 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P23    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P24   %1 24 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P24    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P25   %1 25 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P25    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P26   %1 26 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P26    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P27   %1 27 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P27    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P28   %1 28 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P28    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P29   %1 29 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P29    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P30   %1 30 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P30    Falling Edge/Low-Level Interrupt Selection
: PIOD-FELLSR_P31   %1 31 lshift PIOD-FELLSR bis! ;  \ PIOD-FELLSR_P31    Falling Edge/Low-Level Interrupt Selection

\ PIOD-REHLSR (write-only)
: PIOD-REHLSR_P0   %1 0 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P0    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P1   %1 1 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P1    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P2   %1 2 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P2    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P3   %1 3 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P3    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P4   %1 4 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P4    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P5   %1 5 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P5    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P6   %1 6 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P6    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P7   %1 7 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P7    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P8   %1 8 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P8    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P9   %1 9 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P9    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P10   %1 10 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P10    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P11   %1 11 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P11    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P12   %1 12 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P12    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P13   %1 13 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P13    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P14   %1 14 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P14    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P15   %1 15 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P15    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P16   %1 16 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P16    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P17   %1 17 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P17    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P18   %1 18 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P18    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P19   %1 19 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P19    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P20   %1 20 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P20    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P21   %1 21 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P21    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P22   %1 22 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P22    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P23   %1 23 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P23    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P24   %1 24 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P24    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P25   %1 25 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P25    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P26   %1 26 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P26    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P27   %1 27 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P27    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P28   %1 28 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P28    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P29   %1 29 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P29    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P30   %1 30 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P30    Rising Edge/High-Level Interrupt Selection
: PIOD-REHLSR_P31   %1 31 lshift PIOD-REHLSR bis! ;  \ PIOD-REHLSR_P31    Rising Edge/High-Level Interrupt Selection

\ PIOD-FRLHSR (read-only)
: PIOD-FRLHSR_P0   %1 0 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P0    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P1   %1 1 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P1    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P2   %1 2 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P2    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P3   %1 3 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P3    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P4   %1 4 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P4    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P5   %1 5 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P5    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P6   %1 6 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P6    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P7   %1 7 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P7    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P8   %1 8 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P8    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P9   %1 9 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P9    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P10   %1 10 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P10    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P11   %1 11 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P11    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P12   %1 12 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P12    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P13   %1 13 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P13    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P14   %1 14 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P14    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P15   %1 15 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P15    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P16   %1 16 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P16    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P17   %1 17 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P17    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P18   %1 18 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P18    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P19   %1 19 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P19    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P20   %1 20 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P20    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P21   %1 21 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P21    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P22   %1 22 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P22    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P23   %1 23 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P23    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P24   %1 24 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P24    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P25   %1 25 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P25    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P26   %1 26 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P26    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P27   %1 27 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P27    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P28   %1 28 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P28    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P29   %1 29 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P29    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P30   %1 30 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P30    Edge/Level Interrupt Source Selection
: PIOD-FRLHSR_P31   %1 31 lshift PIOD-FRLHSR bis! ;  \ PIOD-FRLHSR_P31    Edge/Level Interrupt Source Selection

\ PIOD-LOCKSR (read-only)
: PIOD-LOCKSR_P0   %1 0 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P0    Lock Status
: PIOD-LOCKSR_P1   %1 1 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P1    Lock Status
: PIOD-LOCKSR_P2   %1 2 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P2    Lock Status
: PIOD-LOCKSR_P3   %1 3 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P3    Lock Status
: PIOD-LOCKSR_P4   %1 4 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P4    Lock Status
: PIOD-LOCKSR_P5   %1 5 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P5    Lock Status
: PIOD-LOCKSR_P6   %1 6 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P6    Lock Status
: PIOD-LOCKSR_P7   %1 7 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P7    Lock Status
: PIOD-LOCKSR_P8   %1 8 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P8    Lock Status
: PIOD-LOCKSR_P9   %1 9 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P9    Lock Status
: PIOD-LOCKSR_P10   %1 10 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P10    Lock Status
: PIOD-LOCKSR_P11   %1 11 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P11    Lock Status
: PIOD-LOCKSR_P12   %1 12 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P12    Lock Status
: PIOD-LOCKSR_P13   %1 13 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P13    Lock Status
: PIOD-LOCKSR_P14   %1 14 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P14    Lock Status
: PIOD-LOCKSR_P15   %1 15 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P15    Lock Status
: PIOD-LOCKSR_P16   %1 16 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P16    Lock Status
: PIOD-LOCKSR_P17   %1 17 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P17    Lock Status
: PIOD-LOCKSR_P18   %1 18 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P18    Lock Status
: PIOD-LOCKSR_P19   %1 19 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P19    Lock Status
: PIOD-LOCKSR_P20   %1 20 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P20    Lock Status
: PIOD-LOCKSR_P21   %1 21 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P21    Lock Status
: PIOD-LOCKSR_P22   %1 22 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P22    Lock Status
: PIOD-LOCKSR_P23   %1 23 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P23    Lock Status
: PIOD-LOCKSR_P24   %1 24 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P24    Lock Status
: PIOD-LOCKSR_P25   %1 25 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P25    Lock Status
: PIOD-LOCKSR_P26   %1 26 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P26    Lock Status
: PIOD-LOCKSR_P27   %1 27 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P27    Lock Status
: PIOD-LOCKSR_P28   %1 28 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P28    Lock Status
: PIOD-LOCKSR_P29   %1 29 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P29    Lock Status
: PIOD-LOCKSR_P30   %1 30 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P30    Lock Status
: PIOD-LOCKSR_P31   %1 31 lshift PIOD-LOCKSR bis! ;  \ PIOD-LOCKSR_P31    Lock Status

\ PIOD-WPMR ()
: PIOD-WPMR_WPEN   %1 0 lshift PIOD-WPMR bis! ;  \ PIOD-WPMR_WPEN    Write Protection Enable
: PIOD-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift PIOD-WPMR bis! ;  \ PIOD-WPMR_WPKEY    Write Protection Key

\ PIOD-WPSR (read-only)
: PIOD-WPSR_WPVS   %1 0 lshift PIOD-WPSR bis! ;  \ PIOD-WPSR_WPVS    Write Protection Violation Status
: PIOD-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift PIOD-WPSR bis! ;  \ PIOD-WPSR_WPVSRC    Write Protection Violation Source

\ PIOD-SCHMITT ()
: PIOD-SCHMITT_SCHMITT0   %1 0 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT0    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT1   %1 1 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT1    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT2   %1 2 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT2    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT3   %1 3 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT3    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT4   %1 4 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT4    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT5   %1 5 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT5    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT6   %1 6 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT6    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT7   %1 7 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT7    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT8   %1 8 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT8    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT9   %1 9 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT9    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT10   %1 10 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT10    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT11   %1 11 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT11    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT12   %1 12 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT12    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT13   %1 13 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT13    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT14   %1 14 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT14    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT15   %1 15 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT15    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT16   %1 16 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT16    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT17   %1 17 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT17    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT18   %1 18 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT18    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT19   %1 19 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT19    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT20   %1 20 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT20    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT21   %1 21 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT21    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT22   %1 22 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT22    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT23   %1 23 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT23    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT24   %1 24 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT24    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT25   %1 25 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT25    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT26   %1 26 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT26    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT27   %1 27 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT27    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT28   %1 28 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT28    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT29   %1 29 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT29    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT30   %1 30 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT30    Schmitt Trigger Control
: PIOD-SCHMITT_SCHMITT31   %1 31 lshift PIOD-SCHMITT bis! ;  \ PIOD-SCHMITT_SCHMITT31    Schmitt Trigger Control

\ PIOD-DRIVER ()
: PIOD-DRIVER_LINE0   %1 0 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE0    Drive of PIO Line 0
: PIOD-DRIVER_LINE1   %1 1 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE1    Drive of PIO Line 1
: PIOD-DRIVER_LINE2   %1 2 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE2    Drive of PIO Line 2
: PIOD-DRIVER_LINE3   %1 3 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE3    Drive of PIO Line 3
: PIOD-DRIVER_LINE4   %1 4 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE4    Drive of PIO Line 4
: PIOD-DRIVER_LINE5   %1 5 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE5    Drive of PIO Line 5
: PIOD-DRIVER_LINE6   %1 6 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE6    Drive of PIO Line 6
: PIOD-DRIVER_LINE7   %1 7 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE7    Drive of PIO Line 7
: PIOD-DRIVER_LINE8   %1 8 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE8    Drive of PIO Line 8
: PIOD-DRIVER_LINE9   %1 9 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE9    Drive of PIO Line 9
: PIOD-DRIVER_LINE10   %1 10 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE10    Drive of PIO Line 10
: PIOD-DRIVER_LINE11   %1 11 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE11    Drive of PIO Line 11
: PIOD-DRIVER_LINE12   %1 12 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE12    Drive of PIO Line 12
: PIOD-DRIVER_LINE13   %1 13 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE13    Drive of PIO Line 13
: PIOD-DRIVER_LINE14   %1 14 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE14    Drive of PIO Line 14
: PIOD-DRIVER_LINE15   %1 15 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE15    Drive of PIO Line 15
: PIOD-DRIVER_LINE16   %1 16 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE16    Drive of PIO Line 16
: PIOD-DRIVER_LINE17   %1 17 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE17    Drive of PIO Line 17
: PIOD-DRIVER_LINE18   %1 18 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE18    Drive of PIO Line 18
: PIOD-DRIVER_LINE19   %1 19 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE19    Drive of PIO Line 19
: PIOD-DRIVER_LINE20   %1 20 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE20    Drive of PIO Line 20
: PIOD-DRIVER_LINE21   %1 21 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE21    Drive of PIO Line 21
: PIOD-DRIVER_LINE22   %1 22 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE22    Drive of PIO Line 22
: PIOD-DRIVER_LINE23   %1 23 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE23    Drive of PIO Line 23
: PIOD-DRIVER_LINE24   %1 24 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE24    Drive of PIO Line 24
: PIOD-DRIVER_LINE25   %1 25 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE25    Drive of PIO Line 25
: PIOD-DRIVER_LINE26   %1 26 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE26    Drive of PIO Line 26
: PIOD-DRIVER_LINE27   %1 27 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE27    Drive of PIO Line 27
: PIOD-DRIVER_LINE28   %1 28 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE28    Drive of PIO Line 28
: PIOD-DRIVER_LINE29   %1 29 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE29    Drive of PIO Line 29
: PIOD-DRIVER_LINE30   %1 30 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE30    Drive of PIO Line 30
: PIOD-DRIVER_LINE31   %1 31 lshift PIOD-DRIVER bis! ;  \ PIOD-DRIVER_LINE31    Drive of PIO Line 31

\ PIOD-PCMR ()
: PIOD-PCMR_PCEN   %1 0 lshift PIOD-PCMR bis! ;  \ PIOD-PCMR_PCEN    Parallel Capture Mode Enable
: PIOD-PCMR_DSIZE   ( %XX -- ) 4 lshift PIOD-PCMR bis! ;  \ PIOD-PCMR_DSIZE    Parallel Capture Mode Data Size
: PIOD-PCMR_ALWYS   %1 9 lshift PIOD-PCMR bis! ;  \ PIOD-PCMR_ALWYS    Parallel Capture Mode Always Sampling
: PIOD-PCMR_HALFS   %1 10 lshift PIOD-PCMR bis! ;  \ PIOD-PCMR_HALFS    Parallel Capture Mode Half Sampling
: PIOD-PCMR_FRSTS   %1 11 lshift PIOD-PCMR bis! ;  \ PIOD-PCMR_FRSTS    Parallel Capture Mode First Sample

\ PIOD-PCIER (write-only)
: PIOD-PCIER_DRDY   %1 0 lshift PIOD-PCIER bis! ;  \ PIOD-PCIER_DRDY    Parallel Capture Mode Data Ready Interrupt Enable
: PIOD-PCIER_OVRE   %1 1 lshift PIOD-PCIER bis! ;  \ PIOD-PCIER_OVRE    Parallel Capture Mode Overrun Error Interrupt Enable
: PIOD-PCIER_ENDRX   %1 2 lshift PIOD-PCIER bis! ;  \ PIOD-PCIER_ENDRX    End of Reception Transfer Interrupt Enable
: PIOD-PCIER_RXBUFF   %1 3 lshift PIOD-PCIER bis! ;  \ PIOD-PCIER_RXBUFF    Reception Buffer Full Interrupt Enable

\ PIOD-PCIDR (write-only)
: PIOD-PCIDR_DRDY   %1 0 lshift PIOD-PCIDR bis! ;  \ PIOD-PCIDR_DRDY    Parallel Capture Mode Data Ready Interrupt Disable
: PIOD-PCIDR_OVRE   %1 1 lshift PIOD-PCIDR bis! ;  \ PIOD-PCIDR_OVRE    Parallel Capture Mode Overrun Error Interrupt Disable
: PIOD-PCIDR_ENDRX   %1 2 lshift PIOD-PCIDR bis! ;  \ PIOD-PCIDR_ENDRX    End of Reception Transfer Interrupt Disable
: PIOD-PCIDR_RXBUFF   %1 3 lshift PIOD-PCIDR bis! ;  \ PIOD-PCIDR_RXBUFF    Reception Buffer Full Interrupt Disable

\ PIOD-PCIMR (read-only)
: PIOD-PCIMR_DRDY   %1 0 lshift PIOD-PCIMR bis! ;  \ PIOD-PCIMR_DRDY    Parallel Capture Mode Data Ready Interrupt Mask
: PIOD-PCIMR_OVRE   %1 1 lshift PIOD-PCIMR bis! ;  \ PIOD-PCIMR_OVRE    Parallel Capture Mode Overrun Error Interrupt Mask
: PIOD-PCIMR_ENDRX   %1 2 lshift PIOD-PCIMR bis! ;  \ PIOD-PCIMR_ENDRX    End of Reception Transfer Interrupt Mask
: PIOD-PCIMR_RXBUFF   %1 3 lshift PIOD-PCIMR bis! ;  \ PIOD-PCIMR_RXBUFF    Reception Buffer Full Interrupt Mask

\ PIOD-PCISR (read-only)
: PIOD-PCISR_DRDY   %1 0 lshift PIOD-PCISR bis! ;  \ PIOD-PCISR_DRDY    Parallel Capture Mode Data Ready
: PIOD-PCISR_OVRE   %1 1 lshift PIOD-PCISR bis! ;  \ PIOD-PCISR_OVRE    Parallel Capture Mode Overrun Error

\ PIOD-PCRHR (read-only)
: PIOD-PCRHR_RDATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PIOD-PCRHR bis! ;  \ PIOD-PCRHR_RDATA    Parallel Capture Mode Reception Data

\ PMC-SCER (write-only)
: PMC-SCER_USBCLK   %1 5 lshift PMC-SCER bis! ;  \ PMC-SCER_USBCLK    Enable USB FS Clock
: PMC-SCER_PCK0   %1 8 lshift PMC-SCER bis! ;  \ PMC-SCER_PCK0    Programmable Clock 0 Output Enable
: PMC-SCER_PCK1   %1 9 lshift PMC-SCER bis! ;  \ PMC-SCER_PCK1    Programmable Clock 1 Output Enable
: PMC-SCER_PCK2   %1 10 lshift PMC-SCER bis! ;  \ PMC-SCER_PCK2    Programmable Clock 2 Output Enable
: PMC-SCER_PCK3   %1 11 lshift PMC-SCER bis! ;  \ PMC-SCER_PCK3    Programmable Clock 3 Output Enable
: PMC-SCER_PCK4   %1 12 lshift PMC-SCER bis! ;  \ PMC-SCER_PCK4    Programmable Clock 4 Output Enable
: PMC-SCER_PCK5   %1 13 lshift PMC-SCER bis! ;  \ PMC-SCER_PCK5    Programmable Clock 5 Output Enable
: PMC-SCER_PCK6   %1 14 lshift PMC-SCER bis! ;  \ PMC-SCER_PCK6    Programmable Clock 6 Output Enable

\ PMC-SCDR (write-only)
: PMC-SCDR_USBCLK   %1 5 lshift PMC-SCDR bis! ;  \ PMC-SCDR_USBCLK    Disable USB FS Clock
: PMC-SCDR_PCK0   %1 8 lshift PMC-SCDR bis! ;  \ PMC-SCDR_PCK0    Programmable Clock 0 Output Disable
: PMC-SCDR_PCK1   %1 9 lshift PMC-SCDR bis! ;  \ PMC-SCDR_PCK1    Programmable Clock 1 Output Disable
: PMC-SCDR_PCK2   %1 10 lshift PMC-SCDR bis! ;  \ PMC-SCDR_PCK2    Programmable Clock 2 Output Disable
: PMC-SCDR_PCK3   %1 11 lshift PMC-SCDR bis! ;  \ PMC-SCDR_PCK3    Programmable Clock 3 Output Disable
: PMC-SCDR_PCK4   %1 12 lshift PMC-SCDR bis! ;  \ PMC-SCDR_PCK4    Programmable Clock 4 Output Disable
: PMC-SCDR_PCK5   %1 13 lshift PMC-SCDR bis! ;  \ PMC-SCDR_PCK5    Programmable Clock 5 Output Disable
: PMC-SCDR_PCK6   %1 14 lshift PMC-SCDR bis! ;  \ PMC-SCDR_PCK6    Programmable Clock 6 Output Disable

\ PMC-SCSR (read-only)
: PMC-SCSR_HCLKS   %1 0 lshift PMC-SCSR bis! ;  \ PMC-SCSR_HCLKS    HCLK Status
: PMC-SCSR_USBCLK   %1 5 lshift PMC-SCSR bis! ;  \ PMC-SCSR_USBCLK    USB FS Clock Status
: PMC-SCSR_PCK0   %1 8 lshift PMC-SCSR bis! ;  \ PMC-SCSR_PCK0    Programmable Clock 0 Output Status
: PMC-SCSR_PCK1   %1 9 lshift PMC-SCSR bis! ;  \ PMC-SCSR_PCK1    Programmable Clock 1 Output Status
: PMC-SCSR_PCK2   %1 10 lshift PMC-SCSR bis! ;  \ PMC-SCSR_PCK2    Programmable Clock 2 Output Status
: PMC-SCSR_PCK3   %1 11 lshift PMC-SCSR bis! ;  \ PMC-SCSR_PCK3    Programmable Clock 3 Output Status
: PMC-SCSR_PCK4   %1 12 lshift PMC-SCSR bis! ;  \ PMC-SCSR_PCK4    Programmable Clock 4 Output Status
: PMC-SCSR_PCK5   %1 13 lshift PMC-SCSR bis! ;  \ PMC-SCSR_PCK5    Programmable Clock 5 Output Status
: PMC-SCSR_PCK6   %1 14 lshift PMC-SCSR bis! ;  \ PMC-SCSR_PCK6    Programmable Clock 6 Output Status

\ PMC-PCER0 (write-only)
: PMC-PCER0_PID7   %1 7 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID7    Peripheral Clock 7 Enable
: PMC-PCER0_PID8   %1 8 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID8    Peripheral Clock 8 Enable
: PMC-PCER0_PID9   %1 9 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID9    Peripheral Clock 9 Enable
: PMC-PCER0_PID10   %1 10 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID10    Peripheral Clock 10 Enable
: PMC-PCER0_PID11   %1 11 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID11    Peripheral Clock 11 Enable
: PMC-PCER0_PID12   %1 12 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID12    Peripheral Clock 12 Enable
: PMC-PCER0_PID13   %1 13 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID13    Peripheral Clock 13 Enable
: PMC-PCER0_PID14   %1 14 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID14    Peripheral Clock 14 Enable
: PMC-PCER0_PID15   %1 15 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID15    Peripheral Clock 15 Enable
: PMC-PCER0_PID16   %1 16 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID16    Peripheral Clock 16 Enable
: PMC-PCER0_PID17   %1 17 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID17    Peripheral Clock 17 Enable
: PMC-PCER0_PID18   %1 18 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID18    Peripheral Clock 18 Enable
: PMC-PCER0_PID19   %1 19 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID19    Peripheral Clock 19 Enable
: PMC-PCER0_PID20   %1 20 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID20    Peripheral Clock 20 Enable
: PMC-PCER0_PID21   %1 21 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID21    Peripheral Clock 21 Enable
: PMC-PCER0_PID22   %1 22 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID22    Peripheral Clock 22 Enable
: PMC-PCER0_PID23   %1 23 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID23    Peripheral Clock 23 Enable
: PMC-PCER0_PID24   %1 24 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID24    Peripheral Clock 24 Enable
: PMC-PCER0_PID25   %1 25 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID25    Peripheral Clock 25 Enable
: PMC-PCER0_PID26   %1 26 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID26    Peripheral Clock 26 Enable
: PMC-PCER0_PID27   %1 27 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID27    Peripheral Clock 27 Enable
: PMC-PCER0_PID28   %1 28 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID28    Peripheral Clock 28 Enable
: PMC-PCER0_PID29   %1 29 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID29    Peripheral Clock 29 Enable
: PMC-PCER0_PID30   %1 30 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID30    Peripheral Clock 30 Enable
: PMC-PCER0_PID31   %1 31 lshift PMC-PCER0 bis! ;  \ PMC-PCER0_PID31    Peripheral Clock 31 Enable

\ PMC-PCDR0 (write-only)
: PMC-PCDR0_PID7   %1 7 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID7    Peripheral Clock 7 Disable
: PMC-PCDR0_PID8   %1 8 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID8    Peripheral Clock 8 Disable
: PMC-PCDR0_PID9   %1 9 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID9    Peripheral Clock 9 Disable
: PMC-PCDR0_PID10   %1 10 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID10    Peripheral Clock 10 Disable
: PMC-PCDR0_PID11   %1 11 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID11    Peripheral Clock 11 Disable
: PMC-PCDR0_PID12   %1 12 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID12    Peripheral Clock 12 Disable
: PMC-PCDR0_PID13   %1 13 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID13    Peripheral Clock 13 Disable
: PMC-PCDR0_PID14   %1 14 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID14    Peripheral Clock 14 Disable
: PMC-PCDR0_PID15   %1 15 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID15    Peripheral Clock 15 Disable
: PMC-PCDR0_PID16   %1 16 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID16    Peripheral Clock 16 Disable
: PMC-PCDR0_PID17   %1 17 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID17    Peripheral Clock 17 Disable
: PMC-PCDR0_PID18   %1 18 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID18    Peripheral Clock 18 Disable
: PMC-PCDR0_PID19   %1 19 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID19    Peripheral Clock 19 Disable
: PMC-PCDR0_PID20   %1 20 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID20    Peripheral Clock 20 Disable
: PMC-PCDR0_PID21   %1 21 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID21    Peripheral Clock 21 Disable
: PMC-PCDR0_PID22   %1 22 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID22    Peripheral Clock 22 Disable
: PMC-PCDR0_PID23   %1 23 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID23    Peripheral Clock 23 Disable
: PMC-PCDR0_PID24   %1 24 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID24    Peripheral Clock 24 Disable
: PMC-PCDR0_PID25   %1 25 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID25    Peripheral Clock 25 Disable
: PMC-PCDR0_PID26   %1 26 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID26    Peripheral Clock 26 Disable
: PMC-PCDR0_PID27   %1 27 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID27    Peripheral Clock 27 Disable
: PMC-PCDR0_PID28   %1 28 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID28    Peripheral Clock 28 Disable
: PMC-PCDR0_PID29   %1 29 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID29    Peripheral Clock 29 Disable
: PMC-PCDR0_PID30   %1 30 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID30    Peripheral Clock 30 Disable
: PMC-PCDR0_PID31   %1 31 lshift PMC-PCDR0 bis! ;  \ PMC-PCDR0_PID31    Peripheral Clock 31 Disable

\ PMC-PCSR0 (read-only)
: PMC-PCSR0_PID7   %1 7 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID7    Peripheral Clock 7 Status
: PMC-PCSR0_PID8   %1 8 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID8    Peripheral Clock 8 Status
: PMC-PCSR0_PID9   %1 9 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID9    Peripheral Clock 9 Status
: PMC-PCSR0_PID10   %1 10 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID10    Peripheral Clock 10 Status
: PMC-PCSR0_PID11   %1 11 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID11    Peripheral Clock 11 Status
: PMC-PCSR0_PID12   %1 12 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID12    Peripheral Clock 12 Status
: PMC-PCSR0_PID13   %1 13 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID13    Peripheral Clock 13 Status
: PMC-PCSR0_PID14   %1 14 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID14    Peripheral Clock 14 Status
: PMC-PCSR0_PID15   %1 15 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID15    Peripheral Clock 15 Status
: PMC-PCSR0_PID16   %1 16 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID16    Peripheral Clock 16 Status
: PMC-PCSR0_PID17   %1 17 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID17    Peripheral Clock 17 Status
: PMC-PCSR0_PID18   %1 18 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID18    Peripheral Clock 18 Status
: PMC-PCSR0_PID19   %1 19 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID19    Peripheral Clock 19 Status
: PMC-PCSR0_PID20   %1 20 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID20    Peripheral Clock 20 Status
: PMC-PCSR0_PID21   %1 21 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID21    Peripheral Clock 21 Status
: PMC-PCSR0_PID22   %1 22 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID22    Peripheral Clock 22 Status
: PMC-PCSR0_PID23   %1 23 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID23    Peripheral Clock 23 Status
: PMC-PCSR0_PID24   %1 24 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID24    Peripheral Clock 24 Status
: PMC-PCSR0_PID25   %1 25 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID25    Peripheral Clock 25 Status
: PMC-PCSR0_PID26   %1 26 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID26    Peripheral Clock 26 Status
: PMC-PCSR0_PID27   %1 27 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID27    Peripheral Clock 27 Status
: PMC-PCSR0_PID28   %1 28 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID28    Peripheral Clock 28 Status
: PMC-PCSR0_PID29   %1 29 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID29    Peripheral Clock 29 Status
: PMC-PCSR0_PID30   %1 30 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID30    Peripheral Clock 30 Status
: PMC-PCSR0_PID31   %1 31 lshift PMC-PCSR0 bis! ;  \ PMC-PCSR0_PID31    Peripheral Clock 31 Status

\ PMC-CKGR_UCKR ()
: PMC-CKGR_UCKR_UPLLEN   %1 16 lshift PMC-CKGR_UCKR bis! ;  \ PMC-CKGR_UCKR_UPLLEN    UTMI PLL Enable
: PMC-CKGR_UCKR_UPLLCOUNT   ( %XXXX -- ) 20 lshift PMC-CKGR_UCKR bis! ;  \ PMC-CKGR_UCKR_UPLLCOUNT    UTMI PLL Start-up Time

\ PMC-CKGR_MOR ()
: PMC-CKGR_MOR_MOSCXTEN   %1 0 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_MOSCXTEN    Main Crystal Oscillator Enable
: PMC-CKGR_MOR_MOSCXTBY   %1 1 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_MOSCXTBY    Main Crystal Oscillator Bypass
: PMC-CKGR_MOR_WAITMODE   %1 2 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_WAITMODE    Wait Mode Command Write-only
: PMC-CKGR_MOR_MOSCRCEN   %1 3 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_MOSCRCEN    Main RC Oscillator Enable
: PMC-CKGR_MOR_MOSCRCF   ( %XXX -- ) 4 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_MOSCRCF    Main RC Oscillator Frequency Selection
: PMC-CKGR_MOR_MOSCXTST   ( %XXXXXXXX -- ) 8 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_MOSCXTST    Main Crystal Oscillator Startup Time
: PMC-CKGR_MOR_KEY   ( %XXXXXXXX -- ) 16 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_KEY    Write Access Password
: PMC-CKGR_MOR_MOSCSEL   %1 24 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_MOSCSEL    Main Clock Oscillator Selection
: PMC-CKGR_MOR_CFDEN   %1 25 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_CFDEN    Clock Failure Detector Enable
: PMC-CKGR_MOR_XT32KFME   %1 26 lshift PMC-CKGR_MOR bis! ;  \ PMC-CKGR_MOR_XT32KFME    32.768 kHz Crystal Oscillator Frequency Monitoring Enable

\ PMC-CKGR_MCFR ()
: PMC-CKGR_MCFR_MAINF   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift PMC-CKGR_MCFR bis! ;  \ PMC-CKGR_MCFR_MAINF    Main Clock Frequency
: PMC-CKGR_MCFR_MAINFRDY   %1 16 lshift PMC-CKGR_MCFR bis! ;  \ PMC-CKGR_MCFR_MAINFRDY    Main Clock Frequency Measure Ready
: PMC-CKGR_MCFR_RCMEAS   %1 20 lshift PMC-CKGR_MCFR bis! ;  \ PMC-CKGR_MCFR_RCMEAS    RC Oscillator Frequency Measure write-only
: PMC-CKGR_MCFR_CCSS   %1 24 lshift PMC-CKGR_MCFR bis! ;  \ PMC-CKGR_MCFR_CCSS    Counter Clock Source Selection

\ PMC-CKGR_PLLAR ()
: PMC-CKGR_PLLAR_DIVA   ( %XXXXXXXX -- ) 0 lshift PMC-CKGR_PLLAR bis! ;  \ PMC-CKGR_PLLAR_DIVA    PLLA Front End Divider
: PMC-CKGR_PLLAR_PLLACOUNT   ( %XXXXXX -- ) 8 lshift PMC-CKGR_PLLAR bis! ;  \ PMC-CKGR_PLLAR_PLLACOUNT    PLLA Counter
: PMC-CKGR_PLLAR_MULA  16 lshift PMC-CKGR_PLLAR bis! ;  \ PMC-CKGR_PLLAR_MULA    PLLA Multiplier
: PMC-CKGR_PLLAR_ONE   %1 29 lshift PMC-CKGR_PLLAR bis! ;  \ PMC-CKGR_PLLAR_ONE    Must Be Set to 1

\ PMC-MCKR ()
: PMC-MCKR_CSS   ( %XX -- ) 0 lshift PMC-MCKR bis! ;  \ PMC-MCKR_CSS    Master Clock Source Selection
: PMC-MCKR_PRES   ( %XXX -- ) 4 lshift PMC-MCKR bis! ;  \ PMC-MCKR_PRES    Processor Clock Prescaler
: PMC-MCKR_MDIV   ( %XX -- ) 8 lshift PMC-MCKR bis! ;  \ PMC-MCKR_MDIV    Master Clock Division
: PMC-MCKR_UPLLDIV2   %1 13 lshift PMC-MCKR bis! ;  \ PMC-MCKR_UPLLDIV2    UPLL Divider by 2

\ PMC-USB ()
: PMC-USB_USBS   %1 0 lshift PMC-USB bis! ;  \ PMC-USB_USBS    USB Input Clock Selection
: PMC-USB_USBDIV   ( %XXXX -- ) 8 lshift PMC-USB bis! ;  \ PMC-USB_USBDIV    Divider for USB_48M

\ PMC-PCK[%s] ()
: PMC-PCK[%s]_CSS   ( %XXX -- ) 0 lshift PMC-PCK[%s] bis! ;  \ PMC-PCK[%s]_CSS    Programmable Clock Source Selection
: PMC-PCK[%s]_PRES   ( %XXXXXXXX -- ) 4 lshift PMC-PCK[%s] bis! ;  \ PMC-PCK[%s]_PRES    Programmable Clock Prescaler

\ PMC-IER (write-only)
: PMC-IER_MOSCXTS   %1 0 lshift PMC-IER bis! ;  \ PMC-IER_MOSCXTS    Main Crystal Oscillator Status Interrupt Enable
: PMC-IER_LOCKA   %1 1 lshift PMC-IER bis! ;  \ PMC-IER_LOCKA    PLLA Lock Interrupt Enable
: PMC-IER_MCKRDY   %1 3 lshift PMC-IER bis! ;  \ PMC-IER_MCKRDY    Master Clock Ready Interrupt Enable
: PMC-IER_LOCKU   %1 6 lshift PMC-IER bis! ;  \ PMC-IER_LOCKU    UTMI PLL Lock Interrupt Enable
: PMC-IER_PCKRDY0   %1 8 lshift PMC-IER bis! ;  \ PMC-IER_PCKRDY0    Programmable Clock Ready 0 Interrupt Enable
: PMC-IER_PCKRDY1   %1 9 lshift PMC-IER bis! ;  \ PMC-IER_PCKRDY1    Programmable Clock Ready 1 Interrupt Enable
: PMC-IER_PCKRDY2   %1 10 lshift PMC-IER bis! ;  \ PMC-IER_PCKRDY2    Programmable Clock Ready 2 Interrupt Enable
: PMC-IER_PCKRDY3   %1 11 lshift PMC-IER bis! ;  \ PMC-IER_PCKRDY3    Programmable Clock Ready 3 Interrupt Enable
: PMC-IER_PCKRDY4   %1 12 lshift PMC-IER bis! ;  \ PMC-IER_PCKRDY4    Programmable Clock Ready 4 Interrupt Enable
: PMC-IER_PCKRDY5   %1 13 lshift PMC-IER bis! ;  \ PMC-IER_PCKRDY5    Programmable Clock Ready 5 Interrupt Enable
: PMC-IER_PCKRDY6   %1 14 lshift PMC-IER bis! ;  \ PMC-IER_PCKRDY6    Programmable Clock Ready 6 Interrupt Enable
: PMC-IER_MOSCSELS   %1 16 lshift PMC-IER bis! ;  \ PMC-IER_MOSCSELS    Main Clock Source Oscillator Selection Status Interrupt Enable
: PMC-IER_MOSCRCS   %1 17 lshift PMC-IER bis! ;  \ PMC-IER_MOSCRCS    Main RC Oscillator Status Interrupt Enable
: PMC-IER_CFDEV   %1 18 lshift PMC-IER bis! ;  \ PMC-IER_CFDEV    Clock Failure Detector Event Interrupt Enable
: PMC-IER_XT32KERR   %1 21 lshift PMC-IER bis! ;  \ PMC-IER_XT32KERR    32.768 kHz Crystal Oscillator Error Interrupt Enable

\ PMC-IDR (write-only)
: PMC-IDR_MOSCXTS   %1 0 lshift PMC-IDR bis! ;  \ PMC-IDR_MOSCXTS    Main Crystal Oscillator Status Interrupt Disable
: PMC-IDR_LOCKA   %1 1 lshift PMC-IDR bis! ;  \ PMC-IDR_LOCKA    PLLA Lock Interrupt Disable
: PMC-IDR_MCKRDY   %1 3 lshift PMC-IDR bis! ;  \ PMC-IDR_MCKRDY    Master Clock Ready Interrupt Disable
: PMC-IDR_LOCKU   %1 6 lshift PMC-IDR bis! ;  \ PMC-IDR_LOCKU    UTMI PLL Lock Interrupt Disable
: PMC-IDR_PCKRDY0   %1 8 lshift PMC-IDR bis! ;  \ PMC-IDR_PCKRDY0    Programmable Clock Ready 0 Interrupt Disable
: PMC-IDR_PCKRDY1   %1 9 lshift PMC-IDR bis! ;  \ PMC-IDR_PCKRDY1    Programmable Clock Ready 1 Interrupt Disable
: PMC-IDR_PCKRDY2   %1 10 lshift PMC-IDR bis! ;  \ PMC-IDR_PCKRDY2    Programmable Clock Ready 2 Interrupt Disable
: PMC-IDR_PCKRDY3   %1 11 lshift PMC-IDR bis! ;  \ PMC-IDR_PCKRDY3    Programmable Clock Ready 3 Interrupt Disable
: PMC-IDR_PCKRDY4   %1 12 lshift PMC-IDR bis! ;  \ PMC-IDR_PCKRDY4    Programmable Clock Ready 4 Interrupt Disable
: PMC-IDR_PCKRDY5   %1 13 lshift PMC-IDR bis! ;  \ PMC-IDR_PCKRDY5    Programmable Clock Ready 5 Interrupt Disable
: PMC-IDR_PCKRDY6   %1 14 lshift PMC-IDR bis! ;  \ PMC-IDR_PCKRDY6    Programmable Clock Ready 6 Interrupt Disable
: PMC-IDR_MOSCSELS   %1 16 lshift PMC-IDR bis! ;  \ PMC-IDR_MOSCSELS    Main Clock Source Oscillator Selection Status Interrupt Disable
: PMC-IDR_MOSCRCS   %1 17 lshift PMC-IDR bis! ;  \ PMC-IDR_MOSCRCS    Main RC Status Interrupt Disable
: PMC-IDR_CFDEV   %1 18 lshift PMC-IDR bis! ;  \ PMC-IDR_CFDEV    Clock Failure Detector Event Interrupt Disable
: PMC-IDR_XT32KERR   %1 21 lshift PMC-IDR bis! ;  \ PMC-IDR_XT32KERR    32.768 kHz Crystal Oscillator Error Interrupt Disable

\ PMC-SR (read-only)
: PMC-SR_MOSCXTS   %1 0 lshift PMC-SR bis! ;  \ PMC-SR_MOSCXTS    Main Crystal Oscillator Status
: PMC-SR_LOCKA   %1 1 lshift PMC-SR bis! ;  \ PMC-SR_LOCKA    PLLA Lock Status
: PMC-SR_MCKRDY   %1 3 lshift PMC-SR bis! ;  \ PMC-SR_MCKRDY    Master Clock Status
: PMC-SR_LOCKU   %1 6 lshift PMC-SR bis! ;  \ PMC-SR_LOCKU    UTMI PLL Lock Status
: PMC-SR_OSCSELS   %1 7 lshift PMC-SR bis! ;  \ PMC-SR_OSCSELS    Slow Clock Source Oscillator Selection
: PMC-SR_PCKRDY0   %1 8 lshift PMC-SR bis! ;  \ PMC-SR_PCKRDY0    Programmable Clock Ready 0 Status
: PMC-SR_PCKRDY1   %1 9 lshift PMC-SR bis! ;  \ PMC-SR_PCKRDY1    Programmable Clock Ready 1 Status
: PMC-SR_PCKRDY2   %1 10 lshift PMC-SR bis! ;  \ PMC-SR_PCKRDY2    Programmable Clock Ready 2 Status
: PMC-SR_PCKRDY3   %1 11 lshift PMC-SR bis! ;  \ PMC-SR_PCKRDY3    Programmable Clock Ready 3 Status
: PMC-SR_PCKRDY4   %1 12 lshift PMC-SR bis! ;  \ PMC-SR_PCKRDY4    Programmable Clock Ready 4 Status
: PMC-SR_PCKRDY5   %1 13 lshift PMC-SR bis! ;  \ PMC-SR_PCKRDY5    Programmable Clock Ready 5 Status
: PMC-SR_PCKRDY6   %1 14 lshift PMC-SR bis! ;  \ PMC-SR_PCKRDY6    Programmable Clock Ready 6 Status
: PMC-SR_MOSCSELS   %1 16 lshift PMC-SR bis! ;  \ PMC-SR_MOSCSELS    Main Clock Source Oscillator Selection Status
: PMC-SR_MOSCRCS   %1 17 lshift PMC-SR bis! ;  \ PMC-SR_MOSCRCS    Main RC Oscillator Status
: PMC-SR_CFDEV   %1 18 lshift PMC-SR bis! ;  \ PMC-SR_CFDEV    Clock Failure Detector Event
: PMC-SR_CFDS   %1 19 lshift PMC-SR bis! ;  \ PMC-SR_CFDS    Clock Failure Detector Status
: PMC-SR_FOS   %1 20 lshift PMC-SR bis! ;  \ PMC-SR_FOS    Clock Failure Detector Fault Output Status
: PMC-SR_XT32KERR   %1 21 lshift PMC-SR bis! ;  \ PMC-SR_XT32KERR    Slow Crystal Oscillator Error

\ PMC-IMR (read-only)
: PMC-IMR_MOSCXTS   %1 0 lshift PMC-IMR bis! ;  \ PMC-IMR_MOSCXTS    Main Crystal Oscillator Status Interrupt Mask
: PMC-IMR_LOCKA   %1 1 lshift PMC-IMR bis! ;  \ PMC-IMR_LOCKA    PLLA Lock Interrupt Mask
: PMC-IMR_MCKRDY   %1 3 lshift PMC-IMR bis! ;  \ PMC-IMR_MCKRDY    Master Clock Ready Interrupt Mask
: PMC-IMR_LOCKU   %1 6 lshift PMC-IMR bis! ;  \ PMC-IMR_LOCKU    UTMI PLL Lock Interrupt Mask
: PMC-IMR_PCKRDY0   %1 8 lshift PMC-IMR bis! ;  \ PMC-IMR_PCKRDY0    Programmable Clock Ready 0 Interrupt Mask
: PMC-IMR_PCKRDY1   %1 9 lshift PMC-IMR bis! ;  \ PMC-IMR_PCKRDY1    Programmable Clock Ready 1 Interrupt Mask
: PMC-IMR_PCKRDY2   %1 10 lshift PMC-IMR bis! ;  \ PMC-IMR_PCKRDY2    Programmable Clock Ready 2 Interrupt Mask
: PMC-IMR_PCKRDY3   %1 11 lshift PMC-IMR bis! ;  \ PMC-IMR_PCKRDY3    Programmable Clock Ready 3 Interrupt Mask
: PMC-IMR_PCKRDY4   %1 12 lshift PMC-IMR bis! ;  \ PMC-IMR_PCKRDY4    Programmable Clock Ready 4 Interrupt Mask
: PMC-IMR_PCKRDY5   %1 13 lshift PMC-IMR bis! ;  \ PMC-IMR_PCKRDY5    Programmable Clock Ready 5 Interrupt Mask
: PMC-IMR_PCKRDY6   %1 14 lshift PMC-IMR bis! ;  \ PMC-IMR_PCKRDY6    Programmable Clock Ready 6 Interrupt Mask
: PMC-IMR_MOSCSELS   %1 16 lshift PMC-IMR bis! ;  \ PMC-IMR_MOSCSELS    Main Clock Source Oscillator Selection Status Interrupt Mask
: PMC-IMR_MOSCRCS   %1 17 lshift PMC-IMR bis! ;  \ PMC-IMR_MOSCRCS    Main RC Status Interrupt Mask
: PMC-IMR_CFDEV   %1 18 lshift PMC-IMR bis! ;  \ PMC-IMR_CFDEV    Clock Failure Detector Event Interrupt Mask
: PMC-IMR_XT32KERR   %1 21 lshift PMC-IMR bis! ;  \ PMC-IMR_XT32KERR    32.768 kHz Crystal Oscillator Error Interrupt Mask

\ PMC-FSMR ()
: PMC-FSMR_FSTT0   %1 0 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT0    Fast Startup Input Enable 0
: PMC-FSMR_FSTT1   %1 1 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT1    Fast Startup Input Enable 1
: PMC-FSMR_FSTT2   %1 2 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT2    Fast Startup Input Enable 2
: PMC-FSMR_FSTT3   %1 3 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT3    Fast Startup Input Enable 3
: PMC-FSMR_FSTT4   %1 4 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT4    Fast Startup Input Enable 4
: PMC-FSMR_FSTT5   %1 5 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT5    Fast Startup Input Enable 5
: PMC-FSMR_FSTT6   %1 6 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT6    Fast Startup Input Enable 6
: PMC-FSMR_FSTT7   %1 7 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT7    Fast Startup Input Enable 7
: PMC-FSMR_FSTT8   %1 8 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT8    Fast Startup Input Enable 8
: PMC-FSMR_FSTT9   %1 9 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT9    Fast Startup Input Enable 9
: PMC-FSMR_FSTT10   %1 10 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT10    Fast Startup Input Enable 10
: PMC-FSMR_FSTT11   %1 11 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT11    Fast Startup Input Enable 11
: PMC-FSMR_FSTT12   %1 12 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT12    Fast Startup Input Enable 12
: PMC-FSMR_FSTT13   %1 13 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT13    Fast Startup Input Enable 13
: PMC-FSMR_FSTT14   %1 14 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT14    Fast Startup Input Enable 14
: PMC-FSMR_FSTT15   %1 15 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FSTT15    Fast Startup Input Enable 15
: PMC-FSMR_RTTAL   %1 16 lshift PMC-FSMR bis! ;  \ PMC-FSMR_RTTAL    RTT Alarm Enable
: PMC-FSMR_RTCAL   %1 17 lshift PMC-FSMR bis! ;  \ PMC-FSMR_RTCAL    RTC Alarm Enable
: PMC-FSMR_USBAL   %1 18 lshift PMC-FSMR bis! ;  \ PMC-FSMR_USBAL    USB Alarm Enable
: PMC-FSMR_LPM   %1 20 lshift PMC-FSMR bis! ;  \ PMC-FSMR_LPM    Low-power Mode
: PMC-FSMR_FLPM   ( %XX -- ) 21 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FLPM    Flash Low-power Mode
: PMC-FSMR_FFLPM   %1 23 lshift PMC-FSMR bis! ;  \ PMC-FSMR_FFLPM    Force Flash Low-power Mode

\ PMC-FSPR ()
: PMC-FSPR_FSTP0   %1 0 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP0    Fast Startup Input Polarity 0
: PMC-FSPR_FSTP1   %1 1 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP1    Fast Startup Input Polarity 1
: PMC-FSPR_FSTP2   %1 2 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP2    Fast Startup Input Polarity 2
: PMC-FSPR_FSTP3   %1 3 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP3    Fast Startup Input Polarity 3
: PMC-FSPR_FSTP4   %1 4 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP4    Fast Startup Input Polarity 4
: PMC-FSPR_FSTP5   %1 5 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP5    Fast Startup Input Polarity 5
: PMC-FSPR_FSTP6   %1 6 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP6    Fast Startup Input Polarity 6
: PMC-FSPR_FSTP7   %1 7 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP7    Fast Startup Input Polarity 7
: PMC-FSPR_FSTP8   %1 8 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP8    Fast Startup Input Polarity 8
: PMC-FSPR_FSTP9   %1 9 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP9    Fast Startup Input Polarity 9
: PMC-FSPR_FSTP10   %1 10 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP10    Fast Startup Input Polarity 10
: PMC-FSPR_FSTP11   %1 11 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP11    Fast Startup Input Polarity 11
: PMC-FSPR_FSTP12   %1 12 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP12    Fast Startup Input Polarity 12
: PMC-FSPR_FSTP13   %1 13 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP13    Fast Startup Input Polarity 13
: PMC-FSPR_FSTP14   %1 14 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP14    Fast Startup Input Polarity 14
: PMC-FSPR_FSTP15   %1 15 lshift PMC-FSPR bis! ;  \ PMC-FSPR_FSTP15    Fast Startup Input Polarity 15

\ PMC-FOCR (write-only)
: PMC-FOCR_FOCLR   %1 0 lshift PMC-FOCR bis! ;  \ PMC-FOCR_FOCLR    Fault Output Clear

\ PMC-WPMR ()
: PMC-WPMR_WPEN   %1 0 lshift PMC-WPMR bis! ;  \ PMC-WPMR_WPEN    Write Protection Enable
: PMC-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift PMC-WPMR bis! ;  \ PMC-WPMR_WPKEY    Write Protection Key

\ PMC-WPSR (read-only)
: PMC-WPSR_WPVS   %1 0 lshift PMC-WPSR bis! ;  \ PMC-WPSR_WPVS    Write Protection Violation Status
: PMC-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift PMC-WPSR bis! ;  \ PMC-WPSR_WPVSRC    Write Protection Violation Source

\ PMC-PCER1 (write-only)
: PMC-PCER1_PID32   %1 0 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID32    Peripheral Clock 32 Enable
: PMC-PCER1_PID33   %1 1 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID33    Peripheral Clock 33 Enable
: PMC-PCER1_PID34   %1 2 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID34    Peripheral Clock 34 Enable
: PMC-PCER1_PID35   %1 3 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID35    Peripheral Clock 35 Enable
: PMC-PCER1_PID37   %1 5 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID37    Peripheral Clock 37 Enable
: PMC-PCER1_PID39   %1 7 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID39    Peripheral Clock 39 Enable
: PMC-PCER1_PID40   %1 8 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID40    Peripheral Clock 40 Enable
: PMC-PCER1_PID41   %1 9 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID41    Peripheral Clock 41 Enable
: PMC-PCER1_PID42   %1 10 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID42    Peripheral Clock 42 Enable
: PMC-PCER1_PID43   %1 11 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID43    Peripheral Clock 43 Enable
: PMC-PCER1_PID44   %1 12 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID44    Peripheral Clock 44 Enable
: PMC-PCER1_PID45   %1 13 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID45    Peripheral Clock 45 Enable
: PMC-PCER1_PID46   %1 14 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID46    Peripheral Clock 46 Enable
: PMC-PCER1_PID47   %1 15 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID47    Peripheral Clock 47 Enable
: PMC-PCER1_PID48   %1 16 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID48    Peripheral Clock 48 Enable
: PMC-PCER1_PID49   %1 17 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID49    Peripheral Clock 49 Enable
: PMC-PCER1_PID50   %1 18 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID50    Peripheral Clock 50 Enable
: PMC-PCER1_PID51   %1 19 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID51    Peripheral Clock 51 Enable
: PMC-PCER1_PID52   %1 20 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID52    Peripheral Clock 52 Enable
: PMC-PCER1_PID53   %1 21 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID53    Peripheral Clock 53 Enable
: PMC-PCER1_PID56   %1 24 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID56    Peripheral Clock 56 Enable
: PMC-PCER1_PID57   %1 25 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID57    Peripheral Clock 57 Enable
: PMC-PCER1_PID58   %1 26 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID58    Peripheral Clock 58 Enable
: PMC-PCER1_PID59   %1 27 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID59    Peripheral Clock 59 Enable
: PMC-PCER1_PID60   %1 28 lshift PMC-PCER1 bis! ;  \ PMC-PCER1_PID60    Peripheral Clock 60 Enable

\ PMC-PCDR1 (write-only)
: PMC-PCDR1_PID32   %1 0 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID32    Peripheral Clock 32 Disable
: PMC-PCDR1_PID33   %1 1 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID33    Peripheral Clock 33 Disable
: PMC-PCDR1_PID34   %1 2 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID34    Peripheral Clock 34 Disable
: PMC-PCDR1_PID35   %1 3 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID35    Peripheral Clock 35 Disable
: PMC-PCDR1_PID37   %1 5 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID37    Peripheral Clock 37 Disable
: PMC-PCDR1_PID39   %1 7 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID39    Peripheral Clock 39 Disable
: PMC-PCDR1_PID40   %1 8 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID40    Peripheral Clock 40 Disable
: PMC-PCDR1_PID41   %1 9 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID41    Peripheral Clock 41 Disable
: PMC-PCDR1_PID42   %1 10 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID42    Peripheral Clock 42 Disable
: PMC-PCDR1_PID43   %1 11 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID43    Peripheral Clock 43 Disable
: PMC-PCDR1_PID44   %1 12 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID44    Peripheral Clock 44 Disable
: PMC-PCDR1_PID45   %1 13 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID45    Peripheral Clock 45 Disable
: PMC-PCDR1_PID46   %1 14 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID46    Peripheral Clock 46 Disable
: PMC-PCDR1_PID47   %1 15 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID47    Peripheral Clock 47 Disable
: PMC-PCDR1_PID48   %1 16 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID48    Peripheral Clock 48 Disable
: PMC-PCDR1_PID49   %1 17 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID49    Peripheral Clock 49 Disable
: PMC-PCDR1_PID50   %1 18 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID50    Peripheral Clock 50 Disable
: PMC-PCDR1_PID51   %1 19 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID51    Peripheral Clock 51 Disable
: PMC-PCDR1_PID52   %1 20 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID52    Peripheral Clock 52 Disable
: PMC-PCDR1_PID53   %1 21 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID53    Peripheral Clock 53 Disable
: PMC-PCDR1_PID56   %1 24 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID56    Peripheral Clock 56 Disable
: PMC-PCDR1_PID57   %1 25 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID57    Peripheral Clock 57 Disable
: PMC-PCDR1_PID58   %1 26 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID58    Peripheral Clock 58 Disable
: PMC-PCDR1_PID59   %1 27 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID59    Peripheral Clock 59 Disable
: PMC-PCDR1_PID60   %1 28 lshift PMC-PCDR1 bis! ;  \ PMC-PCDR1_PID60    Peripheral Clock 60 Disable

\ PMC-PCSR1 (read-only)
: PMC-PCSR1_PID32   %1 0 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID32    Peripheral Clock 32 Status
: PMC-PCSR1_PID33   %1 1 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID33    Peripheral Clock 33 Status
: PMC-PCSR1_PID34   %1 2 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID34    Peripheral Clock 34 Status
: PMC-PCSR1_PID35   %1 3 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID35    Peripheral Clock 35 Status
: PMC-PCSR1_PID37   %1 5 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID37    Peripheral Clock 37 Status
: PMC-PCSR1_PID39   %1 7 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID39    Peripheral Clock 39 Status
: PMC-PCSR1_PID40   %1 8 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID40    Peripheral Clock 40 Status
: PMC-PCSR1_PID41   %1 9 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID41    Peripheral Clock 41 Status
: PMC-PCSR1_PID42   %1 10 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID42    Peripheral Clock 42 Status
: PMC-PCSR1_PID43   %1 11 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID43    Peripheral Clock 43 Status
: PMC-PCSR1_PID44   %1 12 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID44    Peripheral Clock 44 Status
: PMC-PCSR1_PID45   %1 13 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID45    Peripheral Clock 45 Status
: PMC-PCSR1_PID46   %1 14 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID46    Peripheral Clock 46 Status
: PMC-PCSR1_PID47   %1 15 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID47    Peripheral Clock 47 Status
: PMC-PCSR1_PID48   %1 16 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID48    Peripheral Clock 48 Status
: PMC-PCSR1_PID49   %1 17 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID49    Peripheral Clock 49 Status
: PMC-PCSR1_PID50   %1 18 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID50    Peripheral Clock 50 Status
: PMC-PCSR1_PID51   %1 19 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID51    Peripheral Clock 51 Status
: PMC-PCSR1_PID52   %1 20 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID52    Peripheral Clock 52 Status
: PMC-PCSR1_PID53   %1 21 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID53    Peripheral Clock 53 Status
: PMC-PCSR1_PID56   %1 24 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID56    Peripheral Clock 56 Status
: PMC-PCSR1_PID57   %1 25 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID57    Peripheral Clock 57 Status
: PMC-PCSR1_PID58   %1 26 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID58    Peripheral Clock 58 Status
: PMC-PCSR1_PID59   %1 27 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID59    Peripheral Clock 59 Status
: PMC-PCSR1_PID60   %1 28 lshift PMC-PCSR1 bis! ;  \ PMC-PCSR1_PID60    Peripheral Clock 60 Status

\ PMC-PCR ()
: PMC-PCR_PID   ( %XXXXXXX -- ) 0 lshift PMC-PCR bis! ;  \ PMC-PCR_PID    Peripheral ID
: PMC-PCR_GCLKCSS   ( %XXX -- ) 8 lshift PMC-PCR bis! ;  \ PMC-PCR_GCLKCSS    Generic Clock Source Selection
: PMC-PCR_CMD   %1 12 lshift PMC-PCR bis! ;  \ PMC-PCR_CMD    Command
: PMC-PCR_GCLKDIV   ( %XXXXXXXX -- ) 20 lshift PMC-PCR bis! ;  \ PMC-PCR_GCLKDIV    Generic Clock Division Ratio
: PMC-PCR_EN   %1 28 lshift PMC-PCR bis! ;  \ PMC-PCR_EN    Enable
: PMC-PCR_GCLKEN   %1 29 lshift PMC-PCR bis! ;  \ PMC-PCR_GCLKEN    Generic Clock Enable

\ PMC-OCR ()
: PMC-OCR_CAL4   ( %XXXXXXX -- ) 0 lshift PMC-OCR bis! ;  \ PMC-OCR_CAL4    Main RC Oscillator Calibration Bits for 4 MHz
: PMC-OCR_SEL4   %1 7 lshift PMC-OCR bis! ;  \ PMC-OCR_SEL4    Selection of Main RC Oscillator Calibration Bits for 4 MHz
: PMC-OCR_CAL8   ( %XXXXXXX -- ) 8 lshift PMC-OCR bis! ;  \ PMC-OCR_CAL8    Main RC Oscillator Calibration Bits for 8 MHz
: PMC-OCR_SEL8   %1 15 lshift PMC-OCR bis! ;  \ PMC-OCR_SEL8    Selection of Main RC Oscillator Calibration Bits for 8 MHz
: PMC-OCR_CAL12   ( %XXXXXXX -- ) 16 lshift PMC-OCR bis! ;  \ PMC-OCR_CAL12    Main RC Oscillator Calibration Bits for 12 MHz
: PMC-OCR_SEL12   %1 23 lshift PMC-OCR bis! ;  \ PMC-OCR_SEL12    Selection of Main RC Oscillator Calibration Bits for 12 MHz

\ PMC-SLPWK_ER0 (write-only)
: PMC-SLPWK_ER0_PID7   %1 7 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID7    Peripheral 7 SleepWalking Enable
: PMC-SLPWK_ER0_PID8   %1 8 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID8    Peripheral 8 SleepWalking Enable
: PMC-SLPWK_ER0_PID9   %1 9 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID9    Peripheral 9 SleepWalking Enable
: PMC-SLPWK_ER0_PID10   %1 10 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID10    Peripheral 10 SleepWalking Enable
: PMC-SLPWK_ER0_PID11   %1 11 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID11    Peripheral 11 SleepWalking Enable
: PMC-SLPWK_ER0_PID12   %1 12 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID12    Peripheral 12 SleepWalking Enable
: PMC-SLPWK_ER0_PID13   %1 13 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID13    Peripheral 13 SleepWalking Enable
: PMC-SLPWK_ER0_PID14   %1 14 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID14    Peripheral 14 SleepWalking Enable
: PMC-SLPWK_ER0_PID15   %1 15 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID15    Peripheral 15 SleepWalking Enable
: PMC-SLPWK_ER0_PID16   %1 16 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID16    Peripheral 16 SleepWalking Enable
: PMC-SLPWK_ER0_PID17   %1 17 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID17    Peripheral 17 SleepWalking Enable
: PMC-SLPWK_ER0_PID18   %1 18 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID18    Peripheral 18 SleepWalking Enable
: PMC-SLPWK_ER0_PID19   %1 19 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID19    Peripheral 19 SleepWalking Enable
: PMC-SLPWK_ER0_PID20   %1 20 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID20    Peripheral 20 SleepWalking Enable
: PMC-SLPWK_ER0_PID21   %1 21 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID21    Peripheral 21 SleepWalking Enable
: PMC-SLPWK_ER0_PID22   %1 22 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID22    Peripheral 22 SleepWalking Enable
: PMC-SLPWK_ER0_PID23   %1 23 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID23    Peripheral 23 SleepWalking Enable
: PMC-SLPWK_ER0_PID24   %1 24 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID24    Peripheral 24 SleepWalking Enable
: PMC-SLPWK_ER0_PID25   %1 25 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID25    Peripheral 25 SleepWalking Enable
: PMC-SLPWK_ER0_PID26   %1 26 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID26    Peripheral 26 SleepWalking Enable
: PMC-SLPWK_ER0_PID27   %1 27 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID27    Peripheral 27 SleepWalking Enable
: PMC-SLPWK_ER0_PID28   %1 28 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID28    Peripheral 28 SleepWalking Enable
: PMC-SLPWK_ER0_PID29   %1 29 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID29    Peripheral 29 SleepWalking Enable
: PMC-SLPWK_ER0_PID30   %1 30 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID30    Peripheral 30 SleepWalking Enable
: PMC-SLPWK_ER0_PID31   %1 31 lshift PMC-SLPWK_ER0 bis! ;  \ PMC-SLPWK_ER0_PID31    Peripheral 31 SleepWalking Enable

\ PMC-SLPWK_DR0 (write-only)
: PMC-SLPWK_DR0_PID7   %1 7 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID7    Peripheral 7 SleepWalking Disable
: PMC-SLPWK_DR0_PID8   %1 8 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID8    Peripheral 8 SleepWalking Disable
: PMC-SLPWK_DR0_PID9   %1 9 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID9    Peripheral 9 SleepWalking Disable
: PMC-SLPWK_DR0_PID10   %1 10 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID10    Peripheral 10 SleepWalking Disable
: PMC-SLPWK_DR0_PID11   %1 11 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID11    Peripheral 11 SleepWalking Disable
: PMC-SLPWK_DR0_PID12   %1 12 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID12    Peripheral 12 SleepWalking Disable
: PMC-SLPWK_DR0_PID13   %1 13 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID13    Peripheral 13 SleepWalking Disable
: PMC-SLPWK_DR0_PID14   %1 14 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID14    Peripheral 14 SleepWalking Disable
: PMC-SLPWK_DR0_PID15   %1 15 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID15    Peripheral 15 SleepWalking Disable
: PMC-SLPWK_DR0_PID16   %1 16 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID16    Peripheral 16 SleepWalking Disable
: PMC-SLPWK_DR0_PID17   %1 17 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID17    Peripheral 17 SleepWalking Disable
: PMC-SLPWK_DR0_PID18   %1 18 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID18    Peripheral 18 SleepWalking Disable
: PMC-SLPWK_DR0_PID19   %1 19 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID19    Peripheral 19 SleepWalking Disable
: PMC-SLPWK_DR0_PID20   %1 20 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID20    Peripheral 20 SleepWalking Disable
: PMC-SLPWK_DR0_PID21   %1 21 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID21    Peripheral 21 SleepWalking Disable
: PMC-SLPWK_DR0_PID22   %1 22 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID22    Peripheral 22 SleepWalking Disable
: PMC-SLPWK_DR0_PID23   %1 23 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID23    Peripheral 23 SleepWalking Disable
: PMC-SLPWK_DR0_PID24   %1 24 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID24    Peripheral 24 SleepWalking Disable
: PMC-SLPWK_DR0_PID25   %1 25 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID25    Peripheral 25 SleepWalking Disable
: PMC-SLPWK_DR0_PID26   %1 26 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID26    Peripheral 26 SleepWalking Disable
: PMC-SLPWK_DR0_PID27   %1 27 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID27    Peripheral 27 SleepWalking Disable
: PMC-SLPWK_DR0_PID28   %1 28 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID28    Peripheral 28 SleepWalking Disable
: PMC-SLPWK_DR0_PID29   %1 29 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID29    Peripheral 29 SleepWalking Disable
: PMC-SLPWK_DR0_PID30   %1 30 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID30    Peripheral 30 SleepWalking Disable
: PMC-SLPWK_DR0_PID31   %1 31 lshift PMC-SLPWK_DR0 bis! ;  \ PMC-SLPWK_DR0_PID31    Peripheral 31 SleepWalking Disable

\ PMC-SLPWK_SR0 (read-only)
: PMC-SLPWK_SR0_PID7   %1 7 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID7    Peripheral 7 SleepWalking Status
: PMC-SLPWK_SR0_PID8   %1 8 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID8    Peripheral 8 SleepWalking Status
: PMC-SLPWK_SR0_PID9   %1 9 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID9    Peripheral 9 SleepWalking Status
: PMC-SLPWK_SR0_PID10   %1 10 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID10    Peripheral 10 SleepWalking Status
: PMC-SLPWK_SR0_PID11   %1 11 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID11    Peripheral 11 SleepWalking Status
: PMC-SLPWK_SR0_PID12   %1 12 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID12    Peripheral 12 SleepWalking Status
: PMC-SLPWK_SR0_PID13   %1 13 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID13    Peripheral 13 SleepWalking Status
: PMC-SLPWK_SR0_PID14   %1 14 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID14    Peripheral 14 SleepWalking Status
: PMC-SLPWK_SR0_PID15   %1 15 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID15    Peripheral 15 SleepWalking Status
: PMC-SLPWK_SR0_PID16   %1 16 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID16    Peripheral 16 SleepWalking Status
: PMC-SLPWK_SR0_PID17   %1 17 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID17    Peripheral 17 SleepWalking Status
: PMC-SLPWK_SR0_PID18   %1 18 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID18    Peripheral 18 SleepWalking Status
: PMC-SLPWK_SR0_PID19   %1 19 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID19    Peripheral 19 SleepWalking Status
: PMC-SLPWK_SR0_PID20   %1 20 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID20    Peripheral 20 SleepWalking Status
: PMC-SLPWK_SR0_PID21   %1 21 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID21    Peripheral 21 SleepWalking Status
: PMC-SLPWK_SR0_PID22   %1 22 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID22    Peripheral 22 SleepWalking Status
: PMC-SLPWK_SR0_PID23   %1 23 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID23    Peripheral 23 SleepWalking Status
: PMC-SLPWK_SR0_PID24   %1 24 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID24    Peripheral 24 SleepWalking Status
: PMC-SLPWK_SR0_PID25   %1 25 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID25    Peripheral 25 SleepWalking Status
: PMC-SLPWK_SR0_PID26   %1 26 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID26    Peripheral 26 SleepWalking Status
: PMC-SLPWK_SR0_PID27   %1 27 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID27    Peripheral 27 SleepWalking Status
: PMC-SLPWK_SR0_PID28   %1 28 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID28    Peripheral 28 SleepWalking Status
: PMC-SLPWK_SR0_PID29   %1 29 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID29    Peripheral 29 SleepWalking Status
: PMC-SLPWK_SR0_PID30   %1 30 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID30    Peripheral 30 SleepWalking Status
: PMC-SLPWK_SR0_PID31   %1 31 lshift PMC-SLPWK_SR0 bis! ;  \ PMC-SLPWK_SR0_PID31    Peripheral 31 SleepWalking Status

\ PMC-SLPWK_ASR0 (read-only)
: PMC-SLPWK_ASR0_PID7   %1 7 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID7    Peripheral 7 Activity Status
: PMC-SLPWK_ASR0_PID8   %1 8 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID8    Peripheral 8 Activity Status
: PMC-SLPWK_ASR0_PID9   %1 9 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID9    Peripheral 9 Activity Status
: PMC-SLPWK_ASR0_PID10   %1 10 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID10    Peripheral 10 Activity Status
: PMC-SLPWK_ASR0_PID11   %1 11 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID11    Peripheral 11 Activity Status
: PMC-SLPWK_ASR0_PID12   %1 12 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID12    Peripheral 12 Activity Status
: PMC-SLPWK_ASR0_PID13   %1 13 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID13    Peripheral 13 Activity Status
: PMC-SLPWK_ASR0_PID14   %1 14 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID14    Peripheral 14 Activity Status
: PMC-SLPWK_ASR0_PID15   %1 15 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID15    Peripheral 15 Activity Status
: PMC-SLPWK_ASR0_PID16   %1 16 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID16    Peripheral 16 Activity Status
: PMC-SLPWK_ASR0_PID17   %1 17 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID17    Peripheral 17 Activity Status
: PMC-SLPWK_ASR0_PID18   %1 18 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID18    Peripheral 18 Activity Status
: PMC-SLPWK_ASR0_PID19   %1 19 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID19    Peripheral 19 Activity Status
: PMC-SLPWK_ASR0_PID20   %1 20 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID20    Peripheral 20 Activity Status
: PMC-SLPWK_ASR0_PID21   %1 21 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID21    Peripheral 21 Activity Status
: PMC-SLPWK_ASR0_PID22   %1 22 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID22    Peripheral 22 Activity Status
: PMC-SLPWK_ASR0_PID23   %1 23 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID23    Peripheral 23 Activity Status
: PMC-SLPWK_ASR0_PID24   %1 24 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID24    Peripheral 24 Activity Status
: PMC-SLPWK_ASR0_PID25   %1 25 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID25    Peripheral 25 Activity Status
: PMC-SLPWK_ASR0_PID26   %1 26 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID26    Peripheral 26 Activity Status
: PMC-SLPWK_ASR0_PID27   %1 27 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID27    Peripheral 27 Activity Status
: PMC-SLPWK_ASR0_PID28   %1 28 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID28    Peripheral 28 Activity Status
: PMC-SLPWK_ASR0_PID29   %1 29 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID29    Peripheral 29 Activity Status
: PMC-SLPWK_ASR0_PID30   %1 30 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID30    Peripheral 30 Activity Status
: PMC-SLPWK_ASR0_PID31   %1 31 lshift PMC-SLPWK_ASR0 bis! ;  \ PMC-SLPWK_ASR0_PID31    Peripheral 31 Activity Status

\ PMC-PMMR ()
: PMC-PMMR_PLLA_MMAX  0 lshift PMC-PMMR bis! ;  \ PMC-PMMR_PLLA_MMAX    PLLA Maximum Allowed Multiplier Value

\ PMC-SLPWK_ER1 (write-only)
: PMC-SLPWK_ER1_PID32   %1 0 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID32    Peripheral 32 SleepWalking Enable
: PMC-SLPWK_ER1_PID33   %1 1 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID33    Peripheral 33 SleepWalking Enable
: PMC-SLPWK_ER1_PID34   %1 2 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID34    Peripheral 34 SleepWalking Enable
: PMC-SLPWK_ER1_PID35   %1 3 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID35    Peripheral 35 SleepWalking Enable
: PMC-SLPWK_ER1_PID37   %1 5 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID37    Peripheral 37 SleepWalking Enable
: PMC-SLPWK_ER1_PID39   %1 7 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID39    Peripheral 39 SleepWalking Enable
: PMC-SLPWK_ER1_PID40   %1 8 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID40    Peripheral 40 SleepWalking Enable
: PMC-SLPWK_ER1_PID41   %1 9 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID41    Peripheral 41 SleepWalking Enable
: PMC-SLPWK_ER1_PID42   %1 10 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID42    Peripheral 42 SleepWalking Enable
: PMC-SLPWK_ER1_PID43   %1 11 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID43    Peripheral 43 SleepWalking Enable
: PMC-SLPWK_ER1_PID44   %1 12 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID44    Peripheral 44 SleepWalking Enable
: PMC-SLPWK_ER1_PID45   %1 13 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID45    Peripheral 45 SleepWalking Enable
: PMC-SLPWK_ER1_PID46   %1 14 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID46    Peripheral 46 SleepWalking Enable
: PMC-SLPWK_ER1_PID47   %1 15 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID47    Peripheral 47 SleepWalking Enable
: PMC-SLPWK_ER1_PID48   %1 16 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID48    Peripheral 48 SleepWalking Enable
: PMC-SLPWK_ER1_PID49   %1 17 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID49    Peripheral 49 SleepWalking Enable
: PMC-SLPWK_ER1_PID50   %1 18 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID50    Peripheral 50 SleepWalking Enable
: PMC-SLPWK_ER1_PID51   %1 19 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID51    Peripheral 51 SleepWalking Enable
: PMC-SLPWK_ER1_PID52   %1 20 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID52    Peripheral 52 SleepWalking Enable
: PMC-SLPWK_ER1_PID53   %1 21 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID53    Peripheral 53 SleepWalking Enable
: PMC-SLPWK_ER1_PID56   %1 24 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID56    Peripheral 56 SleepWalking Enable
: PMC-SLPWK_ER1_PID57   %1 25 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID57    Peripheral 57 SleepWalking Enable
: PMC-SLPWK_ER1_PID58   %1 26 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID58    Peripheral 58 SleepWalking Enable
: PMC-SLPWK_ER1_PID59   %1 27 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID59    Peripheral 59 SleepWalking Enable
: PMC-SLPWK_ER1_PID60   %1 28 lshift PMC-SLPWK_ER1 bis! ;  \ PMC-SLPWK_ER1_PID60    Peripheral 60 SleepWalking Enable

\ PMC-SLPWK_DR1 (write-only)
: PMC-SLPWK_DR1_PID32   %1 0 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID32    Peripheral 32 SleepWalking Disable
: PMC-SLPWK_DR1_PID33   %1 1 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID33    Peripheral 33 SleepWalking Disable
: PMC-SLPWK_DR1_PID34   %1 2 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID34    Peripheral 34 SleepWalking Disable
: PMC-SLPWK_DR1_PID35   %1 3 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID35    Peripheral 35 SleepWalking Disable
: PMC-SLPWK_DR1_PID37   %1 5 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID37    Peripheral 37 SleepWalking Disable
: PMC-SLPWK_DR1_PID39   %1 7 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID39    Peripheral 39 SleepWalking Disable
: PMC-SLPWK_DR1_PID40   %1 8 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID40    Peripheral 40 SleepWalking Disable
: PMC-SLPWK_DR1_PID41   %1 9 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID41    Peripheral 41 SleepWalking Disable
: PMC-SLPWK_DR1_PID42   %1 10 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID42    Peripheral 42 SleepWalking Disable
: PMC-SLPWK_DR1_PID43   %1 11 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID43    Peripheral 43 SleepWalking Disable
: PMC-SLPWK_DR1_PID44   %1 12 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID44    Peripheral 44 SleepWalking Disable
: PMC-SLPWK_DR1_PID45   %1 13 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID45    Peripheral 45 SleepWalking Disable
: PMC-SLPWK_DR1_PID46   %1 14 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID46    Peripheral 46 SleepWalking Disable
: PMC-SLPWK_DR1_PID47   %1 15 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID47    Peripheral 47 SleepWalking Disable
: PMC-SLPWK_DR1_PID48   %1 16 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID48    Peripheral 48 SleepWalking Disable
: PMC-SLPWK_DR1_PID49   %1 17 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID49    Peripheral 49 SleepWalking Disable
: PMC-SLPWK_DR1_PID50   %1 18 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID50    Peripheral 50 SleepWalking Disable
: PMC-SLPWK_DR1_PID51   %1 19 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID51    Peripheral 51 SleepWalking Disable
: PMC-SLPWK_DR1_PID52   %1 20 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID52    Peripheral 52 SleepWalking Disable
: PMC-SLPWK_DR1_PID53   %1 21 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID53    Peripheral 53 SleepWalking Disable
: PMC-SLPWK_DR1_PID56   %1 24 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID56    Peripheral 56 SleepWalking Disable
: PMC-SLPWK_DR1_PID57   %1 25 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID57    Peripheral 57 SleepWalking Disable
: PMC-SLPWK_DR1_PID58   %1 26 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID58    Peripheral 58 SleepWalking Disable
: PMC-SLPWK_DR1_PID59   %1 27 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID59    Peripheral 59 SleepWalking Disable
: PMC-SLPWK_DR1_PID60   %1 28 lshift PMC-SLPWK_DR1 bis! ;  \ PMC-SLPWK_DR1_PID60    Peripheral 60 SleepWalking Disable

\ PMC-SLPWK_SR1 (read-only)
: PMC-SLPWK_SR1_PID32   %1 0 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID32    Peripheral 32 SleepWalking Status
: PMC-SLPWK_SR1_PID33   %1 1 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID33    Peripheral 33 SleepWalking Status
: PMC-SLPWK_SR1_PID34   %1 2 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID34    Peripheral 34 SleepWalking Status
: PMC-SLPWK_SR1_PID35   %1 3 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID35    Peripheral 35 SleepWalking Status
: PMC-SLPWK_SR1_PID37   %1 5 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID37    Peripheral 37 SleepWalking Status
: PMC-SLPWK_SR1_PID39   %1 7 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID39    Peripheral 39 SleepWalking Status
: PMC-SLPWK_SR1_PID40   %1 8 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID40    Peripheral 40 SleepWalking Status
: PMC-SLPWK_SR1_PID41   %1 9 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID41    Peripheral 41 SleepWalking Status
: PMC-SLPWK_SR1_PID42   %1 10 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID42    Peripheral 42 SleepWalking Status
: PMC-SLPWK_SR1_PID43   %1 11 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID43    Peripheral 43 SleepWalking Status
: PMC-SLPWK_SR1_PID44   %1 12 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID44    Peripheral 44 SleepWalking Status
: PMC-SLPWK_SR1_PID45   %1 13 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID45    Peripheral 45 SleepWalking Status
: PMC-SLPWK_SR1_PID46   %1 14 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID46    Peripheral 46 SleepWalking Status
: PMC-SLPWK_SR1_PID47   %1 15 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID47    Peripheral 47 SleepWalking Status
: PMC-SLPWK_SR1_PID48   %1 16 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID48    Peripheral 48 SleepWalking Status
: PMC-SLPWK_SR1_PID49   %1 17 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID49    Peripheral 49 SleepWalking Status
: PMC-SLPWK_SR1_PID50   %1 18 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID50    Peripheral 50 SleepWalking Status
: PMC-SLPWK_SR1_PID51   %1 19 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID51    Peripheral 51 SleepWalking Status
: PMC-SLPWK_SR1_PID52   %1 20 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID52    Peripheral 52 SleepWalking Status
: PMC-SLPWK_SR1_PID53   %1 21 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID53    Peripheral 53 SleepWalking Status
: PMC-SLPWK_SR1_PID56   %1 24 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID56    Peripheral 56 SleepWalking Status
: PMC-SLPWK_SR1_PID57   %1 25 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID57    Peripheral 57 SleepWalking Status
: PMC-SLPWK_SR1_PID58   %1 26 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID58    Peripheral 58 SleepWalking Status
: PMC-SLPWK_SR1_PID59   %1 27 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID59    Peripheral 59 SleepWalking Status
: PMC-SLPWK_SR1_PID60   %1 28 lshift PMC-SLPWK_SR1 bis! ;  \ PMC-SLPWK_SR1_PID60    Peripheral 60 SleepWalking Status

\ PMC-SLPWK_ASR1 (read-only)
: PMC-SLPWK_ASR1_PID32   %1 0 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID32    Peripheral 32 Activity Status
: PMC-SLPWK_ASR1_PID33   %1 1 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID33    Peripheral 33 Activity Status
: PMC-SLPWK_ASR1_PID34   %1 2 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID34    Peripheral 34 Activity Status
: PMC-SLPWK_ASR1_PID35   %1 3 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID35    Peripheral 35 Activity Status
: PMC-SLPWK_ASR1_PID37   %1 5 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID37    Peripheral 37 Activity Status
: PMC-SLPWK_ASR1_PID39   %1 7 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID39    Peripheral 39 Activity Status
: PMC-SLPWK_ASR1_PID40   %1 8 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID40    Peripheral 40 Activity Status
: PMC-SLPWK_ASR1_PID41   %1 9 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID41    Peripheral 41 Activity Status
: PMC-SLPWK_ASR1_PID42   %1 10 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID42    Peripheral 42 Activity Status
: PMC-SLPWK_ASR1_PID43   %1 11 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID43    Peripheral 43 Activity Status
: PMC-SLPWK_ASR1_PID44   %1 12 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID44    Peripheral 44 Activity Status
: PMC-SLPWK_ASR1_PID45   %1 13 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID45    Peripheral 45 Activity Status
: PMC-SLPWK_ASR1_PID46   %1 14 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID46    Peripheral 46 Activity Status
: PMC-SLPWK_ASR1_PID47   %1 15 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID47    Peripheral 47 Activity Status
: PMC-SLPWK_ASR1_PID48   %1 16 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID48    Peripheral 48 Activity Status
: PMC-SLPWK_ASR1_PID49   %1 17 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID49    Peripheral 49 Activity Status
: PMC-SLPWK_ASR1_PID50   %1 18 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID50    Peripheral 50 Activity Status
: PMC-SLPWK_ASR1_PID51   %1 19 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID51    Peripheral 51 Activity Status
: PMC-SLPWK_ASR1_PID52   %1 20 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID52    Peripheral 52 Activity Status
: PMC-SLPWK_ASR1_PID53   %1 21 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID53    Peripheral 53 Activity Status
: PMC-SLPWK_ASR1_PID56   %1 24 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID56    Peripheral 56 Activity Status
: PMC-SLPWK_ASR1_PID57   %1 25 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID57    Peripheral 57 Activity Status
: PMC-SLPWK_ASR1_PID58   %1 26 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID58    Peripheral 58 Activity Status
: PMC-SLPWK_ASR1_PID59   %1 27 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID59    Peripheral 59 Activity Status
: PMC-SLPWK_ASR1_PID60   %1 28 lshift PMC-SLPWK_ASR1 bis! ;  \ PMC-SLPWK_ASR1_PID60    Peripheral 60 Activity Status

\ PMC-SLPWK_AIPR (read-only)
: PMC-SLPWK_AIPR_AIP   %1 0 lshift PMC-SLPWK_AIPR bis! ;  \ PMC-SLPWK_AIPR_AIP    Activity In Progress

\ PWM0-CLK ()
: PWM0-CLK_DIVA   ( %XXXXXXXX -- ) 0 lshift PWM0-CLK bis! ;  \ PWM0-CLK_DIVA    CLKA Divide Factor
: PWM0-CLK_PREA   ( %XXXX -- ) 8 lshift PWM0-CLK bis! ;  \ PWM0-CLK_PREA    CLKA Source Clock Selection
: PWM0-CLK_DIVB   ( %XXXXXXXX -- ) 16 lshift PWM0-CLK bis! ;  \ PWM0-CLK_DIVB    CLKB Divide Factor
: PWM0-CLK_PREB   ( %XXXX -- ) 24 lshift PWM0-CLK bis! ;  \ PWM0-CLK_PREB    CLKB Source Clock Selection

\ PWM0-ENA (write-only)
: PWM0-ENA_CHID0   %1 0 lshift PWM0-ENA bis! ;  \ PWM0-ENA_CHID0    Channel ID
: PWM0-ENA_CHID1   %1 1 lshift PWM0-ENA bis! ;  \ PWM0-ENA_CHID1    Channel ID
: PWM0-ENA_CHID2   %1 2 lshift PWM0-ENA bis! ;  \ PWM0-ENA_CHID2    Channel ID
: PWM0-ENA_CHID3   %1 3 lshift PWM0-ENA bis! ;  \ PWM0-ENA_CHID3    Channel ID

\ PWM0-DIS (write-only)
: PWM0-DIS_CHID0   %1 0 lshift PWM0-DIS bis! ;  \ PWM0-DIS_CHID0    Channel ID
: PWM0-DIS_CHID1   %1 1 lshift PWM0-DIS bis! ;  \ PWM0-DIS_CHID1    Channel ID
: PWM0-DIS_CHID2   %1 2 lshift PWM0-DIS bis! ;  \ PWM0-DIS_CHID2    Channel ID
: PWM0-DIS_CHID3   %1 3 lshift PWM0-DIS bis! ;  \ PWM0-DIS_CHID3    Channel ID

\ PWM0-SR (read-only)
: PWM0-SR_CHID0   %1 0 lshift PWM0-SR bis! ;  \ PWM0-SR_CHID0    Channel ID
: PWM0-SR_CHID1   %1 1 lshift PWM0-SR bis! ;  \ PWM0-SR_CHID1    Channel ID
: PWM0-SR_CHID2   %1 2 lshift PWM0-SR bis! ;  \ PWM0-SR_CHID2    Channel ID
: PWM0-SR_CHID3   %1 3 lshift PWM0-SR bis! ;  \ PWM0-SR_CHID3    Channel ID

\ PWM0-IER1 (write-only)
: PWM0-IER1_CHID0   %1 0 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_CHID0    Counter Event on Channel 0 Interrupt Enable
: PWM0-IER1_CHID1   %1 1 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_CHID1    Counter Event on Channel 1 Interrupt Enable
: PWM0-IER1_CHID2   %1 2 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_CHID2    Counter Event on Channel 2 Interrupt Enable
: PWM0-IER1_CHID3   %1 3 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_CHID3    Counter Event on Channel 3 Interrupt Enable
: PWM0-IER1_FCHID0   %1 16 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_FCHID0    Fault Protection Trigger on Channel 0 Interrupt Enable
: PWM0-IER1_FCHID1   %1 17 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_FCHID1    Fault Protection Trigger on Channel 1 Interrupt Enable
: PWM0-IER1_FCHID2   %1 18 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_FCHID2    Fault Protection Trigger on Channel 2 Interrupt Enable
: PWM0-IER1_FCHID3   %1 19 lshift PWM0-IER1 bis! ;  \ PWM0-IER1_FCHID3    Fault Protection Trigger on Channel 3 Interrupt Enable

\ PWM0-IDR1 (write-only)
: PWM0-IDR1_CHID0   %1 0 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_CHID0    Counter Event on Channel 0 Interrupt Disable
: PWM0-IDR1_CHID1   %1 1 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_CHID1    Counter Event on Channel 1 Interrupt Disable
: PWM0-IDR1_CHID2   %1 2 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_CHID2    Counter Event on Channel 2 Interrupt Disable
: PWM0-IDR1_CHID3   %1 3 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_CHID3    Counter Event on Channel 3 Interrupt Disable
: PWM0-IDR1_FCHID0   %1 16 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_FCHID0    Fault Protection Trigger on Channel 0 Interrupt Disable
: PWM0-IDR1_FCHID1   %1 17 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_FCHID1    Fault Protection Trigger on Channel 1 Interrupt Disable
: PWM0-IDR1_FCHID2   %1 18 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_FCHID2    Fault Protection Trigger on Channel 2 Interrupt Disable
: PWM0-IDR1_FCHID3   %1 19 lshift PWM0-IDR1 bis! ;  \ PWM0-IDR1_FCHID3    Fault Protection Trigger on Channel 3 Interrupt Disable

\ PWM0-IMR1 (read-only)
: PWM0-IMR1_CHID0   %1 0 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_CHID0    Counter Event on Channel 0 Interrupt Mask
: PWM0-IMR1_CHID1   %1 1 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_CHID1    Counter Event on Channel 1 Interrupt Mask
: PWM0-IMR1_CHID2   %1 2 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_CHID2    Counter Event on Channel 2 Interrupt Mask
: PWM0-IMR1_CHID3   %1 3 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_CHID3    Counter Event on Channel 3 Interrupt Mask
: PWM0-IMR1_FCHID0   %1 16 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_FCHID0    Fault Protection Trigger on Channel 0 Interrupt Mask
: PWM0-IMR1_FCHID1   %1 17 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_FCHID1    Fault Protection Trigger on Channel 1 Interrupt Mask
: PWM0-IMR1_FCHID2   %1 18 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_FCHID2    Fault Protection Trigger on Channel 2 Interrupt Mask
: PWM0-IMR1_FCHID3   %1 19 lshift PWM0-IMR1 bis! ;  \ PWM0-IMR1_FCHID3    Fault Protection Trigger on Channel 3 Interrupt Mask

\ PWM0-ISR1 (read-only)
: PWM0-ISR1_CHID0   %1 0 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_CHID0    Counter Event on Channel 0
: PWM0-ISR1_CHID1   %1 1 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_CHID1    Counter Event on Channel 1
: PWM0-ISR1_CHID2   %1 2 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_CHID2    Counter Event on Channel 2
: PWM0-ISR1_CHID3   %1 3 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_CHID3    Counter Event on Channel 3
: PWM0-ISR1_FCHID0   %1 16 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_FCHID0    Fault Protection Trigger on Channel 0
: PWM0-ISR1_FCHID1   %1 17 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_FCHID1    Fault Protection Trigger on Channel 1
: PWM0-ISR1_FCHID2   %1 18 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_FCHID2    Fault Protection Trigger on Channel 2
: PWM0-ISR1_FCHID3   %1 19 lshift PWM0-ISR1 bis! ;  \ PWM0-ISR1_FCHID3    Fault Protection Trigger on Channel 3

\ PWM0-SCM ()
: PWM0-SCM_SYNC0   %1 0 lshift PWM0-SCM bis! ;  \ PWM0-SCM_SYNC0    Synchronous Channel 0
: PWM0-SCM_SYNC1   %1 1 lshift PWM0-SCM bis! ;  \ PWM0-SCM_SYNC1    Synchronous Channel 1
: PWM0-SCM_SYNC2   %1 2 lshift PWM0-SCM bis! ;  \ PWM0-SCM_SYNC2    Synchronous Channel 2
: PWM0-SCM_SYNC3   %1 3 lshift PWM0-SCM bis! ;  \ PWM0-SCM_SYNC3    Synchronous Channel 3
: PWM0-SCM_UPDM   ( %XX -- ) 16 lshift PWM0-SCM bis! ;  \ PWM0-SCM_UPDM    Synchronous Channels Update Mode
: PWM0-SCM_PTRM   %1 20 lshift PWM0-SCM bis! ;  \ PWM0-SCM_PTRM    DMA Controller Transfer Request Mode
: PWM0-SCM_PTRCS   ( %XXX -- ) 21 lshift PWM0-SCM bis! ;  \ PWM0-SCM_PTRCS    DMA Controller Transfer Request Comparison Selection

\ PWM0-DMAR (write-only)
: PWM0-DMAR_DMADUTY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM0-DMAR bis! ;  \ PWM0-DMAR_DMADUTY    Duty-Cycle Holding Register for DMA Access

\ PWM0-SCUC ()
: PWM0-SCUC_UPDULOCK   %1 0 lshift PWM0-SCUC bis! ;  \ PWM0-SCUC_UPDULOCK    Synchronous Channels Update Unlock

\ PWM0-SCUP ()
: PWM0-SCUP_UPR   ( %XXXX -- ) 0 lshift PWM0-SCUP bis! ;  \ PWM0-SCUP_UPR    Update Period
: PWM0-SCUP_UPRCNT   ( %XXXX -- ) 4 lshift PWM0-SCUP bis! ;  \ PWM0-SCUP_UPRCNT    Update Period Counter

\ PWM0-SCUPUPD (write-only)
: PWM0-SCUPUPD_UPRUPD   ( %XXXX -- ) 0 lshift PWM0-SCUPUPD bis! ;  \ PWM0-SCUPUPD_UPRUPD    Update Period Update

\ PWM0-IER2 (write-only)
: PWM0-IER2_WRDY   %1 0 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_WRDY    Write Ready for Synchronous Channels Update Interrupt Enable
: PWM0-IER2_UNRE   %1 3 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_UNRE    Synchronous Channels Update Underrun Error Interrupt Enable
: PWM0-IER2_CMPM0   %1 8 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM0    Comparison 0 Match Interrupt Enable
: PWM0-IER2_CMPM1   %1 9 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM1    Comparison 1 Match Interrupt Enable
: PWM0-IER2_CMPM2   %1 10 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM2    Comparison 2 Match Interrupt Enable
: PWM0-IER2_CMPM3   %1 11 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM3    Comparison 3 Match Interrupt Enable
: PWM0-IER2_CMPM4   %1 12 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM4    Comparison 4 Match Interrupt Enable
: PWM0-IER2_CMPM5   %1 13 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM5    Comparison 5 Match Interrupt Enable
: PWM0-IER2_CMPM6   %1 14 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM6    Comparison 6 Match Interrupt Enable
: PWM0-IER2_CMPM7   %1 15 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPM7    Comparison 7 Match Interrupt Enable
: PWM0-IER2_CMPU0   %1 16 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU0    Comparison 0 Update Interrupt Enable
: PWM0-IER2_CMPU1   %1 17 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU1    Comparison 1 Update Interrupt Enable
: PWM0-IER2_CMPU2   %1 18 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU2    Comparison 2 Update Interrupt Enable
: PWM0-IER2_CMPU3   %1 19 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU3    Comparison 3 Update Interrupt Enable
: PWM0-IER2_CMPU4   %1 20 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU4    Comparison 4 Update Interrupt Enable
: PWM0-IER2_CMPU5   %1 21 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU5    Comparison 5 Update Interrupt Enable
: PWM0-IER2_CMPU6   %1 22 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU6    Comparison 6 Update Interrupt Enable
: PWM0-IER2_CMPU7   %1 23 lshift PWM0-IER2 bis! ;  \ PWM0-IER2_CMPU7    Comparison 7 Update Interrupt Enable

\ PWM0-IDR2 (write-only)
: PWM0-IDR2_WRDY   %1 0 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_WRDY    Write Ready for Synchronous Channels Update Interrupt Disable
: PWM0-IDR2_UNRE   %1 3 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_UNRE    Synchronous Channels Update Underrun Error Interrupt Disable
: PWM0-IDR2_CMPM0   %1 8 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM0    Comparison 0 Match Interrupt Disable
: PWM0-IDR2_CMPM1   %1 9 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM1    Comparison 1 Match Interrupt Disable
: PWM0-IDR2_CMPM2   %1 10 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM2    Comparison 2 Match Interrupt Disable
: PWM0-IDR2_CMPM3   %1 11 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM3    Comparison 3 Match Interrupt Disable
: PWM0-IDR2_CMPM4   %1 12 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM4    Comparison 4 Match Interrupt Disable
: PWM0-IDR2_CMPM5   %1 13 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM5    Comparison 5 Match Interrupt Disable
: PWM0-IDR2_CMPM6   %1 14 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM6    Comparison 6 Match Interrupt Disable
: PWM0-IDR2_CMPM7   %1 15 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPM7    Comparison 7 Match Interrupt Disable
: PWM0-IDR2_CMPU0   %1 16 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU0    Comparison 0 Update Interrupt Disable
: PWM0-IDR2_CMPU1   %1 17 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU1    Comparison 1 Update Interrupt Disable
: PWM0-IDR2_CMPU2   %1 18 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU2    Comparison 2 Update Interrupt Disable
: PWM0-IDR2_CMPU3   %1 19 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU3    Comparison 3 Update Interrupt Disable
: PWM0-IDR2_CMPU4   %1 20 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU4    Comparison 4 Update Interrupt Disable
: PWM0-IDR2_CMPU5   %1 21 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU5    Comparison 5 Update Interrupt Disable
: PWM0-IDR2_CMPU6   %1 22 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU6    Comparison 6 Update Interrupt Disable
: PWM0-IDR2_CMPU7   %1 23 lshift PWM0-IDR2 bis! ;  \ PWM0-IDR2_CMPU7    Comparison 7 Update Interrupt Disable

\ PWM0-IMR2 (read-only)
: PWM0-IMR2_WRDY   %1 0 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_WRDY    Write Ready for Synchronous Channels Update Interrupt Mask
: PWM0-IMR2_UNRE   %1 3 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_UNRE    Synchronous Channels Update Underrun Error Interrupt Mask
: PWM0-IMR2_CMPM0   %1 8 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM0    Comparison 0 Match Interrupt Mask
: PWM0-IMR2_CMPM1   %1 9 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM1    Comparison 1 Match Interrupt Mask
: PWM0-IMR2_CMPM2   %1 10 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM2    Comparison 2 Match Interrupt Mask
: PWM0-IMR2_CMPM3   %1 11 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM3    Comparison 3 Match Interrupt Mask
: PWM0-IMR2_CMPM4   %1 12 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM4    Comparison 4 Match Interrupt Mask
: PWM0-IMR2_CMPM5   %1 13 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM5    Comparison 5 Match Interrupt Mask
: PWM0-IMR2_CMPM6   %1 14 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM6    Comparison 6 Match Interrupt Mask
: PWM0-IMR2_CMPM7   %1 15 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPM7    Comparison 7 Match Interrupt Mask
: PWM0-IMR2_CMPU0   %1 16 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU0    Comparison 0 Update Interrupt Mask
: PWM0-IMR2_CMPU1   %1 17 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU1    Comparison 1 Update Interrupt Mask
: PWM0-IMR2_CMPU2   %1 18 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU2    Comparison 2 Update Interrupt Mask
: PWM0-IMR2_CMPU3   %1 19 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU3    Comparison 3 Update Interrupt Mask
: PWM0-IMR2_CMPU4   %1 20 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU4    Comparison 4 Update Interrupt Mask
: PWM0-IMR2_CMPU5   %1 21 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU5    Comparison 5 Update Interrupt Mask
: PWM0-IMR2_CMPU6   %1 22 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU6    Comparison 6 Update Interrupt Mask
: PWM0-IMR2_CMPU7   %1 23 lshift PWM0-IMR2 bis! ;  \ PWM0-IMR2_CMPU7    Comparison 7 Update Interrupt Mask

\ PWM0-ISR2 (read-only)
: PWM0-ISR2_WRDY   %1 0 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_WRDY    Write Ready for Synchronous Channels Update
: PWM0-ISR2_UNRE   %1 3 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_UNRE    Synchronous Channels Update Underrun Error
: PWM0-ISR2_CMPM0   %1 8 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM0    Comparison 0 Match
: PWM0-ISR2_CMPM1   %1 9 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM1    Comparison 1 Match
: PWM0-ISR2_CMPM2   %1 10 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM2    Comparison 2 Match
: PWM0-ISR2_CMPM3   %1 11 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM3    Comparison 3 Match
: PWM0-ISR2_CMPM4   %1 12 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM4    Comparison 4 Match
: PWM0-ISR2_CMPM5   %1 13 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM5    Comparison 5 Match
: PWM0-ISR2_CMPM6   %1 14 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM6    Comparison 6 Match
: PWM0-ISR2_CMPM7   %1 15 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPM7    Comparison 7 Match
: PWM0-ISR2_CMPU0   %1 16 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU0    Comparison 0 Update
: PWM0-ISR2_CMPU1   %1 17 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU1    Comparison 1 Update
: PWM0-ISR2_CMPU2   %1 18 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU2    Comparison 2 Update
: PWM0-ISR2_CMPU3   %1 19 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU3    Comparison 3 Update
: PWM0-ISR2_CMPU4   %1 20 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU4    Comparison 4 Update
: PWM0-ISR2_CMPU5   %1 21 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU5    Comparison 5 Update
: PWM0-ISR2_CMPU6   %1 22 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU6    Comparison 6 Update
: PWM0-ISR2_CMPU7   %1 23 lshift PWM0-ISR2 bis! ;  \ PWM0-ISR2_CMPU7    Comparison 7 Update

\ PWM0-OOV ()
: PWM0-OOV_OOVH0   %1 0 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVH0    Output Override Value for PWMH output of the channel 0
: PWM0-OOV_OOVH1   %1 1 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVH1    Output Override Value for PWMH output of the channel 1
: PWM0-OOV_OOVH2   %1 2 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVH2    Output Override Value for PWMH output of the channel 2
: PWM0-OOV_OOVH3   %1 3 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVH3    Output Override Value for PWMH output of the channel 3
: PWM0-OOV_OOVL0   %1 16 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVL0    Output Override Value for PWML output of the channel 0
: PWM0-OOV_OOVL1   %1 17 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVL1    Output Override Value for PWML output of the channel 1
: PWM0-OOV_OOVL2   %1 18 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVL2    Output Override Value for PWML output of the channel 2
: PWM0-OOV_OOVL3   %1 19 lshift PWM0-OOV bis! ;  \ PWM0-OOV_OOVL3    Output Override Value for PWML output of the channel 3

\ PWM0-OS ()
: PWM0-OS_OSH0   %1 0 lshift PWM0-OS bis! ;  \ PWM0-OS_OSH0    Output Selection for PWMH output of the channel 0
: PWM0-OS_OSH1   %1 1 lshift PWM0-OS bis! ;  \ PWM0-OS_OSH1    Output Selection for PWMH output of the channel 1
: PWM0-OS_OSH2   %1 2 lshift PWM0-OS bis! ;  \ PWM0-OS_OSH2    Output Selection for PWMH output of the channel 2
: PWM0-OS_OSH3   %1 3 lshift PWM0-OS bis! ;  \ PWM0-OS_OSH3    Output Selection for PWMH output of the channel 3
: PWM0-OS_OSL0   %1 16 lshift PWM0-OS bis! ;  \ PWM0-OS_OSL0    Output Selection for PWML output of the channel 0
: PWM0-OS_OSL1   %1 17 lshift PWM0-OS bis! ;  \ PWM0-OS_OSL1    Output Selection for PWML output of the channel 1
: PWM0-OS_OSL2   %1 18 lshift PWM0-OS bis! ;  \ PWM0-OS_OSL2    Output Selection for PWML output of the channel 2
: PWM0-OS_OSL3   %1 19 lshift PWM0-OS bis! ;  \ PWM0-OS_OSL3    Output Selection for PWML output of the channel 3

\ PWM0-OSS (write-only)
: PWM0-OSS_OSSH0   %1 0 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSH0    Output Selection Set for PWMH output of the channel 0
: PWM0-OSS_OSSH1   %1 1 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSH1    Output Selection Set for PWMH output of the channel 1
: PWM0-OSS_OSSH2   %1 2 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSH2    Output Selection Set for PWMH output of the channel 2
: PWM0-OSS_OSSH3   %1 3 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSH3    Output Selection Set for PWMH output of the channel 3
: PWM0-OSS_OSSL0   %1 16 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSL0    Output Selection Set for PWML output of the channel 0
: PWM0-OSS_OSSL1   %1 17 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSL1    Output Selection Set for PWML output of the channel 1
: PWM0-OSS_OSSL2   %1 18 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSL2    Output Selection Set for PWML output of the channel 2
: PWM0-OSS_OSSL3   %1 19 lshift PWM0-OSS bis! ;  \ PWM0-OSS_OSSL3    Output Selection Set for PWML output of the channel 3

\ PWM0-OSC (write-only)
: PWM0-OSC_OSCH0   %1 0 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCH0    Output Selection Clear for PWMH output of the channel 0
: PWM0-OSC_OSCH1   %1 1 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCH1    Output Selection Clear for PWMH output of the channel 1
: PWM0-OSC_OSCH2   %1 2 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCH2    Output Selection Clear for PWMH output of the channel 2
: PWM0-OSC_OSCH3   %1 3 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCH3    Output Selection Clear for PWMH output of the channel 3
: PWM0-OSC_OSCL0   %1 16 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCL0    Output Selection Clear for PWML output of the channel 0
: PWM0-OSC_OSCL1   %1 17 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCL1    Output Selection Clear for PWML output of the channel 1
: PWM0-OSC_OSCL2   %1 18 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCL2    Output Selection Clear for PWML output of the channel 2
: PWM0-OSC_OSCL3   %1 19 lshift PWM0-OSC bis! ;  \ PWM0-OSC_OSCL3    Output Selection Clear for PWML output of the channel 3

\ PWM0-OSSUPD (write-only)
: PWM0-OSSUPD_OSSUPH0   %1 0 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPH0    Output Selection Set for PWMH output of the channel 0
: PWM0-OSSUPD_OSSUPH1   %1 1 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPH1    Output Selection Set for PWMH output of the channel 1
: PWM0-OSSUPD_OSSUPH2   %1 2 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPH2    Output Selection Set for PWMH output of the channel 2
: PWM0-OSSUPD_OSSUPH3   %1 3 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPH3    Output Selection Set for PWMH output of the channel 3
: PWM0-OSSUPD_OSSUPL0   %1 16 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPL0    Output Selection Set for PWML output of the channel 0
: PWM0-OSSUPD_OSSUPL1   %1 17 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPL1    Output Selection Set for PWML output of the channel 1
: PWM0-OSSUPD_OSSUPL2   %1 18 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPL2    Output Selection Set for PWML output of the channel 2
: PWM0-OSSUPD_OSSUPL3   %1 19 lshift PWM0-OSSUPD bis! ;  \ PWM0-OSSUPD_OSSUPL3    Output Selection Set for PWML output of the channel 3

\ PWM0-OSCUPD (write-only)
: PWM0-OSCUPD_OSCUPH0   %1 0 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPH0    Output Selection Clear for PWMH output of the channel 0
: PWM0-OSCUPD_OSCUPH1   %1 1 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPH1    Output Selection Clear for PWMH output of the channel 1
: PWM0-OSCUPD_OSCUPH2   %1 2 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPH2    Output Selection Clear for PWMH output of the channel 2
: PWM0-OSCUPD_OSCUPH3   %1 3 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPH3    Output Selection Clear for PWMH output of the channel 3
: PWM0-OSCUPD_OSCUPL0   %1 16 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPL0    Output Selection Clear for PWML output of the channel 0
: PWM0-OSCUPD_OSCUPL1   %1 17 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPL1    Output Selection Clear for PWML output of the channel 1
: PWM0-OSCUPD_OSCUPL2   %1 18 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPL2    Output Selection Clear for PWML output of the channel 2
: PWM0-OSCUPD_OSCUPL3   %1 19 lshift PWM0-OSCUPD bis! ;  \ PWM0-OSCUPD_OSCUPL3    Output Selection Clear for PWML output of the channel 3

\ PWM0-FMR ()
: PWM0-FMR_FPOL   ( %XXXXXXXX -- ) 0 lshift PWM0-FMR bis! ;  \ PWM0-FMR_FPOL    Fault Polarity
: PWM0-FMR_FMOD   ( %XXXXXXXX -- ) 8 lshift PWM0-FMR bis! ;  \ PWM0-FMR_FMOD    Fault Activation Mode
: PWM0-FMR_FFIL   ( %XXXXXXXX -- ) 16 lshift PWM0-FMR bis! ;  \ PWM0-FMR_FFIL    Fault Filtering

\ PWM0-FSR (read-only)
: PWM0-FSR_FIV   ( %XXXXXXXX -- ) 0 lshift PWM0-FSR bis! ;  \ PWM0-FSR_FIV    Fault Input Value
: PWM0-FSR_FS   ( %XXXXXXXX -- ) 8 lshift PWM0-FSR bis! ;  \ PWM0-FSR_FS    Fault Status

\ PWM0-FCR (write-only)
: PWM0-FCR_FCLR   ( %XXXXXXXX -- ) 0 lshift PWM0-FCR bis! ;  \ PWM0-FCR_FCLR    Fault Clear

\ PWM0-FPV1 ()
: PWM0-FPV1_FPVH0   %1 0 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVH0    Fault Protection Value for PWMH output on channel 0
: PWM0-FPV1_FPVH1   %1 1 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVH1    Fault Protection Value for PWMH output on channel 1
: PWM0-FPV1_FPVH2   %1 2 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVH2    Fault Protection Value for PWMH output on channel 2
: PWM0-FPV1_FPVH3   %1 3 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVH3    Fault Protection Value for PWMH output on channel 3
: PWM0-FPV1_FPVL0   %1 16 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVL0    Fault Protection Value for PWML output on channel 0
: PWM0-FPV1_FPVL1   %1 17 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVL1    Fault Protection Value for PWML output on channel 1
: PWM0-FPV1_FPVL2   %1 18 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVL2    Fault Protection Value for PWML output on channel 2
: PWM0-FPV1_FPVL3   %1 19 lshift PWM0-FPV1 bis! ;  \ PWM0-FPV1_FPVL3    Fault Protection Value for PWML output on channel 3

\ PWM0-FPE ()
: PWM0-FPE_FPE0   ( %XXXXXXXX -- ) 0 lshift PWM0-FPE bis! ;  \ PWM0-FPE_FPE0    Fault Protection Enable for channel 0
: PWM0-FPE_FPE1   ( %XXXXXXXX -- ) 8 lshift PWM0-FPE bis! ;  \ PWM0-FPE_FPE1    Fault Protection Enable for channel 1
: PWM0-FPE_FPE2   ( %XXXXXXXX -- ) 16 lshift PWM0-FPE bis! ;  \ PWM0-FPE_FPE2    Fault Protection Enable for channel 2
: PWM0-FPE_FPE3   ( %XXXXXXXX -- ) 24 lshift PWM0-FPE bis! ;  \ PWM0-FPE_FPE3    Fault Protection Enable for channel 3

\ PWM0-ELMR[%s] ()
: PWM0-ELMR[%s]_CSEL0   %1 0 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL0    Comparison 0 Selection
: PWM0-ELMR[%s]_CSEL1   %1 1 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL1    Comparison 1 Selection
: PWM0-ELMR[%s]_CSEL2   %1 2 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL2    Comparison 2 Selection
: PWM0-ELMR[%s]_CSEL3   %1 3 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL3    Comparison 3 Selection
: PWM0-ELMR[%s]_CSEL4   %1 4 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL4    Comparison 4 Selection
: PWM0-ELMR[%s]_CSEL5   %1 5 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL5    Comparison 5 Selection
: PWM0-ELMR[%s]_CSEL6   %1 6 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL6    Comparison 6 Selection
: PWM0-ELMR[%s]_CSEL7   %1 7 lshift PWM0-ELMR[%s] bis! ;  \ PWM0-ELMR[%s]_CSEL7    Comparison 7 Selection

\ PWM0-SSPR ()
: PWM0-SSPR_SPRD   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM0-SSPR bis! ;  \ PWM0-SSPR_SPRD    Spread Spectrum Limit Value
: PWM0-SSPR_SPRDM   %1 24 lshift PWM0-SSPR bis! ;  \ PWM0-SSPR_SPRDM    Spread Spectrum Counter Mode

\ PWM0-SSPUP (write-only)
: PWM0-SSPUP_SPRDUP   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM0-SSPUP bis! ;  \ PWM0-SSPUP_SPRDUP    Spread Spectrum Limit Value Update

\ PWM0-SMMR ()
: PWM0-SMMR_GCEN0   %1 0 lshift PWM0-SMMR bis! ;  \ PWM0-SMMR_GCEN0    Gray Count ENable
: PWM0-SMMR_GCEN1   %1 1 lshift PWM0-SMMR bis! ;  \ PWM0-SMMR_GCEN1    Gray Count ENable
: PWM0-SMMR_DOWN0   %1 16 lshift PWM0-SMMR bis! ;  \ PWM0-SMMR_DOWN0    DOWN Count
: PWM0-SMMR_DOWN1   %1 17 lshift PWM0-SMMR bis! ;  \ PWM0-SMMR_DOWN1    DOWN Count

\ PWM0-FPV2 ()
: PWM0-FPV2_FPZH0   %1 0 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZH0    Fault Protection to Hi-Z for PWMH output on channel 0
: PWM0-FPV2_FPZH1   %1 1 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZH1    Fault Protection to Hi-Z for PWMH output on channel 1
: PWM0-FPV2_FPZH2   %1 2 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZH2    Fault Protection to Hi-Z for PWMH output on channel 2
: PWM0-FPV2_FPZH3   %1 3 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZH3    Fault Protection to Hi-Z for PWMH output on channel 3
: PWM0-FPV2_FPZL0   %1 16 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZL0    Fault Protection to Hi-Z for PWML output on channel 0
: PWM0-FPV2_FPZL1   %1 17 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZL1    Fault Protection to Hi-Z for PWML output on channel 1
: PWM0-FPV2_FPZL2   %1 18 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZL2    Fault Protection to Hi-Z for PWML output on channel 2
: PWM0-FPV2_FPZL3   %1 19 lshift PWM0-FPV2 bis! ;  \ PWM0-FPV2_FPZL3    Fault Protection to Hi-Z for PWML output on channel 3

\ PWM0-WPCR (write-only)
: PWM0-WPCR_WPCMD   ( %XX -- ) 0 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPCMD    Write Protection Command
: PWM0-WPCR_WPRG0   %1 2 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPRG0    Write Protection Register Group 0
: PWM0-WPCR_WPRG1   %1 3 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPRG1    Write Protection Register Group 1
: PWM0-WPCR_WPRG2   %1 4 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPRG2    Write Protection Register Group 2
: PWM0-WPCR_WPRG3   %1 5 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPRG3    Write Protection Register Group 3
: PWM0-WPCR_WPRG4   %1 6 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPRG4    Write Protection Register Group 4
: PWM0-WPCR_WPRG5   %1 7 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPRG5    Write Protection Register Group 5
: PWM0-WPCR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift PWM0-WPCR bis! ;  \ PWM0-WPCR_WPKEY    Write Protection Key

\ PWM0-WPSR (read-only)
: PWM0-WPSR_WPSWS0   %1 0 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPSWS0    Write Protect SW Status
: PWM0-WPSR_WPSWS1   %1 1 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPSWS1    Write Protect SW Status
: PWM0-WPSR_WPSWS2   %1 2 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPSWS2    Write Protect SW Status
: PWM0-WPSR_WPSWS3   %1 3 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPSWS3    Write Protect SW Status
: PWM0-WPSR_WPSWS4   %1 4 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPSWS4    Write Protect SW Status
: PWM0-WPSR_WPSWS5   %1 5 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPSWS5    Write Protect SW Status
: PWM0-WPSR_WPVS   %1 7 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPVS    Write Protect Violation Status
: PWM0-WPSR_WPHWS0   %1 8 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPHWS0    Write Protect HW Status
: PWM0-WPSR_WPHWS1   %1 9 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPHWS1    Write Protect HW Status
: PWM0-WPSR_WPHWS2   %1 10 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPHWS2    Write Protect HW Status
: PWM0-WPSR_WPHWS3   %1 11 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPHWS3    Write Protect HW Status
: PWM0-WPSR_WPHWS4   %1 12 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPHWS4    Write Protect HW Status
: PWM0-WPSR_WPHWS5   %1 13 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPHWS5    Write Protect HW Status
: PWM0-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift PWM0-WPSR bis! ;  \ PWM0-WPSR_WPVSRC    Write Protect Violation Source

\ PWM0-CMUPD0 (write-only)
: PWM0-CMUPD0_CPOLUP   %1 9 lshift PWM0-CMUPD0 bis! ;  \ PWM0-CMUPD0_CPOLUP    Channel Polarity Update
: PWM0-CMUPD0_CPOLINVUP   %1 13 lshift PWM0-CMUPD0 bis! ;  \ PWM0-CMUPD0_CPOLINVUP    Channel Polarity Inversion Update

\ PWM0-CMUPD1 (write-only)
: PWM0-CMUPD1_CPOLUP   %1 9 lshift PWM0-CMUPD1 bis! ;  \ PWM0-CMUPD1_CPOLUP    Channel Polarity Update
: PWM0-CMUPD1_CPOLINVUP   %1 13 lshift PWM0-CMUPD1 bis! ;  \ PWM0-CMUPD1_CPOLINVUP    Channel Polarity Inversion Update

\ PWM0-ETRG1 ()
: PWM0-ETRG1_MAXCNT   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM0-ETRG1 bis! ;  \ PWM0-ETRG1_MAXCNT    Maximum Counter value
: PWM0-ETRG1_TRGMODE   ( %XX -- ) 24 lshift PWM0-ETRG1 bis! ;  \ PWM0-ETRG1_TRGMODE    External Trigger Mode
: PWM0-ETRG1_TRGEDGE   %1 28 lshift PWM0-ETRG1 bis! ;  \ PWM0-ETRG1_TRGEDGE    Edge Selection
: PWM0-ETRG1_TRGFILT   %1 29 lshift PWM0-ETRG1 bis! ;  \ PWM0-ETRG1_TRGFILT    Filtered input
: PWM0-ETRG1_TRGSRC   %1 30 lshift PWM0-ETRG1 bis! ;  \ PWM0-ETRG1_TRGSRC    Trigger Source
: PWM0-ETRG1_RFEN   %1 31 lshift PWM0-ETRG1 bis! ;  \ PWM0-ETRG1_RFEN    Recoverable Fault Enable

\ PWM0-LEBR1 ()
: PWM0-LEBR1_LEBDELAY   ( %XXXXXXX -- ) 0 lshift PWM0-LEBR1 bis! ;  \ PWM0-LEBR1_LEBDELAY    Leading-Edge Blanking Delay for TRGINx
: PWM0-LEBR1_PWMLFEN   %1 16 lshift PWM0-LEBR1 bis! ;  \ PWM0-LEBR1_PWMLFEN    PWML Falling Edge Enable
: PWM0-LEBR1_PWMLREN   %1 17 lshift PWM0-LEBR1 bis! ;  \ PWM0-LEBR1_PWMLREN    PWML Rising Edge Enable
: PWM0-LEBR1_PWMHFEN   %1 18 lshift PWM0-LEBR1 bis! ;  \ PWM0-LEBR1_PWMHFEN    PWMH Falling Edge Enable
: PWM0-LEBR1_PWMHREN   %1 19 lshift PWM0-LEBR1 bis! ;  \ PWM0-LEBR1_PWMHREN    PWMH Rising Edge Enable

\ PWM0-CMUPD2 (write-only)
: PWM0-CMUPD2_CPOLUP   %1 9 lshift PWM0-CMUPD2 bis! ;  \ PWM0-CMUPD2_CPOLUP    Channel Polarity Update
: PWM0-CMUPD2_CPOLINVUP   %1 13 lshift PWM0-CMUPD2 bis! ;  \ PWM0-CMUPD2_CPOLINVUP    Channel Polarity Inversion Update

\ PWM0-ETRG2 ()
: PWM0-ETRG2_MAXCNT   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM0-ETRG2 bis! ;  \ PWM0-ETRG2_MAXCNT    Maximum Counter value
: PWM0-ETRG2_TRGMODE   ( %XX -- ) 24 lshift PWM0-ETRG2 bis! ;  \ PWM0-ETRG2_TRGMODE    External Trigger Mode
: PWM0-ETRG2_TRGEDGE   %1 28 lshift PWM0-ETRG2 bis! ;  \ PWM0-ETRG2_TRGEDGE    Edge Selection
: PWM0-ETRG2_TRGFILT   %1 29 lshift PWM0-ETRG2 bis! ;  \ PWM0-ETRG2_TRGFILT    Filtered input
: PWM0-ETRG2_TRGSRC   %1 30 lshift PWM0-ETRG2 bis! ;  \ PWM0-ETRG2_TRGSRC    Trigger Source
: PWM0-ETRG2_RFEN   %1 31 lshift PWM0-ETRG2 bis! ;  \ PWM0-ETRG2_RFEN    Recoverable Fault Enable

\ PWM0-LEBR2 ()
: PWM0-LEBR2_LEBDELAY   ( %XXXXXXX -- ) 0 lshift PWM0-LEBR2 bis! ;  \ PWM0-LEBR2_LEBDELAY    Leading-Edge Blanking Delay for TRGINx
: PWM0-LEBR2_PWMLFEN   %1 16 lshift PWM0-LEBR2 bis! ;  \ PWM0-LEBR2_PWMLFEN    PWML Falling Edge Enable
: PWM0-LEBR2_PWMLREN   %1 17 lshift PWM0-LEBR2 bis! ;  \ PWM0-LEBR2_PWMLREN    PWML Rising Edge Enable
: PWM0-LEBR2_PWMHFEN   %1 18 lshift PWM0-LEBR2 bis! ;  \ PWM0-LEBR2_PWMHFEN    PWMH Falling Edge Enable
: PWM0-LEBR2_PWMHREN   %1 19 lshift PWM0-LEBR2 bis! ;  \ PWM0-LEBR2_PWMHREN    PWMH Rising Edge Enable

\ PWM0-CMUPD3 (write-only)
: PWM0-CMUPD3_CPOLUP   %1 9 lshift PWM0-CMUPD3 bis! ;  \ PWM0-CMUPD3_CPOLUP    Channel Polarity Update
: PWM0-CMUPD3_CPOLINVUP   %1 13 lshift PWM0-CMUPD3 bis! ;  \ PWM0-CMUPD3_CPOLINVUP    Channel Polarity Inversion Update

\ PWM1-CLK ()
: PWM1-CLK_DIVA   ( %XXXXXXXX -- ) 0 lshift PWM1-CLK bis! ;  \ PWM1-CLK_DIVA    CLKA Divide Factor
: PWM1-CLK_PREA   ( %XXXX -- ) 8 lshift PWM1-CLK bis! ;  \ PWM1-CLK_PREA    CLKA Source Clock Selection
: PWM1-CLK_DIVB   ( %XXXXXXXX -- ) 16 lshift PWM1-CLK bis! ;  \ PWM1-CLK_DIVB    CLKB Divide Factor
: PWM1-CLK_PREB   ( %XXXX -- ) 24 lshift PWM1-CLK bis! ;  \ PWM1-CLK_PREB    CLKB Source Clock Selection

\ PWM1-ENA (write-only)
: PWM1-ENA_CHID0   %1 0 lshift PWM1-ENA bis! ;  \ PWM1-ENA_CHID0    Channel ID
: PWM1-ENA_CHID1   %1 1 lshift PWM1-ENA bis! ;  \ PWM1-ENA_CHID1    Channel ID
: PWM1-ENA_CHID2   %1 2 lshift PWM1-ENA bis! ;  \ PWM1-ENA_CHID2    Channel ID
: PWM1-ENA_CHID3   %1 3 lshift PWM1-ENA bis! ;  \ PWM1-ENA_CHID3    Channel ID

\ PWM1-DIS (write-only)
: PWM1-DIS_CHID0   %1 0 lshift PWM1-DIS bis! ;  \ PWM1-DIS_CHID0    Channel ID
: PWM1-DIS_CHID1   %1 1 lshift PWM1-DIS bis! ;  \ PWM1-DIS_CHID1    Channel ID
: PWM1-DIS_CHID2   %1 2 lshift PWM1-DIS bis! ;  \ PWM1-DIS_CHID2    Channel ID
: PWM1-DIS_CHID3   %1 3 lshift PWM1-DIS bis! ;  \ PWM1-DIS_CHID3    Channel ID

\ PWM1-SR (read-only)
: PWM1-SR_CHID0   %1 0 lshift PWM1-SR bis! ;  \ PWM1-SR_CHID0    Channel ID
: PWM1-SR_CHID1   %1 1 lshift PWM1-SR bis! ;  \ PWM1-SR_CHID1    Channel ID
: PWM1-SR_CHID2   %1 2 lshift PWM1-SR bis! ;  \ PWM1-SR_CHID2    Channel ID
: PWM1-SR_CHID3   %1 3 lshift PWM1-SR bis! ;  \ PWM1-SR_CHID3    Channel ID

\ PWM1-IER1 (write-only)
: PWM1-IER1_CHID0   %1 0 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_CHID0    Counter Event on Channel 0 Interrupt Enable
: PWM1-IER1_CHID1   %1 1 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_CHID1    Counter Event on Channel 1 Interrupt Enable
: PWM1-IER1_CHID2   %1 2 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_CHID2    Counter Event on Channel 2 Interrupt Enable
: PWM1-IER1_CHID3   %1 3 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_CHID3    Counter Event on Channel 3 Interrupt Enable
: PWM1-IER1_FCHID0   %1 16 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_FCHID0    Fault Protection Trigger on Channel 0 Interrupt Enable
: PWM1-IER1_FCHID1   %1 17 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_FCHID1    Fault Protection Trigger on Channel 1 Interrupt Enable
: PWM1-IER1_FCHID2   %1 18 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_FCHID2    Fault Protection Trigger on Channel 2 Interrupt Enable
: PWM1-IER1_FCHID3   %1 19 lshift PWM1-IER1 bis! ;  \ PWM1-IER1_FCHID3    Fault Protection Trigger on Channel 3 Interrupt Enable

\ PWM1-IDR1 (write-only)
: PWM1-IDR1_CHID0   %1 0 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_CHID0    Counter Event on Channel 0 Interrupt Disable
: PWM1-IDR1_CHID1   %1 1 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_CHID1    Counter Event on Channel 1 Interrupt Disable
: PWM1-IDR1_CHID2   %1 2 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_CHID2    Counter Event on Channel 2 Interrupt Disable
: PWM1-IDR1_CHID3   %1 3 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_CHID3    Counter Event on Channel 3 Interrupt Disable
: PWM1-IDR1_FCHID0   %1 16 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_FCHID0    Fault Protection Trigger on Channel 0 Interrupt Disable
: PWM1-IDR1_FCHID1   %1 17 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_FCHID1    Fault Protection Trigger on Channel 1 Interrupt Disable
: PWM1-IDR1_FCHID2   %1 18 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_FCHID2    Fault Protection Trigger on Channel 2 Interrupt Disable
: PWM1-IDR1_FCHID3   %1 19 lshift PWM1-IDR1 bis! ;  \ PWM1-IDR1_FCHID3    Fault Protection Trigger on Channel 3 Interrupt Disable

\ PWM1-IMR1 (read-only)
: PWM1-IMR1_CHID0   %1 0 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_CHID0    Counter Event on Channel 0 Interrupt Mask
: PWM1-IMR1_CHID1   %1 1 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_CHID1    Counter Event on Channel 1 Interrupt Mask
: PWM1-IMR1_CHID2   %1 2 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_CHID2    Counter Event on Channel 2 Interrupt Mask
: PWM1-IMR1_CHID3   %1 3 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_CHID3    Counter Event on Channel 3 Interrupt Mask
: PWM1-IMR1_FCHID0   %1 16 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_FCHID0    Fault Protection Trigger on Channel 0 Interrupt Mask
: PWM1-IMR1_FCHID1   %1 17 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_FCHID1    Fault Protection Trigger on Channel 1 Interrupt Mask
: PWM1-IMR1_FCHID2   %1 18 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_FCHID2    Fault Protection Trigger on Channel 2 Interrupt Mask
: PWM1-IMR1_FCHID3   %1 19 lshift PWM1-IMR1 bis! ;  \ PWM1-IMR1_FCHID3    Fault Protection Trigger on Channel 3 Interrupt Mask

\ PWM1-ISR1 (read-only)
: PWM1-ISR1_CHID0   %1 0 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_CHID0    Counter Event on Channel 0
: PWM1-ISR1_CHID1   %1 1 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_CHID1    Counter Event on Channel 1
: PWM1-ISR1_CHID2   %1 2 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_CHID2    Counter Event on Channel 2
: PWM1-ISR1_CHID3   %1 3 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_CHID3    Counter Event on Channel 3
: PWM1-ISR1_FCHID0   %1 16 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_FCHID0    Fault Protection Trigger on Channel 0
: PWM1-ISR1_FCHID1   %1 17 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_FCHID1    Fault Protection Trigger on Channel 1
: PWM1-ISR1_FCHID2   %1 18 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_FCHID2    Fault Protection Trigger on Channel 2
: PWM1-ISR1_FCHID3   %1 19 lshift PWM1-ISR1 bis! ;  \ PWM1-ISR1_FCHID3    Fault Protection Trigger on Channel 3

\ PWM1-SCM ()
: PWM1-SCM_SYNC0   %1 0 lshift PWM1-SCM bis! ;  \ PWM1-SCM_SYNC0    Synchronous Channel 0
: PWM1-SCM_SYNC1   %1 1 lshift PWM1-SCM bis! ;  \ PWM1-SCM_SYNC1    Synchronous Channel 1
: PWM1-SCM_SYNC2   %1 2 lshift PWM1-SCM bis! ;  \ PWM1-SCM_SYNC2    Synchronous Channel 2
: PWM1-SCM_SYNC3   %1 3 lshift PWM1-SCM bis! ;  \ PWM1-SCM_SYNC3    Synchronous Channel 3
: PWM1-SCM_UPDM   ( %XX -- ) 16 lshift PWM1-SCM bis! ;  \ PWM1-SCM_UPDM    Synchronous Channels Update Mode
: PWM1-SCM_PTRM   %1 20 lshift PWM1-SCM bis! ;  \ PWM1-SCM_PTRM    DMA Controller Transfer Request Mode
: PWM1-SCM_PTRCS   ( %XXX -- ) 21 lshift PWM1-SCM bis! ;  \ PWM1-SCM_PTRCS    DMA Controller Transfer Request Comparison Selection

\ PWM1-DMAR (write-only)
: PWM1-DMAR_DMADUTY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM1-DMAR bis! ;  \ PWM1-DMAR_DMADUTY    Duty-Cycle Holding Register for DMA Access

\ PWM1-SCUC ()
: PWM1-SCUC_UPDULOCK   %1 0 lshift PWM1-SCUC bis! ;  \ PWM1-SCUC_UPDULOCK    Synchronous Channels Update Unlock

\ PWM1-SCUP ()
: PWM1-SCUP_UPR   ( %XXXX -- ) 0 lshift PWM1-SCUP bis! ;  \ PWM1-SCUP_UPR    Update Period
: PWM1-SCUP_UPRCNT   ( %XXXX -- ) 4 lshift PWM1-SCUP bis! ;  \ PWM1-SCUP_UPRCNT    Update Period Counter

\ PWM1-SCUPUPD (write-only)
: PWM1-SCUPUPD_UPRUPD   ( %XXXX -- ) 0 lshift PWM1-SCUPUPD bis! ;  \ PWM1-SCUPUPD_UPRUPD    Update Period Update

\ PWM1-IER2 (write-only)
: PWM1-IER2_WRDY   %1 0 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_WRDY    Write Ready for Synchronous Channels Update Interrupt Enable
: PWM1-IER2_UNRE   %1 3 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_UNRE    Synchronous Channels Update Underrun Error Interrupt Enable
: PWM1-IER2_CMPM0   %1 8 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM0    Comparison 0 Match Interrupt Enable
: PWM1-IER2_CMPM1   %1 9 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM1    Comparison 1 Match Interrupt Enable
: PWM1-IER2_CMPM2   %1 10 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM2    Comparison 2 Match Interrupt Enable
: PWM1-IER2_CMPM3   %1 11 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM3    Comparison 3 Match Interrupt Enable
: PWM1-IER2_CMPM4   %1 12 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM4    Comparison 4 Match Interrupt Enable
: PWM1-IER2_CMPM5   %1 13 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM5    Comparison 5 Match Interrupt Enable
: PWM1-IER2_CMPM6   %1 14 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM6    Comparison 6 Match Interrupt Enable
: PWM1-IER2_CMPM7   %1 15 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPM7    Comparison 7 Match Interrupt Enable
: PWM1-IER2_CMPU0   %1 16 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU0    Comparison 0 Update Interrupt Enable
: PWM1-IER2_CMPU1   %1 17 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU1    Comparison 1 Update Interrupt Enable
: PWM1-IER2_CMPU2   %1 18 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU2    Comparison 2 Update Interrupt Enable
: PWM1-IER2_CMPU3   %1 19 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU3    Comparison 3 Update Interrupt Enable
: PWM1-IER2_CMPU4   %1 20 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU4    Comparison 4 Update Interrupt Enable
: PWM1-IER2_CMPU5   %1 21 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU5    Comparison 5 Update Interrupt Enable
: PWM1-IER2_CMPU6   %1 22 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU6    Comparison 6 Update Interrupt Enable
: PWM1-IER2_CMPU7   %1 23 lshift PWM1-IER2 bis! ;  \ PWM1-IER2_CMPU7    Comparison 7 Update Interrupt Enable

\ PWM1-IDR2 (write-only)
: PWM1-IDR2_WRDY   %1 0 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_WRDY    Write Ready for Synchronous Channels Update Interrupt Disable
: PWM1-IDR2_UNRE   %1 3 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_UNRE    Synchronous Channels Update Underrun Error Interrupt Disable
: PWM1-IDR2_CMPM0   %1 8 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM0    Comparison 0 Match Interrupt Disable
: PWM1-IDR2_CMPM1   %1 9 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM1    Comparison 1 Match Interrupt Disable
: PWM1-IDR2_CMPM2   %1 10 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM2    Comparison 2 Match Interrupt Disable
: PWM1-IDR2_CMPM3   %1 11 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM3    Comparison 3 Match Interrupt Disable
: PWM1-IDR2_CMPM4   %1 12 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM4    Comparison 4 Match Interrupt Disable
: PWM1-IDR2_CMPM5   %1 13 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM5    Comparison 5 Match Interrupt Disable
: PWM1-IDR2_CMPM6   %1 14 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM6    Comparison 6 Match Interrupt Disable
: PWM1-IDR2_CMPM7   %1 15 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPM7    Comparison 7 Match Interrupt Disable
: PWM1-IDR2_CMPU0   %1 16 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU0    Comparison 0 Update Interrupt Disable
: PWM1-IDR2_CMPU1   %1 17 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU1    Comparison 1 Update Interrupt Disable
: PWM1-IDR2_CMPU2   %1 18 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU2    Comparison 2 Update Interrupt Disable
: PWM1-IDR2_CMPU3   %1 19 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU3    Comparison 3 Update Interrupt Disable
: PWM1-IDR2_CMPU4   %1 20 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU4    Comparison 4 Update Interrupt Disable
: PWM1-IDR2_CMPU5   %1 21 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU5    Comparison 5 Update Interrupt Disable
: PWM1-IDR2_CMPU6   %1 22 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU6    Comparison 6 Update Interrupt Disable
: PWM1-IDR2_CMPU7   %1 23 lshift PWM1-IDR2 bis! ;  \ PWM1-IDR2_CMPU7    Comparison 7 Update Interrupt Disable

\ PWM1-IMR2 (read-only)
: PWM1-IMR2_WRDY   %1 0 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_WRDY    Write Ready for Synchronous Channels Update Interrupt Mask
: PWM1-IMR2_UNRE   %1 3 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_UNRE    Synchronous Channels Update Underrun Error Interrupt Mask
: PWM1-IMR2_CMPM0   %1 8 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM0    Comparison 0 Match Interrupt Mask
: PWM1-IMR2_CMPM1   %1 9 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM1    Comparison 1 Match Interrupt Mask
: PWM1-IMR2_CMPM2   %1 10 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM2    Comparison 2 Match Interrupt Mask
: PWM1-IMR2_CMPM3   %1 11 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM3    Comparison 3 Match Interrupt Mask
: PWM1-IMR2_CMPM4   %1 12 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM4    Comparison 4 Match Interrupt Mask
: PWM1-IMR2_CMPM5   %1 13 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM5    Comparison 5 Match Interrupt Mask
: PWM1-IMR2_CMPM6   %1 14 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM6    Comparison 6 Match Interrupt Mask
: PWM1-IMR2_CMPM7   %1 15 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPM7    Comparison 7 Match Interrupt Mask
: PWM1-IMR2_CMPU0   %1 16 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU0    Comparison 0 Update Interrupt Mask
: PWM1-IMR2_CMPU1   %1 17 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU1    Comparison 1 Update Interrupt Mask
: PWM1-IMR2_CMPU2   %1 18 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU2    Comparison 2 Update Interrupt Mask
: PWM1-IMR2_CMPU3   %1 19 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU3    Comparison 3 Update Interrupt Mask
: PWM1-IMR2_CMPU4   %1 20 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU4    Comparison 4 Update Interrupt Mask
: PWM1-IMR2_CMPU5   %1 21 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU5    Comparison 5 Update Interrupt Mask
: PWM1-IMR2_CMPU6   %1 22 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU6    Comparison 6 Update Interrupt Mask
: PWM1-IMR2_CMPU7   %1 23 lshift PWM1-IMR2 bis! ;  \ PWM1-IMR2_CMPU7    Comparison 7 Update Interrupt Mask

\ PWM1-ISR2 (read-only)
: PWM1-ISR2_WRDY   %1 0 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_WRDY    Write Ready for Synchronous Channels Update
: PWM1-ISR2_UNRE   %1 3 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_UNRE    Synchronous Channels Update Underrun Error
: PWM1-ISR2_CMPM0   %1 8 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM0    Comparison 0 Match
: PWM1-ISR2_CMPM1   %1 9 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM1    Comparison 1 Match
: PWM1-ISR2_CMPM2   %1 10 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM2    Comparison 2 Match
: PWM1-ISR2_CMPM3   %1 11 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM3    Comparison 3 Match
: PWM1-ISR2_CMPM4   %1 12 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM4    Comparison 4 Match
: PWM1-ISR2_CMPM5   %1 13 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM5    Comparison 5 Match
: PWM1-ISR2_CMPM6   %1 14 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM6    Comparison 6 Match
: PWM1-ISR2_CMPM7   %1 15 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPM7    Comparison 7 Match
: PWM1-ISR2_CMPU0   %1 16 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU0    Comparison 0 Update
: PWM1-ISR2_CMPU1   %1 17 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU1    Comparison 1 Update
: PWM1-ISR2_CMPU2   %1 18 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU2    Comparison 2 Update
: PWM1-ISR2_CMPU3   %1 19 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU3    Comparison 3 Update
: PWM1-ISR2_CMPU4   %1 20 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU4    Comparison 4 Update
: PWM1-ISR2_CMPU5   %1 21 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU5    Comparison 5 Update
: PWM1-ISR2_CMPU6   %1 22 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU6    Comparison 6 Update
: PWM1-ISR2_CMPU7   %1 23 lshift PWM1-ISR2 bis! ;  \ PWM1-ISR2_CMPU7    Comparison 7 Update

\ PWM1-OOV ()
: PWM1-OOV_OOVH0   %1 0 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVH0    Output Override Value for PWMH output of the channel 0
: PWM1-OOV_OOVH1   %1 1 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVH1    Output Override Value for PWMH output of the channel 1
: PWM1-OOV_OOVH2   %1 2 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVH2    Output Override Value for PWMH output of the channel 2
: PWM1-OOV_OOVH3   %1 3 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVH3    Output Override Value for PWMH output of the channel 3
: PWM1-OOV_OOVL0   %1 16 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVL0    Output Override Value for PWML output of the channel 0
: PWM1-OOV_OOVL1   %1 17 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVL1    Output Override Value for PWML output of the channel 1
: PWM1-OOV_OOVL2   %1 18 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVL2    Output Override Value for PWML output of the channel 2
: PWM1-OOV_OOVL3   %1 19 lshift PWM1-OOV bis! ;  \ PWM1-OOV_OOVL3    Output Override Value for PWML output of the channel 3

\ PWM1-OS ()
: PWM1-OS_OSH0   %1 0 lshift PWM1-OS bis! ;  \ PWM1-OS_OSH0    Output Selection for PWMH output of the channel 0
: PWM1-OS_OSH1   %1 1 lshift PWM1-OS bis! ;  \ PWM1-OS_OSH1    Output Selection for PWMH output of the channel 1
: PWM1-OS_OSH2   %1 2 lshift PWM1-OS bis! ;  \ PWM1-OS_OSH2    Output Selection for PWMH output of the channel 2
: PWM1-OS_OSH3   %1 3 lshift PWM1-OS bis! ;  \ PWM1-OS_OSH3    Output Selection for PWMH output of the channel 3
: PWM1-OS_OSL0   %1 16 lshift PWM1-OS bis! ;  \ PWM1-OS_OSL0    Output Selection for PWML output of the channel 0
: PWM1-OS_OSL1   %1 17 lshift PWM1-OS bis! ;  \ PWM1-OS_OSL1    Output Selection for PWML output of the channel 1
: PWM1-OS_OSL2   %1 18 lshift PWM1-OS bis! ;  \ PWM1-OS_OSL2    Output Selection for PWML output of the channel 2
: PWM1-OS_OSL3   %1 19 lshift PWM1-OS bis! ;  \ PWM1-OS_OSL3    Output Selection for PWML output of the channel 3

\ PWM1-OSS (write-only)
: PWM1-OSS_OSSH0   %1 0 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSH0    Output Selection Set for PWMH output of the channel 0
: PWM1-OSS_OSSH1   %1 1 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSH1    Output Selection Set for PWMH output of the channel 1
: PWM1-OSS_OSSH2   %1 2 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSH2    Output Selection Set for PWMH output of the channel 2
: PWM1-OSS_OSSH3   %1 3 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSH3    Output Selection Set for PWMH output of the channel 3
: PWM1-OSS_OSSL0   %1 16 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSL0    Output Selection Set for PWML output of the channel 0
: PWM1-OSS_OSSL1   %1 17 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSL1    Output Selection Set for PWML output of the channel 1
: PWM1-OSS_OSSL2   %1 18 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSL2    Output Selection Set for PWML output of the channel 2
: PWM1-OSS_OSSL3   %1 19 lshift PWM1-OSS bis! ;  \ PWM1-OSS_OSSL3    Output Selection Set for PWML output of the channel 3

\ PWM1-OSC (write-only)
: PWM1-OSC_OSCH0   %1 0 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCH0    Output Selection Clear for PWMH output of the channel 0
: PWM1-OSC_OSCH1   %1 1 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCH1    Output Selection Clear for PWMH output of the channel 1
: PWM1-OSC_OSCH2   %1 2 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCH2    Output Selection Clear for PWMH output of the channel 2
: PWM1-OSC_OSCH3   %1 3 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCH3    Output Selection Clear for PWMH output of the channel 3
: PWM1-OSC_OSCL0   %1 16 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCL0    Output Selection Clear for PWML output of the channel 0
: PWM1-OSC_OSCL1   %1 17 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCL1    Output Selection Clear for PWML output of the channel 1
: PWM1-OSC_OSCL2   %1 18 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCL2    Output Selection Clear for PWML output of the channel 2
: PWM1-OSC_OSCL3   %1 19 lshift PWM1-OSC bis! ;  \ PWM1-OSC_OSCL3    Output Selection Clear for PWML output of the channel 3

\ PWM1-OSSUPD (write-only)
: PWM1-OSSUPD_OSSUPH0   %1 0 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPH0    Output Selection Set for PWMH output of the channel 0
: PWM1-OSSUPD_OSSUPH1   %1 1 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPH1    Output Selection Set for PWMH output of the channel 1
: PWM1-OSSUPD_OSSUPH2   %1 2 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPH2    Output Selection Set for PWMH output of the channel 2
: PWM1-OSSUPD_OSSUPH3   %1 3 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPH3    Output Selection Set for PWMH output of the channel 3
: PWM1-OSSUPD_OSSUPL0   %1 16 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPL0    Output Selection Set for PWML output of the channel 0
: PWM1-OSSUPD_OSSUPL1   %1 17 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPL1    Output Selection Set for PWML output of the channel 1
: PWM1-OSSUPD_OSSUPL2   %1 18 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPL2    Output Selection Set for PWML output of the channel 2
: PWM1-OSSUPD_OSSUPL3   %1 19 lshift PWM1-OSSUPD bis! ;  \ PWM1-OSSUPD_OSSUPL3    Output Selection Set for PWML output of the channel 3

\ PWM1-OSCUPD (write-only)
: PWM1-OSCUPD_OSCUPH0   %1 0 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPH0    Output Selection Clear for PWMH output of the channel 0
: PWM1-OSCUPD_OSCUPH1   %1 1 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPH1    Output Selection Clear for PWMH output of the channel 1
: PWM1-OSCUPD_OSCUPH2   %1 2 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPH2    Output Selection Clear for PWMH output of the channel 2
: PWM1-OSCUPD_OSCUPH3   %1 3 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPH3    Output Selection Clear for PWMH output of the channel 3
: PWM1-OSCUPD_OSCUPL0   %1 16 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPL0    Output Selection Clear for PWML output of the channel 0
: PWM1-OSCUPD_OSCUPL1   %1 17 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPL1    Output Selection Clear for PWML output of the channel 1
: PWM1-OSCUPD_OSCUPL2   %1 18 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPL2    Output Selection Clear for PWML output of the channel 2
: PWM1-OSCUPD_OSCUPL3   %1 19 lshift PWM1-OSCUPD bis! ;  \ PWM1-OSCUPD_OSCUPL3    Output Selection Clear for PWML output of the channel 3

\ PWM1-FMR ()
: PWM1-FMR_FPOL   ( %XXXXXXXX -- ) 0 lshift PWM1-FMR bis! ;  \ PWM1-FMR_FPOL    Fault Polarity
: PWM1-FMR_FMOD   ( %XXXXXXXX -- ) 8 lshift PWM1-FMR bis! ;  \ PWM1-FMR_FMOD    Fault Activation Mode
: PWM1-FMR_FFIL   ( %XXXXXXXX -- ) 16 lshift PWM1-FMR bis! ;  \ PWM1-FMR_FFIL    Fault Filtering

\ PWM1-FSR (read-only)
: PWM1-FSR_FIV   ( %XXXXXXXX -- ) 0 lshift PWM1-FSR bis! ;  \ PWM1-FSR_FIV    Fault Input Value
: PWM1-FSR_FS   ( %XXXXXXXX -- ) 8 lshift PWM1-FSR bis! ;  \ PWM1-FSR_FS    Fault Status

\ PWM1-FCR (write-only)
: PWM1-FCR_FCLR   ( %XXXXXXXX -- ) 0 lshift PWM1-FCR bis! ;  \ PWM1-FCR_FCLR    Fault Clear

\ PWM1-FPV1 ()
: PWM1-FPV1_FPVH0   %1 0 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVH0    Fault Protection Value for PWMH output on channel 0
: PWM1-FPV1_FPVH1   %1 1 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVH1    Fault Protection Value for PWMH output on channel 1
: PWM1-FPV1_FPVH2   %1 2 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVH2    Fault Protection Value for PWMH output on channel 2
: PWM1-FPV1_FPVH3   %1 3 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVH3    Fault Protection Value for PWMH output on channel 3
: PWM1-FPV1_FPVL0   %1 16 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVL0    Fault Protection Value for PWML output on channel 0
: PWM1-FPV1_FPVL1   %1 17 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVL1    Fault Protection Value for PWML output on channel 1
: PWM1-FPV1_FPVL2   %1 18 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVL2    Fault Protection Value for PWML output on channel 2
: PWM1-FPV1_FPVL3   %1 19 lshift PWM1-FPV1 bis! ;  \ PWM1-FPV1_FPVL3    Fault Protection Value for PWML output on channel 3

\ PWM1-FPE ()
: PWM1-FPE_FPE0   ( %XXXXXXXX -- ) 0 lshift PWM1-FPE bis! ;  \ PWM1-FPE_FPE0    Fault Protection Enable for channel 0
: PWM1-FPE_FPE1   ( %XXXXXXXX -- ) 8 lshift PWM1-FPE bis! ;  \ PWM1-FPE_FPE1    Fault Protection Enable for channel 1
: PWM1-FPE_FPE2   ( %XXXXXXXX -- ) 16 lshift PWM1-FPE bis! ;  \ PWM1-FPE_FPE2    Fault Protection Enable for channel 2
: PWM1-FPE_FPE3   ( %XXXXXXXX -- ) 24 lshift PWM1-FPE bis! ;  \ PWM1-FPE_FPE3    Fault Protection Enable for channel 3

\ PWM1-ELMR[%s] ()
: PWM1-ELMR[%s]_CSEL0   %1 0 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL0    Comparison 0 Selection
: PWM1-ELMR[%s]_CSEL1   %1 1 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL1    Comparison 1 Selection
: PWM1-ELMR[%s]_CSEL2   %1 2 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL2    Comparison 2 Selection
: PWM1-ELMR[%s]_CSEL3   %1 3 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL3    Comparison 3 Selection
: PWM1-ELMR[%s]_CSEL4   %1 4 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL4    Comparison 4 Selection
: PWM1-ELMR[%s]_CSEL5   %1 5 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL5    Comparison 5 Selection
: PWM1-ELMR[%s]_CSEL6   %1 6 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL6    Comparison 6 Selection
: PWM1-ELMR[%s]_CSEL7   %1 7 lshift PWM1-ELMR[%s] bis! ;  \ PWM1-ELMR[%s]_CSEL7    Comparison 7 Selection

\ PWM1-SSPR ()
: PWM1-SSPR_SPRD   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM1-SSPR bis! ;  \ PWM1-SSPR_SPRD    Spread Spectrum Limit Value
: PWM1-SSPR_SPRDM   %1 24 lshift PWM1-SSPR bis! ;  \ PWM1-SSPR_SPRDM    Spread Spectrum Counter Mode

\ PWM1-SSPUP (write-only)
: PWM1-SSPUP_SPRDUP   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM1-SSPUP bis! ;  \ PWM1-SSPUP_SPRDUP    Spread Spectrum Limit Value Update

\ PWM1-SMMR ()
: PWM1-SMMR_GCEN0   %1 0 lshift PWM1-SMMR bis! ;  \ PWM1-SMMR_GCEN0    Gray Count ENable
: PWM1-SMMR_GCEN1   %1 1 lshift PWM1-SMMR bis! ;  \ PWM1-SMMR_GCEN1    Gray Count ENable
: PWM1-SMMR_DOWN0   %1 16 lshift PWM1-SMMR bis! ;  \ PWM1-SMMR_DOWN0    DOWN Count
: PWM1-SMMR_DOWN1   %1 17 lshift PWM1-SMMR bis! ;  \ PWM1-SMMR_DOWN1    DOWN Count

\ PWM1-FPV2 ()
: PWM1-FPV2_FPZH0   %1 0 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZH0    Fault Protection to Hi-Z for PWMH output on channel 0
: PWM1-FPV2_FPZH1   %1 1 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZH1    Fault Protection to Hi-Z for PWMH output on channel 1
: PWM1-FPV2_FPZH2   %1 2 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZH2    Fault Protection to Hi-Z for PWMH output on channel 2
: PWM1-FPV2_FPZH3   %1 3 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZH3    Fault Protection to Hi-Z for PWMH output on channel 3
: PWM1-FPV2_FPZL0   %1 16 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZL0    Fault Protection to Hi-Z for PWML output on channel 0
: PWM1-FPV2_FPZL1   %1 17 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZL1    Fault Protection to Hi-Z for PWML output on channel 1
: PWM1-FPV2_FPZL2   %1 18 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZL2    Fault Protection to Hi-Z for PWML output on channel 2
: PWM1-FPV2_FPZL3   %1 19 lshift PWM1-FPV2 bis! ;  \ PWM1-FPV2_FPZL3    Fault Protection to Hi-Z for PWML output on channel 3

\ PWM1-WPCR (write-only)
: PWM1-WPCR_WPCMD   ( %XX -- ) 0 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPCMD    Write Protection Command
: PWM1-WPCR_WPRG0   %1 2 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPRG0    Write Protection Register Group 0
: PWM1-WPCR_WPRG1   %1 3 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPRG1    Write Protection Register Group 1
: PWM1-WPCR_WPRG2   %1 4 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPRG2    Write Protection Register Group 2
: PWM1-WPCR_WPRG3   %1 5 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPRG3    Write Protection Register Group 3
: PWM1-WPCR_WPRG4   %1 6 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPRG4    Write Protection Register Group 4
: PWM1-WPCR_WPRG5   %1 7 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPRG5    Write Protection Register Group 5
: PWM1-WPCR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift PWM1-WPCR bis! ;  \ PWM1-WPCR_WPKEY    Write Protection Key

\ PWM1-WPSR (read-only)
: PWM1-WPSR_WPSWS0   %1 0 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPSWS0    Write Protect SW Status
: PWM1-WPSR_WPSWS1   %1 1 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPSWS1    Write Protect SW Status
: PWM1-WPSR_WPSWS2   %1 2 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPSWS2    Write Protect SW Status
: PWM1-WPSR_WPSWS3   %1 3 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPSWS3    Write Protect SW Status
: PWM1-WPSR_WPSWS4   %1 4 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPSWS4    Write Protect SW Status
: PWM1-WPSR_WPSWS5   %1 5 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPSWS5    Write Protect SW Status
: PWM1-WPSR_WPVS   %1 7 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPVS    Write Protect Violation Status
: PWM1-WPSR_WPHWS0   %1 8 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPHWS0    Write Protect HW Status
: PWM1-WPSR_WPHWS1   %1 9 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPHWS1    Write Protect HW Status
: PWM1-WPSR_WPHWS2   %1 10 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPHWS2    Write Protect HW Status
: PWM1-WPSR_WPHWS3   %1 11 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPHWS3    Write Protect HW Status
: PWM1-WPSR_WPHWS4   %1 12 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPHWS4    Write Protect HW Status
: PWM1-WPSR_WPHWS5   %1 13 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPHWS5    Write Protect HW Status
: PWM1-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift PWM1-WPSR bis! ;  \ PWM1-WPSR_WPVSRC    Write Protect Violation Source

\ PWM1-CMUPD0 (write-only)
: PWM1-CMUPD0_CPOLUP   %1 9 lshift PWM1-CMUPD0 bis! ;  \ PWM1-CMUPD0_CPOLUP    Channel Polarity Update
: PWM1-CMUPD0_CPOLINVUP   %1 13 lshift PWM1-CMUPD0 bis! ;  \ PWM1-CMUPD0_CPOLINVUP    Channel Polarity Inversion Update

\ PWM1-CMUPD1 (write-only)
: PWM1-CMUPD1_CPOLUP   %1 9 lshift PWM1-CMUPD1 bis! ;  \ PWM1-CMUPD1_CPOLUP    Channel Polarity Update
: PWM1-CMUPD1_CPOLINVUP   %1 13 lshift PWM1-CMUPD1 bis! ;  \ PWM1-CMUPD1_CPOLINVUP    Channel Polarity Inversion Update

\ PWM1-ETRG1 ()
: PWM1-ETRG1_MAXCNT   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM1-ETRG1 bis! ;  \ PWM1-ETRG1_MAXCNT    Maximum Counter value
: PWM1-ETRG1_TRGMODE   ( %XX -- ) 24 lshift PWM1-ETRG1 bis! ;  \ PWM1-ETRG1_TRGMODE    External Trigger Mode
: PWM1-ETRG1_TRGEDGE   %1 28 lshift PWM1-ETRG1 bis! ;  \ PWM1-ETRG1_TRGEDGE    Edge Selection
: PWM1-ETRG1_TRGFILT   %1 29 lshift PWM1-ETRG1 bis! ;  \ PWM1-ETRG1_TRGFILT    Filtered input
: PWM1-ETRG1_TRGSRC   %1 30 lshift PWM1-ETRG1 bis! ;  \ PWM1-ETRG1_TRGSRC    Trigger Source
: PWM1-ETRG1_RFEN   %1 31 lshift PWM1-ETRG1 bis! ;  \ PWM1-ETRG1_RFEN    Recoverable Fault Enable

\ PWM1-LEBR1 ()
: PWM1-LEBR1_LEBDELAY   ( %XXXXXXX -- ) 0 lshift PWM1-LEBR1 bis! ;  \ PWM1-LEBR1_LEBDELAY    Leading-Edge Blanking Delay for TRGINx
: PWM1-LEBR1_PWMLFEN   %1 16 lshift PWM1-LEBR1 bis! ;  \ PWM1-LEBR1_PWMLFEN    PWML Falling Edge Enable
: PWM1-LEBR1_PWMLREN   %1 17 lshift PWM1-LEBR1 bis! ;  \ PWM1-LEBR1_PWMLREN    PWML Rising Edge Enable
: PWM1-LEBR1_PWMHFEN   %1 18 lshift PWM1-LEBR1 bis! ;  \ PWM1-LEBR1_PWMHFEN    PWMH Falling Edge Enable
: PWM1-LEBR1_PWMHREN   %1 19 lshift PWM1-LEBR1 bis! ;  \ PWM1-LEBR1_PWMHREN    PWMH Rising Edge Enable

\ PWM1-CMUPD2 (write-only)
: PWM1-CMUPD2_CPOLUP   %1 9 lshift PWM1-CMUPD2 bis! ;  \ PWM1-CMUPD2_CPOLUP    Channel Polarity Update
: PWM1-CMUPD2_CPOLINVUP   %1 13 lshift PWM1-CMUPD2 bis! ;  \ PWM1-CMUPD2_CPOLINVUP    Channel Polarity Inversion Update

\ PWM1-ETRG2 ()
: PWM1-ETRG2_MAXCNT   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift PWM1-ETRG2 bis! ;  \ PWM1-ETRG2_MAXCNT    Maximum Counter value
: PWM1-ETRG2_TRGMODE   ( %XX -- ) 24 lshift PWM1-ETRG2 bis! ;  \ PWM1-ETRG2_TRGMODE    External Trigger Mode
: PWM1-ETRG2_TRGEDGE   %1 28 lshift PWM1-ETRG2 bis! ;  \ PWM1-ETRG2_TRGEDGE    Edge Selection
: PWM1-ETRG2_TRGFILT   %1 29 lshift PWM1-ETRG2 bis! ;  \ PWM1-ETRG2_TRGFILT    Filtered input
: PWM1-ETRG2_TRGSRC   %1 30 lshift PWM1-ETRG2 bis! ;  \ PWM1-ETRG2_TRGSRC    Trigger Source
: PWM1-ETRG2_RFEN   %1 31 lshift PWM1-ETRG2 bis! ;  \ PWM1-ETRG2_RFEN    Recoverable Fault Enable

\ PWM1-LEBR2 ()
: PWM1-LEBR2_LEBDELAY   ( %XXXXXXX -- ) 0 lshift PWM1-LEBR2 bis! ;  \ PWM1-LEBR2_LEBDELAY    Leading-Edge Blanking Delay for TRGINx
: PWM1-LEBR2_PWMLFEN   %1 16 lshift PWM1-LEBR2 bis! ;  \ PWM1-LEBR2_PWMLFEN    PWML Falling Edge Enable
: PWM1-LEBR2_PWMLREN   %1 17 lshift PWM1-LEBR2 bis! ;  \ PWM1-LEBR2_PWMLREN    PWML Rising Edge Enable
: PWM1-LEBR2_PWMHFEN   %1 18 lshift PWM1-LEBR2 bis! ;  \ PWM1-LEBR2_PWMHFEN    PWMH Falling Edge Enable
: PWM1-LEBR2_PWMHREN   %1 19 lshift PWM1-LEBR2 bis! ;  \ PWM1-LEBR2_PWMHREN    PWMH Rising Edge Enable

\ PWM1-CMUPD3 (write-only)
: PWM1-CMUPD3_CPOLUP   %1 9 lshift PWM1-CMUPD3 bis! ;  \ PWM1-CMUPD3_CPOLUP    Channel Polarity Update
: PWM1-CMUPD3_CPOLINVUP   %1 13 lshift PWM1-CMUPD3 bis! ;  \ PWM1-CMUPD3_CPOLINVUP    Channel Polarity Inversion Update

\ QSPI-CR (write-only)
: QSPI-CR_QSPIEN   %1 0 lshift QSPI-CR bis! ;  \ QSPI-CR_QSPIEN    QSPI Enable
: QSPI-CR_QSPIDIS   %1 1 lshift QSPI-CR bis! ;  \ QSPI-CR_QSPIDIS    QSPI Disable
: QSPI-CR_SWRST   %1 7 lshift QSPI-CR bis! ;  \ QSPI-CR_SWRST    QSPI Software Reset
: QSPI-CR_LASTXFER   %1 24 lshift QSPI-CR bis! ;  \ QSPI-CR_LASTXFER    Last Transfer

\ QSPI-MR ()
: QSPI-MR_SMM   %1 0 lshift QSPI-MR bis! ;  \ QSPI-MR_SMM    Serial Memory Mode
: QSPI-MR_LLB   %1 1 lshift QSPI-MR bis! ;  \ QSPI-MR_LLB    Local Loopback Enable
: QSPI-MR_WDRBT   %1 2 lshift QSPI-MR bis! ;  \ QSPI-MR_WDRBT    Wait Data Read Before Transfer
: QSPI-MR_CSMODE   ( %XX -- ) 4 lshift QSPI-MR bis! ;  \ QSPI-MR_CSMODE    Chip Select Mode
: QSPI-MR_NBBITS   ( %XXXX -- ) 8 lshift QSPI-MR bis! ;  \ QSPI-MR_NBBITS    Number Of Bits Per Transfer
: QSPI-MR_DLYBCT   ( %XXXXXXXX -- ) 16 lshift QSPI-MR bis! ;  \ QSPI-MR_DLYBCT    Delay Between Consecutive Transfers
: QSPI-MR_DLYCS   ( %XXXXXXXX -- ) 24 lshift QSPI-MR bis! ;  \ QSPI-MR_DLYCS    Minimum Inactive QCS Delay

\ QSPI-RDR (read-only)
: QSPI-RDR_RD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift QSPI-RDR bis! ;  \ QSPI-RDR_RD    Receive Data

\ QSPI-TDR (write-only)
: QSPI-TDR_TD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift QSPI-TDR bis! ;  \ QSPI-TDR_TD    Transmit Data

\ QSPI-SR (read-only)
: QSPI-SR_RDRF   %1 0 lshift QSPI-SR bis! ;  \ QSPI-SR_RDRF    Receive Data Register Full cleared by reading SPI_RDR
: QSPI-SR_TDRE   %1 1 lshift QSPI-SR bis! ;  \ QSPI-SR_TDRE    Transmit Data Register Empty cleared by writing SPI_TDR
: QSPI-SR_TXEMPTY   %1 2 lshift QSPI-SR bis! ;  \ QSPI-SR_TXEMPTY    Transmission Registers Empty cleared by writing SPI_TDR
: QSPI-SR_OVRES   %1 3 lshift QSPI-SR bis! ;  \ QSPI-SR_OVRES    Overrun Error Status cleared on read
: QSPI-SR_CSR   %1 8 lshift QSPI-SR bis! ;  \ QSPI-SR_CSR    Chip Select Rise cleared on read
: QSPI-SR_CSS   %1 9 lshift QSPI-SR bis! ;  \ QSPI-SR_CSS    Chip Select Status
: QSPI-SR_INSTRE   %1 10 lshift QSPI-SR bis! ;  \ QSPI-SR_INSTRE    Instruction End Status cleared on read
: QSPI-SR_QSPIENS   %1 24 lshift QSPI-SR bis! ;  \ QSPI-SR_QSPIENS    QSPI Enable Status

\ QSPI-IER (write-only)
: QSPI-IER_RDRF   %1 0 lshift QSPI-IER bis! ;  \ QSPI-IER_RDRF    Receive Data Register Full Interrupt Enable
: QSPI-IER_TDRE   %1 1 lshift QSPI-IER bis! ;  \ QSPI-IER_TDRE    Transmit Data Register Empty Interrupt Enable
: QSPI-IER_TXEMPTY   %1 2 lshift QSPI-IER bis! ;  \ QSPI-IER_TXEMPTY    Transmission Registers Empty Enable
: QSPI-IER_OVRES   %1 3 lshift QSPI-IER bis! ;  \ QSPI-IER_OVRES    Overrun Error Interrupt Enable
: QSPI-IER_CSR   %1 8 lshift QSPI-IER bis! ;  \ QSPI-IER_CSR    Chip Select Rise Interrupt Enable
: QSPI-IER_CSS   %1 9 lshift QSPI-IER bis! ;  \ QSPI-IER_CSS    Chip Select Status Interrupt Enable
: QSPI-IER_INSTRE   %1 10 lshift QSPI-IER bis! ;  \ QSPI-IER_INSTRE    Instruction End Interrupt Enable

\ QSPI-IDR (write-only)
: QSPI-IDR_RDRF   %1 0 lshift QSPI-IDR bis! ;  \ QSPI-IDR_RDRF    Receive Data Register Full Interrupt Disable
: QSPI-IDR_TDRE   %1 1 lshift QSPI-IDR bis! ;  \ QSPI-IDR_TDRE    Transmit Data Register Empty Interrupt Disable
: QSPI-IDR_TXEMPTY   %1 2 lshift QSPI-IDR bis! ;  \ QSPI-IDR_TXEMPTY    Transmission Registers Empty Disable
: QSPI-IDR_OVRES   %1 3 lshift QSPI-IDR bis! ;  \ QSPI-IDR_OVRES    Overrun Error Interrupt Disable
: QSPI-IDR_CSR   %1 8 lshift QSPI-IDR bis! ;  \ QSPI-IDR_CSR    Chip Select Rise Interrupt Disable
: QSPI-IDR_CSS   %1 9 lshift QSPI-IDR bis! ;  \ QSPI-IDR_CSS    Chip Select Status Interrupt Disable
: QSPI-IDR_INSTRE   %1 10 lshift QSPI-IDR bis! ;  \ QSPI-IDR_INSTRE    Instruction End Interrupt Disable

\ QSPI-IMR (read-only)
: QSPI-IMR_RDRF   %1 0 lshift QSPI-IMR bis! ;  \ QSPI-IMR_RDRF    Receive Data Register Full Interrupt Mask
: QSPI-IMR_TDRE   %1 1 lshift QSPI-IMR bis! ;  \ QSPI-IMR_TDRE    Transmit Data Register Empty Interrupt Mask
: QSPI-IMR_TXEMPTY   %1 2 lshift QSPI-IMR bis! ;  \ QSPI-IMR_TXEMPTY    Transmission Registers Empty Mask
: QSPI-IMR_OVRES   %1 3 lshift QSPI-IMR bis! ;  \ QSPI-IMR_OVRES    Overrun Error Interrupt Mask
: QSPI-IMR_CSR   %1 8 lshift QSPI-IMR bis! ;  \ QSPI-IMR_CSR    Chip Select Rise Interrupt Mask
: QSPI-IMR_CSS   %1 9 lshift QSPI-IMR bis! ;  \ QSPI-IMR_CSS    Chip Select Status Interrupt Mask
: QSPI-IMR_INSTRE   %1 10 lshift QSPI-IMR bis! ;  \ QSPI-IMR_INSTRE    Instruction End Interrupt Mask

\ QSPI-SCR ()
: QSPI-SCR_CPOL   %1 0 lshift QSPI-SCR bis! ;  \ QSPI-SCR_CPOL    Clock Polarity
: QSPI-SCR_CPHA   %1 1 lshift QSPI-SCR bis! ;  \ QSPI-SCR_CPHA    Clock Phase
: QSPI-SCR_SCBR   ( %XXXXXXXX -- ) 8 lshift QSPI-SCR bis! ;  \ QSPI-SCR_SCBR    Serial Clock Baud Rate
: QSPI-SCR_DLYBS   ( %XXXXXXXX -- ) 16 lshift QSPI-SCR bis! ;  \ QSPI-SCR_DLYBS    Delay Before QSCK

\ QSPI-IAR ()
: QSPI-IAR_ADDR   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift QSPI-IAR bis! ;  \ QSPI-IAR_ADDR    Address

\ QSPI-ICR ()
: QSPI-ICR_INST   ( %XXXXXXXX -- ) 0 lshift QSPI-ICR bis! ;  \ QSPI-ICR_INST    Instruction Code
: QSPI-ICR_OPT   ( %XXXXXXXX -- ) 16 lshift QSPI-ICR bis! ;  \ QSPI-ICR_OPT    Option Code

\ QSPI-IFR ()
: QSPI-IFR_WIDTH   ( %XXX -- ) 0 lshift QSPI-IFR bis! ;  \ QSPI-IFR_WIDTH    Width of Instruction Code, Address, Option Code and Data
: QSPI-IFR_INSTEN   %1 4 lshift QSPI-IFR bis! ;  \ QSPI-IFR_INSTEN    Instruction Enable
: QSPI-IFR_ADDREN   %1 5 lshift QSPI-IFR bis! ;  \ QSPI-IFR_ADDREN    Address Enable
: QSPI-IFR_OPTEN   %1 6 lshift QSPI-IFR bis! ;  \ QSPI-IFR_OPTEN    Option Enable
: QSPI-IFR_DATAEN   %1 7 lshift QSPI-IFR bis! ;  \ QSPI-IFR_DATAEN    Data Enable
: QSPI-IFR_OPTL   ( %XX -- ) 8 lshift QSPI-IFR bis! ;  \ QSPI-IFR_OPTL    Option Code Length
: QSPI-IFR_ADDRL   %1 10 lshift QSPI-IFR bis! ;  \ QSPI-IFR_ADDRL    Address Length
: QSPI-IFR_TFRTYP   ( %XX -- ) 12 lshift QSPI-IFR bis! ;  \ QSPI-IFR_TFRTYP    Data Transfer Type
: QSPI-IFR_CRM   %1 14 lshift QSPI-IFR bis! ;  \ QSPI-IFR_CRM    Continuous Read Mode
: QSPI-IFR_NBDUM   ( %XXXXX -- ) 16 lshift QSPI-IFR bis! ;  \ QSPI-IFR_NBDUM    Number Of Dummy Cycles

\ QSPI-SMR ()
: QSPI-SMR_SCREN   %1 0 lshift QSPI-SMR bis! ;  \ QSPI-SMR_SCREN    Scrambling/Unscrambling Enable
: QSPI-SMR_RVDIS   %1 1 lshift QSPI-SMR bis! ;  \ QSPI-SMR_RVDIS    Scrambling/Unscrambling Random Value Disable

\ QSPI-SKR (write-only)
: QSPI-SKR_USRK   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift QSPI-SKR bis! ;  \ QSPI-SKR_USRK    Scrambling User Key

\ QSPI-WPMR ()
: QSPI-WPMR_WPEN   %1 0 lshift QSPI-WPMR bis! ;  \ QSPI-WPMR_WPEN    Write Protection Enable
: QSPI-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift QSPI-WPMR bis! ;  \ QSPI-WPMR_WPKEY    Write Protection Key

\ QSPI-WPSR (read-only)
: QSPI-WPSR_WPVS   %1 0 lshift QSPI-WPSR bis! ;  \ QSPI-WPSR_WPVS    Write Protection Violation Status
: QSPI-WPSR_WPVSRC   ( %XXXXXXXX -- ) 8 lshift QSPI-WPSR bis! ;  \ QSPI-WPSR_WPVSRC    Write Protection Violation Source

\ RSTC-CR (write-only)
: RSTC-CR_PROCRST   %1 0 lshift RSTC-CR bis! ;  \ RSTC-CR_PROCRST    Processor Reset
: RSTC-CR_EXTRST   %1 3 lshift RSTC-CR bis! ;  \ RSTC-CR_EXTRST    External Reset
: RSTC-CR_KEY   ( %XXXXXXXX -- ) 24 lshift RSTC-CR bis! ;  \ RSTC-CR_KEY    System Reset Key

\ RSTC-SR (read-only)
: RSTC-SR_URSTS   %1 0 lshift RSTC-SR bis! ;  \ RSTC-SR_URSTS    User Reset Status
: RSTC-SR_RSTTYP   ( %XXX -- ) 8 lshift RSTC-SR bis! ;  \ RSTC-SR_RSTTYP    Reset Type
: RSTC-SR_NRSTL   %1 16 lshift RSTC-SR bis! ;  \ RSTC-SR_NRSTL    NRST Pin Level
: RSTC-SR_SRCMP   %1 17 lshift RSTC-SR bis! ;  \ RSTC-SR_SRCMP    Software Reset Command in Progress

\ RSTC-MR ()
: RSTC-MR_URSTEN   %1 0 lshift RSTC-MR bis! ;  \ RSTC-MR_URSTEN    User Reset Enable
: RSTC-MR_URSTIEN   %1 4 lshift RSTC-MR bis! ;  \ RSTC-MR_URSTIEN    User Reset Interrupt Enable
: RSTC-MR_ERSTL   ( %XXXX -- ) 8 lshift RSTC-MR bis! ;  \ RSTC-MR_ERSTL    External Reset Length
: RSTC-MR_KEY   ( %XXXXXXXX -- ) 24 lshift RSTC-MR bis! ;  \ RSTC-MR_KEY    Write Access Password

\ RSWDT-CR (write-only)
: RSWDT-CR_WDRSTT   %1 0 lshift RSWDT-CR bis! ;  \ RSWDT-CR_WDRSTT    Watchdog Restart
: RSWDT-CR_KEY   ( %XXXXXXXX -- ) 24 lshift RSWDT-CR bis! ;  \ RSWDT-CR_KEY    Password

\ RSWDT-MR ()
: RSWDT-MR_WDV   ( %XXXXXXXXXXX -- ) 0 lshift RSWDT-MR bis! ;  \ RSWDT-MR_WDV    Watchdog Counter Value
: RSWDT-MR_WDFIEN   %1 12 lshift RSWDT-MR bis! ;  \ RSWDT-MR_WDFIEN    Watchdog Fault Interrupt Enable
: RSWDT-MR_WDRSTEN   %1 13 lshift RSWDT-MR bis! ;  \ RSWDT-MR_WDRSTEN    Watchdog Reset Enable
: RSWDT-MR_WDDIS   %1 15 lshift RSWDT-MR bis! ;  \ RSWDT-MR_WDDIS    Watchdog Disable
: RSWDT-MR_ALLONES   ( %XXXXXXXXXXX -- ) 16 lshift RSWDT-MR bis! ;  \ RSWDT-MR_ALLONES    Must Always Be Written with $FFF
: RSWDT-MR_WDDBGHLT   %1 28 lshift RSWDT-MR bis! ;  \ RSWDT-MR_WDDBGHLT    Watchdog Debug Halt
: RSWDT-MR_WDIDLEHLT   %1 29 lshift RSWDT-MR bis! ;  \ RSWDT-MR_WDIDLEHLT    Watchdog Idle Halt

\ RSWDT-SR (read-only)
: RSWDT-SR_WDUNF   %1 0 lshift RSWDT-SR bis! ;  \ RSWDT-SR_WDUNF    Watchdog Underflow

\ RTC-CR ()
: RTC-CR_UPDTIM   %1 0 lshift RTC-CR bis! ;  \ RTC-CR_UPDTIM    Update Request Time Register
: RTC-CR_UPDCAL   %1 1 lshift RTC-CR bis! ;  \ RTC-CR_UPDCAL    Update Request Calendar Register
: RTC-CR_TIMEVSEL   ( %XX -- ) 8 lshift RTC-CR bis! ;  \ RTC-CR_TIMEVSEL    Time Event Selection
: RTC-CR_CALEVSEL   ( %XX -- ) 16 lshift RTC-CR bis! ;  \ RTC-CR_CALEVSEL    Calendar Event Selection

\ RTC-MR ()
: RTC-MR_HRMOD   %1 0 lshift RTC-MR bis! ;  \ RTC-MR_HRMOD    12-/24-hour Mode
: RTC-MR_PERSIAN   %1 1 lshift RTC-MR bis! ;  \ RTC-MR_PERSIAN    PERSIAN Calendar
: RTC-MR_NEGPPM   %1 4 lshift RTC-MR bis! ;  \ RTC-MR_NEGPPM    NEGative PPM Correction
: RTC-MR_CORRECTION   ( %XXXXXXX -- ) 8 lshift RTC-MR bis! ;  \ RTC-MR_CORRECTION    Slow Clock Correction
: RTC-MR_HIGHPPM   %1 15 lshift RTC-MR bis! ;  \ RTC-MR_HIGHPPM    HIGH PPM Correction
: RTC-MR_OUT0   ( %XXX -- ) 16 lshift RTC-MR bis! ;  \ RTC-MR_OUT0    RTCOUT0 OutputSource Selection
: RTC-MR_OUT1   ( %XXX -- ) 20 lshift RTC-MR bis! ;  \ RTC-MR_OUT1    RTCOUT1 Output Source Selection
: RTC-MR_THIGH   ( %XXX -- ) 24 lshift RTC-MR bis! ;  \ RTC-MR_THIGH    High Duration of the Output Pulse
: RTC-MR_TPERIOD   ( %XX -- ) 28 lshift RTC-MR bis! ;  \ RTC-MR_TPERIOD    Period of the Output Pulse

\ RTC-TIMR ()
: RTC-TIMR_SEC   ( %XXXXXXX -- ) 0 lshift RTC-TIMR bis! ;  \ RTC-TIMR_SEC    Current Second
: RTC-TIMR_MIN   ( %XXXXXXX -- ) 8 lshift RTC-TIMR bis! ;  \ RTC-TIMR_MIN    Current Minute
: RTC-TIMR_HOUR   ( %XXXXXX -- ) 16 lshift RTC-TIMR bis! ;  \ RTC-TIMR_HOUR    Current Hour
: RTC-TIMR_AMPM   %1 22 lshift RTC-TIMR bis! ;  \ RTC-TIMR_AMPM    Ante Meridiem Post Meridiem Indicator

\ RTC-CALR ()
: RTC-CALR_CENT   ( %XXXXXXX -- ) 0 lshift RTC-CALR bis! ;  \ RTC-CALR_CENT    Current Century
: RTC-CALR_YEAR   ( %XXXXXXXX -- ) 8 lshift RTC-CALR bis! ;  \ RTC-CALR_YEAR    Current Year
: RTC-CALR_MONTH   ( %XXXXX -- ) 16 lshift RTC-CALR bis! ;  \ RTC-CALR_MONTH    Current Month
: RTC-CALR_DAY   ( %XXX -- ) 21 lshift RTC-CALR bis! ;  \ RTC-CALR_DAY    Current Day in Current Week
: RTC-CALR_DATE   ( %XXXXXX -- ) 24 lshift RTC-CALR bis! ;  \ RTC-CALR_DATE    Current Day in Current Month

\ RTC-TIMALR ()
: RTC-TIMALR_SEC   ( %XXXXXXX -- ) 0 lshift RTC-TIMALR bis! ;  \ RTC-TIMALR_SEC    Second Alarm
: RTC-TIMALR_SECEN   %1 7 lshift RTC-TIMALR bis! ;  \ RTC-TIMALR_SECEN    Second Alarm Enable
: RTC-TIMALR_MIN   ( %XXXXXXX -- ) 8 lshift RTC-TIMALR bis! ;  \ RTC-TIMALR_MIN    Minute Alarm
: RTC-TIMALR_MINEN   %1 15 lshift RTC-TIMALR bis! ;  \ RTC-TIMALR_MINEN    Minute Alarm Enable
: RTC-TIMALR_HOUR   ( %XXXXXX -- ) 16 lshift RTC-TIMALR bis! ;  \ RTC-TIMALR_HOUR    Hour Alarm
: RTC-TIMALR_AMPM   %1 22 lshift RTC-TIMALR bis! ;  \ RTC-TIMALR_AMPM    AM/PM Indicator
: RTC-TIMALR_HOUREN   %1 23 lshift RTC-TIMALR bis! ;  \ RTC-TIMALR_HOUREN    Hour Alarm Enable

\ RTC-CALALR ()
: RTC-CALALR_MONTH   ( %XXXXX -- ) 16 lshift RTC-CALALR bis! ;  \ RTC-CALALR_MONTH    Month Alarm
: RTC-CALALR_MTHEN   %1 23 lshift RTC-CALALR bis! ;  \ RTC-CALALR_MTHEN    Month Alarm Enable
: RTC-CALALR_DATE   ( %XXXXXX -- ) 24 lshift RTC-CALALR bis! ;  \ RTC-CALALR_DATE    Date Alarm
: RTC-CALALR_DATEEN   %1 31 lshift RTC-CALALR bis! ;  \ RTC-CALALR_DATEEN    Date Alarm Enable

\ RTC-SR (read-only)
: RTC-SR_ACKUPD   %1 0 lshift RTC-SR bis! ;  \ RTC-SR_ACKUPD    Acknowledge for Update
: RTC-SR_ALARM   %1 1 lshift RTC-SR bis! ;  \ RTC-SR_ALARM    Alarm Flag
: RTC-SR_SEC   %1 2 lshift RTC-SR bis! ;  \ RTC-SR_SEC    Second Event
: RTC-SR_TIMEV   %1 3 lshift RTC-SR bis! ;  \ RTC-SR_TIMEV    Time Event
: RTC-SR_CALEV   %1 4 lshift RTC-SR bis! ;  \ RTC-SR_CALEV    Calendar Event
: RTC-SR_TDERR   %1 5 lshift RTC-SR bis! ;  \ RTC-SR_TDERR    Time and/or Date Free Running Error

\ RTC-SCCR (write-only)
: RTC-SCCR_ACKCLR   %1 0 lshift RTC-SCCR bis! ;  \ RTC-SCCR_ACKCLR    Acknowledge Clear
: RTC-SCCR_ALRCLR   %1 1 lshift RTC-SCCR bis! ;  \ RTC-SCCR_ALRCLR    Alarm Clear
: RTC-SCCR_SECCLR   %1 2 lshift RTC-SCCR bis! ;  \ RTC-SCCR_SECCLR    Second Clear
: RTC-SCCR_TIMCLR   %1 3 lshift RTC-SCCR bis! ;  \ RTC-SCCR_TIMCLR    Time Clear
: RTC-SCCR_CALCLR   %1 4 lshift RTC-SCCR bis! ;  \ RTC-SCCR_CALCLR    Calendar Clear
: RTC-SCCR_TDERRCLR   %1 5 lshift RTC-SCCR bis! ;  \ RTC-SCCR_TDERRCLR    Time and/or Date Free Running Error Clear

\ RTC-IER (write-only)
: RTC-IER_ACKEN   %1 0 lshift RTC-IER bis! ;  \ RTC-IER_ACKEN    Acknowledge Update Interrupt Enable
: RTC-IER_ALREN   %1 1 lshift RTC-IER bis! ;  \ RTC-IER_ALREN    Alarm Interrupt Enable
: RTC-IER_SECEN   %1 2 lshift RTC-IER bis! ;  \ RTC-IER_SECEN    Second Event Interrupt Enable
: RTC-IER_TIMEN   %1 3 lshift RTC-IER bis! ;  \ RTC-IER_TIMEN    Time Event Interrupt Enable
: RTC-IER_CALEN   %1 4 lshift RTC-IER bis! ;  \ RTC-IER_CALEN    Calendar Event Interrupt Enable
: RTC-IER_TDERREN   %1 5 lshift RTC-IER bis! ;  \ RTC-IER_TDERREN    Time and/or Date Error Interrupt Enable

\ RTC-IDR (write-only)
: RTC-IDR_ACKDIS   %1 0 lshift RTC-IDR bis! ;  \ RTC-IDR_ACKDIS    Acknowledge Update Interrupt Disable
: RTC-IDR_ALRDIS   %1 1 lshift RTC-IDR bis! ;  \ RTC-IDR_ALRDIS    Alarm Interrupt Disable
: RTC-IDR_SECDIS   %1 2 lshift RTC-IDR bis! ;  \ RTC-IDR_SECDIS    Second Event Interrupt Disable
: RTC-IDR_TIMDIS   %1 3 lshift RTC-IDR bis! ;  \ RTC-IDR_TIMDIS    Time Event Interrupt Disable
: RTC-IDR_CALDIS   %1 4 lshift RTC-IDR bis! ;  \ RTC-IDR_CALDIS    Calendar Event Interrupt Disable
: RTC-IDR_TDERRDIS   %1 5 lshift RTC-IDR bis! ;  \ RTC-IDR_TDERRDIS    Time and/or Date Error Interrupt Disable

\ RTC-IMR (read-only)
: RTC-IMR_ACK   %1 0 lshift RTC-IMR bis! ;  \ RTC-IMR_ACK    Acknowledge Update Interrupt Mask
: RTC-IMR_ALR   %1 1 lshift RTC-IMR bis! ;  \ RTC-IMR_ALR    Alarm Interrupt Mask
: RTC-IMR_SEC   %1 2 lshift RTC-IMR bis! ;  \ RTC-IMR_SEC    Second Event Interrupt Mask
: RTC-IMR_TIM   %1 3 lshift RTC-IMR bis! ;  \ RTC-IMR_TIM    Time Event Interrupt Mask
: RTC-IMR_CAL   %1 4 lshift RTC-IMR bis! ;  \ RTC-IMR_CAL    Calendar Event Interrupt Mask
: RTC-IMR_TDERR   %1 5 lshift RTC-IMR bis! ;  \ RTC-IMR_TDERR    Time and/or Date Error Mask

\ RTC-VER (read-only)
: RTC-VER_NVTIM   %1 0 lshift RTC-VER bis! ;  \ RTC-VER_NVTIM    Non-valid Time
: RTC-VER_NVCAL   %1 1 lshift RTC-VER bis! ;  \ RTC-VER_NVCAL    Non-valid Calendar
: RTC-VER_NVTIMALR   %1 2 lshift RTC-VER bis! ;  \ RTC-VER_NVTIMALR    Non-valid Time Alarm
: RTC-VER_NVCALALR   %1 3 lshift RTC-VER bis! ;  \ RTC-VER_NVCALALR    Non-valid Calendar Alarm

\ RTT-MR ()
: RTT-MR_RTPRES   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift RTT-MR bis! ;  \ RTT-MR_RTPRES    Real-time Timer Prescaler Value
: RTT-MR_ALMIEN   %1 16 lshift RTT-MR bis! ;  \ RTT-MR_ALMIEN    Alarm Interrupt Enable
: RTT-MR_RTTINCIEN   %1 17 lshift RTT-MR bis! ;  \ RTT-MR_RTTINCIEN    Real-time Timer Increment Interrupt Enable
: RTT-MR_RTTRST   %1 18 lshift RTT-MR bis! ;  \ RTT-MR_RTTRST    Real-time Timer Restart
: RTT-MR_RTTDIS   %1 20 lshift RTT-MR bis! ;  \ RTT-MR_RTTDIS    Real-time Timer Disable
: RTT-MR_RTC1HZ   %1 24 lshift RTT-MR bis! ;  \ RTT-MR_RTC1HZ    Real-Time Clock 1Hz Clock Selection

\ RTT-AR ()
: RTT-AR_ALMV   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift RTT-AR bis! ;  \ RTT-AR_ALMV    Alarm Value

\ RTT-VR (read-only)
: RTT-VR_CRTV   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift RTT-VR bis! ;  \ RTT-VR_CRTV    Current Real-time Value

\ RTT-SR (read-only)
: RTT-SR_ALMS   %1 0 lshift RTT-SR bis! ;  \ RTT-SR_ALMS    Real-time Alarm Status cleared on read
: RTT-SR_RTTINC   %1 1 lshift RTT-SR bis! ;  \ RTT-SR_RTTINC    Prescaler Roll-over Status cleared on read

\ SPI0-CR (write-only)
: SPI0-CR_SPIEN   %1 0 lshift SPI0-CR bis! ;  \ SPI0-CR_SPIEN    SPI Enable
: SPI0-CR_SPIDIS   %1 1 lshift SPI0-CR bis! ;  \ SPI0-CR_SPIDIS    SPI Disable
: SPI0-CR_SWRST   %1 7 lshift SPI0-CR bis! ;  \ SPI0-CR_SWRST    SPI Software Reset
: SPI0-CR_LASTXFER   %1 24 lshift SPI0-CR bis! ;  \ SPI0-CR_LASTXFER    Last Transfer
: SPI0-CR_REQCLR   %1 12 lshift SPI0-CR bis! ;  \ SPI0-CR_REQCLR    Request to Clear the Comparison Trigger
: SPI0-CR_TXFCLR   %1 16 lshift SPI0-CR bis! ;  \ SPI0-CR_TXFCLR    Transmit FIFO Clear
: SPI0-CR_RXFCLR   %1 17 lshift SPI0-CR bis! ;  \ SPI0-CR_RXFCLR    Receive FIFO Clear
: SPI0-CR_FIFOEN   %1 30 lshift SPI0-CR bis! ;  \ SPI0-CR_FIFOEN    FIFO Enable
: SPI0-CR_FIFODIS   %1 31 lshift SPI0-CR bis! ;  \ SPI0-CR_FIFODIS    FIFO Disable

\ SPI0-MR ()
: SPI0-MR_MSTR   %1 0 lshift SPI0-MR bis! ;  \ SPI0-MR_MSTR    Master/Slave Mode
: SPI0-MR_PS   %1 1 lshift SPI0-MR bis! ;  \ SPI0-MR_PS    Peripheral Select
: SPI0-MR_PCSDEC   %1 2 lshift SPI0-MR bis! ;  \ SPI0-MR_PCSDEC    Chip Select Decode
: SPI0-MR_MODFDIS   %1 4 lshift SPI0-MR bis! ;  \ SPI0-MR_MODFDIS    Mode Fault Detection
: SPI0-MR_WDRBT   %1 5 lshift SPI0-MR bis! ;  \ SPI0-MR_WDRBT    Wait Data Read Before Transfer
: SPI0-MR_LLB   %1 7 lshift SPI0-MR bis! ;  \ SPI0-MR_LLB    Local Loopback Enable
: SPI0-MR_PCS   ( %XXXX -- ) 16 lshift SPI0-MR bis! ;  \ SPI0-MR_PCS    Peripheral Chip Select
: SPI0-MR_DLYBCS   ( %XXXXXXXX -- ) 24 lshift SPI0-MR bis! ;  \ SPI0-MR_DLYBCS    Delay Between Chip Selects

\ SPI0-RDR (read-only)
: SPI0-RDR_RD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift SPI0-RDR bis! ;  \ SPI0-RDR_RD    Receive Data
: SPI0-RDR_PCS   ( %XXXX -- ) 16 lshift SPI0-RDR bis! ;  \ SPI0-RDR_PCS    Peripheral Chip Select

\ SPI0-TDR (write-only)
: SPI0-TDR_TD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift SPI0-TDR bis! ;  \ SPI0-TDR_TD    Transmit Data
: SPI0-TDR_PCS   ( %XXXX -- ) 16 lshift SPI0-TDR bis! ;  \ SPI0-TDR_PCS    Peripheral Chip Select
: SPI0-TDR_LASTXFER   %1 24 lshift SPI0-TDR bis! ;  \ SPI0-TDR_LASTXFER    Last Transfer

\ SPI0-SR (read-only)
: SPI0-SR_RDRF   %1 0 lshift SPI0-SR bis! ;  \ SPI0-SR_RDRF    Receive Data Register Full cleared by reading SPI_RDR
: SPI0-SR_TDRE   %1 1 lshift SPI0-SR bis! ;  \ SPI0-SR_TDRE    Transmit Data Register Empty cleared by writing SPI_TDR
: SPI0-SR_MODF   %1 2 lshift SPI0-SR bis! ;  \ SPI0-SR_MODF    Mode Fault Error cleared on read
: SPI0-SR_OVRES   %1 3 lshift SPI0-SR bis! ;  \ SPI0-SR_OVRES    Overrun Error Status cleared on read
: SPI0-SR_NSSR   %1 8 lshift SPI0-SR bis! ;  \ SPI0-SR_NSSR    NSS Rising cleared on read
: SPI0-SR_TXEMPTY   %1 9 lshift SPI0-SR bis! ;  \ SPI0-SR_TXEMPTY    Transmission Registers Empty cleared by writing SPI_TDR
: SPI0-SR_UNDES   %1 10 lshift SPI0-SR bis! ;  \ SPI0-SR_UNDES    Underrun Error Status Slave mode only cleared on read
: SPI0-SR_SPIENS   %1 16 lshift SPI0-SR bis! ;  \ SPI0-SR_SPIENS    SPI Enable Status

\ SPI0-IER (write-only)
: SPI0-IER_RDRF   %1 0 lshift SPI0-IER bis! ;  \ SPI0-IER_RDRF    Receive Data Register Full Interrupt Enable
: SPI0-IER_TDRE   %1 1 lshift SPI0-IER bis! ;  \ SPI0-IER_TDRE    SPI Transmit Data Register Empty Interrupt Enable
: SPI0-IER_MODF   %1 2 lshift SPI0-IER bis! ;  \ SPI0-IER_MODF    Mode Fault Error Interrupt Enable
: SPI0-IER_OVRES   %1 3 lshift SPI0-IER bis! ;  \ SPI0-IER_OVRES    Overrun Error Interrupt Enable
: SPI0-IER_NSSR   %1 8 lshift SPI0-IER bis! ;  \ SPI0-IER_NSSR    NSS Rising Interrupt Enable
: SPI0-IER_TXEMPTY   %1 9 lshift SPI0-IER bis! ;  \ SPI0-IER_TXEMPTY    Transmission Registers Empty Enable
: SPI0-IER_UNDES   %1 10 lshift SPI0-IER bis! ;  \ SPI0-IER_UNDES    Underrun Error Interrupt Enable

\ SPI0-IDR (write-only)
: SPI0-IDR_RDRF   %1 0 lshift SPI0-IDR bis! ;  \ SPI0-IDR_RDRF    Receive Data Register Full Interrupt Disable
: SPI0-IDR_TDRE   %1 1 lshift SPI0-IDR bis! ;  \ SPI0-IDR_TDRE    SPI Transmit Data Register Empty Interrupt Disable
: SPI0-IDR_MODF   %1 2 lshift SPI0-IDR bis! ;  \ SPI0-IDR_MODF    Mode Fault Error Interrupt Disable
: SPI0-IDR_OVRES   %1 3 lshift SPI0-IDR bis! ;  \ SPI0-IDR_OVRES    Overrun Error Interrupt Disable
: SPI0-IDR_NSSR   %1 8 lshift SPI0-IDR bis! ;  \ SPI0-IDR_NSSR    NSS Rising Interrupt Disable
: SPI0-IDR_TXEMPTY   %1 9 lshift SPI0-IDR bis! ;  \ SPI0-IDR_TXEMPTY    Transmission Registers Empty Disable
: SPI0-IDR_UNDES   %1 10 lshift SPI0-IDR bis! ;  \ SPI0-IDR_UNDES    Underrun Error Interrupt Disable

\ SPI0-IMR (read-only)
: SPI0-IMR_RDRF   %1 0 lshift SPI0-IMR bis! ;  \ SPI0-IMR_RDRF    Receive Data Register Full Interrupt Mask
: SPI0-IMR_TDRE   %1 1 lshift SPI0-IMR bis! ;  \ SPI0-IMR_TDRE    SPI Transmit Data Register Empty Interrupt Mask
: SPI0-IMR_MODF   %1 2 lshift SPI0-IMR bis! ;  \ SPI0-IMR_MODF    Mode Fault Error Interrupt Mask
: SPI0-IMR_OVRES   %1 3 lshift SPI0-IMR bis! ;  \ SPI0-IMR_OVRES    Overrun Error Interrupt Mask
: SPI0-IMR_NSSR   %1 8 lshift SPI0-IMR bis! ;  \ SPI0-IMR_NSSR    NSS Rising Interrupt Mask
: SPI0-IMR_TXEMPTY   %1 9 lshift SPI0-IMR bis! ;  \ SPI0-IMR_TXEMPTY    Transmission Registers Empty Mask
: SPI0-IMR_UNDES   %1 10 lshift SPI0-IMR bis! ;  \ SPI0-IMR_UNDES    Underrun Error Interrupt Mask

\ SPI0-CSR[%s] ()
: SPI0-CSR[%s]_CPOL   %1 0 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_CPOL    Clock Polarity
: SPI0-CSR[%s]_NCPHA   %1 1 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_NCPHA    Clock Phase
: SPI0-CSR[%s]_CSNAAT   %1 2 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_CSNAAT    Chip Select Not Active After Transfer Ignored if CSAAT = 1
: SPI0-CSR[%s]_CSAAT   %1 3 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_CSAAT    Chip Select Active After Transfer
: SPI0-CSR[%s]_BITS   ( %XXXX -- ) 4 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_BITS    Bits Per Transfer
: SPI0-CSR[%s]_SCBR   ( %XXXXXXXX -- ) 8 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_SCBR    Serial Clock Bit Rate
: SPI0-CSR[%s]_DLYBS   ( %XXXXXXXX -- ) 16 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_DLYBS    Delay Before SPCK
: SPI0-CSR[%s]_DLYBCT   ( %XXXXXXXX -- ) 24 lshift SPI0-CSR[%s] bis! ;  \ SPI0-CSR[%s]_DLYBCT    Delay Between Consecutive Transfers

\ SPI0-WPMR ()
: SPI0-WPMR_WPEN   %1 0 lshift SPI0-WPMR bis! ;  \ SPI0-WPMR_WPEN    Write Protection Enable
: SPI0-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift SPI0-WPMR bis! ;  \ SPI0-WPMR_WPKEY    Write Protection Key

\ SPI0-WPSR (read-only)
: SPI0-WPSR_WPVS   %1 0 lshift SPI0-WPSR bis! ;  \ SPI0-WPSR_WPVS    Write Protection Violation Status
: SPI0-WPSR_WPVSRC   ( %XXXXXXXX -- ) 8 lshift SPI0-WPSR bis! ;  \ SPI0-WPSR_WPVSRC    Write Protection Violation Source

\ SSC-CR (write-only)
: SSC-CR_RXEN   %1 0 lshift SSC-CR bis! ;  \ SSC-CR_RXEN    Receive Enable
: SSC-CR_RXDIS   %1 1 lshift SSC-CR bis! ;  \ SSC-CR_RXDIS    Receive Disable
: SSC-CR_TXEN   %1 8 lshift SSC-CR bis! ;  \ SSC-CR_TXEN    Transmit Enable
: SSC-CR_TXDIS   %1 9 lshift SSC-CR bis! ;  \ SSC-CR_TXDIS    Transmit Disable
: SSC-CR_SWRST   %1 15 lshift SSC-CR bis! ;  \ SSC-CR_SWRST    Software Reset

\ SSC-CMR ()
: SSC-CMR_DIV   ( %XXXXXXXXXXX -- ) 0 lshift SSC-CMR bis! ;  \ SSC-CMR_DIV    Clock Divider

\ SSC-RCMR ()
: SSC-RCMR_CKS   ( %XX -- ) 0 lshift SSC-RCMR bis! ;  \ SSC-RCMR_CKS    Receive Clock Selection
: SSC-RCMR_CKO   ( %XXX -- ) 2 lshift SSC-RCMR bis! ;  \ SSC-RCMR_CKO    Receive Clock Output Mode Selection
: SSC-RCMR_CKI   %1 5 lshift SSC-RCMR bis! ;  \ SSC-RCMR_CKI    Receive Clock Inversion
: SSC-RCMR_CKG   ( %XX -- ) 6 lshift SSC-RCMR bis! ;  \ SSC-RCMR_CKG    Receive Clock Gating Selection
: SSC-RCMR_START   ( %XXXX -- ) 8 lshift SSC-RCMR bis! ;  \ SSC-RCMR_START    Receive Start Selection
: SSC-RCMR_STOP   %1 12 lshift SSC-RCMR bis! ;  \ SSC-RCMR_STOP    Receive Stop Selection
: SSC-RCMR_STTDLY   ( %XXXXXXXX -- ) 16 lshift SSC-RCMR bis! ;  \ SSC-RCMR_STTDLY    Receive Start Delay
: SSC-RCMR_PERIOD   ( %XXXXXXXX -- ) 24 lshift SSC-RCMR bis! ;  \ SSC-RCMR_PERIOD    Receive Period Divider Selection

\ SSC-RFMR ()
: SSC-RFMR_DATLEN   ( %XXXXX -- ) 0 lshift SSC-RFMR bis! ;  \ SSC-RFMR_DATLEN    Data Length
: SSC-RFMR_LOOP   %1 5 lshift SSC-RFMR bis! ;  \ SSC-RFMR_LOOP    Loop Mode
: SSC-RFMR_MSBF   %1 7 lshift SSC-RFMR bis! ;  \ SSC-RFMR_MSBF    Most Significant Bit First
: SSC-RFMR_DATNB   ( %XXXX -- ) 8 lshift SSC-RFMR bis! ;  \ SSC-RFMR_DATNB    Data Number per Frame
: SSC-RFMR_FSLEN   ( %XXXX -- ) 16 lshift SSC-RFMR bis! ;  \ SSC-RFMR_FSLEN    Receive Frame Sync Length
: SSC-RFMR_FSOS   ( %XXX -- ) 20 lshift SSC-RFMR bis! ;  \ SSC-RFMR_FSOS    Receive Frame Sync Output Selection
: SSC-RFMR_FSEDGE   %1 24 lshift SSC-RFMR bis! ;  \ SSC-RFMR_FSEDGE    Frame Sync Edge Detection
: SSC-RFMR_FSLEN_EXT   ( %XXXX -- ) 28 lshift SSC-RFMR bis! ;  \ SSC-RFMR_FSLEN_EXT    FSLEN Field Extension

\ SSC-TCMR ()
: SSC-TCMR_CKS   ( %XX -- ) 0 lshift SSC-TCMR bis! ;  \ SSC-TCMR_CKS    Transmit Clock Selection
: SSC-TCMR_CKO   ( %XXX -- ) 2 lshift SSC-TCMR bis! ;  \ SSC-TCMR_CKO    Transmit Clock Output Mode Selection
: SSC-TCMR_CKI   %1 5 lshift SSC-TCMR bis! ;  \ SSC-TCMR_CKI    Transmit Clock Inversion
: SSC-TCMR_CKG   ( %XX -- ) 6 lshift SSC-TCMR bis! ;  \ SSC-TCMR_CKG    Transmit Clock Gating Selection
: SSC-TCMR_START   ( %XXXX -- ) 8 lshift SSC-TCMR bis! ;  \ SSC-TCMR_START    Transmit Start Selection
: SSC-TCMR_STTDLY   ( %XXXXXXXX -- ) 16 lshift SSC-TCMR bis! ;  \ SSC-TCMR_STTDLY    Transmit Start Delay
: SSC-TCMR_PERIOD   ( %XXXXXXXX -- ) 24 lshift SSC-TCMR bis! ;  \ SSC-TCMR_PERIOD    Transmit Period Divider Selection

\ SSC-TFMR ()
: SSC-TFMR_DATLEN   ( %XXXXX -- ) 0 lshift SSC-TFMR bis! ;  \ SSC-TFMR_DATLEN    Data Length
: SSC-TFMR_DATDEF   %1 5 lshift SSC-TFMR bis! ;  \ SSC-TFMR_DATDEF    Data Default Value
: SSC-TFMR_MSBF   %1 7 lshift SSC-TFMR bis! ;  \ SSC-TFMR_MSBF    Most Significant Bit First
: SSC-TFMR_DATNB   ( %XXXX -- ) 8 lshift SSC-TFMR bis! ;  \ SSC-TFMR_DATNB    Data Number per Frame
: SSC-TFMR_FSLEN   ( %XXXX -- ) 16 lshift SSC-TFMR bis! ;  \ SSC-TFMR_FSLEN    Transmit Frame Sync Length
: SSC-TFMR_FSOS   ( %XXX -- ) 20 lshift SSC-TFMR bis! ;  \ SSC-TFMR_FSOS    Transmit Frame Sync Output Selection
: SSC-TFMR_FSDEN   %1 23 lshift SSC-TFMR bis! ;  \ SSC-TFMR_FSDEN    Frame Sync Data Enable
: SSC-TFMR_FSEDGE   %1 24 lshift SSC-TFMR bis! ;  \ SSC-TFMR_FSEDGE    Frame Sync Edge Detection
: SSC-TFMR_FSLEN_EXT   ( %XXXX -- ) 28 lshift SSC-TFMR bis! ;  \ SSC-TFMR_FSLEN_EXT    FSLEN Field Extension

\ SSC-RHR (read-only)
: SSC-RHR_RDAT   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift SSC-RHR bis! ;  \ SSC-RHR_RDAT    Receive Data

\ SSC-THR (write-only)
: SSC-THR_TDAT   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift SSC-THR bis! ;  \ SSC-THR_TDAT    Transmit Data

\ SSC-RSHR (read-only)
: SSC-RSHR_RSDAT   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift SSC-RSHR bis! ;  \ SSC-RSHR_RSDAT    Receive Synchronization Data

\ SSC-TSHR ()
: SSC-TSHR_TSDAT   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift SSC-TSHR bis! ;  \ SSC-TSHR_TSDAT    Transmit Synchronization Data

\ SSC-RC0R ()
: SSC-RC0R_CP0   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift SSC-RC0R bis! ;  \ SSC-RC0R_CP0    Receive Compare Data 0

\ SSC-RC1R ()
: SSC-RC1R_CP1   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift SSC-RC1R bis! ;  \ SSC-RC1R_CP1    Receive Compare Data 1

\ SSC-SR (read-only)
: SSC-SR_TXRDY   %1 0 lshift SSC-SR bis! ;  \ SSC-SR_TXRDY    Transmit Ready
: SSC-SR_TXEMPTY   %1 1 lshift SSC-SR bis! ;  \ SSC-SR_TXEMPTY    Transmit Empty
: SSC-SR_RXRDY   %1 4 lshift SSC-SR bis! ;  \ SSC-SR_RXRDY    Receive Ready
: SSC-SR_OVRUN   %1 5 lshift SSC-SR bis! ;  \ SSC-SR_OVRUN    Receive Overrun
: SSC-SR_CP0   %1 8 lshift SSC-SR bis! ;  \ SSC-SR_CP0    Compare 0
: SSC-SR_CP1   %1 9 lshift SSC-SR bis! ;  \ SSC-SR_CP1    Compare 1
: SSC-SR_TXSYN   %1 10 lshift SSC-SR bis! ;  \ SSC-SR_TXSYN    Transmit Sync
: SSC-SR_RXSYN   %1 11 lshift SSC-SR bis! ;  \ SSC-SR_RXSYN    Receive Sync
: SSC-SR_TXEN   %1 16 lshift SSC-SR bis! ;  \ SSC-SR_TXEN    Transmit Enable
: SSC-SR_RXEN   %1 17 lshift SSC-SR bis! ;  \ SSC-SR_RXEN    Receive Enable

\ SSC-IER (write-only)
: SSC-IER_TXRDY   %1 0 lshift SSC-IER bis! ;  \ SSC-IER_TXRDY    Transmit Ready Interrupt Enable
: SSC-IER_TXEMPTY   %1 1 lshift SSC-IER bis! ;  \ SSC-IER_TXEMPTY    Transmit Empty Interrupt Enable
: SSC-IER_RXRDY   %1 4 lshift SSC-IER bis! ;  \ SSC-IER_RXRDY    Receive Ready Interrupt Enable
: SSC-IER_OVRUN   %1 5 lshift SSC-IER bis! ;  \ SSC-IER_OVRUN    Receive Overrun Interrupt Enable
: SSC-IER_CP0   %1 8 lshift SSC-IER bis! ;  \ SSC-IER_CP0    Compare 0 Interrupt Enable
: SSC-IER_CP1   %1 9 lshift SSC-IER bis! ;  \ SSC-IER_CP1    Compare 1 Interrupt Enable
: SSC-IER_TXSYN   %1 10 lshift SSC-IER bis! ;  \ SSC-IER_TXSYN    Tx Sync Interrupt Enable
: SSC-IER_RXSYN   %1 11 lshift SSC-IER bis! ;  \ SSC-IER_RXSYN    Rx Sync Interrupt Enable

\ SSC-IDR (write-only)
: SSC-IDR_TXRDY   %1 0 lshift SSC-IDR bis! ;  \ SSC-IDR_TXRDY    Transmit Ready Interrupt Disable
: SSC-IDR_TXEMPTY   %1 1 lshift SSC-IDR bis! ;  \ SSC-IDR_TXEMPTY    Transmit Empty Interrupt Disable
: SSC-IDR_RXRDY   %1 4 lshift SSC-IDR bis! ;  \ SSC-IDR_RXRDY    Receive Ready Interrupt Disable
: SSC-IDR_OVRUN   %1 5 lshift SSC-IDR bis! ;  \ SSC-IDR_OVRUN    Receive Overrun Interrupt Disable
: SSC-IDR_CP0   %1 8 lshift SSC-IDR bis! ;  \ SSC-IDR_CP0    Compare 0 Interrupt Disable
: SSC-IDR_CP1   %1 9 lshift SSC-IDR bis! ;  \ SSC-IDR_CP1    Compare 1 Interrupt Disable
: SSC-IDR_TXSYN   %1 10 lshift SSC-IDR bis! ;  \ SSC-IDR_TXSYN    Tx Sync Interrupt Enable
: SSC-IDR_RXSYN   %1 11 lshift SSC-IDR bis! ;  \ SSC-IDR_RXSYN    Rx Sync Interrupt Enable

\ SSC-IMR (read-only)
: SSC-IMR_TXRDY   %1 0 lshift SSC-IMR bis! ;  \ SSC-IMR_TXRDY    Transmit Ready Interrupt Mask
: SSC-IMR_TXEMPTY   %1 1 lshift SSC-IMR bis! ;  \ SSC-IMR_TXEMPTY    Transmit Empty Interrupt Mask
: SSC-IMR_RXRDY   %1 4 lshift SSC-IMR bis! ;  \ SSC-IMR_RXRDY    Receive Ready Interrupt Mask
: SSC-IMR_OVRUN   %1 5 lshift SSC-IMR bis! ;  \ SSC-IMR_OVRUN    Receive Overrun Interrupt Mask
: SSC-IMR_CP0   %1 8 lshift SSC-IMR bis! ;  \ SSC-IMR_CP0    Compare 0 Interrupt Mask
: SSC-IMR_CP1   %1 9 lshift SSC-IMR bis! ;  \ SSC-IMR_CP1    Compare 1 Interrupt Mask
: SSC-IMR_TXSYN   %1 10 lshift SSC-IMR bis! ;  \ SSC-IMR_TXSYN    Tx Sync Interrupt Mask
: SSC-IMR_RXSYN   %1 11 lshift SSC-IMR bis! ;  \ SSC-IMR_RXSYN    Rx Sync Interrupt Mask

\ SSC-WPMR ()
: SSC-WPMR_WPEN   %1 0 lshift SSC-WPMR bis! ;  \ SSC-WPMR_WPEN    Write Protection Enable
: SSC-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift SSC-WPMR bis! ;  \ SSC-WPMR_WPKEY    Write Protection Key

\ SSC-WPSR (read-only)
: SSC-WPSR_WPVS   %1 0 lshift SSC-WPSR bis! ;  \ SSC-WPSR_WPVS    Write Protection Violation Status
: SSC-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift SSC-WPSR bis! ;  \ SSC-WPSR_WPVSRC    Write Protect Violation Source

\ SUPC-CR (write-only)
: SUPC-CR_VROFF   %1 2 lshift SUPC-CR bis! ;  \ SUPC-CR_VROFF    Voltage Regulator Off
: SUPC-CR_XTALSEL   %1 3 lshift SUPC-CR bis! ;  \ SUPC-CR_XTALSEL    Crystal Oscillator Select
: SUPC-CR_KEY   ( %XXXXXXXX -- ) 24 lshift SUPC-CR bis! ;  \ SUPC-CR_KEY    Password

\ SUPC-SMMR ()
: SUPC-SMMR_SMTH   ( %XXXX -- ) 0 lshift SUPC-SMMR bis! ;  \ SUPC-SMMR_SMTH    Supply Monitor Threshold
: SUPC-SMMR_SMSMPL   ( %XXX -- ) 8 lshift SUPC-SMMR bis! ;  \ SUPC-SMMR_SMSMPL    Supply Monitor Sampling Period
: SUPC-SMMR_SMRSTEN   %1 12 lshift SUPC-SMMR bis! ;  \ SUPC-SMMR_SMRSTEN    Supply Monitor Reset Enable
: SUPC-SMMR_SMIEN   %1 13 lshift SUPC-SMMR bis! ;  \ SUPC-SMMR_SMIEN    Supply Monitor Interrupt Enable

\ SUPC-MR ()
: SUPC-MR_BODRSTEN   %1 12 lshift SUPC-MR bis! ;  \ SUPC-MR_BODRSTEN    Brownout Detector Reset Enable
: SUPC-MR_BODDIS   %1 13 lshift SUPC-MR bis! ;  \ SUPC-MR_BODDIS    Brownout Detector Disable
: SUPC-MR_ONREG   %1 14 lshift SUPC-MR bis! ;  \ SUPC-MR_ONREG    Voltage Regulator Enable
: SUPC-MR_BKUPRETON   %1 17 lshift SUPC-MR bis! ;  \ SUPC-MR_BKUPRETON    SRAM On In Backup Mode
: SUPC-MR_OSCBYPASS   %1 20 lshift SUPC-MR bis! ;  \ SUPC-MR_OSCBYPASS    Oscillator Bypass
: SUPC-MR_KEY   ( %XXXXXXXX -- ) 24 lshift SUPC-MR bis! ;  \ SUPC-MR_KEY    Password Key

\ SUPC-WUMR ()
: SUPC-WUMR_SMEN   %1 1 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_SMEN    Supply Monitor Wake-up Enable
: SUPC-WUMR_RTTEN   %1 2 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_RTTEN    Real-time Timer Wake-up Enable
: SUPC-WUMR_RTCEN   %1 3 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_RTCEN    Real-time Clock Wake-up Enable
: SUPC-WUMR_LPDBCEN0   %1 5 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_LPDBCEN0    Low-power Debouncer Enable WKUP0
: SUPC-WUMR_LPDBCEN1   %1 6 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_LPDBCEN1    Low-power Debouncer Enable WKUP1
: SUPC-WUMR_LPDBCCLR   %1 7 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_LPDBCCLR    Low-power Debouncer Clear
: SUPC-WUMR_WKUPDBC   ( %XXX -- ) 12 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_WKUPDBC    Wake-up Inputs Debouncer Period
: SUPC-WUMR_LPDBC   ( %XXX -- ) 16 lshift SUPC-WUMR bis! ;  \ SUPC-WUMR_LPDBC    Low-power Debouncer Period

\ SUPC-WUIR ()
: SUPC-WUIR_WKUPEN0   %1 0 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN0    Wake-up Input Enable 0 to 0
: SUPC-WUIR_WKUPEN1   %1 1 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN1    Wake-up Input Enable 0 to 1
: SUPC-WUIR_WKUPEN2   %1 2 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN2    Wake-up Input Enable 0 to 2
: SUPC-WUIR_WKUPEN3   %1 3 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN3    Wake-up Input Enable 0 to 3
: SUPC-WUIR_WKUPEN4   %1 4 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN4    Wake-up Input Enable 0 to 4
: SUPC-WUIR_WKUPEN5   %1 5 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN5    Wake-up Input Enable 0 to 5
: SUPC-WUIR_WKUPEN6   %1 6 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN6    Wake-up Input Enable 0 to 6
: SUPC-WUIR_WKUPEN7   %1 7 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN7    Wake-up Input Enable 0 to 7
: SUPC-WUIR_WKUPEN8   %1 8 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN8    Wake-up Input Enable 0 to 8
: SUPC-WUIR_WKUPEN9   %1 9 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN9    Wake-up Input Enable 0 to 9
: SUPC-WUIR_WKUPEN10   %1 10 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN10    Wake-up Input Enable 0 to 10
: SUPC-WUIR_WKUPEN11   %1 11 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN11    Wake-up Input Enable 0 to 11
: SUPC-WUIR_WKUPEN12   %1 12 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN12    Wake-up Input Enable 0 to 12
: SUPC-WUIR_WKUPEN13   %1 13 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPEN13    Wake-up Input Enable 0 to 13
: SUPC-WUIR_WKUPT0   %1 16 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT0    Wake-up Input Type 0 to 0
: SUPC-WUIR_WKUPT1   %1 17 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT1    Wake-up Input Type 0 to 1
: SUPC-WUIR_WKUPT2   %1 18 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT2    Wake-up Input Type 0 to 2
: SUPC-WUIR_WKUPT3   %1 19 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT3    Wake-up Input Type 0 to 3
: SUPC-WUIR_WKUPT4   %1 20 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT4    Wake-up Input Type 0 to 4
: SUPC-WUIR_WKUPT5   %1 21 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT5    Wake-up Input Type 0 to 5
: SUPC-WUIR_WKUPT6   %1 22 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT6    Wake-up Input Type 0 to 6
: SUPC-WUIR_WKUPT7   %1 23 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT7    Wake-up Input Type 0 to 7
: SUPC-WUIR_WKUPT8   %1 24 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT8    Wake-up Input Type 0 to 8
: SUPC-WUIR_WKUPT9   %1 25 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT9    Wake-up Input Type 0 to 9
: SUPC-WUIR_WKUPT10   %1 26 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT10    Wake-up Input Type 0 to 10
: SUPC-WUIR_WKUPT11   %1 27 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT11    Wake-up Input Type 0 to 11
: SUPC-WUIR_WKUPT12   %1 28 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT12    Wake-up Input Type 0 to 12
: SUPC-WUIR_WKUPT13   %1 29 lshift SUPC-WUIR bis! ;  \ SUPC-WUIR_WKUPT13    Wake-up Input Type 0 to 13

\ SUPC-SR (read-only)
: SUPC-SR_WKUPS   %1 1 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPS    WKUP Wake-up Status cleared on read
: SUPC-SR_SMWS   %1 2 lshift SUPC-SR bis! ;  \ SUPC-SR_SMWS    Supply Monitor Detection Wake-up Status cleared on read
: SUPC-SR_BODRSTS   %1 3 lshift SUPC-SR bis! ;  \ SUPC-SR_BODRSTS    Brownout Detector Reset Status cleared on read
: SUPC-SR_SMRSTS   %1 4 lshift SUPC-SR bis! ;  \ SUPC-SR_SMRSTS    Supply Monitor Reset Status cleared on read
: SUPC-SR_SMS   %1 5 lshift SUPC-SR bis! ;  \ SUPC-SR_SMS    Supply Monitor Status cleared on read
: SUPC-SR_SMOS   %1 6 lshift SUPC-SR bis! ;  \ SUPC-SR_SMOS    Supply Monitor Output Status
: SUPC-SR_OSCSEL   %1 7 lshift SUPC-SR bis! ;  \ SUPC-SR_OSCSEL    32-kHz Oscillator Selection Status
: SUPC-SR_LPDBCS0   %1 13 lshift SUPC-SR bis! ;  \ SUPC-SR_LPDBCS0    Low-power Debouncer Wake-up Status on WKUP0 cleared on read
: SUPC-SR_LPDBCS1   %1 14 lshift SUPC-SR bis! ;  \ SUPC-SR_LPDBCS1    Low-power Debouncer Wake-up Status on WKUP1 cleared on read
: SUPC-SR_WKUPIS0   %1 16 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS0    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS1   %1 17 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS1    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS2   %1 18 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS2    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS3   %1 19 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS3    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS4   %1 20 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS4    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS5   %1 21 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS5    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS6   %1 22 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS6    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS7   %1 23 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS7    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS8   %1 24 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS8    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS9   %1 25 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS9    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS10   %1 26 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS10    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS11   %1 27 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS11    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS12   %1 28 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS12    WKUPx Input Status cleared on read
: SUPC-SR_WKUPIS13   %1 29 lshift SUPC-SR bis! ;  \ SUPC-SR_WKUPIS13    WKUPx Input Status cleared on read

\ TC0-BCR (write-only)
: TC0-BCR_SYNC   %1 0 lshift TC0-BCR bis! ;  \ TC0-BCR_SYNC    Synchro Command

\ TC0-BMR ()
: TC0-BMR_TC0XC0S   ( %XX -- ) 0 lshift TC0-BMR bis! ;  \ TC0-BMR_TC0XC0S    External Clock Signal 0 Selection
: TC0-BMR_TC1XC1S   ( %XX -- ) 2 lshift TC0-BMR bis! ;  \ TC0-BMR_TC1XC1S    External Clock Signal 1 Selection
: TC0-BMR_TC2XC2S   ( %XX -- ) 4 lshift TC0-BMR bis! ;  \ TC0-BMR_TC2XC2S    External Clock Signal 2 Selection
: TC0-BMR_QDEN   %1 8 lshift TC0-BMR bis! ;  \ TC0-BMR_QDEN    Quadrature Decoder Enabled
: TC0-BMR_POSEN   %1 9 lshift TC0-BMR bis! ;  \ TC0-BMR_POSEN    Position Enabled
: TC0-BMR_SPEEDEN   %1 10 lshift TC0-BMR bis! ;  \ TC0-BMR_SPEEDEN    Speed Enabled
: TC0-BMR_QDTRANS   %1 11 lshift TC0-BMR bis! ;  \ TC0-BMR_QDTRANS    Quadrature Decoding Transparent
: TC0-BMR_EDGPHA   %1 12 lshift TC0-BMR bis! ;  \ TC0-BMR_EDGPHA    Edge on PHA Count Mode
: TC0-BMR_INVA   %1 13 lshift TC0-BMR bis! ;  \ TC0-BMR_INVA    Inverted PHA
: TC0-BMR_INVB   %1 14 lshift TC0-BMR bis! ;  \ TC0-BMR_INVB    Inverted PHB
: TC0-BMR_INVIDX   %1 15 lshift TC0-BMR bis! ;  \ TC0-BMR_INVIDX    Inverted Index
: TC0-BMR_SWAP   %1 16 lshift TC0-BMR bis! ;  \ TC0-BMR_SWAP    Swap PHA and PHB
: TC0-BMR_IDXPHB   %1 17 lshift TC0-BMR bis! ;  \ TC0-BMR_IDXPHB    Index Pin is PHB Pin
: TC0-BMR_MAXFILT   ( %XXXXXX -- ) 20 lshift TC0-BMR bis! ;  \ TC0-BMR_MAXFILT    Maximum Filter

\ TC0-QIER (write-only)
: TC0-QIER_IDX   %1 0 lshift TC0-QIER bis! ;  \ TC0-QIER_IDX    Index
: TC0-QIER_DIRCHG   %1 1 lshift TC0-QIER bis! ;  \ TC0-QIER_DIRCHG    Direction Change
: TC0-QIER_QERR   %1 2 lshift TC0-QIER bis! ;  \ TC0-QIER_QERR    Quadrature Error

\ TC0-QIDR (write-only)
: TC0-QIDR_IDX   %1 0 lshift TC0-QIDR bis! ;  \ TC0-QIDR_IDX    Index
: TC0-QIDR_DIRCHG   %1 1 lshift TC0-QIDR bis! ;  \ TC0-QIDR_DIRCHG    Direction Change
: TC0-QIDR_QERR   %1 2 lshift TC0-QIDR bis! ;  \ TC0-QIDR_QERR    Quadrature Error

\ TC0-QIMR (read-only)
: TC0-QIMR_IDX   %1 0 lshift TC0-QIMR bis! ;  \ TC0-QIMR_IDX    Index
: TC0-QIMR_DIRCHG   %1 1 lshift TC0-QIMR bis! ;  \ TC0-QIMR_DIRCHG    Direction Change
: TC0-QIMR_QERR   %1 2 lshift TC0-QIMR bis! ;  \ TC0-QIMR_QERR    Quadrature Error

\ TC0-QISR (read-only)
: TC0-QISR_IDX   %1 0 lshift TC0-QISR bis! ;  \ TC0-QISR_IDX    Index
: TC0-QISR_DIRCHG   %1 1 lshift TC0-QISR bis! ;  \ TC0-QISR_DIRCHG    Direction Change
: TC0-QISR_QERR   %1 2 lshift TC0-QISR bis! ;  \ TC0-QISR_QERR    Quadrature Error
: TC0-QISR_DIR   %1 8 lshift TC0-QISR bis! ;  \ TC0-QISR_DIR    Direction

\ TC0-FMR ()
: TC0-FMR_ENCF0   %1 0 lshift TC0-FMR bis! ;  \ TC0-FMR_ENCF0    Enable Compare Fault Channel 0
: TC0-FMR_ENCF1   %1 1 lshift TC0-FMR bis! ;  \ TC0-FMR_ENCF1    Enable Compare Fault Channel 1

\ TC0-WPMR ()
: TC0-WPMR_WPEN   %1 0 lshift TC0-WPMR bis! ;  \ TC0-WPMR_WPEN    Write Protection Enable
: TC0-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TC0-WPMR bis! ;  \ TC0-WPMR_WPKEY    Write Protection Key

\ TC1-BCR (write-only)
: TC1-BCR_SYNC   %1 0 lshift TC1-BCR bis! ;  \ TC1-BCR_SYNC    Synchro Command

\ TC1-BMR ()
: TC1-BMR_TC0XC0S   ( %XX -- ) 0 lshift TC1-BMR bis! ;  \ TC1-BMR_TC0XC0S    External Clock Signal 0 Selection
: TC1-BMR_TC1XC1S   ( %XX -- ) 2 lshift TC1-BMR bis! ;  \ TC1-BMR_TC1XC1S    External Clock Signal 1 Selection
: TC1-BMR_TC2XC2S   ( %XX -- ) 4 lshift TC1-BMR bis! ;  \ TC1-BMR_TC2XC2S    External Clock Signal 2 Selection
: TC1-BMR_QDEN   %1 8 lshift TC1-BMR bis! ;  \ TC1-BMR_QDEN    Quadrature Decoder Enabled
: TC1-BMR_POSEN   %1 9 lshift TC1-BMR bis! ;  \ TC1-BMR_POSEN    Position Enabled
: TC1-BMR_SPEEDEN   %1 10 lshift TC1-BMR bis! ;  \ TC1-BMR_SPEEDEN    Speed Enabled
: TC1-BMR_QDTRANS   %1 11 lshift TC1-BMR bis! ;  \ TC1-BMR_QDTRANS    Quadrature Decoding Transparent
: TC1-BMR_EDGPHA   %1 12 lshift TC1-BMR bis! ;  \ TC1-BMR_EDGPHA    Edge on PHA Count Mode
: TC1-BMR_INVA   %1 13 lshift TC1-BMR bis! ;  \ TC1-BMR_INVA    Inverted PHA
: TC1-BMR_INVB   %1 14 lshift TC1-BMR bis! ;  \ TC1-BMR_INVB    Inverted PHB
: TC1-BMR_INVIDX   %1 15 lshift TC1-BMR bis! ;  \ TC1-BMR_INVIDX    Inverted Index
: TC1-BMR_SWAP   %1 16 lshift TC1-BMR bis! ;  \ TC1-BMR_SWAP    Swap PHA and PHB
: TC1-BMR_IDXPHB   %1 17 lshift TC1-BMR bis! ;  \ TC1-BMR_IDXPHB    Index Pin is PHB Pin
: TC1-BMR_MAXFILT   ( %XXXXXX -- ) 20 lshift TC1-BMR bis! ;  \ TC1-BMR_MAXFILT    Maximum Filter

\ TC1-QIER (write-only)
: TC1-QIER_IDX   %1 0 lshift TC1-QIER bis! ;  \ TC1-QIER_IDX    Index
: TC1-QIER_DIRCHG   %1 1 lshift TC1-QIER bis! ;  \ TC1-QIER_DIRCHG    Direction Change
: TC1-QIER_QERR   %1 2 lshift TC1-QIER bis! ;  \ TC1-QIER_QERR    Quadrature Error

\ TC1-QIDR (write-only)
: TC1-QIDR_IDX   %1 0 lshift TC1-QIDR bis! ;  \ TC1-QIDR_IDX    Index
: TC1-QIDR_DIRCHG   %1 1 lshift TC1-QIDR bis! ;  \ TC1-QIDR_DIRCHG    Direction Change
: TC1-QIDR_QERR   %1 2 lshift TC1-QIDR bis! ;  \ TC1-QIDR_QERR    Quadrature Error

\ TC1-QIMR (read-only)
: TC1-QIMR_IDX   %1 0 lshift TC1-QIMR bis! ;  \ TC1-QIMR_IDX    Index
: TC1-QIMR_DIRCHG   %1 1 lshift TC1-QIMR bis! ;  \ TC1-QIMR_DIRCHG    Direction Change
: TC1-QIMR_QERR   %1 2 lshift TC1-QIMR bis! ;  \ TC1-QIMR_QERR    Quadrature Error

\ TC1-QISR (read-only)
: TC1-QISR_IDX   %1 0 lshift TC1-QISR bis! ;  \ TC1-QISR_IDX    Index
: TC1-QISR_DIRCHG   %1 1 lshift TC1-QISR bis! ;  \ TC1-QISR_DIRCHG    Direction Change
: TC1-QISR_QERR   %1 2 lshift TC1-QISR bis! ;  \ TC1-QISR_QERR    Quadrature Error
: TC1-QISR_DIR   %1 8 lshift TC1-QISR bis! ;  \ TC1-QISR_DIR    Direction

\ TC1-FMR ()
: TC1-FMR_ENCF0   %1 0 lshift TC1-FMR bis! ;  \ TC1-FMR_ENCF0    Enable Compare Fault Channel 0
: TC1-FMR_ENCF1   %1 1 lshift TC1-FMR bis! ;  \ TC1-FMR_ENCF1    Enable Compare Fault Channel 1

\ TC1-WPMR ()
: TC1-WPMR_WPEN   %1 0 lshift TC1-WPMR bis! ;  \ TC1-WPMR_WPEN    Write Protection Enable
: TC1-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TC1-WPMR bis! ;  \ TC1-WPMR_WPKEY    Write Protection Key

\ TC2-BCR (write-only)
: TC2-BCR_SYNC   %1 0 lshift TC2-BCR bis! ;  \ TC2-BCR_SYNC    Synchro Command

\ TC2-BMR ()
: TC2-BMR_TC0XC0S   ( %XX -- ) 0 lshift TC2-BMR bis! ;  \ TC2-BMR_TC0XC0S    External Clock Signal 0 Selection
: TC2-BMR_TC1XC1S   ( %XX -- ) 2 lshift TC2-BMR bis! ;  \ TC2-BMR_TC1XC1S    External Clock Signal 1 Selection
: TC2-BMR_TC2XC2S   ( %XX -- ) 4 lshift TC2-BMR bis! ;  \ TC2-BMR_TC2XC2S    External Clock Signal 2 Selection
: TC2-BMR_QDEN   %1 8 lshift TC2-BMR bis! ;  \ TC2-BMR_QDEN    Quadrature Decoder Enabled
: TC2-BMR_POSEN   %1 9 lshift TC2-BMR bis! ;  \ TC2-BMR_POSEN    Position Enabled
: TC2-BMR_SPEEDEN   %1 10 lshift TC2-BMR bis! ;  \ TC2-BMR_SPEEDEN    Speed Enabled
: TC2-BMR_QDTRANS   %1 11 lshift TC2-BMR bis! ;  \ TC2-BMR_QDTRANS    Quadrature Decoding Transparent
: TC2-BMR_EDGPHA   %1 12 lshift TC2-BMR bis! ;  \ TC2-BMR_EDGPHA    Edge on PHA Count Mode
: TC2-BMR_INVA   %1 13 lshift TC2-BMR bis! ;  \ TC2-BMR_INVA    Inverted PHA
: TC2-BMR_INVB   %1 14 lshift TC2-BMR bis! ;  \ TC2-BMR_INVB    Inverted PHB
: TC2-BMR_INVIDX   %1 15 lshift TC2-BMR bis! ;  \ TC2-BMR_INVIDX    Inverted Index
: TC2-BMR_SWAP   %1 16 lshift TC2-BMR bis! ;  \ TC2-BMR_SWAP    Swap PHA and PHB
: TC2-BMR_IDXPHB   %1 17 lshift TC2-BMR bis! ;  \ TC2-BMR_IDXPHB    Index Pin is PHB Pin
: TC2-BMR_MAXFILT   ( %XXXXXX -- ) 20 lshift TC2-BMR bis! ;  \ TC2-BMR_MAXFILT    Maximum Filter

\ TC2-QIER (write-only)
: TC2-QIER_IDX   %1 0 lshift TC2-QIER bis! ;  \ TC2-QIER_IDX    Index
: TC2-QIER_DIRCHG   %1 1 lshift TC2-QIER bis! ;  \ TC2-QIER_DIRCHG    Direction Change
: TC2-QIER_QERR   %1 2 lshift TC2-QIER bis! ;  \ TC2-QIER_QERR    Quadrature Error

\ TC2-QIDR (write-only)
: TC2-QIDR_IDX   %1 0 lshift TC2-QIDR bis! ;  \ TC2-QIDR_IDX    Index
: TC2-QIDR_DIRCHG   %1 1 lshift TC2-QIDR bis! ;  \ TC2-QIDR_DIRCHG    Direction Change
: TC2-QIDR_QERR   %1 2 lshift TC2-QIDR bis! ;  \ TC2-QIDR_QERR    Quadrature Error

\ TC2-QIMR (read-only)
: TC2-QIMR_IDX   %1 0 lshift TC2-QIMR bis! ;  \ TC2-QIMR_IDX    Index
: TC2-QIMR_DIRCHG   %1 1 lshift TC2-QIMR bis! ;  \ TC2-QIMR_DIRCHG    Direction Change
: TC2-QIMR_QERR   %1 2 lshift TC2-QIMR bis! ;  \ TC2-QIMR_QERR    Quadrature Error

\ TC2-QISR (read-only)
: TC2-QISR_IDX   %1 0 lshift TC2-QISR bis! ;  \ TC2-QISR_IDX    Index
: TC2-QISR_DIRCHG   %1 1 lshift TC2-QISR bis! ;  \ TC2-QISR_DIRCHG    Direction Change
: TC2-QISR_QERR   %1 2 lshift TC2-QISR bis! ;  \ TC2-QISR_QERR    Quadrature Error
: TC2-QISR_DIR   %1 8 lshift TC2-QISR bis! ;  \ TC2-QISR_DIR    Direction

\ TC2-FMR ()
: TC2-FMR_ENCF0   %1 0 lshift TC2-FMR bis! ;  \ TC2-FMR_ENCF0    Enable Compare Fault Channel 0
: TC2-FMR_ENCF1   %1 1 lshift TC2-FMR bis! ;  \ TC2-FMR_ENCF1    Enable Compare Fault Channel 1

\ TC2-WPMR ()
: TC2-WPMR_WPEN   %1 0 lshift TC2-WPMR bis! ;  \ TC2-WPMR_WPEN    Write Protection Enable
: TC2-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TC2-WPMR bis! ;  \ TC2-WPMR_WPKEY    Write Protection Key

\ TC3-BCR (write-only)
: TC3-BCR_SYNC   %1 0 lshift TC3-BCR bis! ;  \ TC3-BCR_SYNC    Synchro Command

\ TC3-BMR ()
: TC3-BMR_TC0XC0S   ( %XX -- ) 0 lshift TC3-BMR bis! ;  \ TC3-BMR_TC0XC0S    External Clock Signal 0 Selection
: TC3-BMR_TC1XC1S   ( %XX -- ) 2 lshift TC3-BMR bis! ;  \ TC3-BMR_TC1XC1S    External Clock Signal 1 Selection
: TC3-BMR_TC2XC2S   ( %XX -- ) 4 lshift TC3-BMR bis! ;  \ TC3-BMR_TC2XC2S    External Clock Signal 2 Selection
: TC3-BMR_QDEN   %1 8 lshift TC3-BMR bis! ;  \ TC3-BMR_QDEN    Quadrature Decoder Enabled
: TC3-BMR_POSEN   %1 9 lshift TC3-BMR bis! ;  \ TC3-BMR_POSEN    Position Enabled
: TC3-BMR_SPEEDEN   %1 10 lshift TC3-BMR bis! ;  \ TC3-BMR_SPEEDEN    Speed Enabled
: TC3-BMR_QDTRANS   %1 11 lshift TC3-BMR bis! ;  \ TC3-BMR_QDTRANS    Quadrature Decoding Transparent
: TC3-BMR_EDGPHA   %1 12 lshift TC3-BMR bis! ;  \ TC3-BMR_EDGPHA    Edge on PHA Count Mode
: TC3-BMR_INVA   %1 13 lshift TC3-BMR bis! ;  \ TC3-BMR_INVA    Inverted PHA
: TC3-BMR_INVB   %1 14 lshift TC3-BMR bis! ;  \ TC3-BMR_INVB    Inverted PHB
: TC3-BMR_INVIDX   %1 15 lshift TC3-BMR bis! ;  \ TC3-BMR_INVIDX    Inverted Index
: TC3-BMR_SWAP   %1 16 lshift TC3-BMR bis! ;  \ TC3-BMR_SWAP    Swap PHA and PHB
: TC3-BMR_IDXPHB   %1 17 lshift TC3-BMR bis! ;  \ TC3-BMR_IDXPHB    Index Pin is PHB Pin
: TC3-BMR_MAXFILT   ( %XXXXXX -- ) 20 lshift TC3-BMR bis! ;  \ TC3-BMR_MAXFILT    Maximum Filter

\ TC3-QIER (write-only)
: TC3-QIER_IDX   %1 0 lshift TC3-QIER bis! ;  \ TC3-QIER_IDX    Index
: TC3-QIER_DIRCHG   %1 1 lshift TC3-QIER bis! ;  \ TC3-QIER_DIRCHG    Direction Change
: TC3-QIER_QERR   %1 2 lshift TC3-QIER bis! ;  \ TC3-QIER_QERR    Quadrature Error

\ TC3-QIDR (write-only)
: TC3-QIDR_IDX   %1 0 lshift TC3-QIDR bis! ;  \ TC3-QIDR_IDX    Index
: TC3-QIDR_DIRCHG   %1 1 lshift TC3-QIDR bis! ;  \ TC3-QIDR_DIRCHG    Direction Change
: TC3-QIDR_QERR   %1 2 lshift TC3-QIDR bis! ;  \ TC3-QIDR_QERR    Quadrature Error

\ TC3-QIMR (read-only)
: TC3-QIMR_IDX   %1 0 lshift TC3-QIMR bis! ;  \ TC3-QIMR_IDX    Index
: TC3-QIMR_DIRCHG   %1 1 lshift TC3-QIMR bis! ;  \ TC3-QIMR_DIRCHG    Direction Change
: TC3-QIMR_QERR   %1 2 lshift TC3-QIMR bis! ;  \ TC3-QIMR_QERR    Quadrature Error

\ TC3-QISR (read-only)
: TC3-QISR_IDX   %1 0 lshift TC3-QISR bis! ;  \ TC3-QISR_IDX    Index
: TC3-QISR_DIRCHG   %1 1 lshift TC3-QISR bis! ;  \ TC3-QISR_DIRCHG    Direction Change
: TC3-QISR_QERR   %1 2 lshift TC3-QISR bis! ;  \ TC3-QISR_QERR    Quadrature Error
: TC3-QISR_DIR   %1 8 lshift TC3-QISR bis! ;  \ TC3-QISR_DIR    Direction

\ TC3-FMR ()
: TC3-FMR_ENCF0   %1 0 lshift TC3-FMR bis! ;  \ TC3-FMR_ENCF0    Enable Compare Fault Channel 0
: TC3-FMR_ENCF1   %1 1 lshift TC3-FMR bis! ;  \ TC3-FMR_ENCF1    Enable Compare Fault Channel 1

\ TC3-WPMR ()
: TC3-WPMR_WPEN   %1 0 lshift TC3-WPMR bis! ;  \ TC3-WPMR_WPEN    Write Protection Enable
: TC3-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TC3-WPMR bis! ;  \ TC3-WPMR_WPKEY    Write Protection Key

\ TRNG-CR (write-only)
: TRNG-CR_ENABLE   %1 0 lshift TRNG-CR bis! ;  \ TRNG-CR_ENABLE    Enables the TRNG to Provide Random Values
: TRNG-CR_KEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TRNG-CR bis! ;  \ TRNG-CR_KEY    Security Key

\ TRNG-IER (write-only)
: TRNG-IER_DATRDY   %1 0 lshift TRNG-IER bis! ;  \ TRNG-IER_DATRDY    Data Ready Interrupt Enable

\ TRNG-IDR (write-only)
: TRNG-IDR_DATRDY   %1 0 lshift TRNG-IDR bis! ;  \ TRNG-IDR_DATRDY    Data Ready Interrupt Disable

\ TRNG-IMR (read-only)
: TRNG-IMR_DATRDY   %1 0 lshift TRNG-IMR bis! ;  \ TRNG-IMR_DATRDY    Data Ready Interrupt Mask

\ TRNG-ISR (read-only)
: TRNG-ISR_DATRDY   %1 0 lshift TRNG-ISR bis! ;  \ TRNG-ISR_DATRDY    Data Ready

\ TRNG-ODATA (read-only)
: TRNG-ODATA_ODATA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift TRNG-ODATA bis! ;  \ TRNG-ODATA_ODATA    Output Data

\ TWIHS0-CR (write-only)
: TWIHS0-CR_START   %1 0 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_START    Send a START Condition
: TWIHS0-CR_STOP   %1 1 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_STOP    Send a STOP Condition
: TWIHS0-CR_MSEN   %1 2 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_MSEN    TWIHS Master Mode Enabled
: TWIHS0-CR_MSDIS   %1 3 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_MSDIS    TWIHS Master Mode Disabled
: TWIHS0-CR_SVEN   %1 4 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_SVEN    TWIHS Slave Mode Enabled
: TWIHS0-CR_SVDIS   %1 5 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_SVDIS    TWIHS Slave Mode Disabled
: TWIHS0-CR_QUICK   %1 6 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_QUICK    SMBus Quick Command
: TWIHS0-CR_SWRST   %1 7 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_SWRST    Software Reset
: TWIHS0-CR_HSEN   %1 8 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_HSEN    TWIHS High-Speed Mode Enabled
: TWIHS0-CR_HSDIS   %1 9 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_HSDIS    TWIHS High-Speed Mode Disabled
: TWIHS0-CR_SMBEN   %1 10 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_SMBEN    SMBus Mode Enabled
: TWIHS0-CR_SMBDIS   %1 11 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_SMBDIS    SMBus Mode Disabled
: TWIHS0-CR_PECEN   %1 12 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_PECEN    Packet Error Checking Enable
: TWIHS0-CR_PECDIS   %1 13 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_PECDIS    Packet Error Checking Disable
: TWIHS0-CR_PECRQ   %1 14 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_PECRQ    PEC Request
: TWIHS0-CR_CLEAR   %1 15 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_CLEAR    Bus CLEAR Command
: TWIHS0-CR_ACMEN   %1 16 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_ACMEN    Alternative Command Mode Enable
: TWIHS0-CR_ACMDIS   %1 17 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_ACMDIS    Alternative Command Mode Disable
: TWIHS0-CR_THRCLR   %1 24 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_THRCLR    Transmit Holding Register Clear
: TWIHS0-CR_LOCKCLR   %1 26 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_LOCKCLR    Lock Clear
: TWIHS0-CR_FIFOEN   %1 28 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_FIFOEN    FIFO Enable
: TWIHS0-CR_FIFODIS   %1 29 lshift TWIHS0-CR bis! ;  \ TWIHS0-CR_FIFODIS    FIFO Disable

\ TWIHS0-MMR ()
: TWIHS0-MMR_IADRSZ   ( %XX -- ) 8 lshift TWIHS0-MMR bis! ;  \ TWIHS0-MMR_IADRSZ    Internal Device Address Size
: TWIHS0-MMR_MREAD   %1 12 lshift TWIHS0-MMR bis! ;  \ TWIHS0-MMR_MREAD    Master Read Direction
: TWIHS0-MMR_DADR   ( %XXXXXXX -- ) 16 lshift TWIHS0-MMR bis! ;  \ TWIHS0-MMR_DADR    Device Address

\ TWIHS0-SMR ()
: TWIHS0-SMR_NACKEN   %1 0 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_NACKEN    Slave Receiver Data Phase NACK enable
: TWIHS0-SMR_SMDA   %1 2 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_SMDA    SMBus Default Address
: TWIHS0-SMR_SMHH   %1 3 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_SMHH    SMBus Host Header
: TWIHS0-SMR_SCLWSDIS   %1 6 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_SCLWSDIS    Clock Wait State Disable
: TWIHS0-SMR_MASK   ( %XXXXXXX -- ) 8 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_MASK    Slave Address Mask
: TWIHS0-SMR_SADR   ( %XXXXXXX -- ) 16 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_SADR    Slave Address
: TWIHS0-SMR_SADR1EN   %1 28 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_SADR1EN    Slave Address 1 Enable
: TWIHS0-SMR_SADR2EN   %1 29 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_SADR2EN    Slave Address 2 Enable
: TWIHS0-SMR_SADR3EN   %1 30 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_SADR3EN    Slave Address 3 Enable
: TWIHS0-SMR_DATAMEN   %1 31 lshift TWIHS0-SMR bis! ;  \ TWIHS0-SMR_DATAMEN    Data Matching Enable

\ TWIHS0-IADR ()
: TWIHS0-IADR_IADR   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift TWIHS0-IADR bis! ;  \ TWIHS0-IADR_IADR    Internal Address

\ TWIHS0-CWGR ()
: TWIHS0-CWGR_CLDIV   ( %XXXXXXXX -- ) 0 lshift TWIHS0-CWGR bis! ;  \ TWIHS0-CWGR_CLDIV    Clock Low Divider
: TWIHS0-CWGR_CHDIV   ( %XXXXXXXX -- ) 8 lshift TWIHS0-CWGR bis! ;  \ TWIHS0-CWGR_CHDIV    Clock High Divider
: TWIHS0-CWGR_CKDIV   ( %XXX -- ) 16 lshift TWIHS0-CWGR bis! ;  \ TWIHS0-CWGR_CKDIV    Clock Divider
: TWIHS0-CWGR_HOLD   ( %XXXXXX -- ) 24 lshift TWIHS0-CWGR bis! ;  \ TWIHS0-CWGR_HOLD    TWD Hold Time Versus TWCK Falling

\ TWIHS0-SR (read-only)
: TWIHS0-SR_TXCOMP   %1 0 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_TXCOMP    Transmission Completed cleared by writing TWIHS_THR
: TWIHS0-SR_RXRDY   %1 1 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_RXRDY    Receive Holding Register Ready cleared by reading TWIHS_RHR
: TWIHS0-SR_TXRDY   %1 2 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_TXRDY    Transmit Holding Register Ready cleared by writing TWIHS_THR
: TWIHS0-SR_SVREAD   %1 3 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_SVREAD    Slave Read
: TWIHS0-SR_SVACC   %1 4 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_SVACC    Slave Access
: TWIHS0-SR_GACC   %1 5 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_GACC    General Call Access cleared on read
: TWIHS0-SR_OVRE   %1 6 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_OVRE    Overrun Error cleared on read
: TWIHS0-SR_UNRE   %1 7 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_UNRE    Underrun Error cleared on read
: TWIHS0-SR_NACK   %1 8 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_NACK    Not Acknowledged cleared on read
: TWIHS0-SR_ARBLST   %1 9 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_ARBLST    Arbitration Lost cleared on read
: TWIHS0-SR_SCLWS   %1 10 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_SCLWS    Clock Wait State
: TWIHS0-SR_EOSACC   %1 11 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_EOSACC    End Of Slave Access cleared on read
: TWIHS0-SR_MCACK   %1 16 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_MCACK    Master Code Acknowledge cleared on read
: TWIHS0-SR_TOUT   %1 18 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_TOUT    Timeout Error cleared on read
: TWIHS0-SR_PECERR   %1 19 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_PECERR    PEC Error cleared on read
: TWIHS0-SR_SMBDAM   %1 20 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_SMBDAM    SMBus Default Address Match cleared on read
: TWIHS0-SR_SMBHHM   %1 21 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_SMBHHM    SMBus Host Header Address Match cleared on read
: TWIHS0-SR_SCL   %1 24 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_SCL    SCL Line Value
: TWIHS0-SR_SDA   %1 25 lshift TWIHS0-SR bis! ;  \ TWIHS0-SR_SDA    SDA Line Value

\ TWIHS0-IER (write-only)
: TWIHS0-IER_TXCOMP   %1 0 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_TXCOMP    Transmission Completed Interrupt Enable
: TWIHS0-IER_RXRDY   %1 1 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_RXRDY    Receive Holding Register Ready Interrupt Enable
: TWIHS0-IER_TXRDY   %1 2 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_TXRDY    Transmit Holding Register Ready Interrupt Enable
: TWIHS0-IER_SVACC   %1 4 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_SVACC    Slave Access Interrupt Enable
: TWIHS0-IER_GACC   %1 5 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_GACC    General Call Access Interrupt Enable
: TWIHS0-IER_OVRE   %1 6 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_OVRE    Overrun Error Interrupt Enable
: TWIHS0-IER_UNRE   %1 7 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_UNRE    Underrun Error Interrupt Enable
: TWIHS0-IER_NACK   %1 8 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_NACK    Not Acknowledge Interrupt Enable
: TWIHS0-IER_ARBLST   %1 9 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_ARBLST    Arbitration Lost Interrupt Enable
: TWIHS0-IER_SCL_WS   %1 10 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_SCL_WS    Clock Wait State Interrupt Enable
: TWIHS0-IER_EOSACC   %1 11 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_EOSACC    End Of Slave Access Interrupt Enable
: TWIHS0-IER_MCACK   %1 16 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_MCACK    Master Code Acknowledge Interrupt Enable
: TWIHS0-IER_TOUT   %1 18 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_TOUT    Timeout Error Interrupt Enable
: TWIHS0-IER_PECERR   %1 19 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_PECERR    PEC Error Interrupt Enable
: TWIHS0-IER_SMBDAM   %1 20 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_SMBDAM    SMBus Default Address Match Interrupt Enable
: TWIHS0-IER_SMBHHM   %1 21 lshift TWIHS0-IER bis! ;  \ TWIHS0-IER_SMBHHM    SMBus Host Header Address Match Interrupt Enable

\ TWIHS0-IDR (write-only)
: TWIHS0-IDR_TXCOMP   %1 0 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_TXCOMP    Transmission Completed Interrupt Disable
: TWIHS0-IDR_RXRDY   %1 1 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_RXRDY    Receive Holding Register Ready Interrupt Disable
: TWIHS0-IDR_TXRDY   %1 2 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_TXRDY    Transmit Holding Register Ready Interrupt Disable
: TWIHS0-IDR_SVACC   %1 4 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_SVACC    Slave Access Interrupt Disable
: TWIHS0-IDR_GACC   %1 5 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_GACC    General Call Access Interrupt Disable
: TWIHS0-IDR_OVRE   %1 6 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_OVRE    Overrun Error Interrupt Disable
: TWIHS0-IDR_UNRE   %1 7 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_UNRE    Underrun Error Interrupt Disable
: TWIHS0-IDR_NACK   %1 8 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_NACK    Not Acknowledge Interrupt Disable
: TWIHS0-IDR_ARBLST   %1 9 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_ARBLST    Arbitration Lost Interrupt Disable
: TWIHS0-IDR_SCL_WS   %1 10 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_SCL_WS    Clock Wait State Interrupt Disable
: TWIHS0-IDR_EOSACC   %1 11 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_EOSACC    End Of Slave Access Interrupt Disable
: TWIHS0-IDR_MCACK   %1 16 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_MCACK    Master Code Acknowledge Interrupt Disable
: TWIHS0-IDR_TOUT   %1 18 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_TOUT    Timeout Error Interrupt Disable
: TWIHS0-IDR_PECERR   %1 19 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_PECERR    PEC Error Interrupt Disable
: TWIHS0-IDR_SMBDAM   %1 20 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_SMBDAM    SMBus Default Address Match Interrupt Disable
: TWIHS0-IDR_SMBHHM   %1 21 lshift TWIHS0-IDR bis! ;  \ TWIHS0-IDR_SMBHHM    SMBus Host Header Address Match Interrupt Disable

\ TWIHS0-IMR (read-only)
: TWIHS0-IMR_TXCOMP   %1 0 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_TXCOMP    Transmission Completed Interrupt Mask
: TWIHS0-IMR_RXRDY   %1 1 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_RXRDY    Receive Holding Register Ready Interrupt Mask
: TWIHS0-IMR_TXRDY   %1 2 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_TXRDY    Transmit Holding Register Ready Interrupt Mask
: TWIHS0-IMR_SVACC   %1 4 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_SVACC    Slave Access Interrupt Mask
: TWIHS0-IMR_GACC   %1 5 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_GACC    General Call Access Interrupt Mask
: TWIHS0-IMR_OVRE   %1 6 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_OVRE    Overrun Error Interrupt Mask
: TWIHS0-IMR_UNRE   %1 7 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_UNRE    Underrun Error Interrupt Mask
: TWIHS0-IMR_NACK   %1 8 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_NACK    Not Acknowledge Interrupt Mask
: TWIHS0-IMR_ARBLST   %1 9 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_ARBLST    Arbitration Lost Interrupt Mask
: TWIHS0-IMR_SCL_WS   %1 10 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_SCL_WS    Clock Wait State Interrupt Mask
: TWIHS0-IMR_EOSACC   %1 11 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_EOSACC    End Of Slave Access Interrupt Mask
: TWIHS0-IMR_MCACK   %1 16 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_MCACK    Master Code Acknowledge Interrupt Mask
: TWIHS0-IMR_TOUT   %1 18 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_TOUT    Timeout Error Interrupt Mask
: TWIHS0-IMR_PECERR   %1 19 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_PECERR    PEC Error Interrupt Mask
: TWIHS0-IMR_SMBDAM   %1 20 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_SMBDAM    SMBus Default Address Match Interrupt Mask
: TWIHS0-IMR_SMBHHM   %1 21 lshift TWIHS0-IMR bis! ;  \ TWIHS0-IMR_SMBHHM    SMBus Host Header Address Match Interrupt Mask

\ TWIHS0-RHR (read-only)
: TWIHS0-RHR_RXDATA   ( %XXXXXXXX -- ) 0 lshift TWIHS0-RHR bis! ;  \ TWIHS0-RHR_RXDATA    Master or Slave Receive Holding Data

\ TWIHS0-THR (write-only)
: TWIHS0-THR_TXDATA   ( %XXXXXXXX -- ) 0 lshift TWIHS0-THR bis! ;  \ TWIHS0-THR_TXDATA    Master or Slave Transmit Holding Data

\ TWIHS0-SMBTR ()
: TWIHS0-SMBTR_PRESC   ( %XXXX -- ) 0 lshift TWIHS0-SMBTR bis! ;  \ TWIHS0-SMBTR_PRESC    SMBus Clock Prescaler
: TWIHS0-SMBTR_TLOWS   ( %XXXXXXXX -- ) 8 lshift TWIHS0-SMBTR bis! ;  \ TWIHS0-SMBTR_TLOWS    Slave Clock Stretch Maximum Cycles
: TWIHS0-SMBTR_TLOWM   ( %XXXXXXXX -- ) 16 lshift TWIHS0-SMBTR bis! ;  \ TWIHS0-SMBTR_TLOWM    Master Clock Stretch Maximum Cycles
: TWIHS0-SMBTR_THMAX   ( %XXXXXXXX -- ) 24 lshift TWIHS0-SMBTR bis! ;  \ TWIHS0-SMBTR_THMAX    Clock High Maximum Cycles

\ TWIHS0-FILTR ()
: TWIHS0-FILTR_FILT   %1 0 lshift TWIHS0-FILTR bis! ;  \ TWIHS0-FILTR_FILT    RX Digital Filter
: TWIHS0-FILTR_PADFEN   %1 1 lshift TWIHS0-FILTR bis! ;  \ TWIHS0-FILTR_PADFEN    PAD Filter Enable
: TWIHS0-FILTR_PADFCFG   %1 2 lshift TWIHS0-FILTR bis! ;  \ TWIHS0-FILTR_PADFCFG    PAD Filter Config
: TWIHS0-FILTR_THRES   ( %XXX -- ) 8 lshift TWIHS0-FILTR bis! ;  \ TWIHS0-FILTR_THRES    Digital Filter Threshold

\ TWIHS0-SWMR ()
: TWIHS0-SWMR_SADR1   ( %XXXXXXX -- ) 0 lshift TWIHS0-SWMR bis! ;  \ TWIHS0-SWMR_SADR1    Slave Address 1
: TWIHS0-SWMR_SADR2   ( %XXXXXXX -- ) 8 lshift TWIHS0-SWMR bis! ;  \ TWIHS0-SWMR_SADR2    Slave Address 2
: TWIHS0-SWMR_SADR3   ( %XXXXXXX -- ) 16 lshift TWIHS0-SWMR bis! ;  \ TWIHS0-SWMR_SADR3    Slave Address 3
: TWIHS0-SWMR_DATAM   ( %XXXXXXXX -- ) 24 lshift TWIHS0-SWMR bis! ;  \ TWIHS0-SWMR_DATAM    Data Match

\ TWIHS0-WPMR ()
: TWIHS0-WPMR_WPEN   %1 0 lshift TWIHS0-WPMR bis! ;  \ TWIHS0-WPMR_WPEN    Write Protection Enable
: TWIHS0-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TWIHS0-WPMR bis! ;  \ TWIHS0-WPMR_WPKEY    Write Protection Key

\ TWIHS0-WPSR (read-only)
: TWIHS0-WPSR_WPVS   %1 0 lshift TWIHS0-WPSR bis! ;  \ TWIHS0-WPSR_WPVS    Write Protection Violation Status
: TWIHS0-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TWIHS0-WPSR bis! ;  \ TWIHS0-WPSR_WPVSRC    Write Protection Violation Source

\ TWIHS1-CR (write-only)
: TWIHS1-CR_START   %1 0 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_START    Send a START Condition
: TWIHS1-CR_STOP   %1 1 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_STOP    Send a STOP Condition
: TWIHS1-CR_MSEN   %1 2 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_MSEN    TWIHS Master Mode Enabled
: TWIHS1-CR_MSDIS   %1 3 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_MSDIS    TWIHS Master Mode Disabled
: TWIHS1-CR_SVEN   %1 4 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_SVEN    TWIHS Slave Mode Enabled
: TWIHS1-CR_SVDIS   %1 5 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_SVDIS    TWIHS Slave Mode Disabled
: TWIHS1-CR_QUICK   %1 6 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_QUICK    SMBus Quick Command
: TWIHS1-CR_SWRST   %1 7 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_SWRST    Software Reset
: TWIHS1-CR_HSEN   %1 8 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_HSEN    TWIHS High-Speed Mode Enabled
: TWIHS1-CR_HSDIS   %1 9 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_HSDIS    TWIHS High-Speed Mode Disabled
: TWIHS1-CR_SMBEN   %1 10 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_SMBEN    SMBus Mode Enabled
: TWIHS1-CR_SMBDIS   %1 11 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_SMBDIS    SMBus Mode Disabled
: TWIHS1-CR_PECEN   %1 12 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_PECEN    Packet Error Checking Enable
: TWIHS1-CR_PECDIS   %1 13 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_PECDIS    Packet Error Checking Disable
: TWIHS1-CR_PECRQ   %1 14 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_PECRQ    PEC Request
: TWIHS1-CR_CLEAR   %1 15 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_CLEAR    Bus CLEAR Command
: TWIHS1-CR_ACMEN   %1 16 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_ACMEN    Alternative Command Mode Enable
: TWIHS1-CR_ACMDIS   %1 17 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_ACMDIS    Alternative Command Mode Disable
: TWIHS1-CR_THRCLR   %1 24 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_THRCLR    Transmit Holding Register Clear
: TWIHS1-CR_LOCKCLR   %1 26 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_LOCKCLR    Lock Clear
: TWIHS1-CR_FIFOEN   %1 28 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_FIFOEN    FIFO Enable
: TWIHS1-CR_FIFODIS   %1 29 lshift TWIHS1-CR bis! ;  \ TWIHS1-CR_FIFODIS    FIFO Disable

\ TWIHS1-MMR ()
: TWIHS1-MMR_IADRSZ   ( %XX -- ) 8 lshift TWIHS1-MMR bis! ;  \ TWIHS1-MMR_IADRSZ    Internal Device Address Size
: TWIHS1-MMR_MREAD   %1 12 lshift TWIHS1-MMR bis! ;  \ TWIHS1-MMR_MREAD    Master Read Direction
: TWIHS1-MMR_DADR   ( %XXXXXXX -- ) 16 lshift TWIHS1-MMR bis! ;  \ TWIHS1-MMR_DADR    Device Address

\ TWIHS1-SMR ()
: TWIHS1-SMR_NACKEN   %1 0 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_NACKEN    Slave Receiver Data Phase NACK enable
: TWIHS1-SMR_SMDA   %1 2 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_SMDA    SMBus Default Address
: TWIHS1-SMR_SMHH   %1 3 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_SMHH    SMBus Host Header
: TWIHS1-SMR_SCLWSDIS   %1 6 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_SCLWSDIS    Clock Wait State Disable
: TWIHS1-SMR_MASK   ( %XXXXXXX -- ) 8 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_MASK    Slave Address Mask
: TWIHS1-SMR_SADR   ( %XXXXXXX -- ) 16 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_SADR    Slave Address
: TWIHS1-SMR_SADR1EN   %1 28 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_SADR1EN    Slave Address 1 Enable
: TWIHS1-SMR_SADR2EN   %1 29 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_SADR2EN    Slave Address 2 Enable
: TWIHS1-SMR_SADR3EN   %1 30 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_SADR3EN    Slave Address 3 Enable
: TWIHS1-SMR_DATAMEN   %1 31 lshift TWIHS1-SMR bis! ;  \ TWIHS1-SMR_DATAMEN    Data Matching Enable

\ TWIHS1-IADR ()
: TWIHS1-IADR_IADR   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift TWIHS1-IADR bis! ;  \ TWIHS1-IADR_IADR    Internal Address

\ TWIHS1-CWGR ()
: TWIHS1-CWGR_CLDIV   ( %XXXXXXXX -- ) 0 lshift TWIHS1-CWGR bis! ;  \ TWIHS1-CWGR_CLDIV    Clock Low Divider
: TWIHS1-CWGR_CHDIV   ( %XXXXXXXX -- ) 8 lshift TWIHS1-CWGR bis! ;  \ TWIHS1-CWGR_CHDIV    Clock High Divider
: TWIHS1-CWGR_CKDIV   ( %XXX -- ) 16 lshift TWIHS1-CWGR bis! ;  \ TWIHS1-CWGR_CKDIV    Clock Divider
: TWIHS1-CWGR_HOLD   ( %XXXXXX -- ) 24 lshift TWIHS1-CWGR bis! ;  \ TWIHS1-CWGR_HOLD    TWD Hold Time Versus TWCK Falling

\ TWIHS1-SR (read-only)
: TWIHS1-SR_TXCOMP   %1 0 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_TXCOMP    Transmission Completed cleared by writing TWIHS_THR
: TWIHS1-SR_RXRDY   %1 1 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_RXRDY    Receive Holding Register Ready cleared by reading TWIHS_RHR
: TWIHS1-SR_TXRDY   %1 2 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_TXRDY    Transmit Holding Register Ready cleared by writing TWIHS_THR
: TWIHS1-SR_SVREAD   %1 3 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_SVREAD    Slave Read
: TWIHS1-SR_SVACC   %1 4 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_SVACC    Slave Access
: TWIHS1-SR_GACC   %1 5 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_GACC    General Call Access cleared on read
: TWIHS1-SR_OVRE   %1 6 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_OVRE    Overrun Error cleared on read
: TWIHS1-SR_UNRE   %1 7 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_UNRE    Underrun Error cleared on read
: TWIHS1-SR_NACK   %1 8 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_NACK    Not Acknowledged cleared on read
: TWIHS1-SR_ARBLST   %1 9 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_ARBLST    Arbitration Lost cleared on read
: TWIHS1-SR_SCLWS   %1 10 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_SCLWS    Clock Wait State
: TWIHS1-SR_EOSACC   %1 11 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_EOSACC    End Of Slave Access cleared on read
: TWIHS1-SR_MCACK   %1 16 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_MCACK    Master Code Acknowledge cleared on read
: TWIHS1-SR_TOUT   %1 18 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_TOUT    Timeout Error cleared on read
: TWIHS1-SR_PECERR   %1 19 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_PECERR    PEC Error cleared on read
: TWIHS1-SR_SMBDAM   %1 20 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_SMBDAM    SMBus Default Address Match cleared on read
: TWIHS1-SR_SMBHHM   %1 21 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_SMBHHM    SMBus Host Header Address Match cleared on read
: TWIHS1-SR_SCL   %1 24 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_SCL    SCL Line Value
: TWIHS1-SR_SDA   %1 25 lshift TWIHS1-SR bis! ;  \ TWIHS1-SR_SDA    SDA Line Value

\ TWIHS1-IER (write-only)
: TWIHS1-IER_TXCOMP   %1 0 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_TXCOMP    Transmission Completed Interrupt Enable
: TWIHS1-IER_RXRDY   %1 1 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_RXRDY    Receive Holding Register Ready Interrupt Enable
: TWIHS1-IER_TXRDY   %1 2 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_TXRDY    Transmit Holding Register Ready Interrupt Enable
: TWIHS1-IER_SVACC   %1 4 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_SVACC    Slave Access Interrupt Enable
: TWIHS1-IER_GACC   %1 5 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_GACC    General Call Access Interrupt Enable
: TWIHS1-IER_OVRE   %1 6 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_OVRE    Overrun Error Interrupt Enable
: TWIHS1-IER_UNRE   %1 7 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_UNRE    Underrun Error Interrupt Enable
: TWIHS1-IER_NACK   %1 8 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_NACK    Not Acknowledge Interrupt Enable
: TWIHS1-IER_ARBLST   %1 9 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_ARBLST    Arbitration Lost Interrupt Enable
: TWIHS1-IER_SCL_WS   %1 10 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_SCL_WS    Clock Wait State Interrupt Enable
: TWIHS1-IER_EOSACC   %1 11 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_EOSACC    End Of Slave Access Interrupt Enable
: TWIHS1-IER_MCACK   %1 16 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_MCACK    Master Code Acknowledge Interrupt Enable
: TWIHS1-IER_TOUT   %1 18 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_TOUT    Timeout Error Interrupt Enable
: TWIHS1-IER_PECERR   %1 19 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_PECERR    PEC Error Interrupt Enable
: TWIHS1-IER_SMBDAM   %1 20 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_SMBDAM    SMBus Default Address Match Interrupt Enable
: TWIHS1-IER_SMBHHM   %1 21 lshift TWIHS1-IER bis! ;  \ TWIHS1-IER_SMBHHM    SMBus Host Header Address Match Interrupt Enable

\ TWIHS1-IDR (write-only)
: TWIHS1-IDR_TXCOMP   %1 0 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_TXCOMP    Transmission Completed Interrupt Disable
: TWIHS1-IDR_RXRDY   %1 1 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_RXRDY    Receive Holding Register Ready Interrupt Disable
: TWIHS1-IDR_TXRDY   %1 2 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_TXRDY    Transmit Holding Register Ready Interrupt Disable
: TWIHS1-IDR_SVACC   %1 4 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_SVACC    Slave Access Interrupt Disable
: TWIHS1-IDR_GACC   %1 5 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_GACC    General Call Access Interrupt Disable
: TWIHS1-IDR_OVRE   %1 6 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_OVRE    Overrun Error Interrupt Disable
: TWIHS1-IDR_UNRE   %1 7 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_UNRE    Underrun Error Interrupt Disable
: TWIHS1-IDR_NACK   %1 8 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_NACK    Not Acknowledge Interrupt Disable
: TWIHS1-IDR_ARBLST   %1 9 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_ARBLST    Arbitration Lost Interrupt Disable
: TWIHS1-IDR_SCL_WS   %1 10 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_SCL_WS    Clock Wait State Interrupt Disable
: TWIHS1-IDR_EOSACC   %1 11 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_EOSACC    End Of Slave Access Interrupt Disable
: TWIHS1-IDR_MCACK   %1 16 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_MCACK    Master Code Acknowledge Interrupt Disable
: TWIHS1-IDR_TOUT   %1 18 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_TOUT    Timeout Error Interrupt Disable
: TWIHS1-IDR_PECERR   %1 19 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_PECERR    PEC Error Interrupt Disable
: TWIHS1-IDR_SMBDAM   %1 20 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_SMBDAM    SMBus Default Address Match Interrupt Disable
: TWIHS1-IDR_SMBHHM   %1 21 lshift TWIHS1-IDR bis! ;  \ TWIHS1-IDR_SMBHHM    SMBus Host Header Address Match Interrupt Disable

\ TWIHS1-IMR (read-only)
: TWIHS1-IMR_TXCOMP   %1 0 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_TXCOMP    Transmission Completed Interrupt Mask
: TWIHS1-IMR_RXRDY   %1 1 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_RXRDY    Receive Holding Register Ready Interrupt Mask
: TWIHS1-IMR_TXRDY   %1 2 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_TXRDY    Transmit Holding Register Ready Interrupt Mask
: TWIHS1-IMR_SVACC   %1 4 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_SVACC    Slave Access Interrupt Mask
: TWIHS1-IMR_GACC   %1 5 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_GACC    General Call Access Interrupt Mask
: TWIHS1-IMR_OVRE   %1 6 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_OVRE    Overrun Error Interrupt Mask
: TWIHS1-IMR_UNRE   %1 7 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_UNRE    Underrun Error Interrupt Mask
: TWIHS1-IMR_NACK   %1 8 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_NACK    Not Acknowledge Interrupt Mask
: TWIHS1-IMR_ARBLST   %1 9 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_ARBLST    Arbitration Lost Interrupt Mask
: TWIHS1-IMR_SCL_WS   %1 10 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_SCL_WS    Clock Wait State Interrupt Mask
: TWIHS1-IMR_EOSACC   %1 11 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_EOSACC    End Of Slave Access Interrupt Mask
: TWIHS1-IMR_MCACK   %1 16 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_MCACK    Master Code Acknowledge Interrupt Mask
: TWIHS1-IMR_TOUT   %1 18 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_TOUT    Timeout Error Interrupt Mask
: TWIHS1-IMR_PECERR   %1 19 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_PECERR    PEC Error Interrupt Mask
: TWIHS1-IMR_SMBDAM   %1 20 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_SMBDAM    SMBus Default Address Match Interrupt Mask
: TWIHS1-IMR_SMBHHM   %1 21 lshift TWIHS1-IMR bis! ;  \ TWIHS1-IMR_SMBHHM    SMBus Host Header Address Match Interrupt Mask

\ TWIHS1-RHR (read-only)
: TWIHS1-RHR_RXDATA   ( %XXXXXXXX -- ) 0 lshift TWIHS1-RHR bis! ;  \ TWIHS1-RHR_RXDATA    Master or Slave Receive Holding Data

\ TWIHS1-THR (write-only)
: TWIHS1-THR_TXDATA   ( %XXXXXXXX -- ) 0 lshift TWIHS1-THR bis! ;  \ TWIHS1-THR_TXDATA    Master or Slave Transmit Holding Data

\ TWIHS1-SMBTR ()
: TWIHS1-SMBTR_PRESC   ( %XXXX -- ) 0 lshift TWIHS1-SMBTR bis! ;  \ TWIHS1-SMBTR_PRESC    SMBus Clock Prescaler
: TWIHS1-SMBTR_TLOWS   ( %XXXXXXXX -- ) 8 lshift TWIHS1-SMBTR bis! ;  \ TWIHS1-SMBTR_TLOWS    Slave Clock Stretch Maximum Cycles
: TWIHS1-SMBTR_TLOWM   ( %XXXXXXXX -- ) 16 lshift TWIHS1-SMBTR bis! ;  \ TWIHS1-SMBTR_TLOWM    Master Clock Stretch Maximum Cycles
: TWIHS1-SMBTR_THMAX   ( %XXXXXXXX -- ) 24 lshift TWIHS1-SMBTR bis! ;  \ TWIHS1-SMBTR_THMAX    Clock High Maximum Cycles

\ TWIHS1-FILTR ()
: TWIHS1-FILTR_FILT   %1 0 lshift TWIHS1-FILTR bis! ;  \ TWIHS1-FILTR_FILT    RX Digital Filter
: TWIHS1-FILTR_PADFEN   %1 1 lshift TWIHS1-FILTR bis! ;  \ TWIHS1-FILTR_PADFEN    PAD Filter Enable
: TWIHS1-FILTR_PADFCFG   %1 2 lshift TWIHS1-FILTR bis! ;  \ TWIHS1-FILTR_PADFCFG    PAD Filter Config
: TWIHS1-FILTR_THRES   ( %XXX -- ) 8 lshift TWIHS1-FILTR bis! ;  \ TWIHS1-FILTR_THRES    Digital Filter Threshold

\ TWIHS1-SWMR ()
: TWIHS1-SWMR_SADR1   ( %XXXXXXX -- ) 0 lshift TWIHS1-SWMR bis! ;  \ TWIHS1-SWMR_SADR1    Slave Address 1
: TWIHS1-SWMR_SADR2   ( %XXXXXXX -- ) 8 lshift TWIHS1-SWMR bis! ;  \ TWIHS1-SWMR_SADR2    Slave Address 2
: TWIHS1-SWMR_SADR3   ( %XXXXXXX -- ) 16 lshift TWIHS1-SWMR bis! ;  \ TWIHS1-SWMR_SADR3    Slave Address 3
: TWIHS1-SWMR_DATAM   ( %XXXXXXXX -- ) 24 lshift TWIHS1-SWMR bis! ;  \ TWIHS1-SWMR_DATAM    Data Match

\ TWIHS1-WPMR ()
: TWIHS1-WPMR_WPEN   %1 0 lshift TWIHS1-WPMR bis! ;  \ TWIHS1-WPMR_WPEN    Write Protection Enable
: TWIHS1-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TWIHS1-WPMR bis! ;  \ TWIHS1-WPMR_WPKEY    Write Protection Key

\ TWIHS1-WPSR (read-only)
: TWIHS1-WPSR_WPVS   %1 0 lshift TWIHS1-WPSR bis! ;  \ TWIHS1-WPSR_WPVS    Write Protection Violation Status
: TWIHS1-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TWIHS1-WPSR bis! ;  \ TWIHS1-WPSR_WPVSRC    Write Protection Violation Source

\ TWIHS2-CR (write-only)
: TWIHS2-CR_START   %1 0 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_START    Send a START Condition
: TWIHS2-CR_STOP   %1 1 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_STOP    Send a STOP Condition
: TWIHS2-CR_MSEN   %1 2 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_MSEN    TWIHS Master Mode Enabled
: TWIHS2-CR_MSDIS   %1 3 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_MSDIS    TWIHS Master Mode Disabled
: TWIHS2-CR_SVEN   %1 4 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_SVEN    TWIHS Slave Mode Enabled
: TWIHS2-CR_SVDIS   %1 5 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_SVDIS    TWIHS Slave Mode Disabled
: TWIHS2-CR_QUICK   %1 6 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_QUICK    SMBus Quick Command
: TWIHS2-CR_SWRST   %1 7 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_SWRST    Software Reset
: TWIHS2-CR_HSEN   %1 8 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_HSEN    TWIHS High-Speed Mode Enabled
: TWIHS2-CR_HSDIS   %1 9 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_HSDIS    TWIHS High-Speed Mode Disabled
: TWIHS2-CR_SMBEN   %1 10 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_SMBEN    SMBus Mode Enabled
: TWIHS2-CR_SMBDIS   %1 11 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_SMBDIS    SMBus Mode Disabled
: TWIHS2-CR_PECEN   %1 12 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_PECEN    Packet Error Checking Enable
: TWIHS2-CR_PECDIS   %1 13 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_PECDIS    Packet Error Checking Disable
: TWIHS2-CR_PECRQ   %1 14 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_PECRQ    PEC Request
: TWIHS2-CR_CLEAR   %1 15 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_CLEAR    Bus CLEAR Command
: TWIHS2-CR_ACMEN   %1 16 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_ACMEN    Alternative Command Mode Enable
: TWIHS2-CR_ACMDIS   %1 17 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_ACMDIS    Alternative Command Mode Disable
: TWIHS2-CR_THRCLR   %1 24 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_THRCLR    Transmit Holding Register Clear
: TWIHS2-CR_LOCKCLR   %1 26 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_LOCKCLR    Lock Clear
: TWIHS2-CR_FIFOEN   %1 28 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_FIFOEN    FIFO Enable
: TWIHS2-CR_FIFODIS   %1 29 lshift TWIHS2-CR bis! ;  \ TWIHS2-CR_FIFODIS    FIFO Disable

\ TWIHS2-MMR ()
: TWIHS2-MMR_IADRSZ   ( %XX -- ) 8 lshift TWIHS2-MMR bis! ;  \ TWIHS2-MMR_IADRSZ    Internal Device Address Size
: TWIHS2-MMR_MREAD   %1 12 lshift TWIHS2-MMR bis! ;  \ TWIHS2-MMR_MREAD    Master Read Direction
: TWIHS2-MMR_DADR   ( %XXXXXXX -- ) 16 lshift TWIHS2-MMR bis! ;  \ TWIHS2-MMR_DADR    Device Address

\ TWIHS2-SMR ()
: TWIHS2-SMR_NACKEN   %1 0 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_NACKEN    Slave Receiver Data Phase NACK enable
: TWIHS2-SMR_SMDA   %1 2 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_SMDA    SMBus Default Address
: TWIHS2-SMR_SMHH   %1 3 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_SMHH    SMBus Host Header
: TWIHS2-SMR_SCLWSDIS   %1 6 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_SCLWSDIS    Clock Wait State Disable
: TWIHS2-SMR_MASK   ( %XXXXXXX -- ) 8 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_MASK    Slave Address Mask
: TWIHS2-SMR_SADR   ( %XXXXXXX -- ) 16 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_SADR    Slave Address
: TWIHS2-SMR_SADR1EN   %1 28 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_SADR1EN    Slave Address 1 Enable
: TWIHS2-SMR_SADR2EN   %1 29 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_SADR2EN    Slave Address 2 Enable
: TWIHS2-SMR_SADR3EN   %1 30 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_SADR3EN    Slave Address 3 Enable
: TWIHS2-SMR_DATAMEN   %1 31 lshift TWIHS2-SMR bis! ;  \ TWIHS2-SMR_DATAMEN    Data Matching Enable

\ TWIHS2-IADR ()
: TWIHS2-IADR_IADR   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift TWIHS2-IADR bis! ;  \ TWIHS2-IADR_IADR    Internal Address

\ TWIHS2-CWGR ()
: TWIHS2-CWGR_CLDIV   ( %XXXXXXXX -- ) 0 lshift TWIHS2-CWGR bis! ;  \ TWIHS2-CWGR_CLDIV    Clock Low Divider
: TWIHS2-CWGR_CHDIV   ( %XXXXXXXX -- ) 8 lshift TWIHS2-CWGR bis! ;  \ TWIHS2-CWGR_CHDIV    Clock High Divider
: TWIHS2-CWGR_CKDIV   ( %XXX -- ) 16 lshift TWIHS2-CWGR bis! ;  \ TWIHS2-CWGR_CKDIV    Clock Divider
: TWIHS2-CWGR_HOLD   ( %XXXXXX -- ) 24 lshift TWIHS2-CWGR bis! ;  \ TWIHS2-CWGR_HOLD    TWD Hold Time Versus TWCK Falling

\ TWIHS2-SR (read-only)
: TWIHS2-SR_TXCOMP   %1 0 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_TXCOMP    Transmission Completed cleared by writing TWIHS_THR
: TWIHS2-SR_RXRDY   %1 1 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_RXRDY    Receive Holding Register Ready cleared by reading TWIHS_RHR
: TWIHS2-SR_TXRDY   %1 2 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_TXRDY    Transmit Holding Register Ready cleared by writing TWIHS_THR
: TWIHS2-SR_SVREAD   %1 3 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_SVREAD    Slave Read
: TWIHS2-SR_SVACC   %1 4 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_SVACC    Slave Access
: TWIHS2-SR_GACC   %1 5 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_GACC    General Call Access cleared on read
: TWIHS2-SR_OVRE   %1 6 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_OVRE    Overrun Error cleared on read
: TWIHS2-SR_UNRE   %1 7 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_UNRE    Underrun Error cleared on read
: TWIHS2-SR_NACK   %1 8 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_NACK    Not Acknowledged cleared on read
: TWIHS2-SR_ARBLST   %1 9 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_ARBLST    Arbitration Lost cleared on read
: TWIHS2-SR_SCLWS   %1 10 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_SCLWS    Clock Wait State
: TWIHS2-SR_EOSACC   %1 11 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_EOSACC    End Of Slave Access cleared on read
: TWIHS2-SR_MCACK   %1 16 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_MCACK    Master Code Acknowledge cleared on read
: TWIHS2-SR_TOUT   %1 18 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_TOUT    Timeout Error cleared on read
: TWIHS2-SR_PECERR   %1 19 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_PECERR    PEC Error cleared on read
: TWIHS2-SR_SMBDAM   %1 20 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_SMBDAM    SMBus Default Address Match cleared on read
: TWIHS2-SR_SMBHHM   %1 21 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_SMBHHM    SMBus Host Header Address Match cleared on read
: TWIHS2-SR_SCL   %1 24 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_SCL    SCL Line Value
: TWIHS2-SR_SDA   %1 25 lshift TWIHS2-SR bis! ;  \ TWIHS2-SR_SDA    SDA Line Value

\ TWIHS2-IER (write-only)
: TWIHS2-IER_TXCOMP   %1 0 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_TXCOMP    Transmission Completed Interrupt Enable
: TWIHS2-IER_RXRDY   %1 1 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_RXRDY    Receive Holding Register Ready Interrupt Enable
: TWIHS2-IER_TXRDY   %1 2 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_TXRDY    Transmit Holding Register Ready Interrupt Enable
: TWIHS2-IER_SVACC   %1 4 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_SVACC    Slave Access Interrupt Enable
: TWIHS2-IER_GACC   %1 5 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_GACC    General Call Access Interrupt Enable
: TWIHS2-IER_OVRE   %1 6 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_OVRE    Overrun Error Interrupt Enable
: TWIHS2-IER_UNRE   %1 7 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_UNRE    Underrun Error Interrupt Enable
: TWIHS2-IER_NACK   %1 8 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_NACK    Not Acknowledge Interrupt Enable
: TWIHS2-IER_ARBLST   %1 9 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_ARBLST    Arbitration Lost Interrupt Enable
: TWIHS2-IER_SCL_WS   %1 10 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_SCL_WS    Clock Wait State Interrupt Enable
: TWIHS2-IER_EOSACC   %1 11 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_EOSACC    End Of Slave Access Interrupt Enable
: TWIHS2-IER_MCACK   %1 16 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_MCACK    Master Code Acknowledge Interrupt Enable
: TWIHS2-IER_TOUT   %1 18 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_TOUT    Timeout Error Interrupt Enable
: TWIHS2-IER_PECERR   %1 19 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_PECERR    PEC Error Interrupt Enable
: TWIHS2-IER_SMBDAM   %1 20 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_SMBDAM    SMBus Default Address Match Interrupt Enable
: TWIHS2-IER_SMBHHM   %1 21 lshift TWIHS2-IER bis! ;  \ TWIHS2-IER_SMBHHM    SMBus Host Header Address Match Interrupt Enable

\ TWIHS2-IDR (write-only)
: TWIHS2-IDR_TXCOMP   %1 0 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_TXCOMP    Transmission Completed Interrupt Disable
: TWIHS2-IDR_RXRDY   %1 1 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_RXRDY    Receive Holding Register Ready Interrupt Disable
: TWIHS2-IDR_TXRDY   %1 2 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_TXRDY    Transmit Holding Register Ready Interrupt Disable
: TWIHS2-IDR_SVACC   %1 4 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_SVACC    Slave Access Interrupt Disable
: TWIHS2-IDR_GACC   %1 5 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_GACC    General Call Access Interrupt Disable
: TWIHS2-IDR_OVRE   %1 6 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_OVRE    Overrun Error Interrupt Disable
: TWIHS2-IDR_UNRE   %1 7 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_UNRE    Underrun Error Interrupt Disable
: TWIHS2-IDR_NACK   %1 8 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_NACK    Not Acknowledge Interrupt Disable
: TWIHS2-IDR_ARBLST   %1 9 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_ARBLST    Arbitration Lost Interrupt Disable
: TWIHS2-IDR_SCL_WS   %1 10 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_SCL_WS    Clock Wait State Interrupt Disable
: TWIHS2-IDR_EOSACC   %1 11 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_EOSACC    End Of Slave Access Interrupt Disable
: TWIHS2-IDR_MCACK   %1 16 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_MCACK    Master Code Acknowledge Interrupt Disable
: TWIHS2-IDR_TOUT   %1 18 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_TOUT    Timeout Error Interrupt Disable
: TWIHS2-IDR_PECERR   %1 19 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_PECERR    PEC Error Interrupt Disable
: TWIHS2-IDR_SMBDAM   %1 20 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_SMBDAM    SMBus Default Address Match Interrupt Disable
: TWIHS2-IDR_SMBHHM   %1 21 lshift TWIHS2-IDR bis! ;  \ TWIHS2-IDR_SMBHHM    SMBus Host Header Address Match Interrupt Disable

\ TWIHS2-IMR (read-only)
: TWIHS2-IMR_TXCOMP   %1 0 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_TXCOMP    Transmission Completed Interrupt Mask
: TWIHS2-IMR_RXRDY   %1 1 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_RXRDY    Receive Holding Register Ready Interrupt Mask
: TWIHS2-IMR_TXRDY   %1 2 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_TXRDY    Transmit Holding Register Ready Interrupt Mask
: TWIHS2-IMR_SVACC   %1 4 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_SVACC    Slave Access Interrupt Mask
: TWIHS2-IMR_GACC   %1 5 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_GACC    General Call Access Interrupt Mask
: TWIHS2-IMR_OVRE   %1 6 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_OVRE    Overrun Error Interrupt Mask
: TWIHS2-IMR_UNRE   %1 7 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_UNRE    Underrun Error Interrupt Mask
: TWIHS2-IMR_NACK   %1 8 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_NACK    Not Acknowledge Interrupt Mask
: TWIHS2-IMR_ARBLST   %1 9 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_ARBLST    Arbitration Lost Interrupt Mask
: TWIHS2-IMR_SCL_WS   %1 10 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_SCL_WS    Clock Wait State Interrupt Mask
: TWIHS2-IMR_EOSACC   %1 11 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_EOSACC    End Of Slave Access Interrupt Mask
: TWIHS2-IMR_MCACK   %1 16 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_MCACK    Master Code Acknowledge Interrupt Mask
: TWIHS2-IMR_TOUT   %1 18 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_TOUT    Timeout Error Interrupt Mask
: TWIHS2-IMR_PECERR   %1 19 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_PECERR    PEC Error Interrupt Mask
: TWIHS2-IMR_SMBDAM   %1 20 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_SMBDAM    SMBus Default Address Match Interrupt Mask
: TWIHS2-IMR_SMBHHM   %1 21 lshift TWIHS2-IMR bis! ;  \ TWIHS2-IMR_SMBHHM    SMBus Host Header Address Match Interrupt Mask

\ TWIHS2-RHR (read-only)
: TWIHS2-RHR_RXDATA   ( %XXXXXXXX -- ) 0 lshift TWIHS2-RHR bis! ;  \ TWIHS2-RHR_RXDATA    Master or Slave Receive Holding Data

\ TWIHS2-THR (write-only)
: TWIHS2-THR_TXDATA   ( %XXXXXXXX -- ) 0 lshift TWIHS2-THR bis! ;  \ TWIHS2-THR_TXDATA    Master or Slave Transmit Holding Data

\ TWIHS2-SMBTR ()
: TWIHS2-SMBTR_PRESC   ( %XXXX -- ) 0 lshift TWIHS2-SMBTR bis! ;  \ TWIHS2-SMBTR_PRESC    SMBus Clock Prescaler
: TWIHS2-SMBTR_TLOWS   ( %XXXXXXXX -- ) 8 lshift TWIHS2-SMBTR bis! ;  \ TWIHS2-SMBTR_TLOWS    Slave Clock Stretch Maximum Cycles
: TWIHS2-SMBTR_TLOWM   ( %XXXXXXXX -- ) 16 lshift TWIHS2-SMBTR bis! ;  \ TWIHS2-SMBTR_TLOWM    Master Clock Stretch Maximum Cycles
: TWIHS2-SMBTR_THMAX   ( %XXXXXXXX -- ) 24 lshift TWIHS2-SMBTR bis! ;  \ TWIHS2-SMBTR_THMAX    Clock High Maximum Cycles

\ TWIHS2-FILTR ()
: TWIHS2-FILTR_FILT   %1 0 lshift TWIHS2-FILTR bis! ;  \ TWIHS2-FILTR_FILT    RX Digital Filter
: TWIHS2-FILTR_PADFEN   %1 1 lshift TWIHS2-FILTR bis! ;  \ TWIHS2-FILTR_PADFEN    PAD Filter Enable
: TWIHS2-FILTR_PADFCFG   %1 2 lshift TWIHS2-FILTR bis! ;  \ TWIHS2-FILTR_PADFCFG    PAD Filter Config
: TWIHS2-FILTR_THRES   ( %XXX -- ) 8 lshift TWIHS2-FILTR bis! ;  \ TWIHS2-FILTR_THRES    Digital Filter Threshold

\ TWIHS2-SWMR ()
: TWIHS2-SWMR_SADR1   ( %XXXXXXX -- ) 0 lshift TWIHS2-SWMR bis! ;  \ TWIHS2-SWMR_SADR1    Slave Address 1
: TWIHS2-SWMR_SADR2   ( %XXXXXXX -- ) 8 lshift TWIHS2-SWMR bis! ;  \ TWIHS2-SWMR_SADR2    Slave Address 2
: TWIHS2-SWMR_SADR3   ( %XXXXXXX -- ) 16 lshift TWIHS2-SWMR bis! ;  \ TWIHS2-SWMR_SADR3    Slave Address 3
: TWIHS2-SWMR_DATAM   ( %XXXXXXXX -- ) 24 lshift TWIHS2-SWMR bis! ;  \ TWIHS2-SWMR_DATAM    Data Match

\ TWIHS2-WPMR ()
: TWIHS2-WPMR_WPEN   %1 0 lshift TWIHS2-WPMR bis! ;  \ TWIHS2-WPMR_WPEN    Write Protection Enable
: TWIHS2-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TWIHS2-WPMR bis! ;  \ TWIHS2-WPMR_WPKEY    Write Protection Key

\ TWIHS2-WPSR (read-only)
: TWIHS2-WPSR_WPVS   %1 0 lshift TWIHS2-WPSR bis! ;  \ TWIHS2-WPSR_WPVS    Write Protection Violation Status
: TWIHS2-WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift TWIHS2-WPSR bis! ;  \ TWIHS2-WPSR_WPVSRC    Write Protection Violation Source

\ UART0-CR (write-only)
: UART0-CR_RSTRX   %1 2 lshift UART0-CR bis! ;  \ UART0-CR_RSTRX    Reset Receiver
: UART0-CR_RSTTX   %1 3 lshift UART0-CR bis! ;  \ UART0-CR_RSTTX    Reset Transmitter
: UART0-CR_RXEN   %1 4 lshift UART0-CR bis! ;  \ UART0-CR_RXEN    Receiver Enable
: UART0-CR_RXDIS   %1 5 lshift UART0-CR bis! ;  \ UART0-CR_RXDIS    Receiver Disable
: UART0-CR_TXEN   %1 6 lshift UART0-CR bis! ;  \ UART0-CR_TXEN    Transmitter Enable
: UART0-CR_TXDIS   %1 7 lshift UART0-CR bis! ;  \ UART0-CR_TXDIS    Transmitter Disable
: UART0-CR_RSTSTA   %1 8 lshift UART0-CR bis! ;  \ UART0-CR_RSTSTA    Reset Status
: UART0-CR_REQCLR   %1 12 lshift UART0-CR bis! ;  \ UART0-CR_REQCLR    Request Clear

\ UART0-MR ()
: UART0-MR_FILTER   %1 4 lshift UART0-MR bis! ;  \ UART0-MR_FILTER    Receiver Digital Filter
: UART0-MR_PAR   ( %XXX -- ) 9 lshift UART0-MR bis! ;  \ UART0-MR_PAR    Parity Type
: UART0-MR_BRSRCCK   %1 12 lshift UART0-MR bis! ;  \ UART0-MR_BRSRCCK    Baud Rate Source Clock
: UART0-MR_CHMODE   ( %XX -- ) 14 lshift UART0-MR bis! ;  \ UART0-MR_CHMODE    Channel Mode

\ UART0-IER (write-only)
: UART0-IER_RXRDY   %1 0 lshift UART0-IER bis! ;  \ UART0-IER_RXRDY    Enable RXRDY Interrupt
: UART0-IER_TXRDY   %1 1 lshift UART0-IER bis! ;  \ UART0-IER_TXRDY    Enable TXRDY Interrupt
: UART0-IER_OVRE   %1 5 lshift UART0-IER bis! ;  \ UART0-IER_OVRE    Enable Overrun Error Interrupt
: UART0-IER_FRAME   %1 6 lshift UART0-IER bis! ;  \ UART0-IER_FRAME    Enable Framing Error Interrupt
: UART0-IER_PARE   %1 7 lshift UART0-IER bis! ;  \ UART0-IER_PARE    Enable Parity Error Interrupt
: UART0-IER_TXEMPTY   %1 9 lshift UART0-IER bis! ;  \ UART0-IER_TXEMPTY    Enable TXEMPTY Interrupt
: UART0-IER_CMP   %1 15 lshift UART0-IER bis! ;  \ UART0-IER_CMP    Enable Comparison Interrupt

\ UART0-IDR (write-only)
: UART0-IDR_RXRDY   %1 0 lshift UART0-IDR bis! ;  \ UART0-IDR_RXRDY    Disable RXRDY Interrupt
: UART0-IDR_TXRDY   %1 1 lshift UART0-IDR bis! ;  \ UART0-IDR_TXRDY    Disable TXRDY Interrupt
: UART0-IDR_OVRE   %1 5 lshift UART0-IDR bis! ;  \ UART0-IDR_OVRE    Disable Overrun Error Interrupt
: UART0-IDR_FRAME   %1 6 lshift UART0-IDR bis! ;  \ UART0-IDR_FRAME    Disable Framing Error Interrupt
: UART0-IDR_PARE   %1 7 lshift UART0-IDR bis! ;  \ UART0-IDR_PARE    Disable Parity Error Interrupt
: UART0-IDR_TXEMPTY   %1 9 lshift UART0-IDR bis! ;  \ UART0-IDR_TXEMPTY    Disable TXEMPTY Interrupt
: UART0-IDR_CMP   %1 15 lshift UART0-IDR bis! ;  \ UART0-IDR_CMP    Disable Comparison Interrupt

\ UART0-IMR (read-only)
: UART0-IMR_RXRDY   %1 0 lshift UART0-IMR bis! ;  \ UART0-IMR_RXRDY    Mask RXRDY Interrupt
: UART0-IMR_TXRDY   %1 1 lshift UART0-IMR bis! ;  \ UART0-IMR_TXRDY    Disable TXRDY Interrupt
: UART0-IMR_OVRE   %1 5 lshift UART0-IMR bis! ;  \ UART0-IMR_OVRE    Mask Overrun Error Interrupt
: UART0-IMR_FRAME   %1 6 lshift UART0-IMR bis! ;  \ UART0-IMR_FRAME    Mask Framing Error Interrupt
: UART0-IMR_PARE   %1 7 lshift UART0-IMR bis! ;  \ UART0-IMR_PARE    Mask Parity Error Interrupt
: UART0-IMR_TXEMPTY   %1 9 lshift UART0-IMR bis! ;  \ UART0-IMR_TXEMPTY    Mask TXEMPTY Interrupt
: UART0-IMR_CMP   %1 15 lshift UART0-IMR bis! ;  \ UART0-IMR_CMP    Mask Comparison Interrupt

\ UART0-SR (read-only)
: UART0-SR_RXRDY   %1 0 lshift UART0-SR bis! ;  \ UART0-SR_RXRDY    Receiver Ready
: UART0-SR_TXRDY   %1 1 lshift UART0-SR bis! ;  \ UART0-SR_TXRDY    Transmitter Ready
: UART0-SR_OVRE   %1 5 lshift UART0-SR bis! ;  \ UART0-SR_OVRE    Overrun Error
: UART0-SR_FRAME   %1 6 lshift UART0-SR bis! ;  \ UART0-SR_FRAME    Framing Error
: UART0-SR_PARE   %1 7 lshift UART0-SR bis! ;  \ UART0-SR_PARE    Parity Error
: UART0-SR_TXEMPTY   %1 9 lshift UART0-SR bis! ;  \ UART0-SR_TXEMPTY    Transmitter Empty
: UART0-SR_CMP   %1 15 lshift UART0-SR bis! ;  \ UART0-SR_CMP    Comparison Match

\ UART0-RHR (read-only)
: UART0-RHR_RXCHR   ( %XXXXXXXX -- ) 0 lshift UART0-RHR bis! ;  \ UART0-RHR_RXCHR    Received Character

\ UART0-THR (write-only)
: UART0-THR_TXCHR   ( %XXXXXXXX -- ) 0 lshift UART0-THR bis! ;  \ UART0-THR_TXCHR    Character to be Transmitted

\ UART0-BRGR ()
: UART0-BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift UART0-BRGR bis! ;  \ UART0-BRGR_CD    Clock Divisor

\ UART0-CMPR ()
: UART0-CMPR_VAL1   ( %XXXXXXXX -- ) 0 lshift UART0-CMPR bis! ;  \ UART0-CMPR_VAL1    First Comparison Value for Received Character
: UART0-CMPR_CMPMODE   %1 12 lshift UART0-CMPR bis! ;  \ UART0-CMPR_CMPMODE    Comparison Mode
: UART0-CMPR_CMPPAR   %1 14 lshift UART0-CMPR bis! ;  \ UART0-CMPR_CMPPAR    Compare Parity
: UART0-CMPR_VAL2   ( %XXXXXXXX -- ) 16 lshift UART0-CMPR bis! ;  \ UART0-CMPR_VAL2    Second Comparison Value for Received Character

\ UART0-WPMR ()
: UART0-WPMR_WPEN   %1 0 lshift UART0-WPMR bis! ;  \ UART0-WPMR_WPEN    Write Protection Enable
: UART0-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift UART0-WPMR bis! ;  \ UART0-WPMR_WPKEY    Write Protection Key

\ UART1-CR (write-only)
: UART1-CR_RSTRX   %1 2 lshift UART1-CR bis! ;  \ UART1-CR_RSTRX    Reset Receiver
: UART1-CR_RSTTX   %1 3 lshift UART1-CR bis! ;  \ UART1-CR_RSTTX    Reset Transmitter
: UART1-CR_RXEN   %1 4 lshift UART1-CR bis! ;  \ UART1-CR_RXEN    Receiver Enable
: UART1-CR_RXDIS   %1 5 lshift UART1-CR bis! ;  \ UART1-CR_RXDIS    Receiver Disable
: UART1-CR_TXEN   %1 6 lshift UART1-CR bis! ;  \ UART1-CR_TXEN    Transmitter Enable
: UART1-CR_TXDIS   %1 7 lshift UART1-CR bis! ;  \ UART1-CR_TXDIS    Transmitter Disable
: UART1-CR_RSTSTA   %1 8 lshift UART1-CR bis! ;  \ UART1-CR_RSTSTA    Reset Status
: UART1-CR_REQCLR   %1 12 lshift UART1-CR bis! ;  \ UART1-CR_REQCLR    Request Clear

\ UART1-MR ()
: UART1-MR_FILTER   %1 4 lshift UART1-MR bis! ;  \ UART1-MR_FILTER    Receiver Digital Filter
: UART1-MR_PAR   ( %XXX -- ) 9 lshift UART1-MR bis! ;  \ UART1-MR_PAR    Parity Type
: UART1-MR_BRSRCCK   %1 12 lshift UART1-MR bis! ;  \ UART1-MR_BRSRCCK    Baud Rate Source Clock
: UART1-MR_CHMODE   ( %XX -- ) 14 lshift UART1-MR bis! ;  \ UART1-MR_CHMODE    Channel Mode

\ UART1-IER (write-only)
: UART1-IER_RXRDY   %1 0 lshift UART1-IER bis! ;  \ UART1-IER_RXRDY    Enable RXRDY Interrupt
: UART1-IER_TXRDY   %1 1 lshift UART1-IER bis! ;  \ UART1-IER_TXRDY    Enable TXRDY Interrupt
: UART1-IER_OVRE   %1 5 lshift UART1-IER bis! ;  \ UART1-IER_OVRE    Enable Overrun Error Interrupt
: UART1-IER_FRAME   %1 6 lshift UART1-IER bis! ;  \ UART1-IER_FRAME    Enable Framing Error Interrupt
: UART1-IER_PARE   %1 7 lshift UART1-IER bis! ;  \ UART1-IER_PARE    Enable Parity Error Interrupt
: UART1-IER_TXEMPTY   %1 9 lshift UART1-IER bis! ;  \ UART1-IER_TXEMPTY    Enable TXEMPTY Interrupt
: UART1-IER_CMP   %1 15 lshift UART1-IER bis! ;  \ UART1-IER_CMP    Enable Comparison Interrupt

\ UART1-IDR (write-only)
: UART1-IDR_RXRDY   %1 0 lshift UART1-IDR bis! ;  \ UART1-IDR_RXRDY    Disable RXRDY Interrupt
: UART1-IDR_TXRDY   %1 1 lshift UART1-IDR bis! ;  \ UART1-IDR_TXRDY    Disable TXRDY Interrupt
: UART1-IDR_OVRE   %1 5 lshift UART1-IDR bis! ;  \ UART1-IDR_OVRE    Disable Overrun Error Interrupt
: UART1-IDR_FRAME   %1 6 lshift UART1-IDR bis! ;  \ UART1-IDR_FRAME    Disable Framing Error Interrupt
: UART1-IDR_PARE   %1 7 lshift UART1-IDR bis! ;  \ UART1-IDR_PARE    Disable Parity Error Interrupt
: UART1-IDR_TXEMPTY   %1 9 lshift UART1-IDR bis! ;  \ UART1-IDR_TXEMPTY    Disable TXEMPTY Interrupt
: UART1-IDR_CMP   %1 15 lshift UART1-IDR bis! ;  \ UART1-IDR_CMP    Disable Comparison Interrupt

\ UART1-IMR (read-only)
: UART1-IMR_RXRDY   %1 0 lshift UART1-IMR bis! ;  \ UART1-IMR_RXRDY    Mask RXRDY Interrupt
: UART1-IMR_TXRDY   %1 1 lshift UART1-IMR bis! ;  \ UART1-IMR_TXRDY    Disable TXRDY Interrupt
: UART1-IMR_OVRE   %1 5 lshift UART1-IMR bis! ;  \ UART1-IMR_OVRE    Mask Overrun Error Interrupt
: UART1-IMR_FRAME   %1 6 lshift UART1-IMR bis! ;  \ UART1-IMR_FRAME    Mask Framing Error Interrupt
: UART1-IMR_PARE   %1 7 lshift UART1-IMR bis! ;  \ UART1-IMR_PARE    Mask Parity Error Interrupt
: UART1-IMR_TXEMPTY   %1 9 lshift UART1-IMR bis! ;  \ UART1-IMR_TXEMPTY    Mask TXEMPTY Interrupt
: UART1-IMR_CMP   %1 15 lshift UART1-IMR bis! ;  \ UART1-IMR_CMP    Mask Comparison Interrupt

\ UART1-SR (read-only)
: UART1-SR_RXRDY   %1 0 lshift UART1-SR bis! ;  \ UART1-SR_RXRDY    Receiver Ready
: UART1-SR_TXRDY   %1 1 lshift UART1-SR bis! ;  \ UART1-SR_TXRDY    Transmitter Ready
: UART1-SR_OVRE   %1 5 lshift UART1-SR bis! ;  \ UART1-SR_OVRE    Overrun Error
: UART1-SR_FRAME   %1 6 lshift UART1-SR bis! ;  \ UART1-SR_FRAME    Framing Error
: UART1-SR_PARE   %1 7 lshift UART1-SR bis! ;  \ UART1-SR_PARE    Parity Error
: UART1-SR_TXEMPTY   %1 9 lshift UART1-SR bis! ;  \ UART1-SR_TXEMPTY    Transmitter Empty
: UART1-SR_CMP   %1 15 lshift UART1-SR bis! ;  \ UART1-SR_CMP    Comparison Match

\ UART1-RHR (read-only)
: UART1-RHR_RXCHR   ( %XXXXXXXX -- ) 0 lshift UART1-RHR bis! ;  \ UART1-RHR_RXCHR    Received Character

\ UART1-THR (write-only)
: UART1-THR_TXCHR   ( %XXXXXXXX -- ) 0 lshift UART1-THR bis! ;  \ UART1-THR_TXCHR    Character to be Transmitted

\ UART1-BRGR ()
: UART1-BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift UART1-BRGR bis! ;  \ UART1-BRGR_CD    Clock Divisor

\ UART1-CMPR ()
: UART1-CMPR_VAL1   ( %XXXXXXXX -- ) 0 lshift UART1-CMPR bis! ;  \ UART1-CMPR_VAL1    First Comparison Value for Received Character
: UART1-CMPR_CMPMODE   %1 12 lshift UART1-CMPR bis! ;  \ UART1-CMPR_CMPMODE    Comparison Mode
: UART1-CMPR_CMPPAR   %1 14 lshift UART1-CMPR bis! ;  \ UART1-CMPR_CMPPAR    Compare Parity
: UART1-CMPR_VAL2   ( %XXXXXXXX -- ) 16 lshift UART1-CMPR bis! ;  \ UART1-CMPR_VAL2    Second Comparison Value for Received Character

\ UART1-WPMR ()
: UART1-WPMR_WPEN   %1 0 lshift UART1-WPMR bis! ;  \ UART1-WPMR_WPEN    Write Protection Enable
: UART1-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift UART1-WPMR bis! ;  \ UART1-WPMR_WPKEY    Write Protection Key

\ UART2-CR (write-only)
: UART2-CR_RSTRX   %1 2 lshift UART2-CR bis! ;  \ UART2-CR_RSTRX    Reset Receiver
: UART2-CR_RSTTX   %1 3 lshift UART2-CR bis! ;  \ UART2-CR_RSTTX    Reset Transmitter
: UART2-CR_RXEN   %1 4 lshift UART2-CR bis! ;  \ UART2-CR_RXEN    Receiver Enable
: UART2-CR_RXDIS   %1 5 lshift UART2-CR bis! ;  \ UART2-CR_RXDIS    Receiver Disable
: UART2-CR_TXEN   %1 6 lshift UART2-CR bis! ;  \ UART2-CR_TXEN    Transmitter Enable
: UART2-CR_TXDIS   %1 7 lshift UART2-CR bis! ;  \ UART2-CR_TXDIS    Transmitter Disable
: UART2-CR_RSTSTA   %1 8 lshift UART2-CR bis! ;  \ UART2-CR_RSTSTA    Reset Status
: UART2-CR_REQCLR   %1 12 lshift UART2-CR bis! ;  \ UART2-CR_REQCLR    Request Clear

\ UART2-MR ()
: UART2-MR_FILTER   %1 4 lshift UART2-MR bis! ;  \ UART2-MR_FILTER    Receiver Digital Filter
: UART2-MR_PAR   ( %XXX -- ) 9 lshift UART2-MR bis! ;  \ UART2-MR_PAR    Parity Type
: UART2-MR_BRSRCCK   %1 12 lshift UART2-MR bis! ;  \ UART2-MR_BRSRCCK    Baud Rate Source Clock
: UART2-MR_CHMODE   ( %XX -- ) 14 lshift UART2-MR bis! ;  \ UART2-MR_CHMODE    Channel Mode

\ UART2-IER (write-only)
: UART2-IER_RXRDY   %1 0 lshift UART2-IER bis! ;  \ UART2-IER_RXRDY    Enable RXRDY Interrupt
: UART2-IER_TXRDY   %1 1 lshift UART2-IER bis! ;  \ UART2-IER_TXRDY    Enable TXRDY Interrupt
: UART2-IER_OVRE   %1 5 lshift UART2-IER bis! ;  \ UART2-IER_OVRE    Enable Overrun Error Interrupt
: UART2-IER_FRAME   %1 6 lshift UART2-IER bis! ;  \ UART2-IER_FRAME    Enable Framing Error Interrupt
: UART2-IER_PARE   %1 7 lshift UART2-IER bis! ;  \ UART2-IER_PARE    Enable Parity Error Interrupt
: UART2-IER_TXEMPTY   %1 9 lshift UART2-IER bis! ;  \ UART2-IER_TXEMPTY    Enable TXEMPTY Interrupt
: UART2-IER_CMP   %1 15 lshift UART2-IER bis! ;  \ UART2-IER_CMP    Enable Comparison Interrupt

\ UART2-IDR (write-only)
: UART2-IDR_RXRDY   %1 0 lshift UART2-IDR bis! ;  \ UART2-IDR_RXRDY    Disable RXRDY Interrupt
: UART2-IDR_TXRDY   %1 1 lshift UART2-IDR bis! ;  \ UART2-IDR_TXRDY    Disable TXRDY Interrupt
: UART2-IDR_OVRE   %1 5 lshift UART2-IDR bis! ;  \ UART2-IDR_OVRE    Disable Overrun Error Interrupt
: UART2-IDR_FRAME   %1 6 lshift UART2-IDR bis! ;  \ UART2-IDR_FRAME    Disable Framing Error Interrupt
: UART2-IDR_PARE   %1 7 lshift UART2-IDR bis! ;  \ UART2-IDR_PARE    Disable Parity Error Interrupt
: UART2-IDR_TXEMPTY   %1 9 lshift UART2-IDR bis! ;  \ UART2-IDR_TXEMPTY    Disable TXEMPTY Interrupt
: UART2-IDR_CMP   %1 15 lshift UART2-IDR bis! ;  \ UART2-IDR_CMP    Disable Comparison Interrupt

\ UART2-IMR (read-only)
: UART2-IMR_RXRDY   %1 0 lshift UART2-IMR bis! ;  \ UART2-IMR_RXRDY    Mask RXRDY Interrupt
: UART2-IMR_TXRDY   %1 1 lshift UART2-IMR bis! ;  \ UART2-IMR_TXRDY    Disable TXRDY Interrupt
: UART2-IMR_OVRE   %1 5 lshift UART2-IMR bis! ;  \ UART2-IMR_OVRE    Mask Overrun Error Interrupt
: UART2-IMR_FRAME   %1 6 lshift UART2-IMR bis! ;  \ UART2-IMR_FRAME    Mask Framing Error Interrupt
: UART2-IMR_PARE   %1 7 lshift UART2-IMR bis! ;  \ UART2-IMR_PARE    Mask Parity Error Interrupt
: UART2-IMR_TXEMPTY   %1 9 lshift UART2-IMR bis! ;  \ UART2-IMR_TXEMPTY    Mask TXEMPTY Interrupt
: UART2-IMR_CMP   %1 15 lshift UART2-IMR bis! ;  \ UART2-IMR_CMP    Mask Comparison Interrupt

\ UART2-SR (read-only)
: UART2-SR_RXRDY   %1 0 lshift UART2-SR bis! ;  \ UART2-SR_RXRDY    Receiver Ready
: UART2-SR_TXRDY   %1 1 lshift UART2-SR bis! ;  \ UART2-SR_TXRDY    Transmitter Ready
: UART2-SR_OVRE   %1 5 lshift UART2-SR bis! ;  \ UART2-SR_OVRE    Overrun Error
: UART2-SR_FRAME   %1 6 lshift UART2-SR bis! ;  \ UART2-SR_FRAME    Framing Error
: UART2-SR_PARE   %1 7 lshift UART2-SR bis! ;  \ UART2-SR_PARE    Parity Error
: UART2-SR_TXEMPTY   %1 9 lshift UART2-SR bis! ;  \ UART2-SR_TXEMPTY    Transmitter Empty
: UART2-SR_CMP   %1 15 lshift UART2-SR bis! ;  \ UART2-SR_CMP    Comparison Match

\ UART2-RHR (read-only)
: UART2-RHR_RXCHR   ( %XXXXXXXX -- ) 0 lshift UART2-RHR bis! ;  \ UART2-RHR_RXCHR    Received Character

\ UART2-THR (write-only)
: UART2-THR_TXCHR   ( %XXXXXXXX -- ) 0 lshift UART2-THR bis! ;  \ UART2-THR_TXCHR    Character to be Transmitted

\ UART2-BRGR ()
: UART2-BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift UART2-BRGR bis! ;  \ UART2-BRGR_CD    Clock Divisor

\ UART2-CMPR ()
: UART2-CMPR_VAL1   ( %XXXXXXXX -- ) 0 lshift UART2-CMPR bis! ;  \ UART2-CMPR_VAL1    First Comparison Value for Received Character
: UART2-CMPR_CMPMODE   %1 12 lshift UART2-CMPR bis! ;  \ UART2-CMPR_CMPMODE    Comparison Mode
: UART2-CMPR_CMPPAR   %1 14 lshift UART2-CMPR bis! ;  \ UART2-CMPR_CMPPAR    Compare Parity
: UART2-CMPR_VAL2   ( %XXXXXXXX -- ) 16 lshift UART2-CMPR bis! ;  \ UART2-CMPR_VAL2    Second Comparison Value for Received Character

\ UART2-WPMR ()
: UART2-WPMR_WPEN   %1 0 lshift UART2-WPMR bis! ;  \ UART2-WPMR_WPEN    Write Protection Enable
: UART2-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift UART2-WPMR bis! ;  \ UART2-WPMR_WPKEY    Write Protection Key

\ UART3-CR (write-only)
: UART3-CR_RSTRX   %1 2 lshift UART3-CR bis! ;  \ UART3-CR_RSTRX    Reset Receiver
: UART3-CR_RSTTX   %1 3 lshift UART3-CR bis! ;  \ UART3-CR_RSTTX    Reset Transmitter
: UART3-CR_RXEN   %1 4 lshift UART3-CR bis! ;  \ UART3-CR_RXEN    Receiver Enable
: UART3-CR_RXDIS   %1 5 lshift UART3-CR bis! ;  \ UART3-CR_RXDIS    Receiver Disable
: UART3-CR_TXEN   %1 6 lshift UART3-CR bis! ;  \ UART3-CR_TXEN    Transmitter Enable
: UART3-CR_TXDIS   %1 7 lshift UART3-CR bis! ;  \ UART3-CR_TXDIS    Transmitter Disable
: UART3-CR_RSTSTA   %1 8 lshift UART3-CR bis! ;  \ UART3-CR_RSTSTA    Reset Status
: UART3-CR_REQCLR   %1 12 lshift UART3-CR bis! ;  \ UART3-CR_REQCLR    Request Clear

\ UART3-MR ()
: UART3-MR_FILTER   %1 4 lshift UART3-MR bis! ;  \ UART3-MR_FILTER    Receiver Digital Filter
: UART3-MR_PAR   ( %XXX -- ) 9 lshift UART3-MR bis! ;  \ UART3-MR_PAR    Parity Type
: UART3-MR_BRSRCCK   %1 12 lshift UART3-MR bis! ;  \ UART3-MR_BRSRCCK    Baud Rate Source Clock
: UART3-MR_CHMODE   ( %XX -- ) 14 lshift UART3-MR bis! ;  \ UART3-MR_CHMODE    Channel Mode

\ UART3-IER (write-only)
: UART3-IER_RXRDY   %1 0 lshift UART3-IER bis! ;  \ UART3-IER_RXRDY    Enable RXRDY Interrupt
: UART3-IER_TXRDY   %1 1 lshift UART3-IER bis! ;  \ UART3-IER_TXRDY    Enable TXRDY Interrupt
: UART3-IER_OVRE   %1 5 lshift UART3-IER bis! ;  \ UART3-IER_OVRE    Enable Overrun Error Interrupt
: UART3-IER_FRAME   %1 6 lshift UART3-IER bis! ;  \ UART3-IER_FRAME    Enable Framing Error Interrupt
: UART3-IER_PARE   %1 7 lshift UART3-IER bis! ;  \ UART3-IER_PARE    Enable Parity Error Interrupt
: UART3-IER_TXEMPTY   %1 9 lshift UART3-IER bis! ;  \ UART3-IER_TXEMPTY    Enable TXEMPTY Interrupt
: UART3-IER_CMP   %1 15 lshift UART3-IER bis! ;  \ UART3-IER_CMP    Enable Comparison Interrupt

\ UART3-IDR (write-only)
: UART3-IDR_RXRDY   %1 0 lshift UART3-IDR bis! ;  \ UART3-IDR_RXRDY    Disable RXRDY Interrupt
: UART3-IDR_TXRDY   %1 1 lshift UART3-IDR bis! ;  \ UART3-IDR_TXRDY    Disable TXRDY Interrupt
: UART3-IDR_OVRE   %1 5 lshift UART3-IDR bis! ;  \ UART3-IDR_OVRE    Disable Overrun Error Interrupt
: UART3-IDR_FRAME   %1 6 lshift UART3-IDR bis! ;  \ UART3-IDR_FRAME    Disable Framing Error Interrupt
: UART3-IDR_PARE   %1 7 lshift UART3-IDR bis! ;  \ UART3-IDR_PARE    Disable Parity Error Interrupt
: UART3-IDR_TXEMPTY   %1 9 lshift UART3-IDR bis! ;  \ UART3-IDR_TXEMPTY    Disable TXEMPTY Interrupt
: UART3-IDR_CMP   %1 15 lshift UART3-IDR bis! ;  \ UART3-IDR_CMP    Disable Comparison Interrupt

\ UART3-IMR (read-only)
: UART3-IMR_RXRDY   %1 0 lshift UART3-IMR bis! ;  \ UART3-IMR_RXRDY    Mask RXRDY Interrupt
: UART3-IMR_TXRDY   %1 1 lshift UART3-IMR bis! ;  \ UART3-IMR_TXRDY    Disable TXRDY Interrupt
: UART3-IMR_OVRE   %1 5 lshift UART3-IMR bis! ;  \ UART3-IMR_OVRE    Mask Overrun Error Interrupt
: UART3-IMR_FRAME   %1 6 lshift UART3-IMR bis! ;  \ UART3-IMR_FRAME    Mask Framing Error Interrupt
: UART3-IMR_PARE   %1 7 lshift UART3-IMR bis! ;  \ UART3-IMR_PARE    Mask Parity Error Interrupt
: UART3-IMR_TXEMPTY   %1 9 lshift UART3-IMR bis! ;  \ UART3-IMR_TXEMPTY    Mask TXEMPTY Interrupt
: UART3-IMR_CMP   %1 15 lshift UART3-IMR bis! ;  \ UART3-IMR_CMP    Mask Comparison Interrupt

\ UART3-SR (read-only)
: UART3-SR_RXRDY   %1 0 lshift UART3-SR bis! ;  \ UART3-SR_RXRDY    Receiver Ready
: UART3-SR_TXRDY   %1 1 lshift UART3-SR bis! ;  \ UART3-SR_TXRDY    Transmitter Ready
: UART3-SR_OVRE   %1 5 lshift UART3-SR bis! ;  \ UART3-SR_OVRE    Overrun Error
: UART3-SR_FRAME   %1 6 lshift UART3-SR bis! ;  \ UART3-SR_FRAME    Framing Error
: UART3-SR_PARE   %1 7 lshift UART3-SR bis! ;  \ UART3-SR_PARE    Parity Error
: UART3-SR_TXEMPTY   %1 9 lshift UART3-SR bis! ;  \ UART3-SR_TXEMPTY    Transmitter Empty
: UART3-SR_CMP   %1 15 lshift UART3-SR bis! ;  \ UART3-SR_CMP    Comparison Match

\ UART3-RHR (read-only)
: UART3-RHR_RXCHR   ( %XXXXXXXX -- ) 0 lshift UART3-RHR bis! ;  \ UART3-RHR_RXCHR    Received Character

\ UART3-THR (write-only)
: UART3-THR_TXCHR   ( %XXXXXXXX -- ) 0 lshift UART3-THR bis! ;  \ UART3-THR_TXCHR    Character to be Transmitted

\ UART3-BRGR ()
: UART3-BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift UART3-BRGR bis! ;  \ UART3-BRGR_CD    Clock Divisor

\ UART3-CMPR ()
: UART3-CMPR_VAL1   ( %XXXXXXXX -- ) 0 lshift UART3-CMPR bis! ;  \ UART3-CMPR_VAL1    First Comparison Value for Received Character
: UART3-CMPR_CMPMODE   %1 12 lshift UART3-CMPR bis! ;  \ UART3-CMPR_CMPMODE    Comparison Mode
: UART3-CMPR_CMPPAR   %1 14 lshift UART3-CMPR bis! ;  \ UART3-CMPR_CMPPAR    Compare Parity
: UART3-CMPR_VAL2   ( %XXXXXXXX -- ) 16 lshift UART3-CMPR bis! ;  \ UART3-CMPR_VAL2    Second Comparison Value for Received Character

\ UART3-WPMR ()
: UART3-WPMR_WPEN   %1 0 lshift UART3-WPMR bis! ;  \ UART3-WPMR_WPEN    Write Protection Enable
: UART3-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift UART3-WPMR bis! ;  \ UART3-WPMR_WPKEY    Write Protection Key

\ UART4-CR (write-only)
: UART4-CR_RSTRX   %1 2 lshift UART4-CR bis! ;  \ UART4-CR_RSTRX    Reset Receiver
: UART4-CR_RSTTX   %1 3 lshift UART4-CR bis! ;  \ UART4-CR_RSTTX    Reset Transmitter
: UART4-CR_RXEN   %1 4 lshift UART4-CR bis! ;  \ UART4-CR_RXEN    Receiver Enable
: UART4-CR_RXDIS   %1 5 lshift UART4-CR bis! ;  \ UART4-CR_RXDIS    Receiver Disable
: UART4-CR_TXEN   %1 6 lshift UART4-CR bis! ;  \ UART4-CR_TXEN    Transmitter Enable
: UART4-CR_TXDIS   %1 7 lshift UART4-CR bis! ;  \ UART4-CR_TXDIS    Transmitter Disable
: UART4-CR_RSTSTA   %1 8 lshift UART4-CR bis! ;  \ UART4-CR_RSTSTA    Reset Status
: UART4-CR_REQCLR   %1 12 lshift UART4-CR bis! ;  \ UART4-CR_REQCLR    Request Clear

\ UART4-MR ()
: UART4-MR_FILTER   %1 4 lshift UART4-MR bis! ;  \ UART4-MR_FILTER    Receiver Digital Filter
: UART4-MR_PAR   ( %XXX -- ) 9 lshift UART4-MR bis! ;  \ UART4-MR_PAR    Parity Type
: UART4-MR_BRSRCCK   %1 12 lshift UART4-MR bis! ;  \ UART4-MR_BRSRCCK    Baud Rate Source Clock
: UART4-MR_CHMODE   ( %XX -- ) 14 lshift UART4-MR bis! ;  \ UART4-MR_CHMODE    Channel Mode

\ UART4-IER (write-only)
: UART4-IER_RXRDY   %1 0 lshift UART4-IER bis! ;  \ UART4-IER_RXRDY    Enable RXRDY Interrupt
: UART4-IER_TXRDY   %1 1 lshift UART4-IER bis! ;  \ UART4-IER_TXRDY    Enable TXRDY Interrupt
: UART4-IER_OVRE   %1 5 lshift UART4-IER bis! ;  \ UART4-IER_OVRE    Enable Overrun Error Interrupt
: UART4-IER_FRAME   %1 6 lshift UART4-IER bis! ;  \ UART4-IER_FRAME    Enable Framing Error Interrupt
: UART4-IER_PARE   %1 7 lshift UART4-IER bis! ;  \ UART4-IER_PARE    Enable Parity Error Interrupt
: UART4-IER_TXEMPTY   %1 9 lshift UART4-IER bis! ;  \ UART4-IER_TXEMPTY    Enable TXEMPTY Interrupt
: UART4-IER_CMP   %1 15 lshift UART4-IER bis! ;  \ UART4-IER_CMP    Enable Comparison Interrupt

\ UART4-IDR (write-only)
: UART4-IDR_RXRDY   %1 0 lshift UART4-IDR bis! ;  \ UART4-IDR_RXRDY    Disable RXRDY Interrupt
: UART4-IDR_TXRDY   %1 1 lshift UART4-IDR bis! ;  \ UART4-IDR_TXRDY    Disable TXRDY Interrupt
: UART4-IDR_OVRE   %1 5 lshift UART4-IDR bis! ;  \ UART4-IDR_OVRE    Disable Overrun Error Interrupt
: UART4-IDR_FRAME   %1 6 lshift UART4-IDR bis! ;  \ UART4-IDR_FRAME    Disable Framing Error Interrupt
: UART4-IDR_PARE   %1 7 lshift UART4-IDR bis! ;  \ UART4-IDR_PARE    Disable Parity Error Interrupt
: UART4-IDR_TXEMPTY   %1 9 lshift UART4-IDR bis! ;  \ UART4-IDR_TXEMPTY    Disable TXEMPTY Interrupt
: UART4-IDR_CMP   %1 15 lshift UART4-IDR bis! ;  \ UART4-IDR_CMP    Disable Comparison Interrupt

\ UART4-IMR (read-only)
: UART4-IMR_RXRDY   %1 0 lshift UART4-IMR bis! ;  \ UART4-IMR_RXRDY    Mask RXRDY Interrupt
: UART4-IMR_TXRDY   %1 1 lshift UART4-IMR bis! ;  \ UART4-IMR_TXRDY    Disable TXRDY Interrupt
: UART4-IMR_OVRE   %1 5 lshift UART4-IMR bis! ;  \ UART4-IMR_OVRE    Mask Overrun Error Interrupt
: UART4-IMR_FRAME   %1 6 lshift UART4-IMR bis! ;  \ UART4-IMR_FRAME    Mask Framing Error Interrupt
: UART4-IMR_PARE   %1 7 lshift UART4-IMR bis! ;  \ UART4-IMR_PARE    Mask Parity Error Interrupt
: UART4-IMR_TXEMPTY   %1 9 lshift UART4-IMR bis! ;  \ UART4-IMR_TXEMPTY    Mask TXEMPTY Interrupt
: UART4-IMR_CMP   %1 15 lshift UART4-IMR bis! ;  \ UART4-IMR_CMP    Mask Comparison Interrupt

\ UART4-SR (read-only)
: UART4-SR_RXRDY   %1 0 lshift UART4-SR bis! ;  \ UART4-SR_RXRDY    Receiver Ready
: UART4-SR_TXRDY   %1 1 lshift UART4-SR bis! ;  \ UART4-SR_TXRDY    Transmitter Ready
: UART4-SR_OVRE   %1 5 lshift UART4-SR bis! ;  \ UART4-SR_OVRE    Overrun Error
: UART4-SR_FRAME   %1 6 lshift UART4-SR bis! ;  \ UART4-SR_FRAME    Framing Error
: UART4-SR_PARE   %1 7 lshift UART4-SR bis! ;  \ UART4-SR_PARE    Parity Error
: UART4-SR_TXEMPTY   %1 9 lshift UART4-SR bis! ;  \ UART4-SR_TXEMPTY    Transmitter Empty
: UART4-SR_CMP   %1 15 lshift UART4-SR bis! ;  \ UART4-SR_CMP    Comparison Match

\ UART4-RHR (read-only)
: UART4-RHR_RXCHR   ( %XXXXXXXX -- ) 0 lshift UART4-RHR bis! ;  \ UART4-RHR_RXCHR    Received Character

\ UART4-THR (write-only)
: UART4-THR_TXCHR   ( %XXXXXXXX -- ) 0 lshift UART4-THR bis! ;  \ UART4-THR_TXCHR    Character to be Transmitted

\ UART4-BRGR ()
: UART4-BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift UART4-BRGR bis! ;  \ UART4-BRGR_CD    Clock Divisor

\ UART4-CMPR ()
: UART4-CMPR_VAL1   ( %XXXXXXXX -- ) 0 lshift UART4-CMPR bis! ;  \ UART4-CMPR_VAL1    First Comparison Value for Received Character
: UART4-CMPR_CMPMODE   %1 12 lshift UART4-CMPR bis! ;  \ UART4-CMPR_CMPMODE    Comparison Mode
: UART4-CMPR_CMPPAR   %1 14 lshift UART4-CMPR bis! ;  \ UART4-CMPR_CMPPAR    Compare Parity
: UART4-CMPR_VAL2   ( %XXXXXXXX -- ) 16 lshift UART4-CMPR bis! ;  \ UART4-CMPR_VAL2    Second Comparison Value for Received Character

\ UART4-WPMR ()
: UART4-WPMR_WPEN   %1 0 lshift UART4-WPMR bis! ;  \ UART4-WPMR_WPEN    Write Protection Enable
: UART4-WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift UART4-WPMR bis! ;  \ UART4-WPMR_WPKEY    Write Protection Key

\ USART0-US_CR (write-only)
: USART0-US_CR_RSTRX   %1 2 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RSTRX    Reset Receiver
: USART0-US_CR_RSTTX   %1 3 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RSTTX    Reset Transmitter
: USART0-US_CR_RXEN   %1 4 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RXEN    Receiver Enable
: USART0-US_CR_RXDIS   %1 5 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RXDIS    Receiver Disable
: USART0-US_CR_TXEN   %1 6 lshift USART0-US_CR bis! ;  \ USART0-US_CR_TXEN    Transmitter Enable
: USART0-US_CR_TXDIS   %1 7 lshift USART0-US_CR bis! ;  \ USART0-US_CR_TXDIS    Transmitter Disable
: USART0-US_CR_RSTSTA   %1 8 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RSTSTA    Reset Status Bits
: USART0-US_CR_STTBRK   %1 9 lshift USART0-US_CR bis! ;  \ USART0-US_CR_STTBRK    Start Break
: USART0-US_CR_STPBRK   %1 10 lshift USART0-US_CR bis! ;  \ USART0-US_CR_STPBRK    Stop Break
: USART0-US_CR_STTTO   %1 11 lshift USART0-US_CR bis! ;  \ USART0-US_CR_STTTO    Clear TIMEOUT Flag and Start Time-out After Next Character Received
: USART0-US_CR_SENDA   %1 12 lshift USART0-US_CR bis! ;  \ USART0-US_CR_SENDA    Send Address
: USART0-US_CR_RSTIT   %1 13 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RSTIT    Reset Iterations
: USART0-US_CR_RSTNACK   %1 14 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RSTNACK    Reset Non Acknowledge
: USART0-US_CR_RETTO   %1 15 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RETTO    Start Time-out Immediately
: USART0-US_CR_DTREN   %1 16 lshift USART0-US_CR bis! ;  \ USART0-US_CR_DTREN    Data Terminal Ready Enable
: USART0-US_CR_DTRDIS   %1 17 lshift USART0-US_CR bis! ;  \ USART0-US_CR_DTRDIS    Data Terminal Ready Disable
: USART0-US_CR_RTSEN   %1 18 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RTSEN    Request to Send Pin Control
: USART0-US_CR_RTSDIS   %1 19 lshift USART0-US_CR bis! ;  \ USART0-US_CR_RTSDIS    Request to Send Pin Control
: USART0-US_CR_LINABT   %1 20 lshift USART0-US_CR bis! ;  \ USART0-US_CR_LINABT    Abort LIN Transmission
: USART0-US_CR_LINWKUP   %1 21 lshift USART0-US_CR bis! ;  \ USART0-US_CR_LINWKUP    Send LIN Wakeup Signal

\ USART0-US_MR ()
: USART0-US_MR_USART_MODE   ( %XXXX -- ) 0 lshift USART0-US_MR bis! ;  \ USART0-US_MR_USART_MODE    USART Mode of Operation
: USART0-US_MR_USCLKS   ( %XX -- ) 4 lshift USART0-US_MR bis! ;  \ USART0-US_MR_USCLKS    Clock Selection
: USART0-US_MR_CHRL   ( %XX -- ) 6 lshift USART0-US_MR bis! ;  \ USART0-US_MR_CHRL    Character Length
: USART0-US_MR_SYNC   %1 8 lshift USART0-US_MR bis! ;  \ USART0-US_MR_SYNC    Synchronous Mode Select
: USART0-US_MR_PAR   ( %XXX -- ) 9 lshift USART0-US_MR bis! ;  \ USART0-US_MR_PAR    Parity Type
: USART0-US_MR_NBSTOP   ( %XX -- ) 12 lshift USART0-US_MR bis! ;  \ USART0-US_MR_NBSTOP    Number of Stop Bits
: USART0-US_MR_CHMODE   ( %XX -- ) 14 lshift USART0-US_MR bis! ;  \ USART0-US_MR_CHMODE    Channel Mode
: USART0-US_MR_MSBF   %1 16 lshift USART0-US_MR bis! ;  \ USART0-US_MR_MSBF    Bit Order
: USART0-US_MR_MODE9   %1 17 lshift USART0-US_MR bis! ;  \ USART0-US_MR_MODE9    9-bit Character Length
: USART0-US_MR_CLKO   %1 18 lshift USART0-US_MR bis! ;  \ USART0-US_MR_CLKO    Clock Output Select
: USART0-US_MR_OVER   %1 19 lshift USART0-US_MR bis! ;  \ USART0-US_MR_OVER    Oversampling Mode
: USART0-US_MR_INACK   %1 20 lshift USART0-US_MR bis! ;  \ USART0-US_MR_INACK    Inhibit Non Acknowledge
: USART0-US_MR_DSNACK   %1 21 lshift USART0-US_MR bis! ;  \ USART0-US_MR_DSNACK    Disable Successive NACK
: USART0-US_MR_VAR_SYNC   %1 22 lshift USART0-US_MR bis! ;  \ USART0-US_MR_VAR_SYNC    Variable Synchronization of Command/Data Sync Start Frame Delimiter
: USART0-US_MR_INVDATA   %1 23 lshift USART0-US_MR bis! ;  \ USART0-US_MR_INVDATA    Inverted Data
: USART0-US_MR_MAX_ITERATION   ( %XXX -- ) 24 lshift USART0-US_MR bis! ;  \ USART0-US_MR_MAX_ITERATION    Maximum Number of Automatic Iteration
: USART0-US_MR_FILTER   %1 28 lshift USART0-US_MR bis! ;  \ USART0-US_MR_FILTER    Receive Line Filter
: USART0-US_MR_MAN   %1 29 lshift USART0-US_MR bis! ;  \ USART0-US_MR_MAN    Manchester Encoder/Decoder Enable
: USART0-US_MR_MODSYNC   %1 30 lshift USART0-US_MR bis! ;  \ USART0-US_MR_MODSYNC    Manchester Synchronization Mode
: USART0-US_MR_ONEBIT   %1 31 lshift USART0-US_MR bis! ;  \ USART0-US_MR_ONEBIT    Start Frame Delimiter Selector

\ USART0-US_IER (write-only)
: USART0-US_IER_RXRDY   %1 0 lshift USART0-US_IER bis! ;  \ USART0-US_IER_RXRDY    RXRDY Interrupt Enable
: USART0-US_IER_TXRDY   %1 1 lshift USART0-US_IER bis! ;  \ USART0-US_IER_TXRDY    TXRDY Interrupt Enable
: USART0-US_IER_RXBRK   %1 2 lshift USART0-US_IER bis! ;  \ USART0-US_IER_RXBRK    Receiver Break Interrupt Enable
: USART0-US_IER_OVRE   %1 5 lshift USART0-US_IER bis! ;  \ USART0-US_IER_OVRE    Overrun Error Interrupt Enable
: USART0-US_IER_FRAME   %1 6 lshift USART0-US_IER bis! ;  \ USART0-US_IER_FRAME    Framing Error Interrupt Enable
: USART0-US_IER_PARE   %1 7 lshift USART0-US_IER bis! ;  \ USART0-US_IER_PARE    Parity Error Interrupt Enable
: USART0-US_IER_TIMEOUT   %1 8 lshift USART0-US_IER bis! ;  \ USART0-US_IER_TIMEOUT    Time-out Interrupt Enable
: USART0-US_IER_TXEMPTY   %1 9 lshift USART0-US_IER bis! ;  \ USART0-US_IER_TXEMPTY    TXEMPTY Interrupt Enable
: USART0-US_IER_ITER   %1 10 lshift USART0-US_IER bis! ;  \ USART0-US_IER_ITER    Max number of Repetitions Reached Interrupt Enable
: USART0-US_IER_NACK   %1 13 lshift USART0-US_IER bis! ;  \ USART0-US_IER_NACK    Non Acknowledge Interrupt Enable
: USART0-US_IER_RIIC   %1 16 lshift USART0-US_IER bis! ;  \ USART0-US_IER_RIIC    Ring Indicator Input Change Enable
: USART0-US_IER_DSRIC   %1 17 lshift USART0-US_IER bis! ;  \ USART0-US_IER_DSRIC    Data Set Ready Input Change Enable
: USART0-US_IER_DCDIC   %1 18 lshift USART0-US_IER bis! ;  \ USART0-US_IER_DCDIC    Data Carrier Detect Input Change Interrupt Enable
: USART0-US_IER_CTSIC   %1 19 lshift USART0-US_IER bis! ;  \ USART0-US_IER_CTSIC    Clear to Send Input Change Interrupt Enable
: USART0-US_IER_MANE   %1 24 lshift USART0-US_IER bis! ;  \ USART0-US_IER_MANE    Manchester Error Interrupt Enable

\ USART0-US_IDR (write-only)
: USART0-US_IDR_RXRDY   %1 0 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_RXRDY    RXRDY Interrupt Disable
: USART0-US_IDR_TXRDY   %1 1 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_TXRDY    TXRDY Interrupt Disable
: USART0-US_IDR_RXBRK   %1 2 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_RXBRK    Receiver Break Interrupt Disable
: USART0-US_IDR_OVRE   %1 5 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_OVRE    Overrun Error Interrupt Enable
: USART0-US_IDR_FRAME   %1 6 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_FRAME    Framing Error Interrupt Disable
: USART0-US_IDR_PARE   %1 7 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_PARE    Parity Error Interrupt Disable
: USART0-US_IDR_TIMEOUT   %1 8 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_TIMEOUT    Time-out Interrupt Disable
: USART0-US_IDR_TXEMPTY   %1 9 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_TXEMPTY    TXEMPTY Interrupt Disable
: USART0-US_IDR_ITER   %1 10 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_ITER    Max Number of Repetitions Reached Interrupt Disable
: USART0-US_IDR_NACK   %1 13 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_NACK    Non Acknowledge Interrupt Disable
: USART0-US_IDR_RIIC   %1 16 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_RIIC    Ring Indicator Input Change Disable
: USART0-US_IDR_DSRIC   %1 17 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_DSRIC    Data Set Ready Input Change Disable
: USART0-US_IDR_DCDIC   %1 18 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_DCDIC    Data Carrier Detect Input Change Interrupt Disable
: USART0-US_IDR_CTSIC   %1 19 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_CTSIC    Clear to Send Input Change Interrupt Disable
: USART0-US_IDR_MANE   %1 24 lshift USART0-US_IDR bis! ;  \ USART0-US_IDR_MANE    Manchester Error Interrupt Disable

\ USART0-US_IMR (read-only)
: USART0-US_IMR_RXRDY   %1 0 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_RXRDY    RXRDY Interrupt Mask
: USART0-US_IMR_TXRDY   %1 1 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_TXRDY    TXRDY Interrupt Mask
: USART0-US_IMR_RXBRK   %1 2 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_RXBRK    Receiver Break Interrupt Mask
: USART0-US_IMR_OVRE   %1 5 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_OVRE    Overrun Error Interrupt Mask
: USART0-US_IMR_FRAME   %1 6 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_FRAME    Framing Error Interrupt Mask
: USART0-US_IMR_PARE   %1 7 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_PARE    Parity Error Interrupt Mask
: USART0-US_IMR_TIMEOUT   %1 8 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_TIMEOUT    Time-out Interrupt Mask
: USART0-US_IMR_TXEMPTY   %1 9 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_TXEMPTY    TXEMPTY Interrupt Mask
: USART0-US_IMR_ITER   %1 10 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_ITER    Max Number of Repetitions Reached Interrupt Mask
: USART0-US_IMR_NACK   %1 13 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_NACK    Non Acknowledge Interrupt Mask
: USART0-US_IMR_RIIC   %1 16 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_RIIC    Ring Indicator Input Change Mask
: USART0-US_IMR_DSRIC   %1 17 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_DSRIC    Data Set Ready Input Change Mask
: USART0-US_IMR_DCDIC   %1 18 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_DCDIC    Data Carrier Detect Input Change Interrupt Mask
: USART0-US_IMR_CTSIC   %1 19 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_CTSIC    Clear to Send Input Change Interrupt Mask
: USART0-US_IMR_MANE   %1 24 lshift USART0-US_IMR bis! ;  \ USART0-US_IMR_MANE    Manchester Error Interrupt Mask

\ USART0-US_CSR (read-only)
: USART0-US_CSR_RXRDY   %1 0 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_RXRDY    Receiver Ready cleared by reading US_RHR
: USART0-US_CSR_TXRDY   %1 1 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_TXRDY    Transmitter Ready cleared by writing US_THR
: USART0-US_CSR_RXBRK   %1 2 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_RXBRK    Break Received/End of Break cleared by writing a one to bit US_CR.RSTSTA
: USART0-US_CSR_OVRE   %1 5 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_OVRE    Overrun Error cleared by writing a one to bit US_CR.RSTSTA
: USART0-US_CSR_FRAME   %1 6 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_FRAME    Framing Error cleared by writing a one to bit US_CR.RSTSTA
: USART0-US_CSR_PARE   %1 7 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_PARE    Parity Error cleared by writing a one to bit US_CR.RSTSTA
: USART0-US_CSR_TIMEOUT   %1 8 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_TIMEOUT    Receiver Time-out cleared by writing a one to bit US_CR.STTTO
: USART0-US_CSR_TXEMPTY   %1 9 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_TXEMPTY    Transmitter Empty cleared by writing US_THR
: USART0-US_CSR_ITER   %1 10 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_ITER    Max Number of Repetitions Reached cleared by writing a one to bit US_CR.RSTIT
: USART0-US_CSR_NACK   %1 13 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_NACK    Non Acknowledge Interrupt cleared by writing a one to bit US_CR.RSTNACK
: USART0-US_CSR_RIIC   %1 16 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_RIIC    Ring Indicator Input Change Flag cleared on read
: USART0-US_CSR_DSRIC   %1 17 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_DSRIC    Data Set Ready Input Change Flag cleared on read
: USART0-US_CSR_DCDIC   %1 18 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_DCDIC    Data Carrier Detect Input Change Flag cleared on read
: USART0-US_CSR_CTSIC   %1 19 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_CTSIC    Clear to Send Input Change Flag cleared on read
: USART0-US_CSR_RI   %1 20 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_RI    Image of RI Input
: USART0-US_CSR_DSR   %1 21 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_DSR    Image of DSR Input
: USART0-US_CSR_DCD   %1 22 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_DCD    Image of DCD Input
: USART0-US_CSR_CTS   %1 23 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_CTS    Image of CTS Input
: USART0-US_CSR_MANERR   %1 24 lshift USART0-US_CSR bis! ;  \ USART0-US_CSR_MANERR    Manchester Error cleared by writing a one to the bit US_CR.RSTSTA

\ USART0-US_RHR (read-only)
: USART0-US_RHR_RXCHR   ( %XXXXXXXXX -- ) 0 lshift USART0-US_RHR bis! ;  \ USART0-US_RHR_RXCHR    Received Character
: USART0-US_RHR_RXSYNH   %1 15 lshift USART0-US_RHR bis! ;  \ USART0-US_RHR_RXSYNH    Received Sync

\ USART0-US_THR (write-only)
: USART0-US_THR_TXCHR   ( %XXXXXXXXX -- ) 0 lshift USART0-US_THR bis! ;  \ USART0-US_THR_TXCHR    Character to be Transmitted
: USART0-US_THR_TXSYNH   %1 15 lshift USART0-US_THR bis! ;  \ USART0-US_THR_TXSYNH    Sync Field to be Transmitted

\ USART0-US_BRGR ()
: USART0-US_BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART0-US_BRGR bis! ;  \ USART0-US_BRGR_CD    Clock Divider
: USART0-US_BRGR_FP   ( %XXX -- ) 16 lshift USART0-US_BRGR bis! ;  \ USART0-US_BRGR_FP    Fractional Part

\ USART0-US_RTOR ()
: USART0-US_RTOR_TO  0 lshift USART0-US_RTOR bis! ;  \ USART0-US_RTOR_TO    Time-out Value

\ USART0-US_TTGR ()
: USART0-US_TTGR_TG   ( %XXXXXXXX -- ) 0 lshift USART0-US_TTGR bis! ;  \ USART0-US_TTGR_TG    Timeguard Value

\ USART0-US_FIDI ()
: USART0-US_FIDI_FI_DI_RATIO   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART0-US_FIDI bis! ;  \ USART0-US_FIDI_FI_DI_RATIO    FI Over DI Ratio Value

\ USART0-US_NER (read-only)
: USART0-US_NER_NB_ERRORS   ( %XXXXXXXX -- ) 0 lshift USART0-US_NER bis! ;  \ USART0-US_NER_NB_ERRORS    Number of Errors

\ USART0-US_IF ()
: USART0-US_IF_IRDA_FILTER   ( %XXXXXXXX -- ) 0 lshift USART0-US_IF bis! ;  \ USART0-US_IF_IRDA_FILTER    IrDA Filter

\ USART0-US_MAN ()
: USART0-US_MAN_TX_PL   ( %XXXX -- ) 0 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_TX_PL    Transmitter Preamble Length
: USART0-US_MAN_TX_PP   ( %XX -- ) 8 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_TX_PP    Transmitter Preamble Pattern
: USART0-US_MAN_TX_MPOL   %1 12 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_TX_MPOL    Transmitter Manchester Polarity
: USART0-US_MAN_RX_PL   ( %XXXX -- ) 16 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_RX_PL    Receiver Preamble Length
: USART0-US_MAN_RX_PP   ( %XX -- ) 24 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_RX_PP    Receiver Preamble Pattern detected
: USART0-US_MAN_RX_MPOL   %1 28 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_RX_MPOL    Receiver Manchester Polarity
: USART0-US_MAN_ONE   %1 29 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_ONE    Must Be Set to 1
: USART0-US_MAN_DRIFT   %1 30 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_DRIFT    Drift Compensation
: USART0-US_MAN_RXIDLEV   %1 31 lshift USART0-US_MAN bis! ;  \ USART0-US_MAN_RXIDLEV    

\ USART0-US_LINMR ()
: USART0-US_LINMR_NACT   ( %XX -- ) 0 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_NACT    LIN Node Action
: USART0-US_LINMR_PARDIS   %1 2 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_PARDIS    Parity Disable
: USART0-US_LINMR_CHKDIS   %1 3 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_CHKDIS    Checksum Disable
: USART0-US_LINMR_CHKTYP   %1 4 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_CHKTYP    Checksum Type
: USART0-US_LINMR_DLM   %1 5 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_DLM    Data Length Mode
: USART0-US_LINMR_FSDIS   %1 6 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_FSDIS    Frame Slot Mode Disable
: USART0-US_LINMR_WKUPTYP   %1 7 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_WKUPTYP    Wakeup Signal Type
: USART0-US_LINMR_DLC   ( %XXXXXXXX -- ) 8 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_DLC    Data Length Control
: USART0-US_LINMR_PDCM   %1 16 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_PDCM    DMAC Mode
: USART0-US_LINMR_SYNCDIS   %1 17 lshift USART0-US_LINMR bis! ;  \ USART0-US_LINMR_SYNCDIS    Synchronization Disable

\ USART0-US_LINIR ()
: USART0-US_LINIR_IDCHR   ( %XXXXXXXX -- ) 0 lshift USART0-US_LINIR bis! ;  \ USART0-US_LINIR_IDCHR    Identifier Character

\ USART0-US_LINBRR (read-only)
: USART0-US_LINBRR_LINCD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART0-US_LINBRR bis! ;  \ USART0-US_LINBRR_LINCD    Clock Divider after Synchronization
: USART0-US_LINBRR_LINFP   ( %XXX -- ) 16 lshift USART0-US_LINBRR bis! ;  \ USART0-US_LINBRR_LINFP    Fractional Part after Synchronization

\ USART0-US_LONMR ()
: USART0-US_LONMR_COMMT   %1 0 lshift USART0-US_LONMR bis! ;  \ USART0-US_LONMR_COMMT    LON comm_type Parameter Value
: USART0-US_LONMR_COLDET   %1 1 lshift USART0-US_LONMR bis! ;  \ USART0-US_LONMR_COLDET    LON Collision Detection Feature
: USART0-US_LONMR_TCOL   %1 2 lshift USART0-US_LONMR bis! ;  \ USART0-US_LONMR_TCOL    Terminate Frame upon Collision Notification
: USART0-US_LONMR_CDTAIL   %1 3 lshift USART0-US_LONMR bis! ;  \ USART0-US_LONMR_CDTAIL    LON Collision Detection on Frame Tail
: USART0-US_LONMR_DMAM   %1 4 lshift USART0-US_LONMR bis! ;  \ USART0-US_LONMR_DMAM    LON DMA Mode
: USART0-US_LONMR_LCDS   %1 5 lshift USART0-US_LONMR bis! ;  \ USART0-US_LONMR_LCDS    LON Collision Detection Source
: USART0-US_LONMR_EOFS   ( %XXXXXXXX -- ) 16 lshift USART0-US_LONMR bis! ;  \ USART0-US_LONMR_EOFS    End of Frame Condition Size

\ USART0-US_LONPR ()
: USART0-US_LONPR_LONPL   ( %XXXXXXXXXXXXXX -- ) 0 lshift USART0-US_LONPR bis! ;  \ USART0-US_LONPR_LONPL    LON Preamble Length

\ USART0-US_LONDL ()
: USART0-US_LONDL_LONDL   ( %XXXXXXXX -- ) 0 lshift USART0-US_LONDL bis! ;  \ USART0-US_LONDL_LONDL    LON Data Length

\ USART0-US_LONL2HDR ()
: USART0-US_LONL2HDR_BLI   ( %XXXXXX -- ) 0 lshift USART0-US_LONL2HDR bis! ;  \ USART0-US_LONL2HDR_BLI    LON Backlog Increment
: USART0-US_LONL2HDR_ALTP   %1 6 lshift USART0-US_LONL2HDR bis! ;  \ USART0-US_LONL2HDR_ALTP    LON Alternate Path Bit
: USART0-US_LONL2HDR_PB   %1 7 lshift USART0-US_LONL2HDR bis! ;  \ USART0-US_LONL2HDR_PB    LON Priority Bit

\ USART0-US_LONBL (read-only)
: USART0-US_LONBL_LONBL   ( %XXXXXX -- ) 0 lshift USART0-US_LONBL bis! ;  \ USART0-US_LONBL_LONBL    LON Node Backlog Value

\ USART0-US_LONB1TX ()
: USART0-US_LONB1TX_BETA1TX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART0-US_LONB1TX bis! ;  \ USART0-US_LONB1TX_BETA1TX    LON Beta1 Length after Transmission

\ USART0-US_LONB1RX ()
: USART0-US_LONB1RX_BETA1RX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART0-US_LONB1RX bis! ;  \ USART0-US_LONB1RX_BETA1RX    LON Beta1 Length after Reception

\ USART0-US_LONPRIO ()
: USART0-US_LONPRIO_PSNB   ( %XXXXXXX -- ) 0 lshift USART0-US_LONPRIO bis! ;  \ USART0-US_LONPRIO_PSNB    LON Priority Slot Number
: USART0-US_LONPRIO_NPS   ( %XXXXXXX -- ) 8 lshift USART0-US_LONPRIO bis! ;  \ USART0-US_LONPRIO_NPS    LON Node Priority Slot

\ USART0-US_IDTTX ()
: USART0-US_IDTTX_IDTTX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART0-US_IDTTX bis! ;  \ USART0-US_IDTTX_IDTTX    LON Indeterminate Time after Transmission comm_type = 1 mode only

\ USART0-US_IDTRX ()
: USART0-US_IDTRX_IDTRX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART0-US_IDTRX bis! ;  \ USART0-US_IDTRX_IDTRX    LON Indeterminate Time after Reception comm_type = 1 mode only

\ USART0-US_ICDIFF ()
: USART0-US_ICDIFF_ICDIFF   ( %XXXX -- ) 0 lshift USART0-US_ICDIFF bis! ;  \ USART0-US_ICDIFF_ICDIFF    IC Differentiator Number

\ USART0-US_WPMR ()
: USART0-US_WPMR_WPEN   %1 0 lshift USART0-US_WPMR bis! ;  \ USART0-US_WPMR_WPEN    Write Protection Enable
: USART0-US_WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift USART0-US_WPMR bis! ;  \ USART0-US_WPMR_WPKEY    Write Protection Key

\ USART0-US_WPSR (read-only)
: USART0-US_WPSR_WPVS   %1 0 lshift USART0-US_WPSR bis! ;  \ USART0-US_WPSR_WPVS    Write Protection Violation Status
: USART0-US_WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift USART0-US_WPSR bis! ;  \ USART0-US_WPSR_WPVSRC    Write Protection Violation Source

\ USART1-US_CR (write-only)
: USART1-US_CR_RSTRX   %1 2 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RSTRX    Reset Receiver
: USART1-US_CR_RSTTX   %1 3 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RSTTX    Reset Transmitter
: USART1-US_CR_RXEN   %1 4 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RXEN    Receiver Enable
: USART1-US_CR_RXDIS   %1 5 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RXDIS    Receiver Disable
: USART1-US_CR_TXEN   %1 6 lshift USART1-US_CR bis! ;  \ USART1-US_CR_TXEN    Transmitter Enable
: USART1-US_CR_TXDIS   %1 7 lshift USART1-US_CR bis! ;  \ USART1-US_CR_TXDIS    Transmitter Disable
: USART1-US_CR_RSTSTA   %1 8 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RSTSTA    Reset Status Bits
: USART1-US_CR_STTBRK   %1 9 lshift USART1-US_CR bis! ;  \ USART1-US_CR_STTBRK    Start Break
: USART1-US_CR_STPBRK   %1 10 lshift USART1-US_CR bis! ;  \ USART1-US_CR_STPBRK    Stop Break
: USART1-US_CR_STTTO   %1 11 lshift USART1-US_CR bis! ;  \ USART1-US_CR_STTTO    Clear TIMEOUT Flag and Start Time-out After Next Character Received
: USART1-US_CR_SENDA   %1 12 lshift USART1-US_CR bis! ;  \ USART1-US_CR_SENDA    Send Address
: USART1-US_CR_RSTIT   %1 13 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RSTIT    Reset Iterations
: USART1-US_CR_RSTNACK   %1 14 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RSTNACK    Reset Non Acknowledge
: USART1-US_CR_RETTO   %1 15 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RETTO    Start Time-out Immediately
: USART1-US_CR_DTREN   %1 16 lshift USART1-US_CR bis! ;  \ USART1-US_CR_DTREN    Data Terminal Ready Enable
: USART1-US_CR_DTRDIS   %1 17 lshift USART1-US_CR bis! ;  \ USART1-US_CR_DTRDIS    Data Terminal Ready Disable
: USART1-US_CR_RTSEN   %1 18 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RTSEN    Request to Send Pin Control
: USART1-US_CR_RTSDIS   %1 19 lshift USART1-US_CR bis! ;  \ USART1-US_CR_RTSDIS    Request to Send Pin Control
: USART1-US_CR_LINABT   %1 20 lshift USART1-US_CR bis! ;  \ USART1-US_CR_LINABT    Abort LIN Transmission
: USART1-US_CR_LINWKUP   %1 21 lshift USART1-US_CR bis! ;  \ USART1-US_CR_LINWKUP    Send LIN Wakeup Signal

\ USART1-US_MR ()
: USART1-US_MR_USART_MODE   ( %XXXX -- ) 0 lshift USART1-US_MR bis! ;  \ USART1-US_MR_USART_MODE    USART Mode of Operation
: USART1-US_MR_USCLKS   ( %XX -- ) 4 lshift USART1-US_MR bis! ;  \ USART1-US_MR_USCLKS    Clock Selection
: USART1-US_MR_CHRL   ( %XX -- ) 6 lshift USART1-US_MR bis! ;  \ USART1-US_MR_CHRL    Character Length
: USART1-US_MR_SYNC   %1 8 lshift USART1-US_MR bis! ;  \ USART1-US_MR_SYNC    Synchronous Mode Select
: USART1-US_MR_PAR   ( %XXX -- ) 9 lshift USART1-US_MR bis! ;  \ USART1-US_MR_PAR    Parity Type
: USART1-US_MR_NBSTOP   ( %XX -- ) 12 lshift USART1-US_MR bis! ;  \ USART1-US_MR_NBSTOP    Number of Stop Bits
: USART1-US_MR_CHMODE   ( %XX -- ) 14 lshift USART1-US_MR bis! ;  \ USART1-US_MR_CHMODE    Channel Mode
: USART1-US_MR_MSBF   %1 16 lshift USART1-US_MR bis! ;  \ USART1-US_MR_MSBF    Bit Order
: USART1-US_MR_MODE9   %1 17 lshift USART1-US_MR bis! ;  \ USART1-US_MR_MODE9    9-bit Character Length
: USART1-US_MR_CLKO   %1 18 lshift USART1-US_MR bis! ;  \ USART1-US_MR_CLKO    Clock Output Select
: USART1-US_MR_OVER   %1 19 lshift USART1-US_MR bis! ;  \ USART1-US_MR_OVER    Oversampling Mode
: USART1-US_MR_INACK   %1 20 lshift USART1-US_MR bis! ;  \ USART1-US_MR_INACK    Inhibit Non Acknowledge
: USART1-US_MR_DSNACK   %1 21 lshift USART1-US_MR bis! ;  \ USART1-US_MR_DSNACK    Disable Successive NACK
: USART1-US_MR_VAR_SYNC   %1 22 lshift USART1-US_MR bis! ;  \ USART1-US_MR_VAR_SYNC    Variable Synchronization of Command/Data Sync Start Frame Delimiter
: USART1-US_MR_INVDATA   %1 23 lshift USART1-US_MR bis! ;  \ USART1-US_MR_INVDATA    Inverted Data
: USART1-US_MR_MAX_ITERATION   ( %XXX -- ) 24 lshift USART1-US_MR bis! ;  \ USART1-US_MR_MAX_ITERATION    Maximum Number of Automatic Iteration
: USART1-US_MR_FILTER   %1 28 lshift USART1-US_MR bis! ;  \ USART1-US_MR_FILTER    Receive Line Filter
: USART1-US_MR_MAN   %1 29 lshift USART1-US_MR bis! ;  \ USART1-US_MR_MAN    Manchester Encoder/Decoder Enable
: USART1-US_MR_MODSYNC   %1 30 lshift USART1-US_MR bis! ;  \ USART1-US_MR_MODSYNC    Manchester Synchronization Mode
: USART1-US_MR_ONEBIT   %1 31 lshift USART1-US_MR bis! ;  \ USART1-US_MR_ONEBIT    Start Frame Delimiter Selector

\ USART1-US_IER (write-only)
: USART1-US_IER_RXRDY   %1 0 lshift USART1-US_IER bis! ;  \ USART1-US_IER_RXRDY    RXRDY Interrupt Enable
: USART1-US_IER_TXRDY   %1 1 lshift USART1-US_IER bis! ;  \ USART1-US_IER_TXRDY    TXRDY Interrupt Enable
: USART1-US_IER_RXBRK   %1 2 lshift USART1-US_IER bis! ;  \ USART1-US_IER_RXBRK    Receiver Break Interrupt Enable
: USART1-US_IER_OVRE   %1 5 lshift USART1-US_IER bis! ;  \ USART1-US_IER_OVRE    Overrun Error Interrupt Enable
: USART1-US_IER_FRAME   %1 6 lshift USART1-US_IER bis! ;  \ USART1-US_IER_FRAME    Framing Error Interrupt Enable
: USART1-US_IER_PARE   %1 7 lshift USART1-US_IER bis! ;  \ USART1-US_IER_PARE    Parity Error Interrupt Enable
: USART1-US_IER_TIMEOUT   %1 8 lshift USART1-US_IER bis! ;  \ USART1-US_IER_TIMEOUT    Time-out Interrupt Enable
: USART1-US_IER_TXEMPTY   %1 9 lshift USART1-US_IER bis! ;  \ USART1-US_IER_TXEMPTY    TXEMPTY Interrupt Enable
: USART1-US_IER_ITER   %1 10 lshift USART1-US_IER bis! ;  \ USART1-US_IER_ITER    Max number of Repetitions Reached Interrupt Enable
: USART1-US_IER_NACK   %1 13 lshift USART1-US_IER bis! ;  \ USART1-US_IER_NACK    Non Acknowledge Interrupt Enable
: USART1-US_IER_RIIC   %1 16 lshift USART1-US_IER bis! ;  \ USART1-US_IER_RIIC    Ring Indicator Input Change Enable
: USART1-US_IER_DSRIC   %1 17 lshift USART1-US_IER bis! ;  \ USART1-US_IER_DSRIC    Data Set Ready Input Change Enable
: USART1-US_IER_DCDIC   %1 18 lshift USART1-US_IER bis! ;  \ USART1-US_IER_DCDIC    Data Carrier Detect Input Change Interrupt Enable
: USART1-US_IER_CTSIC   %1 19 lshift USART1-US_IER bis! ;  \ USART1-US_IER_CTSIC    Clear to Send Input Change Interrupt Enable
: USART1-US_IER_MANE   %1 24 lshift USART1-US_IER bis! ;  \ USART1-US_IER_MANE    Manchester Error Interrupt Enable

\ USART1-US_IDR (write-only)
: USART1-US_IDR_RXRDY   %1 0 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_RXRDY    RXRDY Interrupt Disable
: USART1-US_IDR_TXRDY   %1 1 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_TXRDY    TXRDY Interrupt Disable
: USART1-US_IDR_RXBRK   %1 2 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_RXBRK    Receiver Break Interrupt Disable
: USART1-US_IDR_OVRE   %1 5 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_OVRE    Overrun Error Interrupt Enable
: USART1-US_IDR_FRAME   %1 6 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_FRAME    Framing Error Interrupt Disable
: USART1-US_IDR_PARE   %1 7 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_PARE    Parity Error Interrupt Disable
: USART1-US_IDR_TIMEOUT   %1 8 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_TIMEOUT    Time-out Interrupt Disable
: USART1-US_IDR_TXEMPTY   %1 9 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_TXEMPTY    TXEMPTY Interrupt Disable
: USART1-US_IDR_ITER   %1 10 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_ITER    Max Number of Repetitions Reached Interrupt Disable
: USART1-US_IDR_NACK   %1 13 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_NACK    Non Acknowledge Interrupt Disable
: USART1-US_IDR_RIIC   %1 16 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_RIIC    Ring Indicator Input Change Disable
: USART1-US_IDR_DSRIC   %1 17 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_DSRIC    Data Set Ready Input Change Disable
: USART1-US_IDR_DCDIC   %1 18 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_DCDIC    Data Carrier Detect Input Change Interrupt Disable
: USART1-US_IDR_CTSIC   %1 19 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_CTSIC    Clear to Send Input Change Interrupt Disable
: USART1-US_IDR_MANE   %1 24 lshift USART1-US_IDR bis! ;  \ USART1-US_IDR_MANE    Manchester Error Interrupt Disable

\ USART1-US_IMR (read-only)
: USART1-US_IMR_RXRDY   %1 0 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_RXRDY    RXRDY Interrupt Mask
: USART1-US_IMR_TXRDY   %1 1 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_TXRDY    TXRDY Interrupt Mask
: USART1-US_IMR_RXBRK   %1 2 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_RXBRK    Receiver Break Interrupt Mask
: USART1-US_IMR_OVRE   %1 5 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_OVRE    Overrun Error Interrupt Mask
: USART1-US_IMR_FRAME   %1 6 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_FRAME    Framing Error Interrupt Mask
: USART1-US_IMR_PARE   %1 7 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_PARE    Parity Error Interrupt Mask
: USART1-US_IMR_TIMEOUT   %1 8 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_TIMEOUT    Time-out Interrupt Mask
: USART1-US_IMR_TXEMPTY   %1 9 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_TXEMPTY    TXEMPTY Interrupt Mask
: USART1-US_IMR_ITER   %1 10 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_ITER    Max Number of Repetitions Reached Interrupt Mask
: USART1-US_IMR_NACK   %1 13 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_NACK    Non Acknowledge Interrupt Mask
: USART1-US_IMR_RIIC   %1 16 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_RIIC    Ring Indicator Input Change Mask
: USART1-US_IMR_DSRIC   %1 17 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_DSRIC    Data Set Ready Input Change Mask
: USART1-US_IMR_DCDIC   %1 18 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_DCDIC    Data Carrier Detect Input Change Interrupt Mask
: USART1-US_IMR_CTSIC   %1 19 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_CTSIC    Clear to Send Input Change Interrupt Mask
: USART1-US_IMR_MANE   %1 24 lshift USART1-US_IMR bis! ;  \ USART1-US_IMR_MANE    Manchester Error Interrupt Mask

\ USART1-US_CSR (read-only)
: USART1-US_CSR_RXRDY   %1 0 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_RXRDY    Receiver Ready cleared by reading US_RHR
: USART1-US_CSR_TXRDY   %1 1 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_TXRDY    Transmitter Ready cleared by writing US_THR
: USART1-US_CSR_RXBRK   %1 2 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_RXBRK    Break Received/End of Break cleared by writing a one to bit US_CR.RSTSTA
: USART1-US_CSR_OVRE   %1 5 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_OVRE    Overrun Error cleared by writing a one to bit US_CR.RSTSTA
: USART1-US_CSR_FRAME   %1 6 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_FRAME    Framing Error cleared by writing a one to bit US_CR.RSTSTA
: USART1-US_CSR_PARE   %1 7 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_PARE    Parity Error cleared by writing a one to bit US_CR.RSTSTA
: USART1-US_CSR_TIMEOUT   %1 8 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_TIMEOUT    Receiver Time-out cleared by writing a one to bit US_CR.STTTO
: USART1-US_CSR_TXEMPTY   %1 9 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_TXEMPTY    Transmitter Empty cleared by writing US_THR
: USART1-US_CSR_ITER   %1 10 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_ITER    Max Number of Repetitions Reached cleared by writing a one to bit US_CR.RSTIT
: USART1-US_CSR_NACK   %1 13 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_NACK    Non Acknowledge Interrupt cleared by writing a one to bit US_CR.RSTNACK
: USART1-US_CSR_RIIC   %1 16 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_RIIC    Ring Indicator Input Change Flag cleared on read
: USART1-US_CSR_DSRIC   %1 17 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_DSRIC    Data Set Ready Input Change Flag cleared on read
: USART1-US_CSR_DCDIC   %1 18 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_DCDIC    Data Carrier Detect Input Change Flag cleared on read
: USART1-US_CSR_CTSIC   %1 19 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_CTSIC    Clear to Send Input Change Flag cleared on read
: USART1-US_CSR_RI   %1 20 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_RI    Image of RI Input
: USART1-US_CSR_DSR   %1 21 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_DSR    Image of DSR Input
: USART1-US_CSR_DCD   %1 22 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_DCD    Image of DCD Input
: USART1-US_CSR_CTS   %1 23 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_CTS    Image of CTS Input
: USART1-US_CSR_MANERR   %1 24 lshift USART1-US_CSR bis! ;  \ USART1-US_CSR_MANERR    Manchester Error cleared by writing a one to the bit US_CR.RSTSTA

\ USART1-US_RHR (read-only)
: USART1-US_RHR_RXCHR   ( %XXXXXXXXX -- ) 0 lshift USART1-US_RHR bis! ;  \ USART1-US_RHR_RXCHR    Received Character
: USART1-US_RHR_RXSYNH   %1 15 lshift USART1-US_RHR bis! ;  \ USART1-US_RHR_RXSYNH    Received Sync

\ USART1-US_THR (write-only)
: USART1-US_THR_TXCHR   ( %XXXXXXXXX -- ) 0 lshift USART1-US_THR bis! ;  \ USART1-US_THR_TXCHR    Character to be Transmitted
: USART1-US_THR_TXSYNH   %1 15 lshift USART1-US_THR bis! ;  \ USART1-US_THR_TXSYNH    Sync Field to be Transmitted

\ USART1-US_BRGR ()
: USART1-US_BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART1-US_BRGR bis! ;  \ USART1-US_BRGR_CD    Clock Divider
: USART1-US_BRGR_FP   ( %XXX -- ) 16 lshift USART1-US_BRGR bis! ;  \ USART1-US_BRGR_FP    Fractional Part

\ USART1-US_RTOR ()
: USART1-US_RTOR_TO  0 lshift USART1-US_RTOR bis! ;  \ USART1-US_RTOR_TO    Time-out Value

\ USART1-US_TTGR ()
: USART1-US_TTGR_TG   ( %XXXXXXXX -- ) 0 lshift USART1-US_TTGR bis! ;  \ USART1-US_TTGR_TG    Timeguard Value

\ USART1-US_FIDI ()
: USART1-US_FIDI_FI_DI_RATIO   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART1-US_FIDI bis! ;  \ USART1-US_FIDI_FI_DI_RATIO    FI Over DI Ratio Value

\ USART1-US_NER (read-only)
: USART1-US_NER_NB_ERRORS   ( %XXXXXXXX -- ) 0 lshift USART1-US_NER bis! ;  \ USART1-US_NER_NB_ERRORS    Number of Errors

\ USART1-US_IF ()
: USART1-US_IF_IRDA_FILTER   ( %XXXXXXXX -- ) 0 lshift USART1-US_IF bis! ;  \ USART1-US_IF_IRDA_FILTER    IrDA Filter

\ USART1-US_MAN ()
: USART1-US_MAN_TX_PL   ( %XXXX -- ) 0 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_TX_PL    Transmitter Preamble Length
: USART1-US_MAN_TX_PP   ( %XX -- ) 8 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_TX_PP    Transmitter Preamble Pattern
: USART1-US_MAN_TX_MPOL   %1 12 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_TX_MPOL    Transmitter Manchester Polarity
: USART1-US_MAN_RX_PL   ( %XXXX -- ) 16 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_RX_PL    Receiver Preamble Length
: USART1-US_MAN_RX_PP   ( %XX -- ) 24 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_RX_PP    Receiver Preamble Pattern detected
: USART1-US_MAN_RX_MPOL   %1 28 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_RX_MPOL    Receiver Manchester Polarity
: USART1-US_MAN_ONE   %1 29 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_ONE    Must Be Set to 1
: USART1-US_MAN_DRIFT   %1 30 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_DRIFT    Drift Compensation
: USART1-US_MAN_RXIDLEV   %1 31 lshift USART1-US_MAN bis! ;  \ USART1-US_MAN_RXIDLEV    

\ USART1-US_LINMR ()
: USART1-US_LINMR_NACT   ( %XX -- ) 0 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_NACT    LIN Node Action
: USART1-US_LINMR_PARDIS   %1 2 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_PARDIS    Parity Disable
: USART1-US_LINMR_CHKDIS   %1 3 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_CHKDIS    Checksum Disable
: USART1-US_LINMR_CHKTYP   %1 4 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_CHKTYP    Checksum Type
: USART1-US_LINMR_DLM   %1 5 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_DLM    Data Length Mode
: USART1-US_LINMR_FSDIS   %1 6 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_FSDIS    Frame Slot Mode Disable
: USART1-US_LINMR_WKUPTYP   %1 7 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_WKUPTYP    Wakeup Signal Type
: USART1-US_LINMR_DLC   ( %XXXXXXXX -- ) 8 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_DLC    Data Length Control
: USART1-US_LINMR_PDCM   %1 16 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_PDCM    DMAC Mode
: USART1-US_LINMR_SYNCDIS   %1 17 lshift USART1-US_LINMR bis! ;  \ USART1-US_LINMR_SYNCDIS    Synchronization Disable

\ USART1-US_LINIR ()
: USART1-US_LINIR_IDCHR   ( %XXXXXXXX -- ) 0 lshift USART1-US_LINIR bis! ;  \ USART1-US_LINIR_IDCHR    Identifier Character

\ USART1-US_LINBRR (read-only)
: USART1-US_LINBRR_LINCD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART1-US_LINBRR bis! ;  \ USART1-US_LINBRR_LINCD    Clock Divider after Synchronization
: USART1-US_LINBRR_LINFP   ( %XXX -- ) 16 lshift USART1-US_LINBRR bis! ;  \ USART1-US_LINBRR_LINFP    Fractional Part after Synchronization

\ USART1-US_LONMR ()
: USART1-US_LONMR_COMMT   %1 0 lshift USART1-US_LONMR bis! ;  \ USART1-US_LONMR_COMMT    LON comm_type Parameter Value
: USART1-US_LONMR_COLDET   %1 1 lshift USART1-US_LONMR bis! ;  \ USART1-US_LONMR_COLDET    LON Collision Detection Feature
: USART1-US_LONMR_TCOL   %1 2 lshift USART1-US_LONMR bis! ;  \ USART1-US_LONMR_TCOL    Terminate Frame upon Collision Notification
: USART1-US_LONMR_CDTAIL   %1 3 lshift USART1-US_LONMR bis! ;  \ USART1-US_LONMR_CDTAIL    LON Collision Detection on Frame Tail
: USART1-US_LONMR_DMAM   %1 4 lshift USART1-US_LONMR bis! ;  \ USART1-US_LONMR_DMAM    LON DMA Mode
: USART1-US_LONMR_LCDS   %1 5 lshift USART1-US_LONMR bis! ;  \ USART1-US_LONMR_LCDS    LON Collision Detection Source
: USART1-US_LONMR_EOFS   ( %XXXXXXXX -- ) 16 lshift USART1-US_LONMR bis! ;  \ USART1-US_LONMR_EOFS    End of Frame Condition Size

\ USART1-US_LONPR ()
: USART1-US_LONPR_LONPL   ( %XXXXXXXXXXXXXX -- ) 0 lshift USART1-US_LONPR bis! ;  \ USART1-US_LONPR_LONPL    LON Preamble Length

\ USART1-US_LONDL ()
: USART1-US_LONDL_LONDL   ( %XXXXXXXX -- ) 0 lshift USART1-US_LONDL bis! ;  \ USART1-US_LONDL_LONDL    LON Data Length

\ USART1-US_LONL2HDR ()
: USART1-US_LONL2HDR_BLI   ( %XXXXXX -- ) 0 lshift USART1-US_LONL2HDR bis! ;  \ USART1-US_LONL2HDR_BLI    LON Backlog Increment
: USART1-US_LONL2HDR_ALTP   %1 6 lshift USART1-US_LONL2HDR bis! ;  \ USART1-US_LONL2HDR_ALTP    LON Alternate Path Bit
: USART1-US_LONL2HDR_PB   %1 7 lshift USART1-US_LONL2HDR bis! ;  \ USART1-US_LONL2HDR_PB    LON Priority Bit

\ USART1-US_LONBL (read-only)
: USART1-US_LONBL_LONBL   ( %XXXXXX -- ) 0 lshift USART1-US_LONBL bis! ;  \ USART1-US_LONBL_LONBL    LON Node Backlog Value

\ USART1-US_LONB1TX ()
: USART1-US_LONB1TX_BETA1TX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART1-US_LONB1TX bis! ;  \ USART1-US_LONB1TX_BETA1TX    LON Beta1 Length after Transmission

\ USART1-US_LONB1RX ()
: USART1-US_LONB1RX_BETA1RX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART1-US_LONB1RX bis! ;  \ USART1-US_LONB1RX_BETA1RX    LON Beta1 Length after Reception

\ USART1-US_LONPRIO ()
: USART1-US_LONPRIO_PSNB   ( %XXXXXXX -- ) 0 lshift USART1-US_LONPRIO bis! ;  \ USART1-US_LONPRIO_PSNB    LON Priority Slot Number
: USART1-US_LONPRIO_NPS   ( %XXXXXXX -- ) 8 lshift USART1-US_LONPRIO bis! ;  \ USART1-US_LONPRIO_NPS    LON Node Priority Slot

\ USART1-US_IDTTX ()
: USART1-US_IDTTX_IDTTX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART1-US_IDTTX bis! ;  \ USART1-US_IDTTX_IDTTX    LON Indeterminate Time after Transmission comm_type = 1 mode only

\ USART1-US_IDTRX ()
: USART1-US_IDTRX_IDTRX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART1-US_IDTRX bis! ;  \ USART1-US_IDTRX_IDTRX    LON Indeterminate Time after Reception comm_type = 1 mode only

\ USART1-US_ICDIFF ()
: USART1-US_ICDIFF_ICDIFF   ( %XXXX -- ) 0 lshift USART1-US_ICDIFF bis! ;  \ USART1-US_ICDIFF_ICDIFF    IC Differentiator Number

\ USART1-US_WPMR ()
: USART1-US_WPMR_WPEN   %1 0 lshift USART1-US_WPMR bis! ;  \ USART1-US_WPMR_WPEN    Write Protection Enable
: USART1-US_WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift USART1-US_WPMR bis! ;  \ USART1-US_WPMR_WPKEY    Write Protection Key

\ USART1-US_WPSR (read-only)
: USART1-US_WPSR_WPVS   %1 0 lshift USART1-US_WPSR bis! ;  \ USART1-US_WPSR_WPVS    Write Protection Violation Status
: USART1-US_WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift USART1-US_WPSR bis! ;  \ USART1-US_WPSR_WPVSRC    Write Protection Violation Source

\ USART2-US_CR (write-only)
: USART2-US_CR_RSTRX   %1 2 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RSTRX    Reset Receiver
: USART2-US_CR_RSTTX   %1 3 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RSTTX    Reset Transmitter
: USART2-US_CR_RXEN   %1 4 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RXEN    Receiver Enable
: USART2-US_CR_RXDIS   %1 5 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RXDIS    Receiver Disable
: USART2-US_CR_TXEN   %1 6 lshift USART2-US_CR bis! ;  \ USART2-US_CR_TXEN    Transmitter Enable
: USART2-US_CR_TXDIS   %1 7 lshift USART2-US_CR bis! ;  \ USART2-US_CR_TXDIS    Transmitter Disable
: USART2-US_CR_RSTSTA   %1 8 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RSTSTA    Reset Status Bits
: USART2-US_CR_STTBRK   %1 9 lshift USART2-US_CR bis! ;  \ USART2-US_CR_STTBRK    Start Break
: USART2-US_CR_STPBRK   %1 10 lshift USART2-US_CR bis! ;  \ USART2-US_CR_STPBRK    Stop Break
: USART2-US_CR_STTTO   %1 11 lshift USART2-US_CR bis! ;  \ USART2-US_CR_STTTO    Clear TIMEOUT Flag and Start Time-out After Next Character Received
: USART2-US_CR_SENDA   %1 12 lshift USART2-US_CR bis! ;  \ USART2-US_CR_SENDA    Send Address
: USART2-US_CR_RSTIT   %1 13 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RSTIT    Reset Iterations
: USART2-US_CR_RSTNACK   %1 14 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RSTNACK    Reset Non Acknowledge
: USART2-US_CR_RETTO   %1 15 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RETTO    Start Time-out Immediately
: USART2-US_CR_DTREN   %1 16 lshift USART2-US_CR bis! ;  \ USART2-US_CR_DTREN    Data Terminal Ready Enable
: USART2-US_CR_DTRDIS   %1 17 lshift USART2-US_CR bis! ;  \ USART2-US_CR_DTRDIS    Data Terminal Ready Disable
: USART2-US_CR_RTSEN   %1 18 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RTSEN    Request to Send Pin Control
: USART2-US_CR_RTSDIS   %1 19 lshift USART2-US_CR bis! ;  \ USART2-US_CR_RTSDIS    Request to Send Pin Control
: USART2-US_CR_LINABT   %1 20 lshift USART2-US_CR bis! ;  \ USART2-US_CR_LINABT    Abort LIN Transmission
: USART2-US_CR_LINWKUP   %1 21 lshift USART2-US_CR bis! ;  \ USART2-US_CR_LINWKUP    Send LIN Wakeup Signal

\ USART2-US_MR ()
: USART2-US_MR_USART_MODE   ( %XXXX -- ) 0 lshift USART2-US_MR bis! ;  \ USART2-US_MR_USART_MODE    USART Mode of Operation
: USART2-US_MR_USCLKS   ( %XX -- ) 4 lshift USART2-US_MR bis! ;  \ USART2-US_MR_USCLKS    Clock Selection
: USART2-US_MR_CHRL   ( %XX -- ) 6 lshift USART2-US_MR bis! ;  \ USART2-US_MR_CHRL    Character Length
: USART2-US_MR_SYNC   %1 8 lshift USART2-US_MR bis! ;  \ USART2-US_MR_SYNC    Synchronous Mode Select
: USART2-US_MR_PAR   ( %XXX -- ) 9 lshift USART2-US_MR bis! ;  \ USART2-US_MR_PAR    Parity Type
: USART2-US_MR_NBSTOP   ( %XX -- ) 12 lshift USART2-US_MR bis! ;  \ USART2-US_MR_NBSTOP    Number of Stop Bits
: USART2-US_MR_CHMODE   ( %XX -- ) 14 lshift USART2-US_MR bis! ;  \ USART2-US_MR_CHMODE    Channel Mode
: USART2-US_MR_MSBF   %1 16 lshift USART2-US_MR bis! ;  \ USART2-US_MR_MSBF    Bit Order
: USART2-US_MR_MODE9   %1 17 lshift USART2-US_MR bis! ;  \ USART2-US_MR_MODE9    9-bit Character Length
: USART2-US_MR_CLKO   %1 18 lshift USART2-US_MR bis! ;  \ USART2-US_MR_CLKO    Clock Output Select
: USART2-US_MR_OVER   %1 19 lshift USART2-US_MR bis! ;  \ USART2-US_MR_OVER    Oversampling Mode
: USART2-US_MR_INACK   %1 20 lshift USART2-US_MR bis! ;  \ USART2-US_MR_INACK    Inhibit Non Acknowledge
: USART2-US_MR_DSNACK   %1 21 lshift USART2-US_MR bis! ;  \ USART2-US_MR_DSNACK    Disable Successive NACK
: USART2-US_MR_VAR_SYNC   %1 22 lshift USART2-US_MR bis! ;  \ USART2-US_MR_VAR_SYNC    Variable Synchronization of Command/Data Sync Start Frame Delimiter
: USART2-US_MR_INVDATA   %1 23 lshift USART2-US_MR bis! ;  \ USART2-US_MR_INVDATA    Inverted Data
: USART2-US_MR_MAX_ITERATION   ( %XXX -- ) 24 lshift USART2-US_MR bis! ;  \ USART2-US_MR_MAX_ITERATION    Maximum Number of Automatic Iteration
: USART2-US_MR_FILTER   %1 28 lshift USART2-US_MR bis! ;  \ USART2-US_MR_FILTER    Receive Line Filter
: USART2-US_MR_MAN   %1 29 lshift USART2-US_MR bis! ;  \ USART2-US_MR_MAN    Manchester Encoder/Decoder Enable
: USART2-US_MR_MODSYNC   %1 30 lshift USART2-US_MR bis! ;  \ USART2-US_MR_MODSYNC    Manchester Synchronization Mode
: USART2-US_MR_ONEBIT   %1 31 lshift USART2-US_MR bis! ;  \ USART2-US_MR_ONEBIT    Start Frame Delimiter Selector

\ USART2-US_IER (write-only)
: USART2-US_IER_RXRDY   %1 0 lshift USART2-US_IER bis! ;  \ USART2-US_IER_RXRDY    RXRDY Interrupt Enable
: USART2-US_IER_TXRDY   %1 1 lshift USART2-US_IER bis! ;  \ USART2-US_IER_TXRDY    TXRDY Interrupt Enable
: USART2-US_IER_RXBRK   %1 2 lshift USART2-US_IER bis! ;  \ USART2-US_IER_RXBRK    Receiver Break Interrupt Enable
: USART2-US_IER_OVRE   %1 5 lshift USART2-US_IER bis! ;  \ USART2-US_IER_OVRE    Overrun Error Interrupt Enable
: USART2-US_IER_FRAME   %1 6 lshift USART2-US_IER bis! ;  \ USART2-US_IER_FRAME    Framing Error Interrupt Enable
: USART2-US_IER_PARE   %1 7 lshift USART2-US_IER bis! ;  \ USART2-US_IER_PARE    Parity Error Interrupt Enable
: USART2-US_IER_TIMEOUT   %1 8 lshift USART2-US_IER bis! ;  \ USART2-US_IER_TIMEOUT    Time-out Interrupt Enable
: USART2-US_IER_TXEMPTY   %1 9 lshift USART2-US_IER bis! ;  \ USART2-US_IER_TXEMPTY    TXEMPTY Interrupt Enable
: USART2-US_IER_ITER   %1 10 lshift USART2-US_IER bis! ;  \ USART2-US_IER_ITER    Max number of Repetitions Reached Interrupt Enable
: USART2-US_IER_NACK   %1 13 lshift USART2-US_IER bis! ;  \ USART2-US_IER_NACK    Non Acknowledge Interrupt Enable
: USART2-US_IER_RIIC   %1 16 lshift USART2-US_IER bis! ;  \ USART2-US_IER_RIIC    Ring Indicator Input Change Enable
: USART2-US_IER_DSRIC   %1 17 lshift USART2-US_IER bis! ;  \ USART2-US_IER_DSRIC    Data Set Ready Input Change Enable
: USART2-US_IER_DCDIC   %1 18 lshift USART2-US_IER bis! ;  \ USART2-US_IER_DCDIC    Data Carrier Detect Input Change Interrupt Enable
: USART2-US_IER_CTSIC   %1 19 lshift USART2-US_IER bis! ;  \ USART2-US_IER_CTSIC    Clear to Send Input Change Interrupt Enable
: USART2-US_IER_MANE   %1 24 lshift USART2-US_IER bis! ;  \ USART2-US_IER_MANE    Manchester Error Interrupt Enable

\ USART2-US_IDR (write-only)
: USART2-US_IDR_RXRDY   %1 0 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_RXRDY    RXRDY Interrupt Disable
: USART2-US_IDR_TXRDY   %1 1 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_TXRDY    TXRDY Interrupt Disable
: USART2-US_IDR_RXBRK   %1 2 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_RXBRK    Receiver Break Interrupt Disable
: USART2-US_IDR_OVRE   %1 5 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_OVRE    Overrun Error Interrupt Enable
: USART2-US_IDR_FRAME   %1 6 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_FRAME    Framing Error Interrupt Disable
: USART2-US_IDR_PARE   %1 7 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_PARE    Parity Error Interrupt Disable
: USART2-US_IDR_TIMEOUT   %1 8 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_TIMEOUT    Time-out Interrupt Disable
: USART2-US_IDR_TXEMPTY   %1 9 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_TXEMPTY    TXEMPTY Interrupt Disable
: USART2-US_IDR_ITER   %1 10 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_ITER    Max Number of Repetitions Reached Interrupt Disable
: USART2-US_IDR_NACK   %1 13 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_NACK    Non Acknowledge Interrupt Disable
: USART2-US_IDR_RIIC   %1 16 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_RIIC    Ring Indicator Input Change Disable
: USART2-US_IDR_DSRIC   %1 17 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_DSRIC    Data Set Ready Input Change Disable
: USART2-US_IDR_DCDIC   %1 18 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_DCDIC    Data Carrier Detect Input Change Interrupt Disable
: USART2-US_IDR_CTSIC   %1 19 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_CTSIC    Clear to Send Input Change Interrupt Disable
: USART2-US_IDR_MANE   %1 24 lshift USART2-US_IDR bis! ;  \ USART2-US_IDR_MANE    Manchester Error Interrupt Disable

\ USART2-US_IMR (read-only)
: USART2-US_IMR_RXRDY   %1 0 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_RXRDY    RXRDY Interrupt Mask
: USART2-US_IMR_TXRDY   %1 1 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_TXRDY    TXRDY Interrupt Mask
: USART2-US_IMR_RXBRK   %1 2 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_RXBRK    Receiver Break Interrupt Mask
: USART2-US_IMR_OVRE   %1 5 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_OVRE    Overrun Error Interrupt Mask
: USART2-US_IMR_FRAME   %1 6 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_FRAME    Framing Error Interrupt Mask
: USART2-US_IMR_PARE   %1 7 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_PARE    Parity Error Interrupt Mask
: USART2-US_IMR_TIMEOUT   %1 8 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_TIMEOUT    Time-out Interrupt Mask
: USART2-US_IMR_TXEMPTY   %1 9 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_TXEMPTY    TXEMPTY Interrupt Mask
: USART2-US_IMR_ITER   %1 10 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_ITER    Max Number of Repetitions Reached Interrupt Mask
: USART2-US_IMR_NACK   %1 13 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_NACK    Non Acknowledge Interrupt Mask
: USART2-US_IMR_RIIC   %1 16 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_RIIC    Ring Indicator Input Change Mask
: USART2-US_IMR_DSRIC   %1 17 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_DSRIC    Data Set Ready Input Change Mask
: USART2-US_IMR_DCDIC   %1 18 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_DCDIC    Data Carrier Detect Input Change Interrupt Mask
: USART2-US_IMR_CTSIC   %1 19 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_CTSIC    Clear to Send Input Change Interrupt Mask
: USART2-US_IMR_MANE   %1 24 lshift USART2-US_IMR bis! ;  \ USART2-US_IMR_MANE    Manchester Error Interrupt Mask

\ USART2-US_CSR (read-only)
: USART2-US_CSR_RXRDY   %1 0 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_RXRDY    Receiver Ready cleared by reading US_RHR
: USART2-US_CSR_TXRDY   %1 1 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_TXRDY    Transmitter Ready cleared by writing US_THR
: USART2-US_CSR_RXBRK   %1 2 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_RXBRK    Break Received/End of Break cleared by writing a one to bit US_CR.RSTSTA
: USART2-US_CSR_OVRE   %1 5 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_OVRE    Overrun Error cleared by writing a one to bit US_CR.RSTSTA
: USART2-US_CSR_FRAME   %1 6 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_FRAME    Framing Error cleared by writing a one to bit US_CR.RSTSTA
: USART2-US_CSR_PARE   %1 7 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_PARE    Parity Error cleared by writing a one to bit US_CR.RSTSTA
: USART2-US_CSR_TIMEOUT   %1 8 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_TIMEOUT    Receiver Time-out cleared by writing a one to bit US_CR.STTTO
: USART2-US_CSR_TXEMPTY   %1 9 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_TXEMPTY    Transmitter Empty cleared by writing US_THR
: USART2-US_CSR_ITER   %1 10 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_ITER    Max Number of Repetitions Reached cleared by writing a one to bit US_CR.RSTIT
: USART2-US_CSR_NACK   %1 13 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_NACK    Non Acknowledge Interrupt cleared by writing a one to bit US_CR.RSTNACK
: USART2-US_CSR_RIIC   %1 16 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_RIIC    Ring Indicator Input Change Flag cleared on read
: USART2-US_CSR_DSRIC   %1 17 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_DSRIC    Data Set Ready Input Change Flag cleared on read
: USART2-US_CSR_DCDIC   %1 18 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_DCDIC    Data Carrier Detect Input Change Flag cleared on read
: USART2-US_CSR_CTSIC   %1 19 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_CTSIC    Clear to Send Input Change Flag cleared on read
: USART2-US_CSR_RI   %1 20 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_RI    Image of RI Input
: USART2-US_CSR_DSR   %1 21 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_DSR    Image of DSR Input
: USART2-US_CSR_DCD   %1 22 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_DCD    Image of DCD Input
: USART2-US_CSR_CTS   %1 23 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_CTS    Image of CTS Input
: USART2-US_CSR_MANERR   %1 24 lshift USART2-US_CSR bis! ;  \ USART2-US_CSR_MANERR    Manchester Error cleared by writing a one to the bit US_CR.RSTSTA

\ USART2-US_RHR (read-only)
: USART2-US_RHR_RXCHR   ( %XXXXXXXXX -- ) 0 lshift USART2-US_RHR bis! ;  \ USART2-US_RHR_RXCHR    Received Character
: USART2-US_RHR_RXSYNH   %1 15 lshift USART2-US_RHR bis! ;  \ USART2-US_RHR_RXSYNH    Received Sync

\ USART2-US_THR (write-only)
: USART2-US_THR_TXCHR   ( %XXXXXXXXX -- ) 0 lshift USART2-US_THR bis! ;  \ USART2-US_THR_TXCHR    Character to be Transmitted
: USART2-US_THR_TXSYNH   %1 15 lshift USART2-US_THR bis! ;  \ USART2-US_THR_TXSYNH    Sync Field to be Transmitted

\ USART2-US_BRGR ()
: USART2-US_BRGR_CD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART2-US_BRGR bis! ;  \ USART2-US_BRGR_CD    Clock Divider
: USART2-US_BRGR_FP   ( %XXX -- ) 16 lshift USART2-US_BRGR bis! ;  \ USART2-US_BRGR_FP    Fractional Part

\ USART2-US_RTOR ()
: USART2-US_RTOR_TO  0 lshift USART2-US_RTOR bis! ;  \ USART2-US_RTOR_TO    Time-out Value

\ USART2-US_TTGR ()
: USART2-US_TTGR_TG   ( %XXXXXXXX -- ) 0 lshift USART2-US_TTGR bis! ;  \ USART2-US_TTGR_TG    Timeguard Value

\ USART2-US_FIDI ()
: USART2-US_FIDI_FI_DI_RATIO   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART2-US_FIDI bis! ;  \ USART2-US_FIDI_FI_DI_RATIO    FI Over DI Ratio Value

\ USART2-US_NER (read-only)
: USART2-US_NER_NB_ERRORS   ( %XXXXXXXX -- ) 0 lshift USART2-US_NER bis! ;  \ USART2-US_NER_NB_ERRORS    Number of Errors

\ USART2-US_IF ()
: USART2-US_IF_IRDA_FILTER   ( %XXXXXXXX -- ) 0 lshift USART2-US_IF bis! ;  \ USART2-US_IF_IRDA_FILTER    IrDA Filter

\ USART2-US_MAN ()
: USART2-US_MAN_TX_PL   ( %XXXX -- ) 0 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_TX_PL    Transmitter Preamble Length
: USART2-US_MAN_TX_PP   ( %XX -- ) 8 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_TX_PP    Transmitter Preamble Pattern
: USART2-US_MAN_TX_MPOL   %1 12 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_TX_MPOL    Transmitter Manchester Polarity
: USART2-US_MAN_RX_PL   ( %XXXX -- ) 16 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_RX_PL    Receiver Preamble Length
: USART2-US_MAN_RX_PP   ( %XX -- ) 24 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_RX_PP    Receiver Preamble Pattern detected
: USART2-US_MAN_RX_MPOL   %1 28 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_RX_MPOL    Receiver Manchester Polarity
: USART2-US_MAN_ONE   %1 29 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_ONE    Must Be Set to 1
: USART2-US_MAN_DRIFT   %1 30 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_DRIFT    Drift Compensation
: USART2-US_MAN_RXIDLEV   %1 31 lshift USART2-US_MAN bis! ;  \ USART2-US_MAN_RXIDLEV    

\ USART2-US_LINMR ()
: USART2-US_LINMR_NACT   ( %XX -- ) 0 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_NACT    LIN Node Action
: USART2-US_LINMR_PARDIS   %1 2 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_PARDIS    Parity Disable
: USART2-US_LINMR_CHKDIS   %1 3 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_CHKDIS    Checksum Disable
: USART2-US_LINMR_CHKTYP   %1 4 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_CHKTYP    Checksum Type
: USART2-US_LINMR_DLM   %1 5 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_DLM    Data Length Mode
: USART2-US_LINMR_FSDIS   %1 6 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_FSDIS    Frame Slot Mode Disable
: USART2-US_LINMR_WKUPTYP   %1 7 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_WKUPTYP    Wakeup Signal Type
: USART2-US_LINMR_DLC   ( %XXXXXXXX -- ) 8 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_DLC    Data Length Control
: USART2-US_LINMR_PDCM   %1 16 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_PDCM    DMAC Mode
: USART2-US_LINMR_SYNCDIS   %1 17 lshift USART2-US_LINMR bis! ;  \ USART2-US_LINMR_SYNCDIS    Synchronization Disable

\ USART2-US_LINIR ()
: USART2-US_LINIR_IDCHR   ( %XXXXXXXX -- ) 0 lshift USART2-US_LINIR bis! ;  \ USART2-US_LINIR_IDCHR    Identifier Character

\ USART2-US_LINBRR (read-only)
: USART2-US_LINBRR_LINCD   ( %XXXXXXXXXXXXXXXX -- ) 0 lshift USART2-US_LINBRR bis! ;  \ USART2-US_LINBRR_LINCD    Clock Divider after Synchronization
: USART2-US_LINBRR_LINFP   ( %XXX -- ) 16 lshift USART2-US_LINBRR bis! ;  \ USART2-US_LINBRR_LINFP    Fractional Part after Synchronization

\ USART2-US_LONMR ()
: USART2-US_LONMR_COMMT   %1 0 lshift USART2-US_LONMR bis! ;  \ USART2-US_LONMR_COMMT    LON comm_type Parameter Value
: USART2-US_LONMR_COLDET   %1 1 lshift USART2-US_LONMR bis! ;  \ USART2-US_LONMR_COLDET    LON Collision Detection Feature
: USART2-US_LONMR_TCOL   %1 2 lshift USART2-US_LONMR bis! ;  \ USART2-US_LONMR_TCOL    Terminate Frame upon Collision Notification
: USART2-US_LONMR_CDTAIL   %1 3 lshift USART2-US_LONMR bis! ;  \ USART2-US_LONMR_CDTAIL    LON Collision Detection on Frame Tail
: USART2-US_LONMR_DMAM   %1 4 lshift USART2-US_LONMR bis! ;  \ USART2-US_LONMR_DMAM    LON DMA Mode
: USART2-US_LONMR_LCDS   %1 5 lshift USART2-US_LONMR bis! ;  \ USART2-US_LONMR_LCDS    LON Collision Detection Source
: USART2-US_LONMR_EOFS   ( %XXXXXXXX -- ) 16 lshift USART2-US_LONMR bis! ;  \ USART2-US_LONMR_EOFS    End of Frame Condition Size

\ USART2-US_LONPR ()
: USART2-US_LONPR_LONPL   ( %XXXXXXXXXXXXXX -- ) 0 lshift USART2-US_LONPR bis! ;  \ USART2-US_LONPR_LONPL    LON Preamble Length

\ USART2-US_LONDL ()
: USART2-US_LONDL_LONDL   ( %XXXXXXXX -- ) 0 lshift USART2-US_LONDL bis! ;  \ USART2-US_LONDL_LONDL    LON Data Length

\ USART2-US_LONL2HDR ()
: USART2-US_LONL2HDR_BLI   ( %XXXXXX -- ) 0 lshift USART2-US_LONL2HDR bis! ;  \ USART2-US_LONL2HDR_BLI    LON Backlog Increment
: USART2-US_LONL2HDR_ALTP   %1 6 lshift USART2-US_LONL2HDR bis! ;  \ USART2-US_LONL2HDR_ALTP    LON Alternate Path Bit
: USART2-US_LONL2HDR_PB   %1 7 lshift USART2-US_LONL2HDR bis! ;  \ USART2-US_LONL2HDR_PB    LON Priority Bit

\ USART2-US_LONBL (read-only)
: USART2-US_LONBL_LONBL   ( %XXXXXX -- ) 0 lshift USART2-US_LONBL bis! ;  \ USART2-US_LONBL_LONBL    LON Node Backlog Value

\ USART2-US_LONB1TX ()
: USART2-US_LONB1TX_BETA1TX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART2-US_LONB1TX bis! ;  \ USART2-US_LONB1TX_BETA1TX    LON Beta1 Length after Transmission

\ USART2-US_LONB1RX ()
: USART2-US_LONB1RX_BETA1RX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART2-US_LONB1RX bis! ;  \ USART2-US_LONB1RX_BETA1RX    LON Beta1 Length after Reception

\ USART2-US_LONPRIO ()
: USART2-US_LONPRIO_PSNB   ( %XXXXXXX -- ) 0 lshift USART2-US_LONPRIO bis! ;  \ USART2-US_LONPRIO_PSNB    LON Priority Slot Number
: USART2-US_LONPRIO_NPS   ( %XXXXXXX -- ) 8 lshift USART2-US_LONPRIO bis! ;  \ USART2-US_LONPRIO_NPS    LON Node Priority Slot

\ USART2-US_IDTTX ()
: USART2-US_IDTTX_IDTTX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART2-US_IDTTX bis! ;  \ USART2-US_IDTTX_IDTTX    LON Indeterminate Time after Transmission comm_type = 1 mode only

\ USART2-US_IDTRX ()
: USART2-US_IDTRX_IDTRX   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift USART2-US_IDTRX bis! ;  \ USART2-US_IDTRX_IDTRX    LON Indeterminate Time after Reception comm_type = 1 mode only

\ USART2-US_ICDIFF ()
: USART2-US_ICDIFF_ICDIFF   ( %XXXX -- ) 0 lshift USART2-US_ICDIFF bis! ;  \ USART2-US_ICDIFF_ICDIFF    IC Differentiator Number

\ USART2-US_WPMR ()
: USART2-US_WPMR_WPEN   %1 0 lshift USART2-US_WPMR bis! ;  \ USART2-US_WPMR_WPEN    Write Protection Enable
: USART2-US_WPMR_WPKEY   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 8 lshift USART2-US_WPMR bis! ;  \ USART2-US_WPMR_WPKEY    Write Protection Key

\ USART2-US_WPSR (read-only)
: USART2-US_WPSR_WPVS   %1 0 lshift USART2-US_WPSR bis! ;  \ USART2-US_WPSR_WPVS    Write Protection Violation Status
: USART2-US_WPSR_WPVSRC   ( %XXXXXXXXXXXXXXXX -- ) 8 lshift USART2-US_WPSR bis! ;  \ USART2-US_WPSR_WPVSRC    Write Protection Violation Source

\ USBHS-DEVCTRL ()
: USBHS-DEVCTRL_UADD   ( %XXXXXXX -- ) 0 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_UADD    USB Address
: USBHS-DEVCTRL_ADDEN   %1 7 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_ADDEN    Address Enable
: USBHS-DEVCTRL_DETACH   %1 8 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_DETACH    Detach
: USBHS-DEVCTRL_RMWKUP   %1 9 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_RMWKUP    Remote Wake-Up
: USBHS-DEVCTRL_SPDCONF   ( %XX -- ) 10 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_SPDCONF    Mode Configuration
: USBHS-DEVCTRL_LS   %1 12 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_LS    Low-Speed Mode Force
: USBHS-DEVCTRL_TSTJ   %1 13 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_TSTJ    Test mode J
: USBHS-DEVCTRL_TSTK   %1 14 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_TSTK    Test mode K
: USBHS-DEVCTRL_TSTPCKT   %1 15 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_TSTPCKT    Test packet mode
: USBHS-DEVCTRL_OPMODE2   %1 16 lshift USBHS-DEVCTRL bis! ;  \ USBHS-DEVCTRL_OPMODE2    Specific Operational mode

\ USBHS-DEVISR (read-only)
: USBHS-DEVISR_SUSP   %1 0 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_SUSP    Suspend Interrupt
: USBHS-DEVISR_MSOF   %1 1 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_MSOF    Micro Start of Frame Interrupt
: USBHS-DEVISR_SOF   %1 2 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_SOF    Start of Frame Interrupt
: USBHS-DEVISR_EORST   %1 3 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_EORST    End of Reset Interrupt
: USBHS-DEVISR_WAKEUP   %1 4 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_WAKEUP    Wake-Up Interrupt
: USBHS-DEVISR_EORSM   %1 5 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_EORSM    End of Resume Interrupt
: USBHS-DEVISR_UPRSM   %1 6 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_UPRSM    Upstream Resume Interrupt
: USBHS-DEVISR_PEP_0   %1 12 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_0    Endpoint 0 Interrupt
: USBHS-DEVISR_PEP_1   %1 13 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_1    Endpoint 1 Interrupt
: USBHS-DEVISR_PEP_2   %1 14 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_2    Endpoint 2 Interrupt
: USBHS-DEVISR_PEP_3   %1 15 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_3    Endpoint 3 Interrupt
: USBHS-DEVISR_PEP_4   %1 16 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_4    Endpoint 4 Interrupt
: USBHS-DEVISR_PEP_5   %1 17 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_5    Endpoint 5 Interrupt
: USBHS-DEVISR_PEP_6   %1 18 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_6    Endpoint 6 Interrupt
: USBHS-DEVISR_PEP_7   %1 19 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_7    Endpoint 7 Interrupt
: USBHS-DEVISR_PEP_8   %1 20 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_8    Endpoint 8 Interrupt
: USBHS-DEVISR_PEP_9   %1 21 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_9    Endpoint 9 Interrupt
: USBHS-DEVISR_PEP_10   %1 22 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_10    Endpoint 10 Interrupt
: USBHS-DEVISR_PEP_11   %1 23 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_PEP_11    Endpoint 11 Interrupt
: USBHS-DEVISR_DMA_1   %1 25 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_DMA_1    DMA Channel 1 Interrupt
: USBHS-DEVISR_DMA_2   %1 26 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_DMA_2    DMA Channel 2 Interrupt
: USBHS-DEVISR_DMA_3   %1 27 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_DMA_3    DMA Channel 3 Interrupt
: USBHS-DEVISR_DMA_4   %1 28 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_DMA_4    DMA Channel 4 Interrupt
: USBHS-DEVISR_DMA_5   %1 29 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_DMA_5    DMA Channel 5 Interrupt
: USBHS-DEVISR_DMA_6   %1 30 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_DMA_6    DMA Channel 6 Interrupt
: USBHS-DEVISR_DMA_7   %1 31 lshift USBHS-DEVISR bis! ;  \ USBHS-DEVISR_DMA_7    DMA Channel 7 Interrupt

\ USBHS-DEVICR (write-only)
: USBHS-DEVICR_SUSPC   %1 0 lshift USBHS-DEVICR bis! ;  \ USBHS-DEVICR_SUSPC    Suspend Interrupt Clear
: USBHS-DEVICR_MSOFC   %1 1 lshift USBHS-DEVICR bis! ;  \ USBHS-DEVICR_MSOFC    Micro Start of Frame Interrupt Clear
: USBHS-DEVICR_SOFC   %1 2 lshift USBHS-DEVICR bis! ;  \ USBHS-DEVICR_SOFC    Start of Frame Interrupt Clear
: USBHS-DEVICR_EORSTC   %1 3 lshift USBHS-DEVICR bis! ;  \ USBHS-DEVICR_EORSTC    End of Reset Interrupt Clear
: USBHS-DEVICR_WAKEUPC   %1 4 lshift USBHS-DEVICR bis! ;  \ USBHS-DEVICR_WAKEUPC    Wake-Up Interrupt Clear
: USBHS-DEVICR_EORSMC   %1 5 lshift USBHS-DEVICR bis! ;  \ USBHS-DEVICR_EORSMC    End of Resume Interrupt Clear
: USBHS-DEVICR_UPRSMC   %1 6 lshift USBHS-DEVICR bis! ;  \ USBHS-DEVICR_UPRSMC    Upstream Resume Interrupt Clear

\ USBHS-DEVIFR (write-only)
: USBHS-DEVIFR_SUSPS   %1 0 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_SUSPS    Suspend Interrupt Set
: USBHS-DEVIFR_MSOFS   %1 1 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_MSOFS    Micro Start of Frame Interrupt Set
: USBHS-DEVIFR_SOFS   %1 2 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_SOFS    Start of Frame Interrupt Set
: USBHS-DEVIFR_EORSTS   %1 3 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_EORSTS    End of Reset Interrupt Set
: USBHS-DEVIFR_WAKEUPS   %1 4 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_WAKEUPS    Wake-Up Interrupt Set
: USBHS-DEVIFR_EORSMS   %1 5 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_EORSMS    End of Resume Interrupt Set
: USBHS-DEVIFR_UPRSMS   %1 6 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_UPRSMS    Upstream Resume Interrupt Set
: USBHS-DEVIFR_DMA_1   %1 25 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_DMA_1    DMA Channel 1 Interrupt Set
: USBHS-DEVIFR_DMA_2   %1 26 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_DMA_2    DMA Channel 2 Interrupt Set
: USBHS-DEVIFR_DMA_3   %1 27 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_DMA_3    DMA Channel 3 Interrupt Set
: USBHS-DEVIFR_DMA_4   %1 28 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_DMA_4    DMA Channel 4 Interrupt Set
: USBHS-DEVIFR_DMA_5   %1 29 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_DMA_5    DMA Channel 5 Interrupt Set
: USBHS-DEVIFR_DMA_6   %1 30 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_DMA_6    DMA Channel 6 Interrupt Set
: USBHS-DEVIFR_DMA_7   %1 31 lshift USBHS-DEVIFR bis! ;  \ USBHS-DEVIFR_DMA_7    DMA Channel 7 Interrupt Set

\ USBHS-DEVIMR (read-only)
: USBHS-DEVIMR_SUSPE   %1 0 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_SUSPE    Suspend Interrupt Mask
: USBHS-DEVIMR_MSOFE   %1 1 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_MSOFE    Micro Start of Frame Interrupt Mask
: USBHS-DEVIMR_SOFE   %1 2 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_SOFE    Start of Frame Interrupt Mask
: USBHS-DEVIMR_EORSTE   %1 3 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_EORSTE    End of Reset Interrupt Mask
: USBHS-DEVIMR_WAKEUPE   %1 4 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_WAKEUPE    Wake-Up Interrupt Mask
: USBHS-DEVIMR_EORSME   %1 5 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_EORSME    End of Resume Interrupt Mask
: USBHS-DEVIMR_UPRSME   %1 6 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_UPRSME    Upstream Resume Interrupt Mask
: USBHS-DEVIMR_PEP_0   %1 12 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_0    Endpoint 0 Interrupt Mask
: USBHS-DEVIMR_PEP_1   %1 13 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_1    Endpoint 1 Interrupt Mask
: USBHS-DEVIMR_PEP_2   %1 14 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_2    Endpoint 2 Interrupt Mask
: USBHS-DEVIMR_PEP_3   %1 15 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_3    Endpoint 3 Interrupt Mask
: USBHS-DEVIMR_PEP_4   %1 16 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_4    Endpoint 4 Interrupt Mask
: USBHS-DEVIMR_PEP_5   %1 17 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_5    Endpoint 5 Interrupt Mask
: USBHS-DEVIMR_PEP_6   %1 18 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_6    Endpoint 6 Interrupt Mask
: USBHS-DEVIMR_PEP_7   %1 19 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_7    Endpoint 7 Interrupt Mask
: USBHS-DEVIMR_PEP_8   %1 20 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_8    Endpoint 8 Interrupt Mask
: USBHS-DEVIMR_PEP_9   %1 21 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_9    Endpoint 9 Interrupt Mask
: USBHS-DEVIMR_PEP_10   %1 22 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_10    Endpoint 10 Interrupt Mask
: USBHS-DEVIMR_PEP_11   %1 23 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_PEP_11    Endpoint 11 Interrupt Mask
: USBHS-DEVIMR_DMA_1   %1 25 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_DMA_1    DMA Channel 1 Interrupt Mask
: USBHS-DEVIMR_DMA_2   %1 26 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_DMA_2    DMA Channel 2 Interrupt Mask
: USBHS-DEVIMR_DMA_3   %1 27 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_DMA_3    DMA Channel 3 Interrupt Mask
: USBHS-DEVIMR_DMA_4   %1 28 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_DMA_4    DMA Channel 4 Interrupt Mask
: USBHS-DEVIMR_DMA_5   %1 29 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_DMA_5    DMA Channel 5 Interrupt Mask
: USBHS-DEVIMR_DMA_6   %1 30 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_DMA_6    DMA Channel 6 Interrupt Mask
: USBHS-DEVIMR_DMA_7   %1 31 lshift USBHS-DEVIMR bis! ;  \ USBHS-DEVIMR_DMA_7    DMA Channel 7 Interrupt Mask

\ USBHS-DEVIDR (write-only)
: USBHS-DEVIDR_SUSPEC   %1 0 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_SUSPEC    Suspend Interrupt Disable
: USBHS-DEVIDR_MSOFEC   %1 1 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_MSOFEC    Micro Start of Frame Interrupt Disable
: USBHS-DEVIDR_SOFEC   %1 2 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_SOFEC    Start of Frame Interrupt Disable
: USBHS-DEVIDR_EORSTEC   %1 3 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_EORSTEC    End of Reset Interrupt Disable
: USBHS-DEVIDR_WAKEUPEC   %1 4 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_WAKEUPEC    Wake-Up Interrupt Disable
: USBHS-DEVIDR_EORSMEC   %1 5 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_EORSMEC    End of Resume Interrupt Disable
: USBHS-DEVIDR_UPRSMEC   %1 6 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_UPRSMEC    Upstream Resume Interrupt Disable
: USBHS-DEVIDR_PEP_0   %1 12 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_0    Endpoint 0 Interrupt Disable
: USBHS-DEVIDR_PEP_1   %1 13 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_1    Endpoint 1 Interrupt Disable
: USBHS-DEVIDR_PEP_2   %1 14 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_2    Endpoint 2 Interrupt Disable
: USBHS-DEVIDR_PEP_3   %1 15 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_3    Endpoint 3 Interrupt Disable
: USBHS-DEVIDR_PEP_4   %1 16 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_4    Endpoint 4 Interrupt Disable
: USBHS-DEVIDR_PEP_5   %1 17 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_5    Endpoint 5 Interrupt Disable
: USBHS-DEVIDR_PEP_6   %1 18 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_6    Endpoint 6 Interrupt Disable
: USBHS-DEVIDR_PEP_7   %1 19 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_7    Endpoint 7 Interrupt Disable
: USBHS-DEVIDR_PEP_8   %1 20 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_8    Endpoint 8 Interrupt Disable
: USBHS-DEVIDR_PEP_9   %1 21 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_9    Endpoint 9 Interrupt Disable
: USBHS-DEVIDR_PEP_10   %1 22 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_10    Endpoint 10 Interrupt Disable
: USBHS-DEVIDR_PEP_11   %1 23 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_PEP_11    Endpoint 11 Interrupt Disable
: USBHS-DEVIDR_DMA_1   %1 25 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_DMA_1    DMA Channel 1 Interrupt Disable
: USBHS-DEVIDR_DMA_2   %1 26 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_DMA_2    DMA Channel 2 Interrupt Disable
: USBHS-DEVIDR_DMA_3   %1 27 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_DMA_3    DMA Channel 3 Interrupt Disable
: USBHS-DEVIDR_DMA_4   %1 28 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_DMA_4    DMA Channel 4 Interrupt Disable
: USBHS-DEVIDR_DMA_5   %1 29 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_DMA_5    DMA Channel 5 Interrupt Disable
: USBHS-DEVIDR_DMA_6   %1 30 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_DMA_6    DMA Channel 6 Interrupt Disable
: USBHS-DEVIDR_DMA_7   %1 31 lshift USBHS-DEVIDR bis! ;  \ USBHS-DEVIDR_DMA_7    DMA Channel 7 Interrupt Disable

\ USBHS-DEVIER (write-only)
: USBHS-DEVIER_SUSPES   %1 0 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_SUSPES    Suspend Interrupt Enable
: USBHS-DEVIER_MSOFES   %1 1 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_MSOFES    Micro Start of Frame Interrupt Enable
: USBHS-DEVIER_SOFES   %1 2 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_SOFES    Start of Frame Interrupt Enable
: USBHS-DEVIER_EORSTES   %1 3 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_EORSTES    End of Reset Interrupt Enable
: USBHS-DEVIER_WAKEUPES   %1 4 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_WAKEUPES    Wake-Up Interrupt Enable
: USBHS-DEVIER_EORSMES   %1 5 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_EORSMES    End of Resume Interrupt Enable
: USBHS-DEVIER_UPRSMES   %1 6 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_UPRSMES    Upstream Resume Interrupt Enable
: USBHS-DEVIER_PEP_0   %1 12 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_0    Endpoint 0 Interrupt Enable
: USBHS-DEVIER_PEP_1   %1 13 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_1    Endpoint 1 Interrupt Enable
: USBHS-DEVIER_PEP_2   %1 14 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_2    Endpoint 2 Interrupt Enable
: USBHS-DEVIER_PEP_3   %1 15 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_3    Endpoint 3 Interrupt Enable
: USBHS-DEVIER_PEP_4   %1 16 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_4    Endpoint 4 Interrupt Enable
: USBHS-DEVIER_PEP_5   %1 17 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_5    Endpoint 5 Interrupt Enable
: USBHS-DEVIER_PEP_6   %1 18 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_6    Endpoint 6 Interrupt Enable
: USBHS-DEVIER_PEP_7   %1 19 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_7    Endpoint 7 Interrupt Enable
: USBHS-DEVIER_PEP_8   %1 20 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_8    Endpoint 8 Interrupt Enable
: USBHS-DEVIER_PEP_9   %1 21 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_9    Endpoint 9 Interrupt Enable
: USBHS-DEVIER_PEP_10   %1 22 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_10    Endpoint 10 Interrupt Enable
: USBHS-DEVIER_PEP_11   %1 23 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_PEP_11    Endpoint 11 Interrupt Enable
: USBHS-DEVIER_DMA_1   %1 25 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_DMA_1    DMA Channel 1 Interrupt Enable
: USBHS-DEVIER_DMA_2   %1 26 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_DMA_2    DMA Channel 2 Interrupt Enable
: USBHS-DEVIER_DMA_3   %1 27 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_DMA_3    DMA Channel 3 Interrupt Enable
: USBHS-DEVIER_DMA_4   %1 28 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_DMA_4    DMA Channel 4 Interrupt Enable
: USBHS-DEVIER_DMA_5   %1 29 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_DMA_5    DMA Channel 5 Interrupt Enable
: USBHS-DEVIER_DMA_6   %1 30 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_DMA_6    DMA Channel 6 Interrupt Enable
: USBHS-DEVIER_DMA_7   %1 31 lshift USBHS-DEVIER bis! ;  \ USBHS-DEVIER_DMA_7    DMA Channel 7 Interrupt Enable

\ USBHS-DEVEPT ()
: USBHS-DEVEPT_EPEN0   %1 0 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN0    Endpoint 0 Enable
: USBHS-DEVEPT_EPEN1   %1 1 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN1    Endpoint 1 Enable
: USBHS-DEVEPT_EPEN2   %1 2 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN2    Endpoint 2 Enable
: USBHS-DEVEPT_EPEN3   %1 3 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN3    Endpoint 3 Enable
: USBHS-DEVEPT_EPEN4   %1 4 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN4    Endpoint 4 Enable
: USBHS-DEVEPT_EPEN5   %1 5 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN5    Endpoint 5 Enable
: USBHS-DEVEPT_EPEN6   %1 6 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN6    Endpoint 6 Enable
: USBHS-DEVEPT_EPEN7   %1 7 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN7    Endpoint 7 Enable
: USBHS-DEVEPT_EPEN8   %1 8 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN8    Endpoint 8 Enable
: USBHS-DEVEPT_EPEN9   %1 9 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPEN9    Endpoint 9 Enable
: USBHS-DEVEPT_EPRST0   %1 16 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST0    Endpoint 0 Reset
: USBHS-DEVEPT_EPRST1   %1 17 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST1    Endpoint 1 Reset
: USBHS-DEVEPT_EPRST2   %1 18 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST2    Endpoint 2 Reset
: USBHS-DEVEPT_EPRST3   %1 19 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST3    Endpoint 3 Reset
: USBHS-DEVEPT_EPRST4   %1 20 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST4    Endpoint 4 Reset
: USBHS-DEVEPT_EPRST5   %1 21 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST5    Endpoint 5 Reset
: USBHS-DEVEPT_EPRST6   %1 22 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST6    Endpoint 6 Reset
: USBHS-DEVEPT_EPRST7   %1 23 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST7    Endpoint 7 Reset
: USBHS-DEVEPT_EPRST8   %1 24 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST8    Endpoint 8 Reset
: USBHS-DEVEPT_EPRST9   %1 25 lshift USBHS-DEVEPT bis! ;  \ USBHS-DEVEPT_EPRST9    Endpoint 9 Reset

\ USBHS-DEVFNUM (read-only)
: USBHS-DEVFNUM_MFNUM   ( %XXX -- ) 0 lshift USBHS-DEVFNUM bis! ;  \ USBHS-DEVFNUM_MFNUM    Micro Frame Number
: USBHS-DEVFNUM_FNUM  3 lshift USBHS-DEVFNUM bis! ;  \ USBHS-DEVFNUM_FNUM    Frame Number
: USBHS-DEVFNUM_FNCERR   %1 15 lshift USBHS-DEVFNUM bis! ;  \ USBHS-DEVFNUM_FNCERR    Frame Number CRC Error

\ USBHS-DEVEPTCFG[%s] ()
: USBHS-DEVEPTCFG[%s]_ALLOC   %1 1 lshift USBHS-DEVEPTCFG[%s] bis! ;  \ USBHS-DEVEPTCFG[%s]_ALLOC    Endpoint Memory Allocate
: USBHS-DEVEPTCFG[%s]_EPBK   ( %XX -- ) 2 lshift USBHS-DEVEPTCFG[%s] bis! ;  \ USBHS-DEVEPTCFG[%s]_EPBK    Endpoint Banks
: USBHS-DEVEPTCFG[%s]_EPSIZE   ( %XXX -- ) 4 lshift USBHS-DEVEPTCFG[%s] bis! ;  \ USBHS-DEVEPTCFG[%s]_EPSIZE    Endpoint Size
: USBHS-DEVEPTCFG[%s]_EPDIR   %1 8 lshift USBHS-DEVEPTCFG[%s] bis! ;  \ USBHS-DEVEPTCFG[%s]_EPDIR    Endpoint Direction
: USBHS-DEVEPTCFG[%s]_AUTOSW   %1 9 lshift USBHS-DEVEPTCFG[%s] bis! ;  \ USBHS-DEVEPTCFG[%s]_AUTOSW    Automatic Switch
: USBHS-DEVEPTCFG[%s]_EPTYPE   ( %XX -- ) 11 lshift USBHS-DEVEPTCFG[%s] bis! ;  \ USBHS-DEVEPTCFG[%s]_EPTYPE    Endpoint Type
: USBHS-DEVEPTCFG[%s]_NBTRANS   ( %XX -- ) 13 lshift USBHS-DEVEPTCFG[%s] bis! ;  \ USBHS-DEVEPTCFG[%s]_NBTRANS    Number of transactions per microframe for isochronous endpoint

\ USBHS-DEVEPTISR[%s] (read-only)
: USBHS-DEVEPTISR[%s]_TXINI   %1 0 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_TXINI    Transmitted IN Data Interrupt
: USBHS-DEVEPTISR[%s]_RXOUTI   %1 1 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_RXOUTI    Received OUT Data Interrupt
: USBHS-DEVEPTISR[%s]_RXSTPI   %1 2 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_RXSTPI    Received SETUP Interrupt
: USBHS-DEVEPTISR[%s]_NAKOUTI   %1 3 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_NAKOUTI    NAKed OUT Interrupt
: USBHS-DEVEPTISR[%s]_NAKINI   %1 4 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_NAKINI    NAKed IN Interrupt
: USBHS-DEVEPTISR[%s]_OVERFI   %1 5 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_OVERFI    Overflow Interrupt
: USBHS-DEVEPTISR[%s]_STALLEDI   %1 6 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_STALLEDI    STALLed Interrupt
: USBHS-DEVEPTISR[%s]_SHORTPACKET   %1 7 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_SHORTPACKET    Short Packet Interrupt
: USBHS-DEVEPTISR[%s]_DTSEQ   ( %XX -- ) 8 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_DTSEQ    Data Toggle Sequence
: USBHS-DEVEPTISR[%s]_NBUSYBK   ( %XX -- ) 12 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_NBUSYBK    Number of Busy Banks
: USBHS-DEVEPTISR[%s]_CURRBK   ( %XX -- ) 14 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_CURRBK    Current Bank
: USBHS-DEVEPTISR[%s]_RWALL   %1 16 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_RWALL    Read/Write Allowed
: USBHS-DEVEPTISR[%s]_CTRLDIR   %1 17 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_CTRLDIR    Control Direction
: USBHS-DEVEPTISR[%s]_CFGOK   %1 18 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_CFGOK    Configuration OK Status
: USBHS-DEVEPTISR[%s]_BYCT  20 lshift USBHS-DEVEPTISR[%s] bis! ;  \ USBHS-DEVEPTISR[%s]_BYCT    Byte Count

\ USBHS-DEVEPTICR[%s] (write-only)
: USBHS-DEVEPTICR[%s]_TXINIC   %1 0 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_TXINIC    Transmitted IN Data Interrupt Clear
: USBHS-DEVEPTICR[%s]_RXOUTIC   %1 1 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_RXOUTIC    Received OUT Data Interrupt Clear
: USBHS-DEVEPTICR[%s]_RXSTPIC   %1 2 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_RXSTPIC    Received SETUP Interrupt Clear
: USBHS-DEVEPTICR[%s]_NAKOUTIC   %1 3 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_NAKOUTIC    NAKed OUT Interrupt Clear
: USBHS-DEVEPTICR[%s]_NAKINIC   %1 4 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_NAKINIC    NAKed IN Interrupt Clear
: USBHS-DEVEPTICR[%s]_OVERFIC   %1 5 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_OVERFIC    Overflow Interrupt Clear
: USBHS-DEVEPTICR[%s]_STALLEDIC   %1 6 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_STALLEDIC    STALLed Interrupt Clear
: USBHS-DEVEPTICR[%s]_SHORTPACKETC   %1 7 lshift USBHS-DEVEPTICR[%s] bis! ;  \ USBHS-DEVEPTICR[%s]_SHORTPACKETC    Short Packet Interrupt Clear

\ USBHS-DEVEPTIFR[%s] (write-only)
: USBHS-DEVEPTIFR[%s]_TXINIS   %1 0 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_TXINIS    Transmitted IN Data Interrupt Set
: USBHS-DEVEPTIFR[%s]_RXOUTIS   %1 1 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_RXOUTIS    Received OUT Data Interrupt Set
: USBHS-DEVEPTIFR[%s]_RXSTPIS   %1 2 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_RXSTPIS    Received SETUP Interrupt Set
: USBHS-DEVEPTIFR[%s]_NAKOUTIS   %1 3 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_NAKOUTIS    NAKed OUT Interrupt Set
: USBHS-DEVEPTIFR[%s]_NAKINIS   %1 4 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_NAKINIS    NAKed IN Interrupt Set
: USBHS-DEVEPTIFR[%s]_OVERFIS   %1 5 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_OVERFIS    Overflow Interrupt Set
: USBHS-DEVEPTIFR[%s]_STALLEDIS   %1 6 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_STALLEDIS    STALLed Interrupt Set
: USBHS-DEVEPTIFR[%s]_SHORTPACKETS   %1 7 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_SHORTPACKETS    Short Packet Interrupt Set
: USBHS-DEVEPTIFR[%s]_NBUSYBKS   %1 12 lshift USBHS-DEVEPTIFR[%s] bis! ;  \ USBHS-DEVEPTIFR[%s]_NBUSYBKS    Number of Busy Banks Interrupt Set

\ USBHS-DEVEPTIMR[%s] (read-only)
: USBHS-DEVEPTIMR[%s]_TXINE   %1 0 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_TXINE    Transmitted IN Data Interrupt
: USBHS-DEVEPTIMR[%s]_RXOUTE   %1 1 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_RXOUTE    Received OUT Data Interrupt
: USBHS-DEVEPTIMR[%s]_RXSTPE   %1 2 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_RXSTPE    Received SETUP Interrupt
: USBHS-DEVEPTIMR[%s]_NAKOUTE   %1 3 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_NAKOUTE    NAKed OUT Interrupt
: USBHS-DEVEPTIMR[%s]_NAKINE   %1 4 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_NAKINE    NAKed IN Interrupt
: USBHS-DEVEPTIMR[%s]_OVERFE   %1 5 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_OVERFE    Overflow Interrupt
: USBHS-DEVEPTIMR[%s]_STALLEDE   %1 6 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_STALLEDE    STALLed Interrupt
: USBHS-DEVEPTIMR[%s]_SHORTPACKETE   %1 7 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_SHORTPACKETE    Short Packet Interrupt
: USBHS-DEVEPTIMR[%s]_NBUSYBKE   %1 12 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_NBUSYBKE    Number of Busy Banks Interrupt
: USBHS-DEVEPTIMR[%s]_KILLBK   %1 13 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_KILLBK    Kill IN Bank
: USBHS-DEVEPTIMR[%s]_FIFOCON   %1 14 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_FIFOCON    FIFO Control
: USBHS-DEVEPTIMR[%s]_EPDISHDMA   %1 16 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_EPDISHDMA    Endpoint Interrupts Disable HDMA Request
: USBHS-DEVEPTIMR[%s]_NYETDIS   %1 17 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_NYETDIS    NYET Token Disable
: USBHS-DEVEPTIMR[%s]_RSTDT   %1 18 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_RSTDT    Reset Data Toggle
: USBHS-DEVEPTIMR[%s]_STALLRQ   %1 19 lshift USBHS-DEVEPTIMR[%s] bis! ;  \ USBHS-DEVEPTIMR[%s]_STALLRQ    STALL Request

\ USBHS-DEVEPTIER[%s] (write-only)
: USBHS-DEVEPTIER[%s]_TXINES   %1 0 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_TXINES    Transmitted IN Data Interrupt Enable
: USBHS-DEVEPTIER[%s]_RXOUTES   %1 1 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_RXOUTES    Received OUT Data Interrupt Enable
: USBHS-DEVEPTIER[%s]_RXSTPES   %1 2 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_RXSTPES    Received SETUP Interrupt Enable
: USBHS-DEVEPTIER[%s]_NAKOUTES   %1 3 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_NAKOUTES    NAKed OUT Interrupt Enable
: USBHS-DEVEPTIER[%s]_NAKINES   %1 4 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_NAKINES    NAKed IN Interrupt Enable
: USBHS-DEVEPTIER[%s]_OVERFES   %1 5 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_OVERFES    Overflow Interrupt Enable
: USBHS-DEVEPTIER[%s]_STALLEDES   %1 6 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_STALLEDES    STALLed Interrupt Enable
: USBHS-DEVEPTIER[%s]_SHORTPACKETES   %1 7 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_SHORTPACKETES    Short Packet Interrupt Enable
: USBHS-DEVEPTIER[%s]_NBUSYBKES   %1 12 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_NBUSYBKES    Number of Busy Banks Interrupt Enable
: USBHS-DEVEPTIER[%s]_KILLBKS   %1 13 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_KILLBKS    Kill IN Bank
: USBHS-DEVEPTIER[%s]_FIFOCONS   %1 14 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_FIFOCONS    FIFO Control
: USBHS-DEVEPTIER[%s]_EPDISHDMAS   %1 16 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_EPDISHDMAS    Endpoint Interrupts Disable HDMA Request Enable
: USBHS-DEVEPTIER[%s]_NYETDISS   %1 17 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_NYETDISS    NYET Token Disable Enable
: USBHS-DEVEPTIER[%s]_RSTDTS   %1 18 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_RSTDTS    Reset Data Toggle Enable
: USBHS-DEVEPTIER[%s]_STALLRQS   %1 19 lshift USBHS-DEVEPTIER[%s] bis! ;  \ USBHS-DEVEPTIER[%s]_STALLRQS    STALL Request Enable

\ USBHS-DEVEPTIDR[%s] (write-only)
: USBHS-DEVEPTIDR[%s]_TXINEC   %1 0 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_TXINEC    Transmitted IN Interrupt Clear
: USBHS-DEVEPTIDR[%s]_RXOUTEC   %1 1 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_RXOUTEC    Received OUT Data Interrupt Clear
: USBHS-DEVEPTIDR[%s]_RXSTPEC   %1 2 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_RXSTPEC    Received SETUP Interrupt Clear
: USBHS-DEVEPTIDR[%s]_NAKOUTEC   %1 3 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_NAKOUTEC    NAKed OUT Interrupt Clear
: USBHS-DEVEPTIDR[%s]_NAKINEC   %1 4 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_NAKINEC    NAKed IN Interrupt Clear
: USBHS-DEVEPTIDR[%s]_OVERFEC   %1 5 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_OVERFEC    Overflow Interrupt Clear
: USBHS-DEVEPTIDR[%s]_STALLEDEC   %1 6 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_STALLEDEC    STALLed Interrupt Clear
: USBHS-DEVEPTIDR[%s]_SHORTPACKETEC   %1 7 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_SHORTPACKETEC    Shortpacket Interrupt Clear
: USBHS-DEVEPTIDR[%s]_NBUSYBKEC   %1 12 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_NBUSYBKEC    Number of Busy Banks Interrupt Clear
: USBHS-DEVEPTIDR[%s]_FIFOCONC   %1 14 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_FIFOCONC    FIFO Control Clear
: USBHS-DEVEPTIDR[%s]_EPDISHDMAC   %1 16 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_EPDISHDMAC    Endpoint Interrupts Disable HDMA Request Clear
: USBHS-DEVEPTIDR[%s]_NYETDISC   %1 17 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_NYETDISC    NYET Token Disable Clear
: USBHS-DEVEPTIDR[%s]_STALLRQC   %1 19 lshift USBHS-DEVEPTIDR[%s] bis! ;  \ USBHS-DEVEPTIDR[%s]_STALLRQC    STALL Request Clear

\ USBHS-HSTCTRL ()
: USBHS-HSTCTRL_SOFE   %1 8 lshift USBHS-HSTCTRL bis! ;  \ USBHS-HSTCTRL_SOFE    Start of Frame Generation Enable
: USBHS-HSTCTRL_RESET   %1 9 lshift USBHS-HSTCTRL bis! ;  \ USBHS-HSTCTRL_RESET    Send USB Reset
: USBHS-HSTCTRL_RESUME   %1 10 lshift USBHS-HSTCTRL bis! ;  \ USBHS-HSTCTRL_RESUME    Send USB Resume
: USBHS-HSTCTRL_SPDCONF   ( %XX -- ) 12 lshift USBHS-HSTCTRL bis! ;  \ USBHS-HSTCTRL_SPDCONF    Mode Configuration

\ USBHS-HSTISR (read-only)
: USBHS-HSTISR_DCONNI   %1 0 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DCONNI    Device Connection Interrupt
: USBHS-HSTISR_DDISCI   %1 1 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DDISCI    Device Disconnection Interrupt
: USBHS-HSTISR_RSTI   %1 2 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_RSTI    USB Reset Sent Interrupt
: USBHS-HSTISR_RSMEDI   %1 3 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_RSMEDI    Downstream Resume Sent Interrupt
: USBHS-HSTISR_RXRSMI   %1 4 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_RXRSMI    Upstream Resume Received Interrupt
: USBHS-HSTISR_HSOFI   %1 5 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_HSOFI    Host Start of Frame Interrupt
: USBHS-HSTISR_HWUPI   %1 6 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_HWUPI    Host Wake-Up Interrupt
: USBHS-HSTISR_PEP_0   %1 8 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_0    Pipe 0 Interrupt
: USBHS-HSTISR_PEP_1   %1 9 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_1    Pipe 1 Interrupt
: USBHS-HSTISR_PEP_2   %1 10 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_2    Pipe 2 Interrupt
: USBHS-HSTISR_PEP_3   %1 11 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_3    Pipe 3 Interrupt
: USBHS-HSTISR_PEP_4   %1 12 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_4    Pipe 4 Interrupt
: USBHS-HSTISR_PEP_5   %1 13 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_5    Pipe 5 Interrupt
: USBHS-HSTISR_PEP_6   %1 14 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_6    Pipe 6 Interrupt
: USBHS-HSTISR_PEP_7   %1 15 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_7    Pipe 7 Interrupt
: USBHS-HSTISR_PEP_8   %1 16 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_8    Pipe 8 Interrupt
: USBHS-HSTISR_PEP_9   %1 17 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_9    Pipe 9 Interrupt
: USBHS-HSTISR_PEP_10   %1 18 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_10    Pipe 10 Interrupt
: USBHS-HSTISR_PEP_11   %1 19 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_PEP_11    Pipe 11 Interrupt
: USBHS-HSTISR_DMA_1   %1 25 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DMA_1    DMA Channel 1 Interrupt
: USBHS-HSTISR_DMA_2   %1 26 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DMA_2    DMA Channel 2 Interrupt
: USBHS-HSTISR_DMA_3   %1 27 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DMA_3    DMA Channel 3 Interrupt
: USBHS-HSTISR_DMA_4   %1 28 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DMA_4    DMA Channel 4 Interrupt
: USBHS-HSTISR_DMA_5   %1 29 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DMA_5    DMA Channel 5 Interrupt
: USBHS-HSTISR_DMA_6   %1 30 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DMA_6    DMA Channel 6 Interrupt
: USBHS-HSTISR_DMA_7   %1 31 lshift USBHS-HSTISR bis! ;  \ USBHS-HSTISR_DMA_7    DMA Channel 7 Interrupt

\ USBHS-HSTICR (write-only)
: USBHS-HSTICR_DCONNIC   %1 0 lshift USBHS-HSTICR bis! ;  \ USBHS-HSTICR_DCONNIC    Device Connection Interrupt Clear
: USBHS-HSTICR_DDISCIC   %1 1 lshift USBHS-HSTICR bis! ;  \ USBHS-HSTICR_DDISCIC    Device Disconnection Interrupt Clear
: USBHS-HSTICR_RSTIC   %1 2 lshift USBHS-HSTICR bis! ;  \ USBHS-HSTICR_RSTIC    USB Reset Sent Interrupt Clear
: USBHS-HSTICR_RSMEDIC   %1 3 lshift USBHS-HSTICR bis! ;  \ USBHS-HSTICR_RSMEDIC    Downstream Resume Sent Interrupt Clear
: USBHS-HSTICR_RXRSMIC   %1 4 lshift USBHS-HSTICR bis! ;  \ USBHS-HSTICR_RXRSMIC    Upstream Resume Received Interrupt Clear
: USBHS-HSTICR_HSOFIC   %1 5 lshift USBHS-HSTICR bis! ;  \ USBHS-HSTICR_HSOFIC    Host Start of Frame Interrupt Clear
: USBHS-HSTICR_HWUPIC   %1 6 lshift USBHS-HSTICR bis! ;  \ USBHS-HSTICR_HWUPIC    Host Wake-Up Interrupt Clear

\ USBHS-HSTIFR (write-only)
: USBHS-HSTIFR_DCONNIS   %1 0 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DCONNIS    Device Connection Interrupt Set
: USBHS-HSTIFR_DDISCIS   %1 1 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DDISCIS    Device Disconnection Interrupt Set
: USBHS-HSTIFR_RSTIS   %1 2 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_RSTIS    USB Reset Sent Interrupt Set
: USBHS-HSTIFR_RSMEDIS   %1 3 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_RSMEDIS    Downstream Resume Sent Interrupt Set
: USBHS-HSTIFR_RXRSMIS   %1 4 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_RXRSMIS    Upstream Resume Received Interrupt Set
: USBHS-HSTIFR_HSOFIS   %1 5 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_HSOFIS    Host Start of Frame Interrupt Set
: USBHS-HSTIFR_HWUPIS   %1 6 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_HWUPIS    Host Wake-Up Interrupt Set
: USBHS-HSTIFR_DMA_1   %1 25 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DMA_1    DMA Channel 1 Interrupt Set
: USBHS-HSTIFR_DMA_2   %1 26 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DMA_2    DMA Channel 2 Interrupt Set
: USBHS-HSTIFR_DMA_3   %1 27 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DMA_3    DMA Channel 3 Interrupt Set
: USBHS-HSTIFR_DMA_4   %1 28 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DMA_4    DMA Channel 4 Interrupt Set
: USBHS-HSTIFR_DMA_5   %1 29 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DMA_5    DMA Channel 5 Interrupt Set
: USBHS-HSTIFR_DMA_6   %1 30 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DMA_6    DMA Channel 6 Interrupt Set
: USBHS-HSTIFR_DMA_7   %1 31 lshift USBHS-HSTIFR bis! ;  \ USBHS-HSTIFR_DMA_7    DMA Channel 7 Interrupt Set

\ USBHS-HSTIMR (read-only)
: USBHS-HSTIMR_DCONNIE   %1 0 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DCONNIE    Device Connection Interrupt Enable
: USBHS-HSTIMR_DDISCIE   %1 1 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DDISCIE    Device Disconnection Interrupt Enable
: USBHS-HSTIMR_RSTIE   %1 2 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_RSTIE    USB Reset Sent Interrupt Enable
: USBHS-HSTIMR_RSMEDIE   %1 3 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_RSMEDIE    Downstream Resume Sent Interrupt Enable
: USBHS-HSTIMR_RXRSMIE   %1 4 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_RXRSMIE    Upstream Resume Received Interrupt Enable
: USBHS-HSTIMR_HSOFIE   %1 5 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_HSOFIE    Host Start of Frame Interrupt Enable
: USBHS-HSTIMR_HWUPIE   %1 6 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_HWUPIE    Host Wake-Up Interrupt Enable
: USBHS-HSTIMR_PEP_0   %1 8 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_0    Pipe 0 Interrupt Enable
: USBHS-HSTIMR_PEP_1   %1 9 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_1    Pipe 1 Interrupt Enable
: USBHS-HSTIMR_PEP_2   %1 10 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_2    Pipe 2 Interrupt Enable
: USBHS-HSTIMR_PEP_3   %1 11 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_3    Pipe 3 Interrupt Enable
: USBHS-HSTIMR_PEP_4   %1 12 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_4    Pipe 4 Interrupt Enable
: USBHS-HSTIMR_PEP_5   %1 13 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_5    Pipe 5 Interrupt Enable
: USBHS-HSTIMR_PEP_6   %1 14 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_6    Pipe 6 Interrupt Enable
: USBHS-HSTIMR_PEP_7   %1 15 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_7    Pipe 7 Interrupt Enable
: USBHS-HSTIMR_PEP_8   %1 16 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_8    Pipe 8 Interrupt Enable
: USBHS-HSTIMR_PEP_9   %1 17 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_9    Pipe 9 Interrupt Enable
: USBHS-HSTIMR_PEP_10   %1 18 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_10    Pipe 10 Interrupt Enable
: USBHS-HSTIMR_PEP_11   %1 19 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_PEP_11    Pipe 11 Interrupt Enable
: USBHS-HSTIMR_DMA_1   %1 25 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DMA_1    DMA Channel 1 Interrupt Enable
: USBHS-HSTIMR_DMA_2   %1 26 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DMA_2    DMA Channel 2 Interrupt Enable
: USBHS-HSTIMR_DMA_3   %1 27 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DMA_3    DMA Channel 3 Interrupt Enable
: USBHS-HSTIMR_DMA_4   %1 28 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DMA_4    DMA Channel 4 Interrupt Enable
: USBHS-HSTIMR_DMA_5   %1 29 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DMA_5    DMA Channel 5 Interrupt Enable
: USBHS-HSTIMR_DMA_6   %1 30 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DMA_6    DMA Channel 6 Interrupt Enable
: USBHS-HSTIMR_DMA_7   %1 31 lshift USBHS-HSTIMR bis! ;  \ USBHS-HSTIMR_DMA_7    DMA Channel 7 Interrupt Enable

\ USBHS-HSTIDR (write-only)
: USBHS-HSTIDR_DCONNIEC   %1 0 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DCONNIEC    Device Connection Interrupt Disable
: USBHS-HSTIDR_DDISCIEC   %1 1 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DDISCIEC    Device Disconnection Interrupt Disable
: USBHS-HSTIDR_RSTIEC   %1 2 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_RSTIEC    USB Reset Sent Interrupt Disable
: USBHS-HSTIDR_RSMEDIEC   %1 3 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_RSMEDIEC    Downstream Resume Sent Interrupt Disable
: USBHS-HSTIDR_RXRSMIEC   %1 4 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_RXRSMIEC    Upstream Resume Received Interrupt Disable
: USBHS-HSTIDR_HSOFIEC   %1 5 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_HSOFIEC    Host Start of Frame Interrupt Disable
: USBHS-HSTIDR_HWUPIEC   %1 6 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_HWUPIEC    Host Wake-Up Interrupt Disable
: USBHS-HSTIDR_PEP_0   %1 8 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_0    Pipe 0 Interrupt Disable
: USBHS-HSTIDR_PEP_1   %1 9 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_1    Pipe 1 Interrupt Disable
: USBHS-HSTIDR_PEP_2   %1 10 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_2    Pipe 2 Interrupt Disable
: USBHS-HSTIDR_PEP_3   %1 11 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_3    Pipe 3 Interrupt Disable
: USBHS-HSTIDR_PEP_4   %1 12 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_4    Pipe 4 Interrupt Disable
: USBHS-HSTIDR_PEP_5   %1 13 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_5    Pipe 5 Interrupt Disable
: USBHS-HSTIDR_PEP_6   %1 14 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_6    Pipe 6 Interrupt Disable
: USBHS-HSTIDR_PEP_7   %1 15 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_7    Pipe 7 Interrupt Disable
: USBHS-HSTIDR_PEP_8   %1 16 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_8    Pipe 8 Interrupt Disable
: USBHS-HSTIDR_PEP_9   %1 17 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_9    Pipe 9 Interrupt Disable
: USBHS-HSTIDR_PEP_10   %1 18 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_10    Pipe 10 Interrupt Disable
: USBHS-HSTIDR_PEP_11   %1 19 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_PEP_11    Pipe 11 Interrupt Disable
: USBHS-HSTIDR_DMA_1   %1 25 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DMA_1    DMA Channel 1 Interrupt Disable
: USBHS-HSTIDR_DMA_2   %1 26 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DMA_2    DMA Channel 2 Interrupt Disable
: USBHS-HSTIDR_DMA_3   %1 27 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DMA_3    DMA Channel 3 Interrupt Disable
: USBHS-HSTIDR_DMA_4   %1 28 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DMA_4    DMA Channel 4 Interrupt Disable
: USBHS-HSTIDR_DMA_5   %1 29 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DMA_5    DMA Channel 5 Interrupt Disable
: USBHS-HSTIDR_DMA_6   %1 30 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DMA_6    DMA Channel 6 Interrupt Disable
: USBHS-HSTIDR_DMA_7   %1 31 lshift USBHS-HSTIDR bis! ;  \ USBHS-HSTIDR_DMA_7    DMA Channel 7 Interrupt Disable

\ USBHS-HSTIER (write-only)
: USBHS-HSTIER_DCONNIES   %1 0 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DCONNIES    Device Connection Interrupt Enable
: USBHS-HSTIER_DDISCIES   %1 1 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DDISCIES    Device Disconnection Interrupt Enable
: USBHS-HSTIER_RSTIES   %1 2 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_RSTIES    USB Reset Sent Interrupt Enable
: USBHS-HSTIER_RSMEDIES   %1 3 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_RSMEDIES    Downstream Resume Sent Interrupt Enable
: USBHS-HSTIER_RXRSMIES   %1 4 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_RXRSMIES    Upstream Resume Received Interrupt Enable
: USBHS-HSTIER_HSOFIES   %1 5 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_HSOFIES    Host Start of Frame Interrupt Enable
: USBHS-HSTIER_HWUPIES   %1 6 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_HWUPIES    Host Wake-Up Interrupt Enable
: USBHS-HSTIER_PEP_0   %1 8 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_0    Pipe 0 Interrupt Enable
: USBHS-HSTIER_PEP_1   %1 9 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_1    Pipe 1 Interrupt Enable
: USBHS-HSTIER_PEP_2   %1 10 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_2    Pipe 2 Interrupt Enable
: USBHS-HSTIER_PEP_3   %1 11 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_3    Pipe 3 Interrupt Enable
: USBHS-HSTIER_PEP_4   %1 12 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_4    Pipe 4 Interrupt Enable
: USBHS-HSTIER_PEP_5   %1 13 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_5    Pipe 5 Interrupt Enable
: USBHS-HSTIER_PEP_6   %1 14 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_6    Pipe 6 Interrupt Enable
: USBHS-HSTIER_PEP_7   %1 15 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_7    Pipe 7 Interrupt Enable
: USBHS-HSTIER_PEP_8   %1 16 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_8    Pipe 8 Interrupt Enable
: USBHS-HSTIER_PEP_9   %1 17 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_9    Pipe 9 Interrupt Enable
: USBHS-HSTIER_PEP_10   %1 18 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_10    Pipe 10 Interrupt Enable
: USBHS-HSTIER_PEP_11   %1 19 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_PEP_11    Pipe 11 Interrupt Enable
: USBHS-HSTIER_DMA_1   %1 25 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DMA_1    DMA Channel 1 Interrupt Enable
: USBHS-HSTIER_DMA_2   %1 26 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DMA_2    DMA Channel 2 Interrupt Enable
: USBHS-HSTIER_DMA_3   %1 27 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DMA_3    DMA Channel 3 Interrupt Enable
: USBHS-HSTIER_DMA_4   %1 28 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DMA_4    DMA Channel 4 Interrupt Enable
: USBHS-HSTIER_DMA_5   %1 29 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DMA_5    DMA Channel 5 Interrupt Enable
: USBHS-HSTIER_DMA_6   %1 30 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DMA_6    DMA Channel 6 Interrupt Enable
: USBHS-HSTIER_DMA_7   %1 31 lshift USBHS-HSTIER bis! ;  \ USBHS-HSTIER_DMA_7    DMA Channel 7 Interrupt Enable

\ USBHS-HSTPIP ()
: USBHS-HSTPIP_PEN0   %1 0 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN0    Pipe 0 Enable
: USBHS-HSTPIP_PEN1   %1 1 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN1    Pipe 1 Enable
: USBHS-HSTPIP_PEN2   %1 2 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN2    Pipe 2 Enable
: USBHS-HSTPIP_PEN3   %1 3 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN3    Pipe 3 Enable
: USBHS-HSTPIP_PEN4   %1 4 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN4    Pipe 4 Enable
: USBHS-HSTPIP_PEN5   %1 5 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN5    Pipe 5 Enable
: USBHS-HSTPIP_PEN6   %1 6 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN6    Pipe 6 Enable
: USBHS-HSTPIP_PEN7   %1 7 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN7    Pipe 7 Enable
: USBHS-HSTPIP_PEN8   %1 8 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PEN8    Pipe 8 Enable
: USBHS-HSTPIP_PRST0   %1 16 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST0    Pipe 0 Reset
: USBHS-HSTPIP_PRST1   %1 17 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST1    Pipe 1 Reset
: USBHS-HSTPIP_PRST2   %1 18 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST2    Pipe 2 Reset
: USBHS-HSTPIP_PRST3   %1 19 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST3    Pipe 3 Reset
: USBHS-HSTPIP_PRST4   %1 20 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST4    Pipe 4 Reset
: USBHS-HSTPIP_PRST5   %1 21 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST5    Pipe 5 Reset
: USBHS-HSTPIP_PRST6   %1 22 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST6    Pipe 6 Reset
: USBHS-HSTPIP_PRST7   %1 23 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST7    Pipe 7 Reset
: USBHS-HSTPIP_PRST8   %1 24 lshift USBHS-HSTPIP bis! ;  \ USBHS-HSTPIP_PRST8    Pipe 8 Reset

\ USBHS-HSTFNUM ()
: USBHS-HSTFNUM_MFNUM   ( %XXX -- ) 0 lshift USBHS-HSTFNUM bis! ;  \ USBHS-HSTFNUM_MFNUM    Micro Frame Number
: USBHS-HSTFNUM_FNUM  3 lshift USBHS-HSTFNUM bis! ;  \ USBHS-HSTFNUM_FNUM    Frame Number
: USBHS-HSTFNUM_FLENHIGH   ( %XXXXXXXX -- ) 16 lshift USBHS-HSTFNUM bis! ;  \ USBHS-HSTFNUM_FLENHIGH    Frame Length

\ USBHS-HSTADDR1 ()
: USBHS-HSTADDR1_HSTADDRP0   ( %XXXXXXX -- ) 0 lshift USBHS-HSTADDR1 bis! ;  \ USBHS-HSTADDR1_HSTADDRP0    USB Host Address
: USBHS-HSTADDR1_HSTADDRP1   ( %XXXXXXX -- ) 8 lshift USBHS-HSTADDR1 bis! ;  \ USBHS-HSTADDR1_HSTADDRP1    USB Host Address
: USBHS-HSTADDR1_HSTADDRP2   ( %XXXXXXX -- ) 16 lshift USBHS-HSTADDR1 bis! ;  \ USBHS-HSTADDR1_HSTADDRP2    USB Host Address
: USBHS-HSTADDR1_HSTADDRP3   ( %XXXXXXX -- ) 24 lshift USBHS-HSTADDR1 bis! ;  \ USBHS-HSTADDR1_HSTADDRP3    USB Host Address

\ USBHS-HSTADDR2 ()
: USBHS-HSTADDR2_HSTADDRP4   ( %XXXXXXX -- ) 0 lshift USBHS-HSTADDR2 bis! ;  \ USBHS-HSTADDR2_HSTADDRP4    USB Host Address
: USBHS-HSTADDR2_HSTADDRP5   ( %XXXXXXX -- ) 8 lshift USBHS-HSTADDR2 bis! ;  \ USBHS-HSTADDR2_HSTADDRP5    USB Host Address
: USBHS-HSTADDR2_HSTADDRP6   ( %XXXXXXX -- ) 16 lshift USBHS-HSTADDR2 bis! ;  \ USBHS-HSTADDR2_HSTADDRP6    USB Host Address
: USBHS-HSTADDR2_HSTADDRP7   ( %XXXXXXX -- ) 24 lshift USBHS-HSTADDR2 bis! ;  \ USBHS-HSTADDR2_HSTADDRP7    USB Host Address

\ USBHS-HSTADDR3 ()
: USBHS-HSTADDR3_HSTADDRP8   ( %XXXXXXX -- ) 0 lshift USBHS-HSTADDR3 bis! ;  \ USBHS-HSTADDR3_HSTADDRP8    USB Host Address
: USBHS-HSTADDR3_HSTADDRP9   ( %XXXXXXX -- ) 8 lshift USBHS-HSTADDR3 bis! ;  \ USBHS-HSTADDR3_HSTADDRP9    USB Host Address

\ USBHS-HSTPIPCFG[%s] ()
: USBHS-HSTPIPCFG[%s]_ALLOC   %1 1 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_ALLOC    Pipe Memory Allocate
: USBHS-HSTPIPCFG[%s]_PBK   ( %XX -- ) 2 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_PBK    Pipe Banks
: USBHS-HSTPIPCFG[%s]_PSIZE   ( %XXX -- ) 4 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_PSIZE    Pipe Size
: USBHS-HSTPIPCFG[%s]_PTOKEN   ( %XX -- ) 8 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_PTOKEN    Pipe Token
: USBHS-HSTPIPCFG[%s]_AUTOSW   %1 10 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_AUTOSW    Automatic Switch
: USBHS-HSTPIPCFG[%s]_PTYPE   ( %XX -- ) 12 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_PTYPE    Pipe Type
: USBHS-HSTPIPCFG[%s]_PEPNUM   ( %XXXX -- ) 16 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_PEPNUM    Pipe Endpoint Number
: USBHS-HSTPIPCFG[%s]_INTFRQ   ( %XXXXXXXX -- ) 24 lshift USBHS-HSTPIPCFG[%s] bis! ;  \ USBHS-HSTPIPCFG[%s]_INTFRQ    Pipe Interrupt Request Frequency

\ USBHS-HSTPIPISR[%s] (read-only)
: USBHS-HSTPIPISR[%s]_RXINI   %1 0 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_RXINI    Received IN Data Interrupt
: USBHS-HSTPIPISR[%s]_TXOUTI   %1 1 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_TXOUTI    Transmitted OUT Data Interrupt
: USBHS-HSTPIPISR[%s]_TXSTPI   %1 2 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_TXSTPI    Transmitted SETUP Interrupt
: USBHS-HSTPIPISR[%s]_PERRI   %1 3 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_PERRI    Pipe Error Interrupt
: USBHS-HSTPIPISR[%s]_NAKEDI   %1 4 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_NAKEDI    NAKed Interrupt
: USBHS-HSTPIPISR[%s]_OVERFI   %1 5 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_OVERFI    Overflow Interrupt
: USBHS-HSTPIPISR[%s]_RXSTALLDI   %1 6 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_RXSTALLDI    Received STALLed Interrupt
: USBHS-HSTPIPISR[%s]_SHORTPACKETI   %1 7 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_SHORTPACKETI    Short Packet Interrupt
: USBHS-HSTPIPISR[%s]_DTSEQ   ( %XX -- ) 8 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_DTSEQ    Data Toggle Sequence
: USBHS-HSTPIPISR[%s]_NBUSYBK   ( %XX -- ) 12 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_NBUSYBK    Number of Busy Banks
: USBHS-HSTPIPISR[%s]_CURRBK   ( %XX -- ) 14 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_CURRBK    Current Bank
: USBHS-HSTPIPISR[%s]_RWALL   %1 16 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_RWALL    Read/Write Allowed
: USBHS-HSTPIPISR[%s]_CFGOK   %1 18 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_CFGOK    Configuration OK Status
: USBHS-HSTPIPISR[%s]_PBYCT  20 lshift USBHS-HSTPIPISR[%s] bis! ;  \ USBHS-HSTPIPISR[%s]_PBYCT    Pipe Byte Count

\ USBHS-HSTPIPICR[%s] (write-only)
: USBHS-HSTPIPICR[%s]_RXINIC   %1 0 lshift USBHS-HSTPIPICR[%s] bis! ;  \ USBHS-HSTPIPICR[%s]_RXINIC    Received IN Data Interrupt Clear
: USBHS-HSTPIPICR[%s]_TXOUTIC   %1 1 lshift USBHS-HSTPIPICR[%s] bis! ;  \ USBHS-HSTPIPICR[%s]_TXOUTIC    Transmitted OUT Data Interrupt Clear
: USBHS-HSTPIPICR[%s]_TXSTPIC   %1 2 lshift USBHS-HSTPIPICR[%s] bis! ;  \ USBHS-HSTPIPICR[%s]_TXSTPIC    Transmitted SETUP Interrupt Clear
: USBHS-HSTPIPICR[%s]_NAKEDIC   %1 4 lshift USBHS-HSTPIPICR[%s] bis! ;  \ USBHS-HSTPIPICR[%s]_NAKEDIC    NAKed Interrupt Clear
: USBHS-HSTPIPICR[%s]_OVERFIC   %1 5 lshift USBHS-HSTPIPICR[%s] bis! ;  \ USBHS-HSTPIPICR[%s]_OVERFIC    Overflow Interrupt Clear
: USBHS-HSTPIPICR[%s]_RXSTALLDIC   %1 6 lshift USBHS-HSTPIPICR[%s] bis! ;  \ USBHS-HSTPIPICR[%s]_RXSTALLDIC    Received STALLed Interrupt Clear
: USBHS-HSTPIPICR[%s]_SHORTPACKETIC   %1 7 lshift USBHS-HSTPIPICR[%s] bis! ;  \ USBHS-HSTPIPICR[%s]_SHORTPACKETIC    Short Packet Interrupt Clear

\ USBHS-HSTPIPIFR[%s] (write-only)
: USBHS-HSTPIPIFR[%s]_RXINIS   %1 0 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_RXINIS    Received IN Data Interrupt Set
: USBHS-HSTPIPIFR[%s]_TXOUTIS   %1 1 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_TXOUTIS    Transmitted OUT Data Interrupt Set
: USBHS-HSTPIPIFR[%s]_TXSTPIS   %1 2 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_TXSTPIS    Transmitted SETUP Interrupt Set
: USBHS-HSTPIPIFR[%s]_PERRIS   %1 3 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_PERRIS    Pipe Error Interrupt Set
: USBHS-HSTPIPIFR[%s]_NAKEDIS   %1 4 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_NAKEDIS    NAKed Interrupt Set
: USBHS-HSTPIPIFR[%s]_OVERFIS   %1 5 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_OVERFIS    Overflow Interrupt Set
: USBHS-HSTPIPIFR[%s]_RXSTALLDIS   %1 6 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_RXSTALLDIS    Received STALLed Interrupt Set
: USBHS-HSTPIPIFR[%s]_SHORTPACKETIS   %1 7 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_SHORTPACKETIS    Short Packet Interrupt Set
: USBHS-HSTPIPIFR[%s]_NBUSYBKS   %1 12 lshift USBHS-HSTPIPIFR[%s] bis! ;  \ USBHS-HSTPIPIFR[%s]_NBUSYBKS    Number of Busy Banks Set

\ USBHS-HSTPIPIMR[%s] (read-only)
: USBHS-HSTPIPIMR[%s]_RXINE   %1 0 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_RXINE    Received IN Data Interrupt Enable
: USBHS-HSTPIPIMR[%s]_TXOUTE   %1 1 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_TXOUTE    Transmitted OUT Data Interrupt Enable
: USBHS-HSTPIPIMR[%s]_TXSTPE   %1 2 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_TXSTPE    Transmitted SETUP Interrupt Enable
: USBHS-HSTPIPIMR[%s]_PERRE   %1 3 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_PERRE    Pipe Error Interrupt Enable
: USBHS-HSTPIPIMR[%s]_NAKEDE   %1 4 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_NAKEDE    NAKed Interrupt Enable
: USBHS-HSTPIPIMR[%s]_OVERFIE   %1 5 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_OVERFIE    Overflow Interrupt Enable
: USBHS-HSTPIPIMR[%s]_RXSTALLDE   %1 6 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_RXSTALLDE    Received STALLed Interrupt Enable
: USBHS-HSTPIPIMR[%s]_SHORTPACKETIE   %1 7 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_SHORTPACKETIE    Short Packet Interrupt Enable
: USBHS-HSTPIPIMR[%s]_NBUSYBKE   %1 12 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_NBUSYBKE    Number of Busy Banks Interrupt Enable
: USBHS-HSTPIPIMR[%s]_FIFOCON   %1 14 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_FIFOCON    FIFO Control
: USBHS-HSTPIPIMR[%s]_PDISHDMA   %1 16 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_PDISHDMA    Pipe Interrupts Disable HDMA Request Enable
: USBHS-HSTPIPIMR[%s]_PFREEZE   %1 17 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_PFREEZE    Pipe Freeze
: USBHS-HSTPIPIMR[%s]_RSTDT   %1 18 lshift USBHS-HSTPIPIMR[%s] bis! ;  \ USBHS-HSTPIPIMR[%s]_RSTDT    Reset Data Toggle

\ USBHS-HSTPIPIER[%s] (write-only)
: USBHS-HSTPIPIER[%s]_RXINES   %1 0 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_RXINES    Received IN Data Interrupt Enable
: USBHS-HSTPIPIER[%s]_TXOUTES   %1 1 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_TXOUTES    Transmitted OUT Data Interrupt Enable
: USBHS-HSTPIPIER[%s]_TXSTPES   %1 2 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_TXSTPES    Transmitted SETUP Interrupt Enable
: USBHS-HSTPIPIER[%s]_PERRES   %1 3 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_PERRES    Pipe Error Interrupt Enable
: USBHS-HSTPIPIER[%s]_NAKEDES   %1 4 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_NAKEDES    NAKed Interrupt Enable
: USBHS-HSTPIPIER[%s]_OVERFIES   %1 5 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_OVERFIES    Overflow Interrupt Enable
: USBHS-HSTPIPIER[%s]_RXSTALLDES   %1 6 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_RXSTALLDES    Received STALLed Interrupt Enable
: USBHS-HSTPIPIER[%s]_SHORTPACKETIES   %1 7 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_SHORTPACKETIES    Short Packet Interrupt Enable
: USBHS-HSTPIPIER[%s]_NBUSYBKES   %1 12 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_NBUSYBKES    Number of Busy Banks Enable
: USBHS-HSTPIPIER[%s]_PDISHDMAS   %1 16 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_PDISHDMAS    Pipe Interrupts Disable HDMA Request Enable
: USBHS-HSTPIPIER[%s]_PFREEZES   %1 17 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_PFREEZES    Pipe Freeze Enable
: USBHS-HSTPIPIER[%s]_RSTDTS   %1 18 lshift USBHS-HSTPIPIER[%s] bis! ;  \ USBHS-HSTPIPIER[%s]_RSTDTS    Reset Data Toggle Enable

\ USBHS-HSTPIPIDR[%s] (write-only)
: USBHS-HSTPIPIDR[%s]_RXINEC   %1 0 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_RXINEC    Received IN Data Interrupt Disable
: USBHS-HSTPIPIDR[%s]_TXOUTEC   %1 1 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_TXOUTEC    Transmitted OUT Data Interrupt Disable
: USBHS-HSTPIPIDR[%s]_TXSTPEC   %1 2 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_TXSTPEC    Transmitted SETUP Interrupt Disable
: USBHS-HSTPIPIDR[%s]_PERREC   %1 3 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_PERREC    Pipe Error Interrupt Disable
: USBHS-HSTPIPIDR[%s]_NAKEDEC   %1 4 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_NAKEDEC    NAKed Interrupt Disable
: USBHS-HSTPIPIDR[%s]_OVERFIEC   %1 5 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_OVERFIEC    Overflow Interrupt Disable
: USBHS-HSTPIPIDR[%s]_RXSTALLDEC   %1 6 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_RXSTALLDEC    Received STALLed Interrupt Disable
: USBHS-HSTPIPIDR[%s]_SHORTPACKETIEC   %1 7 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_SHORTPACKETIEC    Short Packet Interrupt Disable
: USBHS-HSTPIPIDR[%s]_NBUSYBKEC   %1 12 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_NBUSYBKEC    Number of Busy Banks Disable
: USBHS-HSTPIPIDR[%s]_FIFOCONC   %1 14 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_FIFOCONC    FIFO Control Disable
: USBHS-HSTPIPIDR[%s]_PDISHDMAC   %1 16 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_PDISHDMAC    Pipe Interrupts Disable HDMA Request Disable
: USBHS-HSTPIPIDR[%s]_PFREEZEC   %1 17 lshift USBHS-HSTPIPIDR[%s] bis! ;  \ USBHS-HSTPIPIDR[%s]_PFREEZEC    Pipe Freeze Disable

\ USBHS-HSTPIPINRQ[%s] ()
: USBHS-HSTPIPINRQ[%s]_INRQ   ( %XXXXXXXX -- ) 0 lshift USBHS-HSTPIPINRQ[%s] bis! ;  \ USBHS-HSTPIPINRQ[%s]_INRQ    IN Request Number before Freeze
: USBHS-HSTPIPINRQ[%s]_INMODE   %1 8 lshift USBHS-HSTPIPINRQ[%s] bis! ;  \ USBHS-HSTPIPINRQ[%s]_INMODE    IN Request Mode

\ USBHS-HSTPIPERR[%s] ()
: USBHS-HSTPIPERR[%s]_DATATGL   %1 0 lshift USBHS-HSTPIPERR[%s] bis! ;  \ USBHS-HSTPIPERR[%s]_DATATGL    Data Toggle Error
: USBHS-HSTPIPERR[%s]_DATAPID   %1 1 lshift USBHS-HSTPIPERR[%s] bis! ;  \ USBHS-HSTPIPERR[%s]_DATAPID    Data PID Error
: USBHS-HSTPIPERR[%s]_PID   %1 2 lshift USBHS-HSTPIPERR[%s] bis! ;  \ USBHS-HSTPIPERR[%s]_PID    Data PID Error
: USBHS-HSTPIPERR[%s]_TIMEOUT   %1 3 lshift USBHS-HSTPIPERR[%s] bis! ;  \ USBHS-HSTPIPERR[%s]_TIMEOUT    Time-Out Error
: USBHS-HSTPIPERR[%s]_CRC16   %1 4 lshift USBHS-HSTPIPERR[%s] bis! ;  \ USBHS-HSTPIPERR[%s]_CRC16    CRC16 Error
: USBHS-HSTPIPERR[%s]_COUNTER   ( %XX -- ) 5 lshift USBHS-HSTPIPERR[%s] bis! ;  \ USBHS-HSTPIPERR[%s]_COUNTER    Error Counter

\ USBHS-CTRL ()
: USBHS-CTRL_RDERRE   %1 4 lshift USBHS-CTRL bis! ;  \ USBHS-CTRL_RDERRE    Remote Device Connection Error Interrupt Enable
: USBHS-CTRL_VBUSHWC   %1 8 lshift USBHS-CTRL bis! ;  \ USBHS-CTRL_VBUSHWC    VBUS Hardware Control
: USBHS-CTRL_FRZCLK   %1 14 lshift USBHS-CTRL bis! ;  \ USBHS-CTRL_FRZCLK    Freeze USB Clock
: USBHS-CTRL_USBE   %1 15 lshift USBHS-CTRL bis! ;  \ USBHS-CTRL_USBE    USBHS Enable
: USBHS-CTRL_UIMOD   %1 25 lshift USBHS-CTRL bis! ;  \ USBHS-CTRL_UIMOD    USBHS Mode

\ USBHS-SR (read-only)
: USBHS-SR_RDERRI   %1 4 lshift USBHS-SR bis! ;  \ USBHS-SR_RDERRI    Remote Device Connection Error Interrupt Host mode only
: USBHS-SR_SPEED   ( %XX -- ) 12 lshift USBHS-SR bis! ;  \ USBHS-SR_SPEED    Speed Status Device mode only
: USBHS-SR_CLKUSABLE   %1 14 lshift USBHS-SR bis! ;  \ USBHS-SR_CLKUSABLE    UTMI Clock Usable

\ USBHS-SCR (write-only)
: USBHS-SCR_RDERRIC   %1 4 lshift USBHS-SCR bis! ;  \ USBHS-SCR_RDERRIC    Remote Device Connection Error Interrupt Clear

\ USBHS-SFR (write-only)
: USBHS-SFR_RDERRIS   %1 4 lshift USBHS-SFR bis! ;  \ USBHS-SFR_RDERRIS    Remote Device Connection Error Interrupt Set
: USBHS-SFR_VBUSRQS   %1 9 lshift USBHS-SFR bis! ;  \ USBHS-SFR_VBUSRQS    VBUS Request Set

\ UTMI-OHCIICR ()
: UTMI-OHCIICR_RES0   %1 0 lshift UTMI-OHCIICR bis! ;  \ UTMI-OHCIICR_RES0    USB PORTx Reset
: UTMI-OHCIICR_ARIE   %1 4 lshift UTMI-OHCIICR bis! ;  \ UTMI-OHCIICR_ARIE    OHCI Asynchronous Resume Interrupt Enable
: UTMI-OHCIICR_APPSTART   %1 5 lshift UTMI-OHCIICR bis! ;  \ UTMI-OHCIICR_APPSTART    
: UTMI-OHCIICR_UDPPUDIS   %1 23 lshift UTMI-OHCIICR bis! ;  \ UTMI-OHCIICR_UDPPUDIS    USB Device Pull-up Disable

\ UTMI-CKTRIM ()
: UTMI-CKTRIM_FREQ   ( %XX -- ) 0 lshift UTMI-CKTRIM bis! ;  \ UTMI-CKTRIM_FREQ    UTMI Reference Clock Frequency

\ WDT-CR (write-only)
: WDT-CR_WDRSTT   %1 0 lshift WDT-CR bis! ;  \ WDT-CR_WDRSTT    Watchdog Restart
: WDT-CR_KEY   ( %XXXXXXXX -- ) 24 lshift WDT-CR bis! ;  \ WDT-CR_KEY    Password

\ WDT-MR ()
: WDT-MR_WDV   ( %XXXXXXXXXXX -- ) 0 lshift WDT-MR bis! ;  \ WDT-MR_WDV    Watchdog Counter Value
: WDT-MR_WDFIEN   %1 12 lshift WDT-MR bis! ;  \ WDT-MR_WDFIEN    Watchdog Fault Interrupt Enable
: WDT-MR_WDRSTEN   %1 13 lshift WDT-MR bis! ;  \ WDT-MR_WDRSTEN    Watchdog Reset Enable
: WDT-MR_WDDIS   %1 15 lshift WDT-MR bis! ;  \ WDT-MR_WDDIS    Watchdog Disable
: WDT-MR_WDD   ( %XXXXXXXXXXX -- ) 16 lshift WDT-MR bis! ;  \ WDT-MR_WDD    Watchdog Delta Value
: WDT-MR_WDDBGHLT   %1 28 lshift WDT-MR bis! ;  \ WDT-MR_WDDBGHLT    Watchdog Debug Halt
: WDT-MR_WDIDLEHLT   %1 29 lshift WDT-MR bis! ;  \ WDT-MR_WDIDLEHLT    Watchdog Idle Halt

\ WDT-SR (read-only)
: WDT-SR_WDUNF   %1 0 lshift WDT-SR bis! ;  \ WDT-SR_WDUNF    Watchdog Underflow cleared on read
: WDT-SR_WDERR   %1 1 lshift WDT-SR bis! ;  \ WDT-SR_WDERR    Watchdog Error cleared on read

\ XDMAC-GTYPE (read-only)
: XDMAC-GTYPE_NB_CH   ( %XXXXX -- ) 0 lshift XDMAC-GTYPE bis! ;  \ XDMAC-GTYPE_NB_CH    Number of Channels Minus One
: XDMAC-GTYPE_FIFO_SZ  5 lshift XDMAC-GTYPE bis! ;  \ XDMAC-GTYPE_FIFO_SZ    Number of Bytes
: XDMAC-GTYPE_NB_REQ   ( %XXXXXXX -- ) 16 lshift XDMAC-GTYPE bis! ;  \ XDMAC-GTYPE_NB_REQ    Number of Peripheral Requests Minus One

\ XDMAC-GCFG ()
: XDMAC-GCFG_CGDISREG   %1 0 lshift XDMAC-GCFG bis! ;  \ XDMAC-GCFG_CGDISREG    Configuration Registers Clock Gating Disable
: XDMAC-GCFG_CGDISPIPE   %1 1 lshift XDMAC-GCFG bis! ;  \ XDMAC-GCFG_CGDISPIPE    Pipeline Clock Gating Disable
: XDMAC-GCFG_CGDISFIFO   %1 2 lshift XDMAC-GCFG bis! ;  \ XDMAC-GCFG_CGDISFIFO    FIFO Clock Gating Disable
: XDMAC-GCFG_CGDISIF   %1 3 lshift XDMAC-GCFG bis! ;  \ XDMAC-GCFG_CGDISIF    Bus Interface Clock Gating Disable
: XDMAC-GCFG_BXKBEN   %1 8 lshift XDMAC-GCFG bis! ;  \ XDMAC-GCFG_BXKBEN    Boundary X Kilobyte Enable

\ XDMAC-GWAC ()
: XDMAC-GWAC_PW0   ( %XXXX -- ) 0 lshift XDMAC-GWAC bis! ;  \ XDMAC-GWAC_PW0    Pool Weight 0
: XDMAC-GWAC_PW1   ( %XXXX -- ) 4 lshift XDMAC-GWAC bis! ;  \ XDMAC-GWAC_PW1    Pool Weight 1
: XDMAC-GWAC_PW2   ( %XXXX -- ) 8 lshift XDMAC-GWAC bis! ;  \ XDMAC-GWAC_PW2    Pool Weight 2
: XDMAC-GWAC_PW3   ( %XXXX -- ) 12 lshift XDMAC-GWAC bis! ;  \ XDMAC-GWAC_PW3    Pool Weight 3

\ XDMAC-GIE (write-only)
: XDMAC-GIE_IE0   %1 0 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE0    XDMAC Channel 0 Interrupt Enable Bit
: XDMAC-GIE_IE1   %1 1 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE1    XDMAC Channel 1 Interrupt Enable Bit
: XDMAC-GIE_IE2   %1 2 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE2    XDMAC Channel 2 Interrupt Enable Bit
: XDMAC-GIE_IE3   %1 3 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE3    XDMAC Channel 3 Interrupt Enable Bit
: XDMAC-GIE_IE4   %1 4 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE4    XDMAC Channel 4 Interrupt Enable Bit
: XDMAC-GIE_IE5   %1 5 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE5    XDMAC Channel 5 Interrupt Enable Bit
: XDMAC-GIE_IE6   %1 6 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE6    XDMAC Channel 6 Interrupt Enable Bit
: XDMAC-GIE_IE7   %1 7 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE7    XDMAC Channel 7 Interrupt Enable Bit
: XDMAC-GIE_IE8   %1 8 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE8    XDMAC Channel 8 Interrupt Enable Bit
: XDMAC-GIE_IE9   %1 9 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE9    XDMAC Channel 9 Interrupt Enable Bit
: XDMAC-GIE_IE10   %1 10 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE10    XDMAC Channel 10 Interrupt Enable Bit
: XDMAC-GIE_IE11   %1 11 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE11    XDMAC Channel 11 Interrupt Enable Bit
: XDMAC-GIE_IE12   %1 12 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE12    XDMAC Channel 12 Interrupt Enable Bit
: XDMAC-GIE_IE13   %1 13 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE13    XDMAC Channel 13 Interrupt Enable Bit
: XDMAC-GIE_IE14   %1 14 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE14    XDMAC Channel 14 Interrupt Enable Bit
: XDMAC-GIE_IE15   %1 15 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE15    XDMAC Channel 15 Interrupt Enable Bit
: XDMAC-GIE_IE16   %1 16 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE16    XDMAC Channel 16 Interrupt Enable Bit
: XDMAC-GIE_IE17   %1 17 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE17    XDMAC Channel 17 Interrupt Enable Bit
: XDMAC-GIE_IE18   %1 18 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE18    XDMAC Channel 18 Interrupt Enable Bit
: XDMAC-GIE_IE19   %1 19 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE19    XDMAC Channel 19 Interrupt Enable Bit
: XDMAC-GIE_IE20   %1 20 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE20    XDMAC Channel 20 Interrupt Enable Bit
: XDMAC-GIE_IE21   %1 21 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE21    XDMAC Channel 21 Interrupt Enable Bit
: XDMAC-GIE_IE22   %1 22 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE22    XDMAC Channel 22 Interrupt Enable Bit
: XDMAC-GIE_IE23   %1 23 lshift XDMAC-GIE bis! ;  \ XDMAC-GIE_IE23    XDMAC Channel 23 Interrupt Enable Bit

\ XDMAC-GID (write-only)
: XDMAC-GID_ID0   %1 0 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID0    XDMAC Channel 0 Interrupt Disable Bit
: XDMAC-GID_ID1   %1 1 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID1    XDMAC Channel 1 Interrupt Disable Bit
: XDMAC-GID_ID2   %1 2 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID2    XDMAC Channel 2 Interrupt Disable Bit
: XDMAC-GID_ID3   %1 3 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID3    XDMAC Channel 3 Interrupt Disable Bit
: XDMAC-GID_ID4   %1 4 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID4    XDMAC Channel 4 Interrupt Disable Bit
: XDMAC-GID_ID5   %1 5 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID5    XDMAC Channel 5 Interrupt Disable Bit
: XDMAC-GID_ID6   %1 6 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID6    XDMAC Channel 6 Interrupt Disable Bit
: XDMAC-GID_ID7   %1 7 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID7    XDMAC Channel 7 Interrupt Disable Bit
: XDMAC-GID_ID8   %1 8 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID8    XDMAC Channel 8 Interrupt Disable Bit
: XDMAC-GID_ID9   %1 9 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID9    XDMAC Channel 9 Interrupt Disable Bit
: XDMAC-GID_ID10   %1 10 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID10    XDMAC Channel 10 Interrupt Disable Bit
: XDMAC-GID_ID11   %1 11 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID11    XDMAC Channel 11 Interrupt Disable Bit
: XDMAC-GID_ID12   %1 12 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID12    XDMAC Channel 12 Interrupt Disable Bit
: XDMAC-GID_ID13   %1 13 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID13    XDMAC Channel 13 Interrupt Disable Bit
: XDMAC-GID_ID14   %1 14 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID14    XDMAC Channel 14 Interrupt Disable Bit
: XDMAC-GID_ID15   %1 15 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID15    XDMAC Channel 15 Interrupt Disable Bit
: XDMAC-GID_ID16   %1 16 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID16    XDMAC Channel 16 Interrupt Disable Bit
: XDMAC-GID_ID17   %1 17 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID17    XDMAC Channel 17 Interrupt Disable Bit
: XDMAC-GID_ID18   %1 18 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID18    XDMAC Channel 18 Interrupt Disable Bit
: XDMAC-GID_ID19   %1 19 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID19    XDMAC Channel 19 Interrupt Disable Bit
: XDMAC-GID_ID20   %1 20 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID20    XDMAC Channel 20 Interrupt Disable Bit
: XDMAC-GID_ID21   %1 21 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID21    XDMAC Channel 21 Interrupt Disable Bit
: XDMAC-GID_ID22   %1 22 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID22    XDMAC Channel 22 Interrupt Disable Bit
: XDMAC-GID_ID23   %1 23 lshift XDMAC-GID bis! ;  \ XDMAC-GID_ID23    XDMAC Channel 23 Interrupt Disable Bit

\ XDMAC-GIM (read-only)
: XDMAC-GIM_IM0   %1 0 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM0    XDMAC Channel 0 Interrupt Mask Bit
: XDMAC-GIM_IM1   %1 1 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM1    XDMAC Channel 1 Interrupt Mask Bit
: XDMAC-GIM_IM2   %1 2 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM2    XDMAC Channel 2 Interrupt Mask Bit
: XDMAC-GIM_IM3   %1 3 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM3    XDMAC Channel 3 Interrupt Mask Bit
: XDMAC-GIM_IM4   %1 4 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM4    XDMAC Channel 4 Interrupt Mask Bit
: XDMAC-GIM_IM5   %1 5 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM5    XDMAC Channel 5 Interrupt Mask Bit
: XDMAC-GIM_IM6   %1 6 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM6    XDMAC Channel 6 Interrupt Mask Bit
: XDMAC-GIM_IM7   %1 7 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM7    XDMAC Channel 7 Interrupt Mask Bit
: XDMAC-GIM_IM8   %1 8 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM8    XDMAC Channel 8 Interrupt Mask Bit
: XDMAC-GIM_IM9   %1 9 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM9    XDMAC Channel 9 Interrupt Mask Bit
: XDMAC-GIM_IM10   %1 10 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM10    XDMAC Channel 10 Interrupt Mask Bit
: XDMAC-GIM_IM11   %1 11 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM11    XDMAC Channel 11 Interrupt Mask Bit
: XDMAC-GIM_IM12   %1 12 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM12    XDMAC Channel 12 Interrupt Mask Bit
: XDMAC-GIM_IM13   %1 13 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM13    XDMAC Channel 13 Interrupt Mask Bit
: XDMAC-GIM_IM14   %1 14 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM14    XDMAC Channel 14 Interrupt Mask Bit
: XDMAC-GIM_IM15   %1 15 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM15    XDMAC Channel 15 Interrupt Mask Bit
: XDMAC-GIM_IM16   %1 16 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM16    XDMAC Channel 16 Interrupt Mask Bit
: XDMAC-GIM_IM17   %1 17 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM17    XDMAC Channel 17 Interrupt Mask Bit
: XDMAC-GIM_IM18   %1 18 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM18    XDMAC Channel 18 Interrupt Mask Bit
: XDMAC-GIM_IM19   %1 19 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM19    XDMAC Channel 19 Interrupt Mask Bit
: XDMAC-GIM_IM20   %1 20 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM20    XDMAC Channel 20 Interrupt Mask Bit
: XDMAC-GIM_IM21   %1 21 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM21    XDMAC Channel 21 Interrupt Mask Bit
: XDMAC-GIM_IM22   %1 22 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM22    XDMAC Channel 22 Interrupt Mask Bit
: XDMAC-GIM_IM23   %1 23 lshift XDMAC-GIM bis! ;  \ XDMAC-GIM_IM23    XDMAC Channel 23 Interrupt Mask Bit

\ XDMAC-GIS (read-only)
: XDMAC-GIS_IS0   %1 0 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS0    XDMAC Channel 0 Interrupt Status Bit
: XDMAC-GIS_IS1   %1 1 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS1    XDMAC Channel 1 Interrupt Status Bit
: XDMAC-GIS_IS2   %1 2 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS2    XDMAC Channel 2 Interrupt Status Bit
: XDMAC-GIS_IS3   %1 3 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS3    XDMAC Channel 3 Interrupt Status Bit
: XDMAC-GIS_IS4   %1 4 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS4    XDMAC Channel 4 Interrupt Status Bit
: XDMAC-GIS_IS5   %1 5 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS5    XDMAC Channel 5 Interrupt Status Bit
: XDMAC-GIS_IS6   %1 6 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS6    XDMAC Channel 6 Interrupt Status Bit
: XDMAC-GIS_IS7   %1 7 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS7    XDMAC Channel 7 Interrupt Status Bit
: XDMAC-GIS_IS8   %1 8 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS8    XDMAC Channel 8 Interrupt Status Bit
: XDMAC-GIS_IS9   %1 9 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS9    XDMAC Channel 9 Interrupt Status Bit
: XDMAC-GIS_IS10   %1 10 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS10    XDMAC Channel 10 Interrupt Status Bit
: XDMAC-GIS_IS11   %1 11 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS11    XDMAC Channel 11 Interrupt Status Bit
: XDMAC-GIS_IS12   %1 12 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS12    XDMAC Channel 12 Interrupt Status Bit
: XDMAC-GIS_IS13   %1 13 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS13    XDMAC Channel 13 Interrupt Status Bit
: XDMAC-GIS_IS14   %1 14 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS14    XDMAC Channel 14 Interrupt Status Bit
: XDMAC-GIS_IS15   %1 15 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS15    XDMAC Channel 15 Interrupt Status Bit
: XDMAC-GIS_IS16   %1 16 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS16    XDMAC Channel 16 Interrupt Status Bit
: XDMAC-GIS_IS17   %1 17 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS17    XDMAC Channel 17 Interrupt Status Bit
: XDMAC-GIS_IS18   %1 18 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS18    XDMAC Channel 18 Interrupt Status Bit
: XDMAC-GIS_IS19   %1 19 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS19    XDMAC Channel 19 Interrupt Status Bit
: XDMAC-GIS_IS20   %1 20 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS20    XDMAC Channel 20 Interrupt Status Bit
: XDMAC-GIS_IS21   %1 21 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS21    XDMAC Channel 21 Interrupt Status Bit
: XDMAC-GIS_IS22   %1 22 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS22    XDMAC Channel 22 Interrupt Status Bit
: XDMAC-GIS_IS23   %1 23 lshift XDMAC-GIS bis! ;  \ XDMAC-GIS_IS23    XDMAC Channel 23 Interrupt Status Bit

\ XDMAC-GE (write-only)
: XDMAC-GE_EN0   %1 0 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN0    XDMAC Channel 0 Enable Bit
: XDMAC-GE_EN1   %1 1 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN1    XDMAC Channel 1 Enable Bit
: XDMAC-GE_EN2   %1 2 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN2    XDMAC Channel 2 Enable Bit
: XDMAC-GE_EN3   %1 3 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN3    XDMAC Channel 3 Enable Bit
: XDMAC-GE_EN4   %1 4 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN4    XDMAC Channel 4 Enable Bit
: XDMAC-GE_EN5   %1 5 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN5    XDMAC Channel 5 Enable Bit
: XDMAC-GE_EN6   %1 6 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN6    XDMAC Channel 6 Enable Bit
: XDMAC-GE_EN7   %1 7 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN7    XDMAC Channel 7 Enable Bit
: XDMAC-GE_EN8   %1 8 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN8    XDMAC Channel 8 Enable Bit
: XDMAC-GE_EN9   %1 9 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN9    XDMAC Channel 9 Enable Bit
: XDMAC-GE_EN10   %1 10 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN10    XDMAC Channel 10 Enable Bit
: XDMAC-GE_EN11   %1 11 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN11    XDMAC Channel 11 Enable Bit
: XDMAC-GE_EN12   %1 12 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN12    XDMAC Channel 12 Enable Bit
: XDMAC-GE_EN13   %1 13 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN13    XDMAC Channel 13 Enable Bit
: XDMAC-GE_EN14   %1 14 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN14    XDMAC Channel 14 Enable Bit
: XDMAC-GE_EN15   %1 15 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN15    XDMAC Channel 15 Enable Bit
: XDMAC-GE_EN16   %1 16 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN16    XDMAC Channel 16 Enable Bit
: XDMAC-GE_EN17   %1 17 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN17    XDMAC Channel 17 Enable Bit
: XDMAC-GE_EN18   %1 18 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN18    XDMAC Channel 18 Enable Bit
: XDMAC-GE_EN19   %1 19 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN19    XDMAC Channel 19 Enable Bit
: XDMAC-GE_EN20   %1 20 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN20    XDMAC Channel 20 Enable Bit
: XDMAC-GE_EN21   %1 21 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN21    XDMAC Channel 21 Enable Bit
: XDMAC-GE_EN22   %1 22 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN22    XDMAC Channel 22 Enable Bit
: XDMAC-GE_EN23   %1 23 lshift XDMAC-GE bis! ;  \ XDMAC-GE_EN23    XDMAC Channel 23 Enable Bit

\ XDMAC-GD (write-only)
: XDMAC-GD_DI0   %1 0 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI0    XDMAC Channel 0 Disable Bit
: XDMAC-GD_DI1   %1 1 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI1    XDMAC Channel 1 Disable Bit
: XDMAC-GD_DI2   %1 2 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI2    XDMAC Channel 2 Disable Bit
: XDMAC-GD_DI3   %1 3 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI3    XDMAC Channel 3 Disable Bit
: XDMAC-GD_DI4   %1 4 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI4    XDMAC Channel 4 Disable Bit
: XDMAC-GD_DI5   %1 5 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI5    XDMAC Channel 5 Disable Bit
: XDMAC-GD_DI6   %1 6 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI6    XDMAC Channel 6 Disable Bit
: XDMAC-GD_DI7   %1 7 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI7    XDMAC Channel 7 Disable Bit
: XDMAC-GD_DI8   %1 8 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI8    XDMAC Channel 8 Disable Bit
: XDMAC-GD_DI9   %1 9 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI9    XDMAC Channel 9 Disable Bit
: XDMAC-GD_DI10   %1 10 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI10    XDMAC Channel 10 Disable Bit
: XDMAC-GD_DI11   %1 11 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI11    XDMAC Channel 11 Disable Bit
: XDMAC-GD_DI12   %1 12 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI12    XDMAC Channel 12 Disable Bit
: XDMAC-GD_DI13   %1 13 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI13    XDMAC Channel 13 Disable Bit
: XDMAC-GD_DI14   %1 14 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI14    XDMAC Channel 14 Disable Bit
: XDMAC-GD_DI15   %1 15 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI15    XDMAC Channel 15 Disable Bit
: XDMAC-GD_DI16   %1 16 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI16    XDMAC Channel 16 Disable Bit
: XDMAC-GD_DI17   %1 17 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI17    XDMAC Channel 17 Disable Bit
: XDMAC-GD_DI18   %1 18 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI18    XDMAC Channel 18 Disable Bit
: XDMAC-GD_DI19   %1 19 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI19    XDMAC Channel 19 Disable Bit
: XDMAC-GD_DI20   %1 20 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI20    XDMAC Channel 20 Disable Bit
: XDMAC-GD_DI21   %1 21 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI21    XDMAC Channel 21 Disable Bit
: XDMAC-GD_DI22   %1 22 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI22    XDMAC Channel 22 Disable Bit
: XDMAC-GD_DI23   %1 23 lshift XDMAC-GD bis! ;  \ XDMAC-GD_DI23    XDMAC Channel 23 Disable Bit

\ XDMAC-GS (read-only)
: XDMAC-GS_ST0   %1 0 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST0    XDMAC Channel 0 Status Bit
: XDMAC-GS_ST1   %1 1 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST1    XDMAC Channel 1 Status Bit
: XDMAC-GS_ST2   %1 2 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST2    XDMAC Channel 2 Status Bit
: XDMAC-GS_ST3   %1 3 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST3    XDMAC Channel 3 Status Bit
: XDMAC-GS_ST4   %1 4 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST4    XDMAC Channel 4 Status Bit
: XDMAC-GS_ST5   %1 5 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST5    XDMAC Channel 5 Status Bit
: XDMAC-GS_ST6   %1 6 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST6    XDMAC Channel 6 Status Bit
: XDMAC-GS_ST7   %1 7 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST7    XDMAC Channel 7 Status Bit
: XDMAC-GS_ST8   %1 8 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST8    XDMAC Channel 8 Status Bit
: XDMAC-GS_ST9   %1 9 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST9    XDMAC Channel 9 Status Bit
: XDMAC-GS_ST10   %1 10 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST10    XDMAC Channel 10 Status Bit
: XDMAC-GS_ST11   %1 11 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST11    XDMAC Channel 11 Status Bit
: XDMAC-GS_ST12   %1 12 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST12    XDMAC Channel 12 Status Bit
: XDMAC-GS_ST13   %1 13 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST13    XDMAC Channel 13 Status Bit
: XDMAC-GS_ST14   %1 14 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST14    XDMAC Channel 14 Status Bit
: XDMAC-GS_ST15   %1 15 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST15    XDMAC Channel 15 Status Bit
: XDMAC-GS_ST16   %1 16 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST16    XDMAC Channel 16 Status Bit
: XDMAC-GS_ST17   %1 17 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST17    XDMAC Channel 17 Status Bit
: XDMAC-GS_ST18   %1 18 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST18    XDMAC Channel 18 Status Bit
: XDMAC-GS_ST19   %1 19 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST19    XDMAC Channel 19 Status Bit
: XDMAC-GS_ST20   %1 20 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST20    XDMAC Channel 20 Status Bit
: XDMAC-GS_ST21   %1 21 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST21    XDMAC Channel 21 Status Bit
: XDMAC-GS_ST22   %1 22 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST22    XDMAC Channel 22 Status Bit
: XDMAC-GS_ST23   %1 23 lshift XDMAC-GS bis! ;  \ XDMAC-GS_ST23    XDMAC Channel 23 Status Bit

\ XDMAC-GRS ()
: XDMAC-GRS_RS0   %1 0 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS0    XDMAC Channel 0 Read Suspend Bit
: XDMAC-GRS_RS1   %1 1 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS1    XDMAC Channel 1 Read Suspend Bit
: XDMAC-GRS_RS2   %1 2 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS2    XDMAC Channel 2 Read Suspend Bit
: XDMAC-GRS_RS3   %1 3 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS3    XDMAC Channel 3 Read Suspend Bit
: XDMAC-GRS_RS4   %1 4 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS4    XDMAC Channel 4 Read Suspend Bit
: XDMAC-GRS_RS5   %1 5 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS5    XDMAC Channel 5 Read Suspend Bit
: XDMAC-GRS_RS6   %1 6 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS6    XDMAC Channel 6 Read Suspend Bit
: XDMAC-GRS_RS7   %1 7 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS7    XDMAC Channel 7 Read Suspend Bit
: XDMAC-GRS_RS8   %1 8 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS8    XDMAC Channel 8 Read Suspend Bit
: XDMAC-GRS_RS9   %1 9 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS9    XDMAC Channel 9 Read Suspend Bit
: XDMAC-GRS_RS10   %1 10 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS10    XDMAC Channel 10 Read Suspend Bit
: XDMAC-GRS_RS11   %1 11 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS11    XDMAC Channel 11 Read Suspend Bit
: XDMAC-GRS_RS12   %1 12 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS12    XDMAC Channel 12 Read Suspend Bit
: XDMAC-GRS_RS13   %1 13 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS13    XDMAC Channel 13 Read Suspend Bit
: XDMAC-GRS_RS14   %1 14 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS14    XDMAC Channel 14 Read Suspend Bit
: XDMAC-GRS_RS15   %1 15 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS15    XDMAC Channel 15 Read Suspend Bit
: XDMAC-GRS_RS16   %1 16 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS16    XDMAC Channel 16 Read Suspend Bit
: XDMAC-GRS_RS17   %1 17 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS17    XDMAC Channel 17 Read Suspend Bit
: XDMAC-GRS_RS18   %1 18 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS18    XDMAC Channel 18 Read Suspend Bit
: XDMAC-GRS_RS19   %1 19 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS19    XDMAC Channel 19 Read Suspend Bit
: XDMAC-GRS_RS20   %1 20 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS20    XDMAC Channel 20 Read Suspend Bit
: XDMAC-GRS_RS21   %1 21 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS21    XDMAC Channel 21 Read Suspend Bit
: XDMAC-GRS_RS22   %1 22 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS22    XDMAC Channel 22 Read Suspend Bit
: XDMAC-GRS_RS23   %1 23 lshift XDMAC-GRS bis! ;  \ XDMAC-GRS_RS23    XDMAC Channel 23 Read Suspend Bit

\ XDMAC-GWS ()
: XDMAC-GWS_WS0   %1 0 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS0    XDMAC Channel 0 Write Suspend Bit
: XDMAC-GWS_WS1   %1 1 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS1    XDMAC Channel 1 Write Suspend Bit
: XDMAC-GWS_WS2   %1 2 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS2    XDMAC Channel 2 Write Suspend Bit
: XDMAC-GWS_WS3   %1 3 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS3    XDMAC Channel 3 Write Suspend Bit
: XDMAC-GWS_WS4   %1 4 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS4    XDMAC Channel 4 Write Suspend Bit
: XDMAC-GWS_WS5   %1 5 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS5    XDMAC Channel 5 Write Suspend Bit
: XDMAC-GWS_WS6   %1 6 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS6    XDMAC Channel 6 Write Suspend Bit
: XDMAC-GWS_WS7   %1 7 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS7    XDMAC Channel 7 Write Suspend Bit
: XDMAC-GWS_WS8   %1 8 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS8    XDMAC Channel 8 Write Suspend Bit
: XDMAC-GWS_WS9   %1 9 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS9    XDMAC Channel 9 Write Suspend Bit
: XDMAC-GWS_WS10   %1 10 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS10    XDMAC Channel 10 Write Suspend Bit
: XDMAC-GWS_WS11   %1 11 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS11    XDMAC Channel 11 Write Suspend Bit
: XDMAC-GWS_WS12   %1 12 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS12    XDMAC Channel 12 Write Suspend Bit
: XDMAC-GWS_WS13   %1 13 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS13    XDMAC Channel 13 Write Suspend Bit
: XDMAC-GWS_WS14   %1 14 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS14    XDMAC Channel 14 Write Suspend Bit
: XDMAC-GWS_WS15   %1 15 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS15    XDMAC Channel 15 Write Suspend Bit
: XDMAC-GWS_WS16   %1 16 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS16    XDMAC Channel 16 Write Suspend Bit
: XDMAC-GWS_WS17   %1 17 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS17    XDMAC Channel 17 Write Suspend Bit
: XDMAC-GWS_WS18   %1 18 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS18    XDMAC Channel 18 Write Suspend Bit
: XDMAC-GWS_WS19   %1 19 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS19    XDMAC Channel 19 Write Suspend Bit
: XDMAC-GWS_WS20   %1 20 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS20    XDMAC Channel 20 Write Suspend Bit
: XDMAC-GWS_WS21   %1 21 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS21    XDMAC Channel 21 Write Suspend Bit
: XDMAC-GWS_WS22   %1 22 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS22    XDMAC Channel 22 Write Suspend Bit
: XDMAC-GWS_WS23   %1 23 lshift XDMAC-GWS bis! ;  \ XDMAC-GWS_WS23    XDMAC Channel 23 Write Suspend Bit

\ XDMAC-GRWS (write-only)
: XDMAC-GRWS_RWS0   %1 0 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS0    XDMAC Channel 0 Read Write Suspend Bit
: XDMAC-GRWS_RWS1   %1 1 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS1    XDMAC Channel 1 Read Write Suspend Bit
: XDMAC-GRWS_RWS2   %1 2 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS2    XDMAC Channel 2 Read Write Suspend Bit
: XDMAC-GRWS_RWS3   %1 3 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS3    XDMAC Channel 3 Read Write Suspend Bit
: XDMAC-GRWS_RWS4   %1 4 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS4    XDMAC Channel 4 Read Write Suspend Bit
: XDMAC-GRWS_RWS5   %1 5 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS5    XDMAC Channel 5 Read Write Suspend Bit
: XDMAC-GRWS_RWS6   %1 6 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS6    XDMAC Channel 6 Read Write Suspend Bit
: XDMAC-GRWS_RWS7   %1 7 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS7    XDMAC Channel 7 Read Write Suspend Bit
: XDMAC-GRWS_RWS8   %1 8 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS8    XDMAC Channel 8 Read Write Suspend Bit
: XDMAC-GRWS_RWS9   %1 9 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS9    XDMAC Channel 9 Read Write Suspend Bit
: XDMAC-GRWS_RWS10   %1 10 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS10    XDMAC Channel 10 Read Write Suspend Bit
: XDMAC-GRWS_RWS11   %1 11 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS11    XDMAC Channel 11 Read Write Suspend Bit
: XDMAC-GRWS_RWS12   %1 12 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS12    XDMAC Channel 12 Read Write Suspend Bit
: XDMAC-GRWS_RWS13   %1 13 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS13    XDMAC Channel 13 Read Write Suspend Bit
: XDMAC-GRWS_RWS14   %1 14 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS14    XDMAC Channel 14 Read Write Suspend Bit
: XDMAC-GRWS_RWS15   %1 15 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS15    XDMAC Channel 15 Read Write Suspend Bit
: XDMAC-GRWS_RWS16   %1 16 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS16    XDMAC Channel 16 Read Write Suspend Bit
: XDMAC-GRWS_RWS17   %1 17 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS17    XDMAC Channel 17 Read Write Suspend Bit
: XDMAC-GRWS_RWS18   %1 18 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS18    XDMAC Channel 18 Read Write Suspend Bit
: XDMAC-GRWS_RWS19   %1 19 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS19    XDMAC Channel 19 Read Write Suspend Bit
: XDMAC-GRWS_RWS20   %1 20 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS20    XDMAC Channel 20 Read Write Suspend Bit
: XDMAC-GRWS_RWS21   %1 21 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS21    XDMAC Channel 21 Read Write Suspend Bit
: XDMAC-GRWS_RWS22   %1 22 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS22    XDMAC Channel 22 Read Write Suspend Bit
: XDMAC-GRWS_RWS23   %1 23 lshift XDMAC-GRWS bis! ;  \ XDMAC-GRWS_RWS23    XDMAC Channel 23 Read Write Suspend Bit

\ XDMAC-GRWR (write-only)
: XDMAC-GRWR_RWR0   %1 0 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR0    XDMAC Channel 0 Read Write Resume Bit
: XDMAC-GRWR_RWR1   %1 1 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR1    XDMAC Channel 1 Read Write Resume Bit
: XDMAC-GRWR_RWR2   %1 2 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR2    XDMAC Channel 2 Read Write Resume Bit
: XDMAC-GRWR_RWR3   %1 3 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR3    XDMAC Channel 3 Read Write Resume Bit
: XDMAC-GRWR_RWR4   %1 4 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR4    XDMAC Channel 4 Read Write Resume Bit
: XDMAC-GRWR_RWR5   %1 5 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR5    XDMAC Channel 5 Read Write Resume Bit
: XDMAC-GRWR_RWR6   %1 6 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR6    XDMAC Channel 6 Read Write Resume Bit
: XDMAC-GRWR_RWR7   %1 7 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR7    XDMAC Channel 7 Read Write Resume Bit
: XDMAC-GRWR_RWR8   %1 8 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR8    XDMAC Channel 8 Read Write Resume Bit
: XDMAC-GRWR_RWR9   %1 9 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR9    XDMAC Channel 9 Read Write Resume Bit
: XDMAC-GRWR_RWR10   %1 10 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR10    XDMAC Channel 10 Read Write Resume Bit
: XDMAC-GRWR_RWR11   %1 11 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR11    XDMAC Channel 11 Read Write Resume Bit
: XDMAC-GRWR_RWR12   %1 12 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR12    XDMAC Channel 12 Read Write Resume Bit
: XDMAC-GRWR_RWR13   %1 13 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR13    XDMAC Channel 13 Read Write Resume Bit
: XDMAC-GRWR_RWR14   %1 14 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR14    XDMAC Channel 14 Read Write Resume Bit
: XDMAC-GRWR_RWR15   %1 15 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR15    XDMAC Channel 15 Read Write Resume Bit
: XDMAC-GRWR_RWR16   %1 16 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR16    XDMAC Channel 16 Read Write Resume Bit
: XDMAC-GRWR_RWR17   %1 17 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR17    XDMAC Channel 17 Read Write Resume Bit
: XDMAC-GRWR_RWR18   %1 18 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR18    XDMAC Channel 18 Read Write Resume Bit
: XDMAC-GRWR_RWR19   %1 19 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR19    XDMAC Channel 19 Read Write Resume Bit
: XDMAC-GRWR_RWR20   %1 20 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR20    XDMAC Channel 20 Read Write Resume Bit
: XDMAC-GRWR_RWR21   %1 21 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR21    XDMAC Channel 21 Read Write Resume Bit
: XDMAC-GRWR_RWR22   %1 22 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR22    XDMAC Channel 22 Read Write Resume Bit
: XDMAC-GRWR_RWR23   %1 23 lshift XDMAC-GRWR bis! ;  \ XDMAC-GRWR_RWR23    XDMAC Channel 23 Read Write Resume Bit

\ XDMAC-GSWR (write-only)
: XDMAC-GSWR_SWREQ0   %1 0 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ0    XDMAC Channel 0 Software Request Bit
: XDMAC-GSWR_SWREQ1   %1 1 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ1    XDMAC Channel 1 Software Request Bit
: XDMAC-GSWR_SWREQ2   %1 2 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ2    XDMAC Channel 2 Software Request Bit
: XDMAC-GSWR_SWREQ3   %1 3 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ3    XDMAC Channel 3 Software Request Bit
: XDMAC-GSWR_SWREQ4   %1 4 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ4    XDMAC Channel 4 Software Request Bit
: XDMAC-GSWR_SWREQ5   %1 5 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ5    XDMAC Channel 5 Software Request Bit
: XDMAC-GSWR_SWREQ6   %1 6 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ6    XDMAC Channel 6 Software Request Bit
: XDMAC-GSWR_SWREQ7   %1 7 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ7    XDMAC Channel 7 Software Request Bit
: XDMAC-GSWR_SWREQ8   %1 8 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ8    XDMAC Channel 8 Software Request Bit
: XDMAC-GSWR_SWREQ9   %1 9 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ9    XDMAC Channel 9 Software Request Bit
: XDMAC-GSWR_SWREQ10   %1 10 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ10    XDMAC Channel 10 Software Request Bit
: XDMAC-GSWR_SWREQ11   %1 11 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ11    XDMAC Channel 11 Software Request Bit
: XDMAC-GSWR_SWREQ12   %1 12 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ12    XDMAC Channel 12 Software Request Bit
: XDMAC-GSWR_SWREQ13   %1 13 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ13    XDMAC Channel 13 Software Request Bit
: XDMAC-GSWR_SWREQ14   %1 14 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ14    XDMAC Channel 14 Software Request Bit
: XDMAC-GSWR_SWREQ15   %1 15 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ15    XDMAC Channel 15 Software Request Bit
: XDMAC-GSWR_SWREQ16   %1 16 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ16    XDMAC Channel 16 Software Request Bit
: XDMAC-GSWR_SWREQ17   %1 17 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ17    XDMAC Channel 17 Software Request Bit
: XDMAC-GSWR_SWREQ18   %1 18 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ18    XDMAC Channel 18 Software Request Bit
: XDMAC-GSWR_SWREQ19   %1 19 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ19    XDMAC Channel 19 Software Request Bit
: XDMAC-GSWR_SWREQ20   %1 20 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ20    XDMAC Channel 20 Software Request Bit
: XDMAC-GSWR_SWREQ21   %1 21 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ21    XDMAC Channel 21 Software Request Bit
: XDMAC-GSWR_SWREQ22   %1 22 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ22    XDMAC Channel 22 Software Request Bit
: XDMAC-GSWR_SWREQ23   %1 23 lshift XDMAC-GSWR bis! ;  \ XDMAC-GSWR_SWREQ23    XDMAC Channel 23 Software Request Bit

\ XDMAC-GSWS (read-only)
: XDMAC-GSWS_SWRS0   %1 0 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS0    XDMAC Channel 0 Software Request Status Bit
: XDMAC-GSWS_SWRS1   %1 1 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS1    XDMAC Channel 1 Software Request Status Bit
: XDMAC-GSWS_SWRS2   %1 2 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS2    XDMAC Channel 2 Software Request Status Bit
: XDMAC-GSWS_SWRS3   %1 3 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS3    XDMAC Channel 3 Software Request Status Bit
: XDMAC-GSWS_SWRS4   %1 4 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS4    XDMAC Channel 4 Software Request Status Bit
: XDMAC-GSWS_SWRS5   %1 5 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS5    XDMAC Channel 5 Software Request Status Bit
: XDMAC-GSWS_SWRS6   %1 6 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS6    XDMAC Channel 6 Software Request Status Bit
: XDMAC-GSWS_SWRS7   %1 7 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS7    XDMAC Channel 7 Software Request Status Bit
: XDMAC-GSWS_SWRS8   %1 8 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS8    XDMAC Channel 8 Software Request Status Bit
: XDMAC-GSWS_SWRS9   %1 9 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS9    XDMAC Channel 9 Software Request Status Bit
: XDMAC-GSWS_SWRS10   %1 10 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS10    XDMAC Channel 10 Software Request Status Bit
: XDMAC-GSWS_SWRS11   %1 11 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS11    XDMAC Channel 11 Software Request Status Bit
: XDMAC-GSWS_SWRS12   %1 12 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS12    XDMAC Channel 12 Software Request Status Bit
: XDMAC-GSWS_SWRS13   %1 13 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS13    XDMAC Channel 13 Software Request Status Bit
: XDMAC-GSWS_SWRS14   %1 14 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS14    XDMAC Channel 14 Software Request Status Bit
: XDMAC-GSWS_SWRS15   %1 15 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS15    XDMAC Channel 15 Software Request Status Bit
: XDMAC-GSWS_SWRS16   %1 16 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS16    XDMAC Channel 16 Software Request Status Bit
: XDMAC-GSWS_SWRS17   %1 17 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS17    XDMAC Channel 17 Software Request Status Bit
: XDMAC-GSWS_SWRS18   %1 18 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS18    XDMAC Channel 18 Software Request Status Bit
: XDMAC-GSWS_SWRS19   %1 19 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS19    XDMAC Channel 19 Software Request Status Bit
: XDMAC-GSWS_SWRS20   %1 20 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS20    XDMAC Channel 20 Software Request Status Bit
: XDMAC-GSWS_SWRS21   %1 21 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS21    XDMAC Channel 21 Software Request Status Bit
: XDMAC-GSWS_SWRS22   %1 22 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS22    XDMAC Channel 22 Software Request Status Bit
: XDMAC-GSWS_SWRS23   %1 23 lshift XDMAC-GSWS bis! ;  \ XDMAC-GSWS_SWRS23    XDMAC Channel 23 Software Request Status Bit

\ XDMAC-GSWF (write-only)
: XDMAC-GSWF_SWF0   %1 0 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF0    XDMAC Channel 0 Software Flush Request Bit
: XDMAC-GSWF_SWF1   %1 1 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF1    XDMAC Channel 1 Software Flush Request Bit
: XDMAC-GSWF_SWF2   %1 2 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF2    XDMAC Channel 2 Software Flush Request Bit
: XDMAC-GSWF_SWF3   %1 3 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF3    XDMAC Channel 3 Software Flush Request Bit
: XDMAC-GSWF_SWF4   %1 4 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF4    XDMAC Channel 4 Software Flush Request Bit
: XDMAC-GSWF_SWF5   %1 5 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF5    XDMAC Channel 5 Software Flush Request Bit
: XDMAC-GSWF_SWF6   %1 6 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF6    XDMAC Channel 6 Software Flush Request Bit
: XDMAC-GSWF_SWF7   %1 7 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF7    XDMAC Channel 7 Software Flush Request Bit
: XDMAC-GSWF_SWF8   %1 8 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF8    XDMAC Channel 8 Software Flush Request Bit
: XDMAC-GSWF_SWF9   %1 9 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF9    XDMAC Channel 9 Software Flush Request Bit
: XDMAC-GSWF_SWF10   %1 10 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF10    XDMAC Channel 10 Software Flush Request Bit
: XDMAC-GSWF_SWF11   %1 11 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF11    XDMAC Channel 11 Software Flush Request Bit
: XDMAC-GSWF_SWF12   %1 12 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF12    XDMAC Channel 12 Software Flush Request Bit
: XDMAC-GSWF_SWF13   %1 13 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF13    XDMAC Channel 13 Software Flush Request Bit
: XDMAC-GSWF_SWF14   %1 14 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF14    XDMAC Channel 14 Software Flush Request Bit
: XDMAC-GSWF_SWF15   %1 15 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF15    XDMAC Channel 15 Software Flush Request Bit
: XDMAC-GSWF_SWF16   %1 16 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF16    XDMAC Channel 16 Software Flush Request Bit
: XDMAC-GSWF_SWF17   %1 17 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF17    XDMAC Channel 17 Software Flush Request Bit
: XDMAC-GSWF_SWF18   %1 18 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF18    XDMAC Channel 18 Software Flush Request Bit
: XDMAC-GSWF_SWF19   %1 19 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF19    XDMAC Channel 19 Software Flush Request Bit
: XDMAC-GSWF_SWF20   %1 20 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF20    XDMAC Channel 20 Software Flush Request Bit
: XDMAC-GSWF_SWF21   %1 21 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF21    XDMAC Channel 21 Software Flush Request Bit
: XDMAC-GSWF_SWF22   %1 22 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF22    XDMAC Channel 22 Software Flush Request Bit
: XDMAC-GSWF_SWF23   %1 23 lshift XDMAC-GSWF bis! ;  \ XDMAC-GSWF_SWF23    XDMAC Channel 23 Software Flush Request Bit

\ LOCKBIT-WORD0 ()
: LOCKBIT-WORD0_LOCK_REGION_0   %1 0 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_0    Lock Region 0
: LOCKBIT-WORD0_LOCK_REGION_1   %1 1 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_1    Lock Region 1
: LOCKBIT-WORD0_LOCK_REGION_2   %1 2 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_2    Lock Region 2
: LOCKBIT-WORD0_LOCK_REGION_3   %1 3 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_3    Lock Region 3
: LOCKBIT-WORD0_LOCK_REGION_4   %1 4 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_4    Lock Region 4
: LOCKBIT-WORD0_LOCK_REGION_5   %1 5 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_5    Lock Region 5
: LOCKBIT-WORD0_LOCK_REGION_6   %1 6 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_6    Lock Region 6
: LOCKBIT-WORD0_LOCK_REGION_7   %1 7 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_7    Lock Region 7
: LOCKBIT-WORD0_LOCK_REGION_8   %1 8 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_8    Lock Region 8
: LOCKBIT-WORD0_LOCK_REGION_9   %1 9 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_9    Lock Region 9
: LOCKBIT-WORD0_LOCK_REGION_10   %1 10 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_10    Lock Region 10
: LOCKBIT-WORD0_LOCK_REGION_11   %1 11 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_11    Lock Region 11
: LOCKBIT-WORD0_LOCK_REGION_12   %1 12 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_12    Lock Region 12
: LOCKBIT-WORD0_LOCK_REGION_13   %1 13 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_13    Lock Region 13
: LOCKBIT-WORD0_LOCK_REGION_14   %1 14 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_14    Lock Region 14
: LOCKBIT-WORD0_LOCK_REGION_15   %1 15 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_15    Lock Region 15
: LOCKBIT-WORD0_LOCK_REGION_16   %1 16 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_16    Lock Region 16
: LOCKBIT-WORD0_LOCK_REGION_17   %1 17 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_17    Lock Region 17
: LOCKBIT-WORD0_LOCK_REGION_18   %1 18 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_18    Lock Region 18
: LOCKBIT-WORD0_LOCK_REGION_19   %1 19 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_19    Lock Region 19
: LOCKBIT-WORD0_LOCK_REGION_20   %1 20 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_20    Lock Region 20
: LOCKBIT-WORD0_LOCK_REGION_21   %1 21 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_21    Lock Region 21
: LOCKBIT-WORD0_LOCK_REGION_22   %1 22 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_22    Lock Region 22
: LOCKBIT-WORD0_LOCK_REGION_23   %1 23 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_23    Lock Region 23
: LOCKBIT-WORD0_LOCK_REGION_24   %1 24 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_24    Lock Region 24
: LOCKBIT-WORD0_LOCK_REGION_25   %1 25 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_25    Lock Region 25
: LOCKBIT-WORD0_LOCK_REGION_26   %1 26 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_26    Lock Region 26
: LOCKBIT-WORD0_LOCK_REGION_27   %1 27 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_27    Lock Region 27
: LOCKBIT-WORD0_LOCK_REGION_28   %1 28 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_28    Lock Region 28
: LOCKBIT-WORD0_LOCK_REGION_29   %1 29 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_29    Lock Region 29
: LOCKBIT-WORD0_LOCK_REGION_30   %1 30 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_30    Lock Region 30
: LOCKBIT-WORD0_LOCK_REGION_31   %1 31 lshift LOCKBIT-WORD0 bis! ;  \ LOCKBIT-WORD0_LOCK_REGION_31    Lock Region 31

\ SCnSCB-ICTR (read-only)
: SCnSCB-ICTR_INTLINESNUM   ( %XXXX -- ) 0 lshift SCnSCB-ICTR bis! ;  \ SCnSCB-ICTR_INTLINESNUM    Total number of interrupt lines supported by an implementation, defined in groups of 32

\ SCnSCB-ACTLR ()
: SCnSCB-ACTLR_DISFOLD   %1 2 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISFOLD    Disables folding of IT instructions
: SCnSCB-ACTLR_FPEXCODIS   %1 10 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_FPEXCODIS    Disables FPU exception outputs
: SCnSCB-ACTLR_DISRAMODE   %1 11 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISRAMODE    Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions
: SCnSCB-ACTLR_DISITMATBFLUSH   %1 12 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISITMATBFLUSH    Disables ITM and DWT ATB flush
: SCnSCB-ACTLR_DISBTACREAD   %1 13 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISBTACREAD    
: SCnSCB-ACTLR_DISBTACALLOC   %1 14 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISBTACALLOC    
: SCnSCB-ACTLR_DISCRITAXIRUR   %1 15 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISCRITAXIRUR    
: SCnSCB-ACTLR_DISDI   ( %XXXXX -- ) 16 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISDI    
: SCnSCB-ACTLR_DISISSCH1   ( %XXXXX -- ) 21 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISISSCH1    
: SCnSCB-ACTLR_DISDYNADD   %1 26 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISDYNADD    Disables dynamic allocation of ADD and SUB instructions
: SCnSCB-ACTLR_DISCRITAXIRUW   %1 27 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISCRITAXIRUW    Disable critical AXI read-under-write
: SCnSCB-ACTLR_DISFPUISSOPT   %1 28 lshift SCnSCB-ACTLR bis! ;  \ SCnSCB-ACTLR_DISFPUISSOPT    Disables dynamic allocation of ADD and SUB instructions

\ SCB-CPUID (read-only)
: SCB-CPUID_REVISION   ( %XXXX -- ) 0 lshift SCB-CPUID bis! ;  \ SCB-CPUID_REVISION    Indicates patch release: $0 = Patch 0
: SCB-CPUID_PARTNO   ( %XXXXXXXXXXX -- ) 4 lshift SCB-CPUID bis! ;  \ SCB-CPUID_PARTNO    Indicates part number
: SCB-CPUID_ARCHITECTURE   ( %XXXX -- ) 16 lshift SCB-CPUID bis! ;  \ SCB-CPUID_ARCHITECTURE    Indicates architecture. Reads as $F
: SCB-CPUID_VARIANT   ( %XXXX -- ) 20 lshift SCB-CPUID bis! ;  \ SCB-CPUID_VARIANT    Indicates processor revision: $2 = Revision 2
: SCB-CPUID_IMPLEMENTER   ( %XXXXXXXX -- ) 24 lshift SCB-CPUID bis! ;  \ SCB-CPUID_IMPLEMENTER    Implementer code

\ SCB-ICSR ()
: SCB-ICSR_VECTACTIVE   ( %XXXXXXXXX -- ) 0 lshift SCB-ICSR bis! ;  \ SCB-ICSR_VECTACTIVE    Active exception number
: SCB-ICSR_RETTOBASE   %1 11 lshift SCB-ICSR bis! ;  \ SCB-ICSR_RETTOBASE    Indicates whether there is an active exception other than the exception indicated by the current value of the IPSR
: SCB-ICSR_VECTPENDING   ( %XXXXXX -- ) 12 lshift SCB-ICSR bis! ;  \ SCB-ICSR_VECTPENDING    Exception number of the highest priority pending enabled exception
: SCB-ICSR_ISRPENDING   %1 22 lshift SCB-ICSR bis! ;  \ SCB-ICSR_ISRPENDING    Is external interrupt, generated by the NVIC, pending
: SCB-ICSR_ISRPREEMPT   %1 23 lshift SCB-ICSR bis! ;  \ SCB-ICSR_ISRPREEMPT    Indicates whether a pending exception will be serviced on exit from debug halt state
: SCB-ICSR_PENDSTCLR   %1 25 lshift SCB-ICSR bis! ;  \ SCB-ICSR_PENDSTCLR    Removes the pending status of the SysTick exception
: SCB-ICSR_PENDSTSET   %1 26 lshift SCB-ICSR bis! ;  \ SCB-ICSR_PENDSTSET    Sets the SysTick exception as pending, or reads the current state of the exception
: SCB-ICSR_PENDSVCLR   %1 27 lshift SCB-ICSR bis! ;  \ SCB-ICSR_PENDSVCLR    Removes the pending status of the PendSV exception
: SCB-ICSR_PENDSVSET   %1 28 lshift SCB-ICSR bis! ;  \ SCB-ICSR_PENDSVSET    Sets the PendSV exception as pending, or reads the current state of the exception
: SCB-ICSR_NMIPENDSET   %1 31 lshift SCB-ICSR bis! ;  \ SCB-ICSR_NMIPENDSET    Makes the NMI exception active, or reads the state of the exception

\ SCB-VTOR ()
: SCB-VTOR_TBLOFF  7 lshift SCB-VTOR bis! ;  \ SCB-VTOR_TBLOFF    Bits[31:7] of the vector table address

\ SCB-AIRCR ()
: SCB-AIRCR_VECTRESET   %1 0 lshift SCB-AIRCR bis! ;  \ SCB-AIRCR_VECTRESET    Writing 1 to this bit causes a local system reset
: SCB-AIRCR_VECTCLRACTIVE   %1 1 lshift SCB-AIRCR bis! ;  \ SCB-AIRCR_VECTCLRACTIVE    Clears all active state information for fixed and configurable exceptions
: SCB-AIRCR_SYSRESETREQ   %1 2 lshift SCB-AIRCR bis! ;  \ SCB-AIRCR_SYSRESETREQ    System Reset Request
: SCB-AIRCR_PRIGROUP   ( %XXX -- ) 8 lshift SCB-AIRCR bis! ;  \ SCB-AIRCR_PRIGROUP    Interrupt priority grouping field. This field determines the split of group priority from subpriority.
: SCB-AIRCR_ENDIANNESS   %1 15 lshift SCB-AIRCR bis! ;  \ SCB-AIRCR_ENDIANNESS    Memory system endianness
: SCB-AIRCR_VECTKEY   ( %XXXXXXXXXXXXXXXX -- ) 16 lshift SCB-AIRCR bis! ;  \ SCB-AIRCR_VECTKEY    Vector key

\ SCB-SCR ()
: SCB-SCR_SLEEPONEXIT   %1 1 lshift SCB-SCR bis! ;  \ SCB-SCR_SLEEPONEXIT    Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state
: SCB-SCR_SLEEPDEEP   %1 2 lshift SCB-SCR bis! ;  \ SCB-SCR_SLEEPDEEP    Provides a qualifying hint indicating that waking from sleep might take longer
: SCB-SCR_SEVONPEND   %1 4 lshift SCB-SCR bis! ;  \ SCB-SCR_SEVONPEND    Determines whether an interrupt transition from inactive state to pending state is a wakeup event

\ SCB-CCR ()
: SCB-CCR_NONBASETHRDENA   %1 0 lshift SCB-CCR bis! ;  \ SCB-CCR_NONBASETHRDENA    Controls whether the processor can enter Thread mode with exceptions active
: SCB-CCR_USERSETMPEND   %1 1 lshift SCB-CCR bis! ;  \ SCB-CCR_USERSETMPEND    Enables unprivileged software access to the STIR
: SCB-CCR_UNALIGN_TRP   %1 3 lshift SCB-CCR bis! ;  \ SCB-CCR_UNALIGN_TRP    Enables unaligned access traps
: SCB-CCR_DIV_0_TRP   %1 4 lshift SCB-CCR bis! ;  \ SCB-CCR_DIV_0_TRP    Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0
: SCB-CCR_BFHFNMIGN   %1 8 lshift SCB-CCR bis! ;  \ SCB-CCR_BFHFNMIGN    Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions.
: SCB-CCR_STKALIGN   %1 9 lshift SCB-CCR bis! ;  \ SCB-CCR_STKALIGN    Indicates stack alignment on exception entry
: SCB-CCR_DC   %1 16 lshift SCB-CCR bis! ;  \ SCB-CCR_DC    Cache enable bit
: SCB-CCR_IC   %1 17 lshift SCB-CCR bis! ;  \ SCB-CCR_IC    Instruction cache enable bi
: SCB-CCR_BP   %1 18 lshift SCB-CCR bis! ;  \ SCB-CCR_BP    Branch prediction enable bi

\ SCB-SHPR1 ()
: SCB-SHPR1_PRI_4   ( %XXXXXXXX -- ) 0 lshift SCB-SHPR1 bis! ;  \ SCB-SHPR1_PRI_4    Priority of system handler 4, MemManage
: SCB-SHPR1_PRI_5   ( %XXXXXXXX -- ) 8 lshift SCB-SHPR1 bis! ;  \ SCB-SHPR1_PRI_5    Priority of system handler 5, BusFault
: SCB-SHPR1_PRI_6   ( %XXXXXXXX -- ) 16 lshift SCB-SHPR1 bis! ;  \ SCB-SHPR1_PRI_6    Priority of system handler 6, UsageFault

\ SCB-SHPR2 ()
: SCB-SHPR2_PRI_11   ( %XXXXXXXX -- ) 24 lshift SCB-SHPR2 bis! ;  \ SCB-SHPR2_PRI_11    Priority of system handler 11, SVCall

\ SCB-SHPR3 ()
: SCB-SHPR3_PRI_12   ( %XXXXXXXX -- ) 0 lshift SCB-SHPR3 bis! ;  \ SCB-SHPR3_PRI_12    Priority of system handler 12, SysTick
: SCB-SHPR3_PRI_14   ( %XXXXXXXX -- ) 16 lshift SCB-SHPR3 bis! ;  \ SCB-SHPR3_PRI_14    Priority of system handler 14, PendSV
: SCB-SHPR3_PRI_15   ( %XXXXXXXX -- ) 24 lshift SCB-SHPR3 bis! ;  \ SCB-SHPR3_PRI_15    Priority of system handler 15, SysTick exception

\ SCB-SHCSR ()
: SCB-SHCSR_MEMFAULTACT   %1 0 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_MEMFAULTACT    
: SCB-SHCSR_BUSFAULTACT   %1 1 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_BUSFAULTACT    
: SCB-SHCSR_USGFAULTACT   %1 3 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_USGFAULTACT    
: SCB-SHCSR_SVCALLACT   %1 7 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_SVCALLACT    
: SCB-SHCSR_MONITORACT   %1 8 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_MONITORACT    
: SCB-SHCSR_PENDSVACT   %1 10 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_PENDSVACT    
: SCB-SHCSR_SYSTICKACT   %1 11 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_SYSTICKACT    
: SCB-SHCSR_USGFAULTPENDED   %1 12 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_USGFAULTPENDED    
: SCB-SHCSR_MEMFAULTPENDED   %1 13 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_MEMFAULTPENDED    
: SCB-SHCSR_BUSFAULTPENDED   %1 14 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_BUSFAULTPENDED    
: SCB-SHCSR_SVCALLPENDED   %1 15 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_SVCALLPENDED    
: SCB-SHCSR_MEMFAULTENA   %1 16 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_MEMFAULTENA    
: SCB-SHCSR_BUSFAULTENA   %1 17 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_BUSFAULTENA    
: SCB-SHCSR_USGFAULTENA   %1 18 lshift SCB-SHCSR bis! ;  \ SCB-SHCSR_USGFAULTENA    

\ SCB-CFSR ()
: SCB-CFSR_IACCVIOL   %1 0 lshift SCB-CFSR bis! ;  \ SCB-CFSR_IACCVIOL    
: SCB-CFSR_DACCVIOL   %1 1 lshift SCB-CFSR bis! ;  \ SCB-CFSR_DACCVIOL    
: SCB-CFSR_MUNSTKERR   %1 3 lshift SCB-CFSR bis! ;  \ SCB-CFSR_MUNSTKERR    
: SCB-CFSR_MSTKERR   %1 4 lshift SCB-CFSR bis! ;  \ SCB-CFSR_MSTKERR    
: SCB-CFSR_MLSPERR   %1 5 lshift SCB-CFSR bis! ;  \ SCB-CFSR_MLSPERR    
: SCB-CFSR_MMARVALID   %1 7 lshift SCB-CFSR bis! ;  \ SCB-CFSR_MMARVALID    
: SCB-CFSR_IBUSERR   %1 8 lshift SCB-CFSR bis! ;  \ SCB-CFSR_IBUSERR    
: SCB-CFSR_PRECISERR   %1 9 lshift SCB-CFSR bis! ;  \ SCB-CFSR_PRECISERR    
: SCB-CFSR_IMPRECISERR   %1 10 lshift SCB-CFSR bis! ;  \ SCB-CFSR_IMPRECISERR    
: SCB-CFSR_UNSTKERR   %1 11 lshift SCB-CFSR bis! ;  \ SCB-CFSR_UNSTKERR    
: SCB-CFSR_STKERR   %1 12 lshift SCB-CFSR bis! ;  \ SCB-CFSR_STKERR    
: SCB-CFSR_LSPERR   %1 13 lshift SCB-CFSR bis! ;  \ SCB-CFSR_LSPERR    
: SCB-CFSR_BFARVALID   %1 15 lshift SCB-CFSR bis! ;  \ SCB-CFSR_BFARVALID    
: SCB-CFSR_UNDEFINSTR   %1 16 lshift SCB-CFSR bis! ;  \ SCB-CFSR_UNDEFINSTR    
: SCB-CFSR_INVSTATE   %1 17 lshift SCB-CFSR bis! ;  \ SCB-CFSR_INVSTATE    
: SCB-CFSR_INVPC   %1 18 lshift SCB-CFSR bis! ;  \ SCB-CFSR_INVPC    
: SCB-CFSR_NOCP   %1 19 lshift SCB-CFSR bis! ;  \ SCB-CFSR_NOCP    
: SCB-CFSR_UNALIGNED   %1 24 lshift SCB-CFSR bis! ;  \ SCB-CFSR_UNALIGNED    
: SCB-CFSR_DIVBYZERO   %1 25 lshift SCB-CFSR bis! ;  \ SCB-CFSR_DIVBYZERO    

\ SCB-HFSR ()
: SCB-HFSR_VECTTBL   %1 1 lshift SCB-HFSR bis! ;  \ SCB-HFSR_VECTTBL    Indicates when a fault has occurred because of a vector table read error on exception processing
: SCB-HFSR_FORCED   %1 30 lshift SCB-HFSR bis! ;  \ SCB-HFSR_FORCED    Indicates that a fault with configurable priority has been escalated to a HardFault exception
: SCB-HFSR_DEBUGEVT   %1 31 lshift SCB-HFSR bis! ;  \ SCB-HFSR_DEBUGEVT    Indicates when a Debug event has occurred

\ SCB-DFSR ()
: SCB-DFSR_HALTED   %1 0 lshift SCB-DFSR bis! ;  \ SCB-DFSR_HALTED    debug event generated by
: SCB-DFSR_BKPT   %1 1 lshift SCB-DFSR bis! ;  \ SCB-DFSR_BKPT    debug event generated by BKPT instruction execution or a breakpoint match in FPB
: SCB-DFSR_DWTTRAP   %1 2 lshift SCB-DFSR bis! ;  \ SCB-DFSR_DWTTRAP    debug event generated by the DWT
: SCB-DFSR_VCATCH   %1 3 lshift SCB-DFSR bis! ;  \ SCB-DFSR_VCATCH    triggering of a Vector catch
: SCB-DFSR_EXTERNAL   %1 4 lshift SCB-DFSR bis! ;  \ SCB-DFSR_EXTERNAL    debug event generated because of the assertion of an external debug request

\ SCB-MMFAR ()
: SCB-MMFAR_ADDRESS   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift SCB-MMFAR bis! ;  \ SCB-MMFAR_ADDRESS    Data address for an MPU fault

\ SCB-BFAR ()
: SCB-BFAR_ADDRESS   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift SCB-BFAR bis! ;  \ SCB-BFAR_ADDRESS    Data address for a precise bus fault

\ SCB-AFSR ()

\ SCB-CLIDR (read-only)
: SCB-CLIDR_LoC   ( %XXX -- ) 24 lshift SCB-CLIDR bis! ;  \ SCB-CLIDR_LoC    Level of Coherency
: SCB-CLIDR_LoU   ( %XXX -- ) 27 lshift SCB-CLIDR bis! ;  \ SCB-CLIDR_LoU    Level of Unification

\ SCB-CTR (read-only)
: SCB-CTR_IMINLINE   ( %XXXX -- ) 0 lshift SCB-CTR bis! ;  \ SCB-CTR_IMINLINE    Smallest cache line of all the instruction caches under the control of the processor
: SCB-CTR_DMINLINE   ( %XXXX -- ) 16 lshift SCB-CTR bis! ;  \ SCB-CTR_DMINLINE    Smallest cache line of all the data and unified caches under the core control
: SCB-CTR_ERG   ( %XXXX -- ) 20 lshift SCB-CTR bis! ;  \ SCB-CTR_ERG    Exclusives Reservation Granule
: SCB-CTR_CWG   ( %XXXX -- ) 24 lshift SCB-CTR bis! ;  \ SCB-CTR_CWG    Cache Writeback Granule
: SCB-CTR_FORMAT   ( %XXX -- ) 29 lshift SCB-CTR bis! ;  \ SCB-CTR_FORMAT    Register format

\ SCB-CCSIDR (read-only)
: SCB-CCSIDR_LineSize   ( %XXX -- ) 0 lshift SCB-CCSIDR bis! ;  \ SCB-CCSIDR_LineSize    number of words in each cache line
: SCB-CCSIDR_Associativity   ( %XXXXXXXXX -- ) 3 lshift SCB-CCSIDR bis! ;  \ SCB-CCSIDR_Associativity    number of ways
: SCB-CCSIDR_NumSets   ( %XXXXXXXXXXXXXXXX -- ) 12 lshift SCB-CCSIDR bis! ;  \ SCB-CCSIDR_NumSets    number of sets
: SCB-CCSIDR_WA   %1 28 lshift SCB-CCSIDR bis! ;  \ SCB-CCSIDR_WA    Write allocation support
: SCB-CCSIDR_RA   %1 29 lshift SCB-CCSIDR bis! ;  \ SCB-CCSIDR_RA    Read allocation support
: SCB-CCSIDR_WB   %1 30 lshift SCB-CCSIDR bis! ;  \ SCB-CCSIDR_WB    Write-Back support
: SCB-CCSIDR_WT   %1 31 lshift SCB-CCSIDR bis! ;  \ SCB-CCSIDR_WT    Write-Through support

\ SCB-CSSELR ()
: SCB-CSSELR_IND   %1 0 lshift SCB-CSSELR bis! ;  \ SCB-CSSELR_IND    selection of instruction or data cache
: SCB-CSSELR_LEVEL   ( %XXX -- ) 1 lshift SCB-CSSELR bis! ;  \ SCB-CSSELR_LEVEL    cache level selected

\ SCB-CPACR ()
: SCB-CPACR_CP10   ( %XX -- ) 20 lshift SCB-CPACR bis! ;  \ SCB-CPACR_CP10    Access privileges for coprocessor 10.
: SCB-CPACR_CP11   ( %XX -- ) 22 lshift SCB-CPACR bis! ;  \ SCB-CPACR_CP11    Access privileges for coprocessor 11.

\ SCB-STIR (write-only)
: SCB-STIR_INTID   ( %XXXXXXXXX -- ) 0 lshift SCB-STIR bis! ;  \ SCB-STIR_INTID    Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of $03 specifies interrupt IRQ3.

\ SCB-MVFR0 (read-only)

\ SCB-MVFR1 (read-only)

\ SCB-MVFR2 (read-only)

\ SysTick-CSR ()
: SysTick-CSR_ENABLE   %1 0 lshift SysTick-CSR bis! ;  \ SysTick-CSR_ENABLE    Enables the counter
: SysTick-CSR_TICKINT   %1 1 lshift SysTick-CSR bis! ;  \ SysTick-CSR_TICKINT    Enables SysTick exception request
: SysTick-CSR_CLKSOURCE   %1 2 lshift SysTick-CSR bis! ;  \ SysTick-CSR_CLKSOURCE    Indicates the clock source
: SysTick-CSR_COUNTFLAG   %1 16 lshift SysTick-CSR bis! ;  \ SysTick-CSR_COUNTFLAG    Returns 1 if timer counted to 0 since last time this was read

\ SysTick-RVR ()
: SysTick-RVR_RELOAD   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift SysTick-RVR bis! ;  \ SysTick-RVR_RELOAD    Value to load into the SysTick Current Value Register when the counter reaches 0

\ SysTick-CVR ()
: SysTick-CVR_CURRENT   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift SysTick-CVR bis! ;  \ SysTick-CVR_CURRENT    Current value at the time the register is accessed

\ SysTick-CALIB (read-only)
: SysTick-CALIB_TENMS   ( %XXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift SysTick-CALIB bis! ;  \ SysTick-CALIB_TENMS    Reload value to use for 10ms timing
: SysTick-CALIB_SKEW   %1 30 lshift SysTick-CALIB bis! ;  \ SysTick-CALIB_SKEW    Indicates whether the TENMS value is exact
: SysTick-CALIB_NOREF   %1 31 lshift SysTick-CALIB bis! ;  \ SysTick-CALIB_NOREF    Indicates whether the device provides a reference clock to the processor

\ NVIC-ISER[%s] ()
: NVIC-ISER[%s]_SETENA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift NVIC-ISER[%s] bis! ;  \ NVIC-ISER[%s]_SETENA    Interrupt set enable bits

\ NVIC-ICER[%s] ()
: NVIC-ICER[%s]_CLRENA   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift NVIC-ICER[%s] bis! ;  \ NVIC-ICER[%s]_CLRENA    Interrupt clear-enable bits

\ NVIC-ISPR[%s] ()
: NVIC-ISPR[%s]_SETPEND   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift NVIC-ISPR[%s] bis! ;  \ NVIC-ISPR[%s]_SETPEND    Interrupt set-pending bits

\ NVIC-ICPR[%s] ()
: NVIC-ICPR[%s]_CLRPEND   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift NVIC-ICPR[%s] bis! ;  \ NVIC-ICPR[%s]_CLRPEND    Interrupt clear-pending bits

\ NVIC-IABR[%s] ()
: NVIC-IABR[%s]_ACTIVE   ( %XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX -- ) 0 lshift NVIC-IABR[%s] bis! ;  \ NVIC-IABR[%s]_ACTIVE    Interrupt active flags

\ NVIC-IP[%s] ()
: NVIC-IP[%s]_PRI0   ( %XXXXXXXX -- ) 0 lshift NVIC-IP[%s] bis! ;  \ NVIC-IP[%s]_PRI0    Priority of interrupt 0

\ NVIC-STIR (write-only)
: NVIC-STIR_INTID   ( %XXXXXXXXX -- ) 0 lshift NVIC-STIR bis! ;  \ NVIC-STIR_INTID    Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of $03 specifies interrupt IRQ3.

\ MPU-TYPE ()
: MPU-TYPE_SEPARATE   %1 0 lshift MPU-TYPE bis! ;  \ MPU-TYPE_SEPARATE    Indicates support for unified or separate instruction and date memory maps.
: MPU-TYPE_DREGION   ( %XXXXXXXX -- ) 8 lshift MPU-TYPE bis! ;  \ MPU-TYPE_DREGION    Indicates the number of supported MPU instruction regions.
: MPU-TYPE_IREGION   ( %XXXXXXXX -- ) 16 lshift MPU-TYPE bis! ;  \ MPU-TYPE_IREGION    Indicates the number of supported MPU data regions.

\ MPU-CTRL ()
: MPU-CTRL_ENABLE   %1 0 lshift MPU-CTRL bis! ;  \ MPU-CTRL_ENABLE    Enables the MPU
: MPU-CTRL_HFNMIENA   %1 1 lshift MPU-CTRL bis! ;  \ MPU-CTRL_HFNMIENA    Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.
: MPU-CTRL_PRIVDEFENA   %1 2 lshift MPU-CTRL bis! ;  \ MPU-CTRL_PRIVDEFENA    Enables privileged software access to the default memory map.

\ MPU-RNR ()
: MPU-RNR_REGION   ( %XXXXXXXX -- ) 0 lshift MPU-RNR bis! ;  \ MPU-RNR_REGION    Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers.

\ MPU-RBAR ()
: MPU-RBAR_REGION   ( %XXXX -- ) 0 lshift MPU-RBAR bis! ;  \ MPU-RBAR_REGION    MPU region field.
: MPU-RBAR_VALID   %1 4 lshift MPU-RBAR bis! ;  \ MPU-RBAR_VALID    MPU Region Number valid bit.
: MPU-RBAR_ADDR  5 lshift MPU-RBAR bis! ;  \ MPU-RBAR_ADDR    Region base address field.

\ MPU-RASR ()
: MPU-RASR_ENABLE   %1 0 lshift MPU-RASR bis! ;  \ MPU-RASR_ENABLE    Region enable bit.
: MPU-RASR_SIZE   ( %XXXXX -- ) 1 lshift MPU-RASR bis! ;  \ MPU-RASR_SIZE    Specifies the size of the MPU protection region.
: MPU-RASR_SRD   ( %XXXXXXXX -- ) 8 lshift MPU-RASR bis! ;  \ MPU-RASR_SRD    Subregion disable bits.
: MPU-RASR_B   %1 16 lshift MPU-RASR bis! ;  \ MPU-RASR_B    MPU access permission attributes.
: MPU-RASR_C   %1 17 lshift MPU-RASR bis! ;  \ MPU-RASR_C    MPU access permission attributes.
: MPU-RASR_S   %1 18 lshift MPU-RASR bis! ;  \ MPU-RASR_S    Shareable bit.
: MPU-RASR_TEX   ( %XXX -- ) 19 lshift MPU-RASR bis! ;  \ MPU-RASR_TEX    MPU access permission attributes.
: MPU-RASR_AP   ( %XXX -- ) 24 lshift MPU-RASR bis! ;  \ MPU-RASR_AP    Access permission field.
: MPU-RASR_XN   %1 28 lshift MPU-RASR bis! ;  \ MPU-RASR_XN    Instruction access disable bit.

\ MPU-RBAR_A1 ()

\ MPU-RASR_A1 ()

\ MPU-RBAR_A2 ()

\ MPU-RASR_A2 ()

\ MPU-RBAR_A3 ()

\ MPU-RASR_A3 ()

\ FPU-FPCCR ()
: FPU-FPCCR_LSPACT   %1 0 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_LSPACT    Lazy state preservation is active. Floating-point stack frame has been allocated but saving state to it has been deferred.
: FPU-FPCCR_USER   %1 1 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_USER    Privilege level was user when the floating-point stack frame was allocated.
: FPU-FPCCR_THREAD   %1 3 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_THREAD    Mode was Thread Mode when the floating-point stack frame was allocated.
: FPU-FPCCR_HFRDY   %1 4 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_HFRDY    Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated.
: FPU-FPCCR_MMRDY   %1 5 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_MMRDY    MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated.
: FPU-FPCCR_BFRDY   %1 6 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_BFRDY    BusFault is enabled and priority permitted setting the BusFault handler to the pending state when the floating-point stack frame was allocated.
: FPU-FPCCR_MONRDY   %1 8 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_MONRDY    DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated.
: FPU-FPCCR_LSPEN   %1 30 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_LSPEN    Enable automatic lazy state preservation for floating-point context.
: FPU-FPCCR_ASPEN   %1 31 lshift FPU-FPCCR bis! ;  \ FPU-FPCCR_ASPEN    Enables CONTROL.FPCA setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit.

\ FPU-FPCAR ()
: FPU-FPCAR_ADDRESS  3 lshift FPU-FPCAR bis! ;  \ FPU-FPCAR_ADDRESS    The location of the unpopulated floating-point register space allocated on an exception stack frame.

\ FPU-FPDSCR ()
: FPU-FPDSCR_RMode   ( %XX -- ) 22 lshift FPU-FPDSCR bis! ;  \ FPU-FPDSCR_RMode    Default value for FPSCR.RMode.
: FPU-FPDSCR_FZ   %1 24 lshift FPU-FPDSCR bis! ;  \ FPU-FPDSCR_FZ    Default value for FPSCR.FZ.
: FPU-FPDSCR_DN   %1 25 lshift FPU-FPDSCR bis! ;  \ FPU-FPDSCR_DN    Default value for FPSCR.DN.
: FPU-FPDSCR_AHP   %1 26 lshift FPU-FPDSCR bis! ;  \ FPU-FPDSCR_AHP    Default value for FPSCR.AHP.

\ FPU-MVFR0 (read-only)
: FPU-MVFR0_A_SIMD_registers   ( %XXXX -- ) 0 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_A_SIMD_registers    Indicates the size of the FP register bank
: FPU-MVFR0_Single_precision   ( %XXXX -- ) 4 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_Single_precision    Indicates the hardware support for FP single-precision operations
: FPU-MVFR0_Double_precision   ( %XXXX -- ) 8 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_Double_precision    Indicates the hardware support for FP double-precision operations
: FPU-MVFR0_FP_excep_trapping   ( %XXXX -- ) 12 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_FP_excep_trapping    Indicates whether the FP hardware implementation supports exception trapping
: FPU-MVFR0_Divide   ( %XXXX -- ) 16 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_Divide    Indicates the hardware support for FP divide operations
: FPU-MVFR0_Square_root   ( %XXXX -- ) 20 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_Square_root    Indicates the hardware support for FP square root operations
: FPU-MVFR0_Short_vectors   ( %XXXX -- ) 24 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_Short_vectors    Indicates the hardware support for FP short vectors
: FPU-MVFR0_FP_rounding_modes   ( %XXXX -- ) 28 lshift FPU-MVFR0 bis! ;  \ FPU-MVFR0_FP_rounding_modes    Indicates the rounding modes supported by the FP floating-point hardware

\ FPU-MVFR1 (read-only)
: FPU-MVFR1_FtZ_mode   ( %XXXX -- ) 0 lshift FPU-MVFR1 bis! ;  \ FPU-MVFR1_FtZ_mode    Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation
: FPU-MVFR1_D_NaN_mode   ( %XXXX -- ) 4 lshift FPU-MVFR1 bis! ;  \ FPU-MVFR1_D_NaN_mode    Indicates whether the FP hardware implementation supports only the Default NaN mode
: FPU-MVFR1_FP_HPFP   ( %XXXX -- ) 24 lshift FPU-MVFR1 bis! ;  \ FPU-MVFR1_FP_HPFP    Floating Point Half-Precision and double-precision
: FPU-MVFR1_FP_fused_MAC   ( %XXXX -- ) 28 lshift FPU-MVFR1 bis! ;  \ FPU-MVFR1_FP_fused_MAC    Indicates whether the FP supports fused multiply accumulate operations

\ FPU-MVFR2 (read-only)
: FPU-MVFR2_VFP_Misc   ( %XXXX -- ) 4 lshift FPU-MVFR2 bis! ;  \ FPU-MVFR2_VFP_Misc    Indicates the hardware support for FP miscellaneous features
