Cntl4_MASK 0xffffffff
#define DPM_TABLE_179__GraphicsLevel_7_CgSpllFuncCntl4__SHIFT 0x0
#define DPM_TABLE_180__GraphicsLevel_7_SpllSpreadSpectrum_MASK 0xffffffff
#define DPM_TABLE_180__GraphicsLevel_7_SpllSpreadSpectrum__SHIFT 0x0
#define DPM_TABLE_181__GraphicsLevel_7_SpllSpreadSpectrum2_MASK 0xffffffff
#define DPM_TABLE_181__GraphicsLevel_7_SpllSpreadSpectrum2__SHIFT 0x0
#define DPM_TABLE_182__GraphicsLevel_7_CcPwrDynRm_MASK 0xffffffff
#define DPM_TABLE_182__GraphicsLevel_7_CcPwrDynRm__SHIFT 0x0
#define DPM_TABLE_183__GraphicsLevel_7_CcPwrDynRm1_MASK 0xffffffff
#define DPM_TABLE_183__GraphicsLevel_7_CcPwrDynRm1__SHIFT 0x0
#define DPM_TABLE_184__GraphicsLevel_7_EnabledForThrottle_MASK 0xff
#define DPM_TABLE_184__GraphicsLevel_7_EnabledForThrottle__SHIFT 0x0
#define DPM_TABLE_184__GraphicsLevel_7_EnabledForActivity_MASK 0xff00
#define DPM_TABLE_184__GraphicsLevel_7_EnabledForActivity__SHIFT 0x8
#define DPM_TABLE_184__GraphicsLevel_7_DisplayWatermark_MASK 0xff0000
#define DPM_TABLE_184__GraphicsLevel_7_DisplayWatermark__SHIFT 0x10
#define DPM_TABLE_184__GraphicsLevel_7_SclkDid_MASK 0xff000000
#define DPM_TABLE_184__GraphicsLevel_7_SclkDid__SHIFT 0x18
#define DPM_TABLE_185__GraphicsLevel_7_PowerThrottle_MASK 0xff
#define DPM_TABLE_185__GraphicsLevel_7_PowerThrottle__SHIFT 0x0
#define DPM_TABLE_185__GraphicsLevel_7_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_185__GraphicsLevel_7_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_185__GraphicsLevel_7_DownHyst_MASK 0xff0000
#define DPM_TABLE_185__GraphicsLevel_7_DownHyst__SHIFT 0x10
#define DPM_TABLE_185__GraphicsLevel_7_UpHyst_MASK 0xff000000
#define DPM_TABLE_185__GraphicsLevel_7_UpHyst__SHIFT 0x18
#define DPM_TABLE_186__GraphicsLevel_7_padding_2_MASK 0xff
#define DPM_TABLE_186__GraphicsLevel_7_padding_2__SHIFT 0x0
#define DPM_TABLE_186__GraphicsLevel_7_padding_1_MASK 0xff00
#define DPM_TABLE_186__GraphicsLevel_7_padding_1__SHIFT 0x8
#define DPM_TABLE_186__GraphicsLevel_7_padding_0_MASK 0xff0000
#define DPM_TABLE_186__GraphicsLevel_7_padding_0__SHIFT 0x10
#define DPM_TABLE_186__GraphicsLevel_7_DeepSleepDivId_MASK 0xff000000
#define DPM_TABLE_186__GraphicsLevel_7_DeepSleepDivId__SHIFT 0x18
#define DPM_TABLE_187__MemoryACPILevel_MinVddc_MASK 0xffffffff
#define DPM_TABLE_187__MemoryACPILevel_MinVddc__SHIFT 0x0
#define DPM_TABLE_188__MemoryACPILevel_MinVddcPhases_MASK 0xffffffff
#define DPM_TABLE_188__MemoryACPILevel_MinVddcPhases__SHIFT 0x0
#define DPM_TABLE_189__MemoryACPILevel_MinVddci_MASK 0xffffffff
#define DPM_TABLE_189__MemoryACPILevel_MinVddci__SHIFT 0x0
#define DPM_TABLE_190__MemoryACPILevel_MinMvdd_MASK 0xffffffff
#define DPM_TABLE_190__MemoryACPILevel_MinMvdd__SHIFT 0x0
#define DPM_TABLE_191__MemoryACPILevel_MclkFrequency_MASK 0xffffffff
#define DPM_TABLE_191__MemoryACPILevel_MclkFrequency__SHIFT 0x0
#define DPM_TABLE_192__MemoryACPILevel_StutterEnable_MASK 0xff
#define DPM_TABLE_192__MemoryACPILevel_StutterEnable__SHIFT 0x0
#define DPM_TABLE_192__MemoryACPILevel_RttEnable_MASK 0xff00
#define DPM_TABLE_192__MemoryACPILevel_RttEnable__SHIFT 0x8
#define DPM_TABLE_192__MemoryACPILevel_EdcWriteEnable_MASK 0xff0000
#define DPM_TABLE_192__MemoryACPILevel_EdcWriteEnable__SHIFT 0x10
#define DPM_TABLE_192__MemoryACPILevel_EdcReadEnable_MASK 0xff000000
#define DPM_TABLE_192__MemoryACPILevel_EdcReadEnable__SHIFT 0x18
#define DPM_TABLE_193__MemoryACPILevel_EnabledForActivity_MASK 0xff
#define DPM_TABLE_193__MemoryACPILevel_EnabledForActivity__SHIFT 0x0
#define DPM_TABLE_193__MemoryACPILevel_EnabledForThrottle_MASK 0xff00
#define DPM_TABLE_193__MemoryACPILevel_EnabledForThrottle__SHIFT 0x8
#define DPM_TABLE_193__MemoryACPILevel_StrobeRatio_MASK 0xff0000
#define DPM_TABLE_193__MemoryACPILevel_StrobeRatio__SHIFT 0x10
#define DPM_TABLE_193__MemoryACPILevel_StrobeEnable_MASK 0xff000000
#define DPM_TABLE_193__MemoryACPILevel_StrobeEnable__SHIFT 0x18
#define DPM_TABLE_194__MemoryACPILevel_padding_MASK 0xff
#define DPM_TABLE_194__MemoryACPILevel_padding__SHIFT 0x0
#define DPM_TABLE_194__MemoryACPILevel_VoltageDownHyst_MASK 0xff00
#define DPM_TABLE_194__MemoryACPILevel_VoltageDownHyst__SHIFT 0x8
#define DPM_TABLE_194__MemoryACPILevel_DownHyst_MASK 0xff0000
#define DPM_TABLE_194__MemoryACPILevel_DownHyst__SHIFT 0x10
#define DPM_TABLE_194__MemoryACPILevel_UpHyst_MASK 0xff000000
#define DPM_TABLE_194__MemoryACPILevel_UpHyst__SHIFT 0x18
#define DPM_TABLE_195__MemoryACPILevel_padding1_MASK 0xff
#define DPM_TABLE_195__MemoryACPILevel_padding1__SHIFT 0x0
#define DPM_TABLE_195__MemoryACPILevel_DisplayWatermark_MASK 0xff00
#define DPM_TABLE_195__MemoryACPILevel_DisplayWatermark__SHIFT 0x8
#define DPM_TABLE_195__MemoryACPILevel_ActivityLevel_MASK 0xffff0000
#define DPM_TABLE_195__MemoryACPILevel_ActivityLevel__SHIFT 0x10
#def