{
    "code": "module TopModule (\n    input logic clock,\n    input logic a,\n    output logic p,\n    output logic q\n);\n    logic [1:0] state;\n\n    always @(posedge clock) begin\n        case (state)\n            2'b00: begin\n                p <= 1'b0;\n                q <= 1'b0;\n                if (a) state <= 2'b01;\n            end\n            2'b01: begin\n                p <= 1'b0;\n                q <= 1'b0;\n                if (a) state <= 2'b10;\n                else state <= 2'b00;\n            end\n            2'b10: begin\n                p <= 1'b1;\n                q <= 1'b0;\n                if (a) state <= 2'b11;\n                else state <= 2'b00;\n            end\n            2'b11: begin\n                p <= 1'b1;\n                q <= 1'b1;\n                if (!a) state <= 2'b00;\n            end\n            default: state <= 2'b00;\n        endcase\n    end\n\n    initial begin\n        state = 2'b00;\n        p = 1'b0;\n        q = 1'b0;\n    end\nendmodule",
    "test_results": {
        "num_mismatch": 165,
        "passfail": "R"
    }
}