Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 21 21:56:32 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5a_top_timing_summary_routed.rpt -pb lab5a_top_timing_summary_routed.pb -rpx lab5a_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5a_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    39          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: baudrate_comp/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.788        0.000                      0                  461        0.126        0.000                      0                  461        4.500        0.000                       0                   234  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.788        0.000                      0                  461        0.126        0.000                      0                  461        4.500        0.000                       0                   234  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 3.574ns (49.762%)  route 3.608ns (50.238%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.736     5.339    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.793 r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.179     8.972    rom_data[6]
    SLICE_X72Y113        LUT6 (Prop_lut6_I1_O)        0.124     9.096 f  encoder_data[6]_i_26/O
                         net (fo=1, routed)           0.000     9.096    encoder_data[6]_i_26_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     9.313 f  encoder_data_reg[6]_i_14/O
                         net (fo=3, routed)           1.167    10.480    encoder_data_reg[6]_i_14_n_0
    SLICE_X83Y115        LUT2 (Prop_lut2_I1_O)        0.328    10.808 r  encoder_data[3]_i_4/O
                         net (fo=3, routed)           0.598    11.406    encoder_data[3]_i_4_n_0
    SLICE_X84Y115        LUT2 (Prop_lut2_I1_O)        0.327    11.733 f  encoder_data[2]_i_3/O
                         net (fo=1, routed)           0.664    12.397    encoder_data[2]_i_3_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.124    12.521 r  encoder_data[2]_i_1/O
                         net (fo=1, routed)           0.000    12.521    encoder_data0_in[2]
    SLICE_X84Y117        FDRE                                         r  encoder_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.586    15.008    clk_i_IBUF_BUFG
    SLICE_X84Y117        FDRE                                         r  encoder_data_reg[2]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X84Y117        FDRE (Setup_fdre_C_D)        0.077    15.309    encoder_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.881ns  (required time - arrival time)
  Source:                 rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 3.574ns (50.388%)  route 3.519ns (49.612%))
  Logic Levels:           5  (LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.736     5.339    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.793 r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.179     8.972    rom_data[6]
    SLICE_X72Y113        LUT6 (Prop_lut6_I1_O)        0.124     9.096 f  encoder_data[6]_i_26/O
                         net (fo=1, routed)           0.000     9.096    encoder_data[6]_i_26_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     9.313 f  encoder_data_reg[6]_i_14/O
                         net (fo=3, routed)           1.167    10.480    encoder_data_reg[6]_i_14_n_0
    SLICE_X83Y115        LUT2 (Prop_lut2_I1_O)        0.328    10.808 r  encoder_data[3]_i_4/O
                         net (fo=3, routed)           0.605    11.413    encoder_data[3]_i_4_n_0
    SLICE_X84Y117        LUT2 (Prop_lut2_I1_O)        0.327    11.740 f  encoder_data[0]_i_2/O
                         net (fo=1, routed)           0.567    12.308    encoder_data[0]_i_2_n_0
    SLICE_X84Y117        LUT6 (Prop_lut6_I1_O)        0.124    12.432 r  encoder_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.432    encoder_data0_in[0]
    SLICE_X84Y117        FDRE                                         r  encoder_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.586    15.008    clk_i_IBUF_BUFG
    SLICE_X84Y117        FDRE                                         r  encoder_data_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X84Y117        FDRE (Setup_fdre_C_D)        0.081    15.313    encoder_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                  2.881    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 3.342ns (49.795%)  route 3.370ns (50.205%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.736     5.339    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.793 r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.179     8.972    rom_data[6]
    SLICE_X72Y113        LUT6 (Prop_lut6_I1_O)        0.124     9.096 f  encoder_data[6]_i_26/O
                         net (fo=1, routed)           0.000     9.096    encoder_data[6]_i_26_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     9.313 f  encoder_data_reg[6]_i_14/O
                         net (fo=3, routed)           1.000    10.312    encoder_data_reg[6]_i_14_n_0
    SLICE_X83Y115        LUT3 (Prop_lut3_I2_O)        0.299    10.611 r  encoder_data[6]_i_7/O
                         net (fo=3, routed)           0.517    11.128    encoder_data[6]_i_7_n_0
    SLICE_X82Y115        LUT2 (Prop_lut2_I1_O)        0.124    11.252 f  encoder_data[4]_i_3/O
                         net (fo=1, routed)           0.674    11.926    encoder_data[4]_i_3_n_0
    SLICE_X82Y115        LUT6 (Prop_lut6_I5_O)        0.124    12.050 r  encoder_data[4]_i_1/O
                         net (fo=1, routed)           0.000    12.050    encoder_data0_in[4]
    SLICE_X82Y115        FDRE                                         r  encoder_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.588    15.010    clk_i_IBUF_BUFG
    SLICE_X82Y115        FDRE                                         r  encoder_data_reg[4]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X82Y115        FDRE (Setup_fdre_C_D)        0.029    15.263    encoder_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 3.450ns (51.687%)  route 3.225ns (48.313%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.736     5.339    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.793 r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.179     8.972    rom_data[6]
    SLICE_X72Y113        LUT6 (Prop_lut6_I1_O)        0.124     9.096 f  encoder_data[6]_i_26/O
                         net (fo=1, routed)           0.000     9.096    encoder_data[6]_i_26_n_0
    SLICE_X72Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     9.313 f  encoder_data_reg[6]_i_14/O
                         net (fo=3, routed)           1.167    10.480    encoder_data_reg[6]_i_14_n_0
    SLICE_X83Y115        LUT2 (Prop_lut2_I1_O)        0.328    10.808 r  encoder_data[3]_i_4/O
                         net (fo=3, routed)           0.879    11.687    encoder_data[3]_i_4_n_0
    SLICE_X83Y115        LUT6 (Prop_lut6_I4_O)        0.327    12.014 r  encoder_data[3]_i_1/O
                         net (fo=1, routed)           0.000    12.014    encoder_data0_in[3]
    SLICE_X83Y115        FDRE                                         r  encoder_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.588    15.010    clk_i_IBUF_BUFG
    SLICE_X83Y115        FDRE                                         r  encoder_data_reg[3]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X83Y115        FDRE (Setup_fdre_C_D)        0.031    15.265    encoder_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_encoder.encoder_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 3.182ns (48.139%)  route 3.428ns (51.861%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.003     9.804    encoder_read_enabler/encoder.chars_in_buffer_reg[0][0]
    SLICE_X82Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.928 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_6/O
                         net (fo=1, routed)           0.280    10.208    encoder_read_enabler/encoder.chars_in_buffer[4]_i_6_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  encoder_read_enabler/encoder.chars_in_buffer[4]_i_3/O
                         net (fo=3, routed)           0.725    11.056    encoder_read_enabler/encoder.chars_in_buffer[4]_i_3_n_0
    SLICE_X83Y116        LUT5 (Prop_lut5_I0_O)        0.153    11.209 r  encoder_read_enabler/FSM_sequential_encoder.encoder[0]_i_4/O
                         net (fo=1, routed)           0.421    11.631    encoder_read_enabler/FSM_sequential_encoder.encoder[0]_i_4_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I4_O)        0.327    11.958 r  encoder_read_enabler/FSM_sequential_encoder.encoder[0]_i_1/O
                         net (fo=1, routed)           0.000    11.958    encoder__1[0]
    SLICE_X82Y117        FDRE                                         r  FSM_sequential_encoder.encoder_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.586    15.008    clk_i_IBUF_BUFG
    SLICE_X82Y117        FDRE                                         r  FSM_sequential_encoder.encoder_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X82Y117        FDRE (Setup_fdre_C_D)        0.029    15.261    FSM_sequential_encoder.encoder_reg[0]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder.chars_in_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 2.826ns (46.056%)  route 3.310ns (53.944%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.003     9.804    encoder_read_enabler/encoder.chars_in_buffer_reg[0][0]
    SLICE_X82Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.928 f  encoder_read_enabler/encoder.chars_in_buffer[4]_i_6/O
                         net (fo=1, routed)           0.280    10.208    encoder_read_enabler/encoder.chars_in_buffer[4]_i_6_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_3/O
                         net (fo=3, routed)           0.448    10.779    encoder_read_enabler/encoder.chars_in_buffer[4]_i_3_n_0
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.903 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.580    11.484    chars_in_buffer
    SLICE_X82Y116        FDRE                                         r  encoder.chars_in_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.587    15.009    clk_i_IBUF_BUFG
    SLICE_X82Y116        FDRE                                         r  encoder.chars_in_buffer_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X82Y116        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder.chars_in_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder.chars_in_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 2.826ns (46.056%)  route 3.310ns (53.944%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.003     9.804    encoder_read_enabler/encoder.chars_in_buffer_reg[0][0]
    SLICE_X82Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.928 f  encoder_read_enabler/encoder.chars_in_buffer[4]_i_6/O
                         net (fo=1, routed)           0.280    10.208    encoder_read_enabler/encoder.chars_in_buffer[4]_i_6_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_3/O
                         net (fo=3, routed)           0.448    10.779    encoder_read_enabler/encoder.chars_in_buffer[4]_i_3_n_0
    SLICE_X83Y116        LUT6 (Prop_lut6_I1_O)        0.124    10.903 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_1/O
                         net (fo=5, routed)           0.580    11.484    chars_in_buffer
    SLICE_X82Y116        FDRE                                         r  encoder.chars_in_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.587    15.009    clk_i_IBUF_BUFG
    SLICE_X82Y116        FDRE                                         r  encoder.chars_in_buffer_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X82Y116        FDRE (Setup_fdre_C_CE)      -0.205    15.028    encoder.chars_in_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.637ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder.en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.950ns (46.990%)  route 3.328ns (53.009%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.003     9.804    encoder_read_enabler/encoder.chars_in_buffer_reg[0][0]
    SLICE_X82Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.928 f  encoder_read_enabler/encoder.chars_in_buffer[4]_i_6/O
                         net (fo=1, routed)           0.280    10.208    encoder_read_enabler/encoder.chars_in_buffer[4]_i_6_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_3/O
                         net (fo=3, routed)           0.725    11.056    encoder_read_enabler/encoder.chars_in_buffer[4]_i_3_n_0
    SLICE_X83Y116        LUT2 (Prop_lut2_I1_O)        0.124    11.180 f  encoder_read_enabler/FSM_sequential_encoder.encoder[1]_i_4/O
                         net (fo=3, routed)           0.321    11.502    encoder_read_enabler_n_9
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124    11.626 r  encoder.en_i_1/O
                         net (fo=1, routed)           0.000    11.626    encoder.en_i_1_n_0
    SLICE_X82Y117        FDRE                                         r  encoder.en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.586    15.008    clk_i_IBUF_BUFG
    SLICE_X82Y117        FDRE                                         r  encoder.en_reg/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X82Y117        FDRE (Setup_fdre_C_D)        0.031    15.263    encoder.en_reg
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  3.637    

Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_encoder.encoder_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 2.950ns (47.023%)  route 3.323ns (52.977%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.003     9.804    encoder_read_enabler/encoder.chars_in_buffer_reg[0][0]
    SLICE_X82Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.928 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_6/O
                         net (fo=1, routed)           0.280    10.208    encoder_read_enabler/encoder.chars_in_buffer[4]_i_6_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.332 f  encoder_read_enabler/encoder.chars_in_buffer[4]_i_3/O
                         net (fo=3, routed)           0.725    11.056    encoder_read_enabler/encoder.chars_in_buffer[4]_i_3_n_0
    SLICE_X83Y116        LUT2 (Prop_lut2_I1_O)        0.124    11.180 r  encoder_read_enabler/FSM_sequential_encoder.encoder[1]_i_4/O
                         net (fo=3, routed)           0.317    11.497    encoder_read_enabler/encoder.en_reg
    SLICE_X83Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.621 r  encoder_read_enabler/FSM_sequential_encoder.encoder[1]_i_1/O
                         net (fo=1, routed)           0.000    11.621    encoder__1[1]
    SLICE_X83Y117        FDRE                                         r  FSM_sequential_encoder.encoder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.586    15.008    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  FSM_sequential_encoder.encoder_reg[1]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X83Y117        FDRE (Setup_fdre_C_D)        0.029    15.261    FSM_sequential_encoder.encoder_reg[1]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            encoder_empty_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.950ns (47.136%)  route 3.308ns (52.864%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.745     5.348    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y44         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.802 f  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=19, routed)          2.003     9.804    encoder_read_enabler/encoder.chars_in_buffer_reg[0][0]
    SLICE_X82Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.928 f  encoder_read_enabler/encoder.chars_in_buffer[4]_i_6/O
                         net (fo=1, routed)           0.280    10.208    encoder_read_enabler/encoder.chars_in_buffer[4]_i_6_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.332 r  encoder_read_enabler/encoder.chars_in_buffer[4]_i_3/O
                         net (fo=3, routed)           0.725    11.056    encoder_read_enabler/encoder.chars_in_buffer[4]_i_3_n_0
    SLICE_X83Y116        LUT2 (Prop_lut2_I1_O)        0.124    11.180 f  encoder_read_enabler/FSM_sequential_encoder.encoder[1]_i_4/O
                         net (fo=3, routed)           0.302    11.482    encoder_read_enabler/encoder.en_reg
    SLICE_X83Y117        LUT6 (Prop_lut6_I2_O)        0.124    11.606 r  encoder_read_enabler/encoder_empty_i_1/O
                         net (fo=1, routed)           0.000    11.606    encoder_read_enabler_n_8
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.586    15.008    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X83Y117        FDRE (Setup_fdre_C_D)        0.031    15.263    encoder_empty_reg
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  3.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.086%)  route 0.184ns (58.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X81Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.128     1.641 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=3, routed)           0.184     1.825    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.905     2.070    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.569    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.699    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X81Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.067     1.721    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X81Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.866     2.031    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X81Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X81Y110        FDRE (Hold_fdre_C_D)         0.071     1.584    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.882%)  route 0.228ns (58.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X80Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y110        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.228     1.905    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.905     2.070    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.569    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.752    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.323%)  route 0.233ns (58.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X80Y110        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y110        FDRE (Prop_fdre_C_Q)         0.164     1.677 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.233     1.910    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.905     2.070    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.569    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.752    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.757%)  route 0.093ns (33.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.599     1.518    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=8, routed)           0.093     1.752    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X82Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[5]
    SLICE_X82Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.871     2.036    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X82Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                         clock pessimism             -0.504     1.531    
    SLICE_X82Y109        FDRE (Hold_fdre_C_D)         0.091     1.622    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.753%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.595     1.514    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X81Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.277     1.932    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.905     2.070    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.569    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.752    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.239%)  route 0.283ns (66.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.595     1.514    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X81Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.283     1.939    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.905     2.070    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.569    
    RAMB18_X3Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.752    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 fifo_write_enabler/en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_write_enabler/en_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.599     1.518    fifo_write_enabler/clk_i_IBUF_BUFG
    SLICE_X83Y108        FDRE                                         r  fifo_write_enabler/en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  fifo_write_enabler/en_reg[0]/Q
                         net (fo=2, routed)           0.109     1.768    fifo_write_enabler/en[0]
    SLICE_X82Y108        LUT4 (Prop_lut4_I3_O)        0.045     1.813 r  fifo_write_enabler/en_o0/O
                         net (fo=1, routed)           0.000     1.813    fifo_write_enabler/en_o0_n_0
    SLICE_X82Y108        FDRE                                         r  fifo_write_enabler/en_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.871     2.036    fifo_write_enabler/clk_i_IBUF_BUFG
    SLICE_X82Y108        FDRE                                         r  fifo_write_enabler/en_o_reg/C
                         clock pessimism             -0.504     1.531    
    SLICE_X82Y108        FDRE (Hold_fdre_C_D)         0.091     1.622    fifo_write_enabler/en_o_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.524%)  route 0.306ns (68.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.593     1.512    clk_i_IBUF_BUFG
    SLICE_X81Y112        FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rom_addr_reg[6]/Q
                         net (fo=1, routed)           0.306     1.960    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.898     2.063    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.584    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.767    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.496%)  route 0.307ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.593     1.512    clk_i_IBUF_BUFG
    SLICE_X81Y112        FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rom_addr_reg[7]/Q
                         net (fo=1, routed)           0.307     1.960    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.898     2.063    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.479     1.584    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.767    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y44    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y22    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y22    rom_comp/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y117   FSM_sequential_encoder.encoder_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X80Y116   encoder.byte_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X80Y116   encoder.byte_pos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117   FSM_sequential_encoder.encoder_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117   FSM_sequential_encoder.encoder_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117   FSM_sequential_encoder.encoder_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y117   FSM_sequential_encoder.encoder_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y117   FSM_sequential_encoder.encoder_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y116   encoder.byte_pos_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TXD_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TXD_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.158ns  (logic 4.073ns (66.149%)  route 2.084ns (33.851%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y118        FDRE                         0.000     0.000 r  TXD_o_reg/C
    SLICE_X84Y118        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  TXD_o_reg/Q
                         net (fo=1, routed)           2.084     2.602    TXD_o_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     6.158 r  TXD_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.158    TXD_o
    D4                                                                r  TXD_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.492ns  (logic 1.862ns (33.897%)  route 3.631ns (66.104%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.505     3.995    rs232_recv/RXD_i_IBUF
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.124     4.119 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.641     4.760    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X85Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.485     5.368    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X85Y111        LUT4 (Prop_lut4_I2_O)        0.124     5.492 r  rs232_recv/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.492    rs232_recv/FSM_sequential_state[1]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 1.857ns (33.836%)  route 3.631ns (66.164%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.505     3.995    rs232_recv/RXD_i_IBUF
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.124     4.119 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.641     4.760    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X85Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.485     5.368    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X85Y111        LUT5 (Prop_lut5_I3_O)        0.119     5.487 r  rs232_recv/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.487    rs232_recv/FSM_sequential_state[2]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.162ns  (logic 1.862ns (36.065%)  route 3.300ns (63.935%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.505     3.995    rs232_recv/RXD_i_IBUF
    SLICE_X85Y110        LUT6 (Prop_lut6_I1_O)        0.124     4.119 r  rs232_recv/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.641     4.760    rs232_recv/FSM_sequential_state[2]_i_3_n_0
    SLICE_X85Y111        LUT6 (Prop_lut6_I0_O)        0.124     4.884 r  rs232_recv/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.154     5.038    rs232_recv/FSM_sequential_state[2]_i_2_n_0
    SLICE_X85Y111        LUT3 (Prop_lut3_I1_O)        0.124     5.162 r  rs232_recv/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.162    rs232_recv/FSM_sequential_state[0]_i_1_n_0
    SLICE_X85Y111        FDRE                                         r  rs232_recv/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_onehot_en_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.120ns  (logic 1.614ns (31.520%)  route 3.506ns (68.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.550     4.040    rs232_recv/RXD_i_IBUF
    SLICE_X84Y111        LUT5 (Prop_lut5_I3_O)        0.124     4.164 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          0.956     5.120    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X82Y107        FDRE                                         r  rs232_recv/FSM_onehot_en_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_onehot_en_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.120ns  (logic 1.614ns (31.520%)  route 3.506ns (68.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.550     4.040    rs232_recv/RXD_i_IBUF
    SLICE_X84Y111        LUT5 (Prop_lut5_I3_O)        0.124     4.164 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          0.956     5.120    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X82Y107        FDRE                                         r  rs232_recv/FSM_onehot_en_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/FSM_onehot_en_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.120ns  (logic 1.614ns (31.520%)  route 3.506ns (68.480%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.550     4.040    rs232_recv/RXD_i_IBUF
    SLICE_X84Y111        LUT5 (Prop_lut5_I3_O)        0.124     4.164 r  rs232_recv/FSM_onehot_en[2]_i_1/O
                         net (fo=11, routed)          0.956     5.120    rs232_recv/FSM_onehot_en[2]_i_1_n_0
    SLICE_X82Y107        FDRE                                         r  rs232_recv/FSM_onehot_en_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/bit_nr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.012ns  (logic 1.994ns (39.777%)  route 3.018ns (60.223%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.550     4.040    rs232_recv/RXD_i_IBUF
    SLICE_X84Y111        LUT5 (Prop_lut5_I0_O)        0.149     4.189 r  rs232_recv/bit_nr[2]_i_3/O
                         net (fo=2, routed)           0.468     4.657    rs232_recv/bit_nr[2]_i_3_n_0
    SLICE_X84Y111        LUT6 (Prop_lut6_I4_O)        0.355     5.012 r  rs232_recv/bit_nr[2]_i_1/O
                         net (fo=1, routed)           0.000     5.012    rs232_recv/bit_nr[2]_i_1_n_0
    SLICE_X84Y111        FDRE                                         r  rs232_recv/bit_nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/bit_nr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.969ns  (logic 1.994ns (40.122%)  route 2.975ns (59.878%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.550     4.040    rs232_recv/RXD_i_IBUF
    SLICE_X84Y111        LUT5 (Prop_lut5_I0_O)        0.149     4.189 r  rs232_recv/bit_nr[2]_i_3/O
                         net (fo=2, routed)           0.425     4.614    rs232_recv/bit_nr[2]_i_3_n_0
    SLICE_X87Y111        LUT6 (Prop_lut6_I4_O)        0.355     4.969 r  rs232_recv/bit_nr[1]_i_1/O
                         net (fo=1, routed)           0.000     4.969    rs232_recv/bit_nr[1]_i_1_n_0
    SLICE_X87Y111        FDRE                                         r  rs232_recv/bit_nr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            rs232_recv/clock_16_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.884ns  (logic 1.614ns (33.040%)  route 3.270ns (66.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          2.742     4.232    rs232_recv/RXD_i_IBUF
    SLICE_X85Y111        LUT4 (Prop_lut4_I0_O)        0.124     4.356 r  rs232_recv/clock_16[3]_i_1/O
                         net (fo=4, routed)           0.528     4.884    rs232_recv/clock_16[3]_i_1_n_0
    SLICE_X85Y110        FDRE                                         r  rs232_recv/clock_16_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[6]/C
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    rs232_recv/bit_buffer_reg_n_0_[6]
    SLICE_X83Y110        FDRE                                         r  rs232_recv/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.304%)  route 0.114ns (44.696%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[1]/C
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    rs232_recv/bit_buffer_reg_n_0_[1]
    SLICE_X83Y110        FDRE                                         r  rs232_recv/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/bit_nr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.231%)  route 0.099ns (34.769%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE                         0.000     0.000 r  rs232_recv/FSM_sequential_state_reg[1]/C
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/FSM_sequential_state_reg[1]/Q
                         net (fo=12, routed)          0.099     0.240    rs232_recv/state[1]
    SLICE_X84Y111        LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  rs232_recv/bit_nr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.285    rs232_recv/bit_nr[0]_i_1_n_0
    SLICE_X84Y111        FDRE                                         r  rs232_recv/bit_nr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[3]/C
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[3]/Q
                         net (fo=1, routed)           0.158     0.299    rs232_recv/bit_buffer_reg_n_0_[3]
    SLICE_X83Y110        FDRE                                         r  rs232_recv/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.061%)  route 0.159ns (52.939%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[7]/C
    SLICE_X87Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[7]/Q
                         net (fo=1, routed)           0.159     0.300    rs232_recv/bit_buffer_reg_n_0_[7]
    SLICE_X83Y110        FDRE                                         r  rs232_recv/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.829%)  route 0.160ns (53.171%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[0]/C
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[0]/Q
                         net (fo=1, routed)           0.160     0.301    rs232_recv/bit_buffer_reg_n_0_[0]
    SLICE_X83Y110        FDRE                                         r  rs232_recv/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.770%)  route 0.167ns (54.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y110        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[2]/C
    SLICE_X82Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/bit_buffer_reg[2]/Q
                         net (fo=1, routed)           0.167     0.308    rs232_recv/bit_buffer_reg_n_0_[2]
    SLICE_X83Y110        FDRE                                         r  rs232_recv/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232_recv/bit_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232_recv/data_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.405%)  route 0.161ns (49.595%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDRE                         0.000     0.000 r  rs232_recv/bit_buffer_reg[4]/C
    SLICE_X88Y111        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232_recv/bit_buffer_reg[4]/Q
                         net (fo=1, routed)           0.161     0.325    rs232_recv/bit_buffer_reg_n_0_[4]
    SLICE_X83Y110        FDRE                                         r  rs232_recv/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_sender.sender_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_sender.sender_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.227ns (67.823%)  route 0.108ns (32.177%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y118        FDRE                         0.000     0.000 r  FSM_sequential_sender.sender_state_reg[0]/C
    SLICE_X82Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_sequential_sender.sender_state_reg[0]/Q
                         net (fo=7, routed)           0.108     0.236    sender_state[0]
    SLICE_X82Y118        LUT3 (Prop_lut3_I2_O)        0.099     0.335 r  FSM_sequential_sender.sender_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    FSM_sequential_sender.sender_state[1]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  FSM_sequential_sender.sender_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sender.byte_pos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sender.byte_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE                         0.000     0.000 r  sender.byte_pos_reg[2]/C
    SLICE_X83Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sender.byte_pos_reg[2]/Q
                         net (fo=3, routed)           0.168     0.309    sender.byte_pos_reg_n_0_[2]
    SLICE_X83Y119        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  sender.byte_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    sender.byte_pos[2]_i_1_n_0
    SLICE_X83Y119        FDRE                                         r  sender.byte_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ld0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 4.038ns (50.558%)  route 3.949ns (49.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.706     5.308    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X80Y109        FDRE                                         r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_fdre_C_Q)         0.518     5.826 r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           3.949     9.775    ld0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.296 r  ld0_OBUF_inst/O
                         net (fo=0)                   0.000    13.296    ld0
    H17                                                               r  ld0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TXD_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 0.704ns (30.329%)  route 1.617ns (69.671%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.707     5.309    clk_i_IBUF_BUFG
    SLICE_X83Y115        FDRE                                         r  encoder_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  encoder_data_reg[1]/Q
                         net (fo=1, routed)           0.956     6.722    encoder_data_reg_n_0_[1]
    SLICE_X84Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.846 r  TXD_o_i_3/O
                         net (fo=1, routed)           0.661     7.507    TXD_o_i_3_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I3_O)        0.124     7.631 r  TXD_o_i_2/O
                         net (fo=1, routed)           0.000     7.631    TXD_o_i_2_n_0
    SLICE_X84Y118        FDRE                                         r  TXD_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TXD_o_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.113ns  (logic 0.580ns (27.448%)  route 1.533ns (72.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           1.046     6.809    encoder_empty
    SLICE_X83Y118        LUT4 (Prop_lut4_I3_O)        0.124     6.933 r  TXD_o_i_1/O
                         net (fo=1, routed)           0.487     7.420    TXD_o_i_1_n_0
    SLICE_X84Y118        FDRE                                         r  TXD_o_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_slow_encoder_en_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.036ns  (logic 0.608ns (29.858%)  route 1.428ns (70.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           1.046     6.809    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.152     6.961 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.383     7.344    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  FSM_onehot_slow_encoder_en_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_slow_encoder_en_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.036ns  (logic 0.608ns (29.858%)  route 1.428ns (70.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           1.046     6.809    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.152     6.961 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.383     7.344    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  FSM_onehot_slow_encoder_en_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_slow_encoder_en_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.036ns  (logic 0.608ns (29.858%)  route 1.428ns (70.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           1.046     6.809    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.152     6.961 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.383     7.344    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  FSM_onehot_slow_encoder_en_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.clock_16_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.036ns  (logic 0.608ns (29.858%)  route 1.428ns (70.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           1.046     6.809    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.152     6.961 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.383     7.344    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  sender.clock_16_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.byte_pos_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.991ns  (logic 0.704ns (35.359%)  route 1.287ns (64.641%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.841     6.605    encoder_empty
    SLICE_X82Y118        LUT5 (Prop_lut5_I0_O)        0.124     6.729 r  sender.byte_pos[2]_i_2/O
                         net (fo=2, routed)           0.446     7.174    sender.byte_pos[2]_i_2_n_0
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.124     7.298 r  sender.byte_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     7.298    sender.byte_pos[1]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  sender.byte_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.byte_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.852ns  (logic 0.704ns (38.012%)  route 1.148ns (61.988%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.841     6.605    encoder_empty
    SLICE_X82Y118        LUT5 (Prop_lut5_I0_O)        0.124     6.729 r  sender.byte_pos[2]_i_2/O
                         net (fo=2, routed)           0.307     7.035    sender.byte_pos[2]_i_2_n_0
    SLICE_X83Y119        LUT6 (Prop_lut6_I4_O)        0.124     7.159 r  sender.byte_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     7.159    sender.byte_pos[2]_i_1_n_0
    SLICE_X83Y119        FDRE                                         r  sender.byte_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_sender.sender_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.839ns  (logic 0.610ns (33.162%)  route 1.229ns (66.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.705     5.307    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.456     5.763 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.841     6.605    encoder_empty
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.154     6.759 r  FSM_sequential_sender.sender_state[0]_i_1/O
                         net (fo=1, routed)           0.388     7.147    FSM_sequential_sender.sender_state[0]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  FSM_sequential_sender.sender_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.clock_16_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.622%)  route 0.149ns (51.378%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoder_empty_reg/Q
                         net (fo=9, routed)           0.149     1.803    encoder_empty
    SLICE_X83Y118        FDRE                                         r  sender.clock_16_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.byte_pos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.296%)  route 0.150ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoder_empty_reg/Q
                         net (fo=9, routed)           0.150     1.805    encoder_empty
    SLICE_X82Y118        LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  sender.byte_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    sender.byte_pos[0]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  sender.byte_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.byte_pos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.711%)  route 0.307ns (62.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoder_empty_reg/Q
                         net (fo=9, routed)           0.307     1.962    encoder_empty
    SLICE_X83Y119        LUT6 (Prop_lut6_I3_O)        0.045     2.007 r  sender.byte_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     2.007    sender.byte_pos[2]_i_1_n_0
    SLICE_X83Y119        FDRE                                         r  sender.byte_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.byte_pos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.275%)  route 0.313ns (62.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 r  encoder_empty_reg/Q
                         net (fo=9, routed)           0.313     1.967    encoder_empty
    SLICE_X82Y118        LUT5 (Prop_lut5_I2_O)        0.045     2.012 r  sender.byte_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     2.012    sender.byte_pos[1]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  sender.byte_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TXD_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.231ns (42.915%)  route 0.307ns (57.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.596     1.515    clk_i_IBUF_BUFG
    SLICE_X82Y115        FDRE                                         r  encoder_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  encoder_data_reg[6]/Q
                         net (fo=1, routed)           0.207     1.863    encoder_data_reg_n_0_[6]
    SLICE_X82Y117        LUT5 (Prop_lut5_I0_O)        0.045     1.908 r  TXD_o_i_4/O
                         net (fo=1, routed)           0.101     2.009    TXD_o_i_4_n_0
    SLICE_X84Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.054 r  TXD_o_i_2/O
                         net (fo=1, routed)           0.000     2.054    TXD_o_i_2_n_0
    SLICE_X84Y118        FDRE                                         r  TXD_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_sender.sender_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.184ns (29.232%)  route 0.445ns (70.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.320     1.975    encoder_empty
    SLICE_X82Y118        LUT5 (Prop_lut5_I3_O)        0.043     2.018 r  FSM_sequential_sender.sender_state[0]_i_1/O
                         net (fo=1, routed)           0.125     2.143    FSM_sequential_sender.sender_state[0]_i_1_n_0
    SLICE_X82Y118        FDRE                                         r  FSM_sequential_sender.sender_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_slow_encoder_en_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.946%)  route 0.504ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.385     2.039    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.084 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.120     2.204    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  FSM_onehot_slow_encoder_en_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_slow_encoder_en_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.946%)  route 0.504ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.385     2.039    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.084 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.120     2.204    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  FSM_onehot_slow_encoder_en_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_slow_encoder_en_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.946%)  route 0.504ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.385     2.039    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.084 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.120     2.204    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  FSM_onehot_slow_encoder_en_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoder_empty_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sender.clock_16_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.946%)  route 0.504ns (73.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.594     1.513    clk_i_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  encoder_empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117        FDRE (Prop_fdre_C_Q)         0.141     1.654 f  encoder_empty_reg/Q
                         net (fo=9, routed)           0.385     2.039    encoder_empty
    SLICE_X83Y118        LUT3 (Prop_lut3_I2_O)        0.045     2.084 r  FSM_onehot_slow_encoder_en[2]_i_1/O
                         net (fo=4, routed)           0.120     2.204    FSM_onehot_slow_encoder_en[2]_i_1_n_0
    SLICE_X83Y118        FDRE                                         r  sender.clock_16_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.913%)  route 0.747ns (62.087%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[3]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[3]/Q
                         net (fo=1, routed)           0.747     1.203    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 FSM_onehot_slow_encoder_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.557%)  route 0.615ns (57.443%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  FSM_onehot_slow_encoder_en_reg[1]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_slow_encoder_en_reg[1]/Q
                         net (fo=1, routed)           0.615     1.071    encoder_read_enabler/en_reg[1]_0[0]
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.577     4.999    encoder_read_enabler/clk_i_IBUF_BUFG
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[0]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.054%)  route 0.627ns (59.946%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[4]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_recv/data_o_reg[4]/Q
                         net (fo=1, routed)           0.627     1.046    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.940%)  route 0.582ns (56.060%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[2]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[2]/Q
                         net (fo=1, routed)           0.582     1.038    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.995ns  (logic 0.456ns (45.810%)  route 0.539ns (54.190%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[1]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 FSM_onehot_slow_encoder_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.419ns (42.289%)  route 0.572ns (57.711%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  FSM_onehot_slow_encoder_en_reg[2]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM_onehot_slow_encoder_en_reg[2]/Q
                         net (fo=3, routed)           0.572     0.991    encoder_read_enabler/en_reg[1]_0[1]
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.577     4.999    encoder_read_enabler/clk_i_IBUF_BUFG
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[1]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.419ns (43.663%)  route 0.541ns (56.337%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[5]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_recv/data_o_reg[5]/Q
                         net (fo=1, routed)           0.541     0.960    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.885ns  (logic 0.456ns (51.522%)  route 0.429ns (48.478%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[0]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  rs232_recv/data_o_reg[0]/Q
                         net (fo=1, routed)           0.429     0.885    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.817ns  (logic 0.419ns (51.273%)  route 0.398ns (48.727%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[6]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_recv/data_o_reg[6]/Q
                         net (fo=1, routed)           0.398     0.817    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.419ns (51.336%)  route 0.397ns (48.664%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[7]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  rs232_recv/data_o_reg[7]/Q
                         net (fo=1, routed)           0.397     0.816    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         1.626     5.048    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[1]/C
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/FSM_onehot_en_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    fifo_write_enabler/Q[0]
    SLICE_X83Y108        FDRE                                         r  fifo_write_enabler/en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.871     2.036    fifo_write_enabler/clk_i_IBUF_BUFG
    SLICE_X83Y108        FDRE                                         r  fifo_write_enabler/en_reg[0]/C

Slack:                    inf
  Source:                 rs232_recv/FSM_onehot_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_write_enabler/en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y107        FDRE                         0.000     0.000 r  rs232_recv/FSM_onehot_en_reg[2]/C
    SLICE_X82Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/FSM_onehot_en_reg[2]/Q
                         net (fo=3, routed)           0.135     0.263    fifo_write_enabler/Q[1]
    SLICE_X82Y108        FDRE                                         r  fifo_write_enabler/en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.871     2.036    fifo_write_enabler/clk_i_IBUF_BUFG
    SLICE_X82Y108        FDRE                                         r  fifo_write_enabler/en_reg[1]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.960%)  route 0.209ns (62.040%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[6]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/data_o_reg[6]/Q
                         net (fo=1, routed)           0.209     0.337    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.960%)  route 0.209ns (62.040%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[7]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/data_o_reg[7]/Q
                         net (fo=1, routed)           0.209     0.337    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[0]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/data_o_reg[0]/Q
                         net (fo=1, routed)           0.225     0.366    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 FSM_onehot_slow_encoder_en_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.921%)  route 0.261ns (67.079%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  FSM_onehot_slow_encoder_en_reg[2]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_slow_encoder_en_reg[2]/Q
                         net (fo=3, routed)           0.261     0.389    encoder_read_enabler/en_reg[1]_0[1]
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.859     2.024    encoder_read_enabler/clk_i_IBUF_BUFG
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[1]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.519%)  route 0.266ns (67.481%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[5]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  rs232_recv/data_o_reg[5]/Q
                         net (fo=1, routed)           0.266     0.394    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.659%)  route 0.254ns (64.341%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[1]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/data_o_reg[1]/Q
                         net (fo=1, routed)           0.254     0.395    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 FSM_onehot_slow_encoder_en_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            encoder_read_enabler/en_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.032%)  route 0.261ns (64.968%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE                         0.000     0.000 r  FSM_onehot_slow_encoder_en_reg[1]/C
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_slow_encoder_en_reg[1]/Q
                         net (fo=1, routed)           0.261     0.402    encoder_read_enabler/en_reg[1]_0[0]
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.859     2.024    encoder_read_enabler/clk_i_IBUF_BUFG
    SLICE_X81Y118        FDRE                                         r  encoder_read_enabler/en_reg[0]/C

Slack:                    inf
  Source:                 rs232_recv/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.833%)  route 0.264ns (65.167%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  rs232_recv/data_o_reg[2]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232_recv/data_o_reg[2]/Q
                         net (fo=1, routed)           0.264     0.405    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=233, routed)         0.908     2.073    incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y44         RAMB18E1                                     r  incoming_char_buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK





