{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702241342592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702241342592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 23:49:02 2023 " "Processing started: Sun Dec 10 23:49:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702241342592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241342592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogitUnit -c ArithmeticLogitUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArithmeticLogitUnit -c ArithmeticLogitUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241342592 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702241342985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702241342985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_gates/custom_or.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_gates/custom_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_or " "Found entity 1: custom_or" {  } { { "custom_gates/custom_or.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/custom_gates/custom_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_gates/custom_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_gates/custom_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_xor " "Found entity 1: custom_xor" {  } { { "custom_gates/custom_xor.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/custom_gates/custom_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_logic_units/alu_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_logic_units/alu_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "arithmetic_logic_units/alu_1_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mux_2x1_is_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mux_2x1_is_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_is_subtract " "Found entity 1: mux_2x1_is_subtract" {  } { { "multiplexers/mux_2x1_is_subtract.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_2x1_is_subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/cll_4_input.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/cll_4_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 cll_4_input " "Found entity 1: cll_4_input" {  } { { "carry_lookahead/cll_4_input.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cll_4_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/cla_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/cla_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4_bit " "Found entity 1: cla_4_bit" {  } { { "carry_lookahead/cla_4_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mux_5x1_alu_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mux_5x1_alu_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5x1_alu_1_bit " "Found entity 1: mux_5x1_alu_1_bit" {  } { { "multiplexers/mux_5x1_alu_1_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_5x1_alu_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "testbenches/testbench_alu.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/testbenches/testbench_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/cla_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/cla_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16_bit " "Found entity 1: cla_16_bit" {  } { { "carry_lookahead/cla_16_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_cla " "Found entity 1: testbench_cla" {  } { { "testbenches/testbench_cla.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/testbenches/testbench_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_b_xor_is_subtract_4_bit " "Found entity 1: mux_2x1_b_xor_is_subtract_4_bit" {  } { { "multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/cla_4_bit_msb.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/cla_4_bit_msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4_bit_msb " "Found entity 1: cla_4_bit_msb" {  } { { "carry_lookahead/cla_4_bit_msb.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_4_bit_msb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead/cla_16_bit_msb.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead/cla_16_bit_msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16_bit_msb " "Found entity 1: cla_16_bit_msb" {  } { { "carry_lookahead/cla_16_bit_msb.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_16_bit_msb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench_cla_msb.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench_cla_msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_cla_msb " "Found entity 1: testbench_cla_msb" {  } { { "testbenches/testbench_cla_msb.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/testbenches/testbench_cla_msb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_logic_units/alu_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_logic_units/alu_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32_bit " "Found entity 1: alu_32_bit" {  } { { "arithmetic_logic_units/alu_32_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench_alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench_alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu_32 " "Found entity 1: testbench_alu_32" {  } { { "testbenches/testbench_alu_32.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/testbenches/testbench_alu_32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod/mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod/mod_cu.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod/mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod/mod_dp.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod/mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod/mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod/mod.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_mod " "Found entity 1: testbench_mod" {  } { { "testbenches/testbench_mod.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/testbenches/testbench_mod.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mux_3x1_results.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mux_3x1_results.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1_results " "Found entity 1: mux_3x1_results" {  } { { "multiplexers/mux_3x1_results.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_3x1_results.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702241349163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_mod mux_3x1_results.v(14) " "Verilog HDL Implicit Net warning at mux_3x1_results.v(14): created implicit net for \"is_mod\"" {  } { { "multiplexers/mux_3x1_results.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_3x1_results.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_32_bit " "Elaborating entity \"alu_32_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_is_subtract mux_2x1_is_subtract:mux0 " "Elaborating entity \"mux_2x1_is_subtract\" for hierarchy \"mux_2x1_is_subtract:mux0\"" {  } { { "arithmetic_logic_units/alu_32_bit.v" "mux0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_32_bit.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16_bit cla_16_bit:cla0 " "Elaborating entity \"cla_16_bit\" for hierarchy \"cla_16_bit:cla0\"" {  } { { "arithmetic_logic_units/alu_32_bit.v" "cla0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_32_bit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4_bit cla_16_bit:cla0\|cla_4_bit:cla0 " "Elaborating entity \"cla_4_bit\" for hierarchy \"cla_16_bit:cla0\|cla_4_bit:cla0\"" {  } { { "carry_lookahead/cla_16_bit.v" "cla0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_16_bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_b_xor_is_subtract_4_bit cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b " "Elaborating entity \"mux_2x1_b_xor_is_subtract_4_bit\" for hierarchy \"cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b\"" {  } { { "carry_lookahead/cla_4_bit.v" "construct_b" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_4_bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_xor cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b\|custom_xor:xor0 " "Elaborating entity \"custom_xor\" for hierarchy \"cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b\|custom_xor:xor0\"" {  } { { "multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" "xor0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cll_4_input cla_16_bit:cla0\|cla_4_bit:cla0\|cll_4_input:cll0 " "Elaborating entity \"cll_4_input\" for hierarchy \"cla_16_bit:cla0\|cla_4_bit:cla0\|cll_4_input:cll0\"" {  } { { "carry_lookahead/cla_4_bit.v" "cll0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_4_bit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0 " "Elaborating entity \"alu_1_bit\" for hierarchy \"cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\"" {  } { { "carry_lookahead/cla_4_bit.v" "alu0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_4_bit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_or cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|custom_or:c_or0 " "Elaborating entity \"custom_or\" for hierarchy \"cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|custom_or:c_or0\"" {  } { { "arithmetic_logic_units/alu_1_bit.v" "c_or0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_1_bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5x1_alu_1_bit cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|mux_5x1_alu_1_bit:mux_5x1_alu_1_bit0 " "Elaborating entity \"mux_5x1_alu_1_bit\" for hierarchy \"cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|mux_5x1_alu_1_bit:mux_5x1_alu_1_bit0\"" {  } { { "arithmetic_logic_units/alu_1_bit.v" "mux_5x1_alu_1_bit0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_1_bit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16_bit_msb cla_16_bit_msb:cla1 " "Elaborating entity \"cla_16_bit_msb\" for hierarchy \"cla_16_bit_msb:cla1\"" {  } { { "arithmetic_logic_units/alu_32_bit.v" "cla1" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_32_bit.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4_bit_msb cla_16_bit_msb:cla1\|cla_4_bit_msb:cla3 " "Elaborating entity \"cla_4_bit_msb\" for hierarchy \"cla_16_bit_msb:cla1\|cla_4_bit_msb:cla3\"" {  } { { "carry_lookahead/cla_16_bit_msb.v" "cla3" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/carry_lookahead/cla_16_bit_msb.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod0 " "Elaborating entity \"mod\" for hierarchy \"mod:mod0\"" {  } { { "arithmetic_logic_units/alu_32_bit.v" "mod0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_32_bit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod0\|mod_cu:control_unit " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod0\|mod_cu:control_unit\"" {  } { { "mod/mod.v" "control_unit" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(29) " "Verilog HDL Always Construct warning at mod_cu.v(29): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod/mod_cu.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod_cu.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 "|mod|mod_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.END mod_cu.v(29) " "Inferred latch for \"next_state.END\" at mod_cu.v(29)" {  } { { "mod/mod_cu.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 "|mod|mod_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RES mod_cu.v(29) " "Inferred latch for \"next_state.RES\" at mod_cu.v(29)" {  } { { "mod/mod_cu.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 "|mod|mod_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUB mod_cu.v(29) " "Inferred latch for \"next_state.SUB\" at mod_cu.v(29)" {  } { { "mod/mod_cu.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod_cu.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 "|mod|mod_cu:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod0\|mod_dp:data_path " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod0\|mod_dp:data_path\"" {  } { { "mod/mod.v" "data_path" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/mod/mod.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x1_results mux_3x1_results:mux1 " "Elaborating entity \"mux_3x1_results\" for hierarchy \"mux_3x1_results:mux1\"" {  } { { "arithmetic_logic_units/alu_32_bit.v" "mux1" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project2/arithmetic_logic_units/alu_32_bit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241349257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702241350481 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702241350794 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702241350935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702241350935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "387 " "Implemented 387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702241350982 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702241350982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "286 " "Implemented 286 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702241350982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702241350982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702241350982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 23:49:10 2023 " "Processing ended: Sun Dec 10 23:49:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702241350982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702241350982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702241350982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702241350982 ""}
