<DOC>
<DOCNO>
EP-0017697
</DOCNO>
<TEXT>
<DATE>
19801029
</DATE>
<IPC-CLASSIFICATIONS>
H01L-29/43 H01L-27/108 <main>H01L-21/283</main> H01L-23/28 H01L-29/49 H01L-29/54 H01L-23/52 H01L-21/3205 H01L-21/28 H01L-29/78 H01L-21/331 H01L-29/73 H01L-23/532 H01L-23/29 H01L-29/66 H01L-21/02 H01L-23/522 H01L-29/40 H01L-21/336 H01L-23/31 
</IPC-CLASSIFICATIONS>
<TITLE>
interconnection device for integrated semiconductor circuits, and process for its manufacture.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation<sep>
</APPLICANT>
<INVENTOR>
crowder billy lee<sep>reisman arnold<sep>crowder, billy, lee<sep>reisman, arnold<sep>crowder, billy, leeroad no.2, putnam valleynew york 10579us<sep>reisman, arnold2294 van cortlandt circleyorktown heights new york 10598us<sep>crowder, billy, lee<sep>reisman, arnold<sep>crowder, billy, leeroad no.2, putnam valleynew york 10579us<sep>reisman, arnold2294 van cortlandt circleyorktown heights new york 10598us<sep>
</INVENTOR>
<ABSTRACT>
A method of manufacturing integrated circuits in which the interconnections are formed of conducting lines comprising polycrystalline silicon and a metal silicide.The source (18) and the drain (19) of a field effect transistor are covered with the layers (2) in polycrystalline cylinder, (3) in metal siliciting and (5) oxide.The channel region (6) is covered with an oxide layer (10) covered with a doors electrode (20, 21) in polysilium / silicide.Such car conductive lines have the advantage of having a high conductivity and reduced parasitic capability.
</ABSTRACT>
</TEXT>
</DOC>
