
---------- Begin Simulation Statistics ----------
host_inst_rate                                 204291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323140                       # Number of bytes of host memory used
host_seconds                                    97.90                       # Real time elapsed on the host
host_tick_rate                              345803811                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033854                       # Number of seconds simulated
sim_ticks                                 33854167500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5514951                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35177.166066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30023.389729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5061052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15966880500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               453899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            126982                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9815156500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059278                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326917                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 63480.425653                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61831.963323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1258420                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13698948895                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146381                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              215798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            77102                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8575845985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094081                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138696                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49935.419735                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.718109                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15455                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    771751912                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6989169                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44297.390305                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39498.472949                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6319472                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29665829395                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095819                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                669697                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             204084                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18391002485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465613                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996649                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002700                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.568185                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.765032                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6989169                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44297.390305                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39498.472949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6319472                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29665829395                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095819                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               669697                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            204084                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18391002485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066619                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465613                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384508                       # number of replacements
system.cpu.dcache.sampled_refs                 385532                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.195665                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6445366                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501849950000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145156                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13312175                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14383.050159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11420.610143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13270328                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      601887500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003144                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41847                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    464579000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40679                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 326.212586                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13312175                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14383.050159                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11420.610143                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13270328                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       601887500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003144                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41847                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    464579000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40679                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435801                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.130219                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13312175                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14383.050159                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11420.610143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13270328                       # number of overall hits
system.cpu.icache.overall_miss_latency      601887500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003144                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41847                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    464579000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40449                       # number of replacements
system.cpu.icache.sampled_refs                  40680                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.130219                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13270328                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 38684.000121                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3518000339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 90942                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     60834.429726                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 45308.171919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6975                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3393892000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.888869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      55789                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     135                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2521581000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.886719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 55654                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       60689.992171                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  45102.103295                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         245930                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7132166500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.323342                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       117518                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       415                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5281546500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.322197                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  117102                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61773.778315                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 46173.899124                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5113324500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82775                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3822044500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82775                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145156                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145156                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.664383                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      426212                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        60736.487851                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   45168.489083                       # average overall mshr miss latency
system.l2.demand_hits                          252905                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10526058500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.406622                       # miss rate for demand accesses
system.l2.demand_misses                        173307                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        550                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         7803127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.405329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   172756                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.457821                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.242769                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7500.934271                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3977.528946                       # Average occupied blocks per context
system.l2.overall_accesses                     426212                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       60736.487851                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  42932.171799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         252905                       # number of overall hits
system.l2.overall_miss_latency            10526058500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.406622                       # miss rate for overall accesses
system.l2.overall_misses                       173307                       # number of overall misses
system.l2.overall_mshr_hits                       550                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       11321127839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.618701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  263698                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.320633                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         29159                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         9798                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       101338                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            91163                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          377                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         208523                       # number of replacements
system.l2.sampled_refs                         220227                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11478.463218                       # Cycle average of tags in use
system.l2.total_refs                           366542                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            70196                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44284750                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2496321                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3330208                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       300039                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3325296                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3914765                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         172294                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       325047                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17251293                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.616823                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.509598                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12962207     75.14%     75.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2130900     12.35%     87.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       807836      4.68%     92.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       428929      2.49%     94.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       255257      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       136792      0.79%     96.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128011      0.74%     97.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        76314      0.44%     98.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       325047      1.88%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17251293                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       299837                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13389557                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.342358                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.342358                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4575609                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       406297                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28434627                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7339364                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5236546                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2020040                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          646                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        99773                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4764506                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4605078                       # DTB hits
system.switch_cpus_1.dtb.data_misses           159428                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3858414                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3703512                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154902                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        906092                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            901566                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4526                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3914765                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3259571                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8848076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        76194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29998555                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        552646                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167129                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3259571                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2668615                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.280699                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19271333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.556641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.763272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13682892     71.00%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         482455      2.50%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         297822      1.55%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         466305      2.42%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1352361      7.02%     84.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         258075      1.34%     85.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         260139      1.35%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         509384      2.64%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1961900     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19271333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4152251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2080437                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1538167                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.660568                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4765483                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           906092                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12915454                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14797063                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.734094                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9481152                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.631716                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15021401                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       348169                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2783603                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5780835                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       433280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1815156                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24786213                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3859391                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       416324                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15472863                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       123944                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         4772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2020040                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       159550                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       294487                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       108753                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        17216                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3421598                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1053822                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17216                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62766                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       285403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.426920                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.426920                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10400407     65.46%     65.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46911      0.30%     65.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229021      1.44%     67.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7202      0.05%     67.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       201896      1.27%     68.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19554      0.12%     68.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64661      0.41%     69.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3994902     25.14%     94.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       924634      5.82%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15889188                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       149152                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009387                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22958     15.39%     15.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           65      0.04%     15.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            3      0.00%     15.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            7      0.00%     15.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74219     49.76%     65.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45990     30.83%     96.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5910      3.96%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19271333                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.824499                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.359993                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12138724     62.99%     62.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2933852     15.22%     78.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1728639      8.97%     87.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1143780      5.94%     93.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       793585      4.12%     97.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       333463      1.73%     98.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       176227      0.91%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16803      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6260      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19271333                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.678341                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23248046                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15889188                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12973377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        31385                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11429232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3259635                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3259571                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2457887                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       857483                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5780835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1815156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23423584                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3814661                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       315508                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7648850                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       409960                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        16314                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35334601                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27473108                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20386280                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5024024                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2020040                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       763757                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12381673                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1906748                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 91789                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
