// Seed: 3774676269
module module_0 ();
  type_4(
      id_0, 1
  );
  reg id_1;
  reg id_2 = 1;
  reg id_3 = 1'b0;
  assign id_1 = id_2;
  always @(posedge 1 or posedge id_1) begin
    if (1'b0) begin
      if (id_0) id_1 <= id_3;
    end
    id_0 <= 1;
  end
endmodule
