{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723072481328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723072481328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  7 18:14:41 2024 " "Processing started: Wed Aug  7 18:14:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723072481328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723072481328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reloj -c Reloj " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reloj -c Reloj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723072481328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723072481479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723072481479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reloj.v 1 1 " "Found 1 design units, including 1 entities, in source file Reloj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reloj " "Found entity 1: Reloj" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723072487545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723072487545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit1 Reloj.v(42) " "Verilog HDL Implicit Net warning at Reloj.v(42): created implicit net for \"digit1\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723072487545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit2 Reloj.v(43) " "Verilog HDL Implicit Net warning at Reloj.v(43): created implicit net for \"digit2\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723072487545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit3 Reloj.v(44) " "Verilog HDL Implicit Net warning at Reloj.v(44): created implicit net for \"digit3\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723072487545 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit4 Reloj.v(45) " "Verilog HDL Implicit Net warning at Reloj.v(45): created implicit net for \"digit4\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723072487545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reloj " "Elaborating entity \"Reloj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit1 Reloj.v(42) " "Verilog HDL or VHDL warning at Reloj.v(42): object \"digit1\" assigned a value but never read" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit2 Reloj.v(43) " "Verilog HDL or VHDL warning at Reloj.v(43): object \"digit2\" assigned a value but never read" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit3 Reloj.v(44) " "Verilog HDL or VHDL warning at Reloj.v(44): object \"digit3\" assigned a value but never read" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "digit4 Reloj.v(45) " "Verilog HDL or VHDL warning at Reloj.v(45): object \"digit4\" assigned a value but never read" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "digito1 Reloj.v(12) " "Verilog HDL warning at Reloj.v(12): object digito1 used but never assigned" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "digito2 Reloj.v(12) " "Verilog HDL warning at Reloj.v(12): object digito2 used but never assigned" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "digito3 Reloj.v(12) " "Verilog HDL warning at Reloj.v(12): object digito3 used but never assigned" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "digito4 Reloj.v(12) " "Verilog HDL warning at Reloj.v(12): object digito4 used but never assigned" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Reloj.v(26) " "Verilog HDL assignment warning at Reloj.v(26): truncated value with size 32 to match size of target (16)" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Reloj.v(37) " "Verilog HDL assignment warning at Reloj.v(37): truncated value with size 32 to match size of target (14)" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Reloj.v(42) " "Verilog HDL assignment warning at Reloj.v(42): truncated value with size 32 to match size of target (1)" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Reloj.v(43) " "Verilog HDL assignment warning at Reloj.v(43): truncated value with size 32 to match size of target (1)" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Reloj.v(44) " "Verilog HDL assignment warning at Reloj.v(44): truncated value with size 32 to match size of target (1)" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723072487588 "|Reloj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Reloj.v(45) " "Verilog HDL assignment warning at Reloj.v(45): truncated value with size 32 to match size of target (1)" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723072487589 "|Reloj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digito1 0 Reloj.v(12) " "Net \"digito1\" at Reloj.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723072487589 "|Reloj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digito2 0 Reloj.v(12) " "Net \"digito2\" at Reloj.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723072487589 "|Reloj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digito3 0 Reloj.v(12) " "Net \"digito3\" at Reloj.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723072487589 "|Reloj"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "digito4 0 Reloj.v(12) " "Net \"digito4\" at Reloj.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723072487589 "|Reloj"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[0\] VCC " "Pin \"sec\[0\]\" is stuck at VCC" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488032 "|Reloj|sec[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[1\] GND " "Pin \"sec\[1\]\" is stuck at GND" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488032 "|Reloj|sec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[2\] GND " "Pin \"sec\[2\]\" is stuck at GND" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|sec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[3\] GND " "Pin \"sec\[3\]\" is stuck at GND" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|sec[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[4\] GND " "Pin \"sec\[4\]\" is stuck at GND" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|sec[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[5\] GND " "Pin \"sec\[5\]\" is stuck at GND" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|sec[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec\[6\] GND " "Pin \"sec\[6\]\" is stuck at GND" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|sec[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[0\] GND " "Pin \"an\[0\]\" is stuck at GND" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|an[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[1\] VCC " "Pin \"an\[1\]\" is stuck at VCC" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|an[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] VCC " "Pin \"an\[2\]\" is stuck at VCC" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|an[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[3\] VCC " "Pin \"an\[3\]\" is stuck at VCC" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723072488033 "|Reloj|an[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723072488032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723072488099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723072488099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723072488117 "|Reloj|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723072488117 "|Reloj|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_switch\[0\] " "No output dependent on input pin \"dip_switch\[0\]\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723072488117 "|Reloj|dip_switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_switch\[1\] " "No output dependent on input pin \"dip_switch\[1\]\"" {  } { { "Reloj.v" "" { Text "/home/daniel/Documents/Lab 4/Reloj.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723072488117 "|Reloj|dip_switch[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723072488117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723072488118 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723072488118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723072488118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723072488123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  7 18:14:48 2024 " "Processing ended: Wed Aug  7 18:14:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723072488123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723072488123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723072488123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723072488123 ""}
