Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 14 19:59:44 2024
| Host         : LAPTOP-O3BSDE06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (20)
7. checking multiple_clock (358)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (358)
--------------------------------
 There are 358 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.791        0.000                      0                  711        0.025        0.000                      0                  711       15.000        0.000                       0                   364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          
sysclk                             {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.821        0.000                      0                  703        0.205        0.000                      0                  703       19.500        0.000                       0                   360  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                              15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.791        0.000                      0                  703        0.205        0.000                      0                  703       19.500        0.000                       0                   360  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.791        0.000                      0                  703        0.025        0.000                      0                  703  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.791        0.000                      0                  703        0.025        0.000                      0                  703  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0         37.991        0.000                      0                    8        0.440        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         37.991        0.000                      0                    8        0.259        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       37.991        0.000                      0                    8        0.259        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1       38.021        0.000                      0                    8        0.440        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.584    design_1_i/top_0/U0/display_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.584    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.584    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.584    design_1_i/top_0/U0/display_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         38.584    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.910ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.381    design_1_i/top_0/U0/display_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.910    

Slack (MET) :             33.910ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.381    design_1_i/top_0/U0/display_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.910    

Slack (MET) :             33.910ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.381    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.910    

Slack (MET) :             33.910ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.150    39.013    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.381    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.910    

Slack (MET) :             34.053ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.150    39.012    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.488    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.053    

Slack (MET) :             34.053ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.150    39.012    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.488    design_1_i/top_0/U0/display_buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y107       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/Q
                         net (fo=2, routed)           0.110    -0.219    design_1_i/top_0/U0/animation/VUT_LOGO[50]
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/C
                         clock pessimism              0.252    -0.477    
    SLICE_X102Y108       FDSE (Hold_fdse_C_D)         0.053    -0.424    design_1_i/top_0/U0/animation/screen_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.675%)  route 0.175ns (55.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y110       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/cnt_dis/second_value[14]
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/C
                         clock pessimism              0.272    -0.430    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.071    -0.359    design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/Q
                         net (fo=2, routed)           0.123    -0.206    design_1_i/top_0/U0/animation/VUT_LOGO[25]
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.962    -0.730    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/C
                         clock pessimism              0.252    -0.478    
    SLICE_X102Y110       FDRE (Hold_fdre_C_D)         0.060    -0.418    design_1_i/top_0/U0/animation/screen_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/Q
                         net (fo=1, routed)           0.136    -0.190    design_1_i/top_0/U0/animation/screen_buffer[19]
    SLICE_X107Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  design_1_i/top_0/U0/animation/display_buffer[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/top_0/U0/animation_n_41
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.989    -0.703    design_1_i/top_0/U0/clk
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.252    -0.451    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.091    -0.360    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.551%)  route 0.086ns (25.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[2]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[2]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.065    -0.130 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/top_0/U0/scol[2]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.348    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.568%)  route 0.175ns (48.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/animation/screen_buffer[22]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  design_1_i/top_0/U0/animation/display_buffer[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/top_0/U0/animation_n_28
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/C
                         clock pessimism              0.252    -0.450    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.329    design_1_i/top_0/U0/display_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.259    design_1_i/top_0/U0/animation/screen_buffer[4]
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.099    -0.160 r  design_1_i/top_0/U0/animation/display_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/top_0/U0/animation_n_4
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/clk
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/C
                         clock pessimism              0.251    -0.478    
    SLICE_X105Y110       FDSE (Hold_fdse_C_D)         0.092    -0.386    design_1_i/top_0/U0/display_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.260ns (75.377%)  route 0.085ns (24.623%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[5]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[5]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.074    -0.121 r  design_1_i/top_0/U0/scol_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    design_1_i/top_0/U0/scol[5]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.348    design_1_i/top_0/U0/scol_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.247ns (68.979%)  route 0.111ns (31.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.148    -0.319 r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/Q
                         net (fo=1, routed)           0.111    -0.208    design_1_i/top_0/U0/animation/screen_buffer[45]
    SLICE_X111Y110       LUT4 (Prop_lut4_I0_O)        0.099    -0.109 r  design_1_i/top_0/U0/animation/display_buffer[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    design_1_i/top_0/U0/animation_n_22
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.336    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.338 r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/Q
                         net (fo=1, routed)           0.139    -0.200    design_1_i/top_0/U0/animation/screen_buffer[44]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.099    -0.101 r  design_1_i/top_0/U0/animation/display_buffer[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    design_1_i/top_0/U0/animation_n_23
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/C
                         clock pessimism              0.252    -0.450    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.329    design_1_i/top_0/U0/display_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             34.023ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.180    38.982    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.458    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.023    

Slack (MET) :             34.023ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.180    38.982    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.458    design_1_i/top_0/U0/display_buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y107       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/Q
                         net (fo=2, routed)           0.110    -0.219    design_1_i/top_0/U0/animation/VUT_LOGO[50]
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/C
                         clock pessimism              0.252    -0.477    
    SLICE_X102Y108       FDSE (Hold_fdse_C_D)         0.053    -0.424    design_1_i/top_0/U0/animation/screen_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.675%)  route 0.175ns (55.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y110       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/cnt_dis/second_value[14]
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/C
                         clock pessimism              0.272    -0.430    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.071    -0.359    design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/Q
                         net (fo=2, routed)           0.123    -0.206    design_1_i/top_0/U0/animation/VUT_LOGO[25]
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.962    -0.730    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/C
                         clock pessimism              0.252    -0.478    
    SLICE_X102Y110       FDRE (Hold_fdre_C_D)         0.060    -0.418    design_1_i/top_0/U0/animation/screen_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/Q
                         net (fo=1, routed)           0.136    -0.190    design_1_i/top_0/U0/animation/screen_buffer[19]
    SLICE_X107Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  design_1_i/top_0/U0/animation/display_buffer[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/top_0/U0/animation_n_41
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.989    -0.703    design_1_i/top_0/U0/clk
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.252    -0.451    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.091    -0.360    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.551%)  route 0.086ns (25.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[2]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[2]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.065    -0.130 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/top_0/U0/scol[2]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.348    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.568%)  route 0.175ns (48.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/animation/screen_buffer[22]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  design_1_i/top_0/U0/animation/display_buffer[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/top_0/U0/animation_n_28
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/C
                         clock pessimism              0.252    -0.450    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.329    design_1_i/top_0/U0/display_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.259    design_1_i/top_0/U0/animation/screen_buffer[4]
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.099    -0.160 r  design_1_i/top_0/U0/animation/display_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/top_0/U0/animation_n_4
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/clk
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/C
                         clock pessimism              0.251    -0.478    
    SLICE_X105Y110       FDSE (Hold_fdse_C_D)         0.092    -0.386    design_1_i/top_0/U0/display_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.260ns (75.377%)  route 0.085ns (24.623%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[5]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[5]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.074    -0.121 r  design_1_i/top_0/U0/scol_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    design_1_i/top_0/U0/scol[5]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
                         clock pessimism              0.249    -0.453    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.348    design_1_i/top_0/U0/scol_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.247ns (68.979%)  route 0.111ns (31.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.148    -0.319 r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/Q
                         net (fo=1, routed)           0.111    -0.208    design_1_i/top_0/U0/animation/screen_buffer[45]
    SLICE_X111Y110       LUT4 (Prop_lut4_I0_O)        0.099    -0.109 r  design_1_i/top_0/U0/animation/display_buffer[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    design_1_i/top_0/U0/animation_n_22
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.336    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.338 r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/Q
                         net (fo=1, routed)           0.139    -0.200    design_1_i/top_0/U0/animation/screen_buffer[44]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.099    -0.101 r  design_1_i/top_0/U0/animation/display_buffer[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    design_1_i/top_0/U0/animation_n_23
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/C
                         clock pessimism              0.252    -0.450    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.329    design_1_i/top_0/U0/display_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y99    design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             34.023ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.180    38.982    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.458    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.023    

Slack (MET) :             34.023ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.180    38.982    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.458    design_1_i/top_0/U0/display_buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y107       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/Q
                         net (fo=2, routed)           0.110    -0.219    design_1_i/top_0/U0/animation/VUT_LOGO[50]
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/C
                         clock pessimism              0.252    -0.477    
                         clock uncertainty            0.180    -0.297    
    SLICE_X102Y108       FDSE (Hold_fdse_C_D)         0.053    -0.244    design_1_i/top_0/U0/animation/screen_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.675%)  route 0.175ns (55.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y110       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/cnt_dis/second_value[14]
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/C
                         clock pessimism              0.272    -0.430    
                         clock uncertainty            0.180    -0.250    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.071    -0.179    design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/Q
                         net (fo=2, routed)           0.123    -0.206    design_1_i/top_0/U0/animation/VUT_LOGO[25]
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.962    -0.730    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/C
                         clock pessimism              0.252    -0.478    
                         clock uncertainty            0.180    -0.298    
    SLICE_X102Y110       FDRE (Hold_fdre_C_D)         0.060    -0.238    design_1_i/top_0/U0/animation/screen_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/Q
                         net (fo=1, routed)           0.136    -0.190    design_1_i/top_0/U0/animation/screen_buffer[19]
    SLICE_X107Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  design_1_i/top_0/U0/animation/display_buffer[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/top_0/U0/animation_n_41
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.989    -0.703    design_1_i/top_0/U0/clk
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.252    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.091    -0.180    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.551%)  route 0.086ns (25.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[2]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[2]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.065    -0.130 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/top_0/U0/scol[2]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.168    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.568%)  route 0.175ns (48.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/animation/screen_buffer[22]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  design_1_i/top_0/U0/animation/display_buffer[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/top_0/U0/animation_n_28
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/C
                         clock pessimism              0.252    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.149    design_1_i/top_0/U0/display_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.259    design_1_i/top_0/U0/animation/screen_buffer[4]
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.099    -0.160 r  design_1_i/top_0/U0/animation/display_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/top_0/U0/animation_n_4
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/clk
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/C
                         clock pessimism              0.251    -0.478    
                         clock uncertainty            0.180    -0.298    
    SLICE_X105Y110       FDSE (Hold_fdse_C_D)         0.092    -0.206    design_1_i/top_0/U0/display_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.260ns (75.377%)  route 0.085ns (24.623%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[5]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[5]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.074    -0.121 r  design_1_i/top_0/U0/scol_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    design_1_i/top_0/U0/scol[5]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.168    design_1_i/top_0/U0/scol_reg[5]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.247ns (68.979%)  route 0.111ns (31.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.148    -0.319 r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/Q
                         net (fo=1, routed)           0.111    -0.208    design_1_i/top_0/U0/animation/screen_buffer[45]
    SLICE_X111Y110       LUT4 (Prop_lut4_I0_O)        0.099    -0.109 r  design_1_i/top_0/U0/animation/display_buffer[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    design_1_i/top_0/U0/animation_n_22
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.156    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.338 r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/Q
                         net (fo=1, routed)           0.139    -0.200    design_1_i/top_0/U0/animation/screen_buffer[44]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.099    -0.101 r  design_1_i/top_0/U0/animation/display_buffer[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    design_1_i/top_0/U0/animation_n_23
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/C
                         clock pessimism              0.252    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.149    design_1_i/top_0/U0/display_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[40]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[41]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[48]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 0.890ns (16.088%)  route 4.642ns (83.912%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          1.091     4.763    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X103Y108       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[57]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X103Y108       FDSE (Setup_fdse_C_S)       -0.429    38.554    design_1_i/top_0/U0/display_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[26]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[28]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[58]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             33.880ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 0.886ns (16.910%)  route 4.354ns (83.090%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 38.688 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.120     3.668 r  design_1_i/top_0/U0/cnt_dis/display_buffer[62]_i_1/O
                         net (fo=6, routed)           0.803     4.471    design_1_i/top_0/U0/cnt_dis_n_19
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    38.688    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[60]/C
                         clock pessimism              0.476    39.163    
                         clock uncertainty           -0.180    38.983    
    SLICE_X105Y107       FDSE (Setup_fdse_C_S)       -0.632    38.351    design_1_i/top_0/U0/display_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                         38.351    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                 33.880    

Slack (MET) :             34.023ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[47]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.180    38.982    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.458    design_1_i/top_0/U0/display_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.023    

Slack (MET) :             34.023ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 0.890ns (17.103%)  route 4.314ns (82.897%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 38.687 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.864    -0.769    design_1_i/top_0/U0/clk
    SLICE_X108Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.518    -0.251 r  design_1_i/top_0/U0/cnt_reg[3]/Q
                         net (fo=3, routed)           1.556     1.306    design_1_i/top_0/U0/cnt[3]
    SLICE_X109Y100       LUT4 (Prop_lut4_I0_O)        0.124     1.430 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.899    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X109Y100       LUT4 (Prop_lut4_I1_O)        0.124     2.023 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         1.525     3.548    design_1_i/top_0/U0/cnt_dis/display_buffer_reg[63]_0
    SLICE_X110Y109       LUT4 (Prop_lut4_I3_O)        0.124     3.672 r  design_1_i/top_0/U0/cnt_dis/display_buffer[63]_i_1/O
                         net (fo=11, routed)          0.763     4.435    design_1_i/top_0/U0/cnt_dis_n_0
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    38.687    design_1_i/top_0/U0/clk
    SLICE_X104Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[53]/C
                         clock pessimism              0.476    39.162    
                         clock uncertainty           -0.180    38.982    
    SLICE_X104Y110       FDSE (Setup_fdse_C_S)       -0.524    38.458    design_1_i/top_0/U0/display_buffer_reg[53]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                 34.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y107       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y107       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[50]/Q
                         net (fo=2, routed)           0.110    -0.219    design_1_i/top_0/U0/animation/VUT_LOGO[50]
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[50]/C
                         clock pessimism              0.252    -0.477    
                         clock uncertainty            0.180    -0.297    
    SLICE_X102Y108       FDSE (Hold_fdse_C_D)         0.053    -0.244    design_1_i/top_0/U0/animation/screen_buffer_reg[50]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.675%)  route 0.175ns (55.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X110Y110       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[14]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/cnt_dis/second_value[14]
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]/C
                         clock pessimism              0.272    -0.430    
                         clock uncertainty            0.180    -0.250    
    SLICE_X109Y108       FDRE (Hold_fdre_C_D)         0.071    -0.179    design_1_i/top_0/U0/cnt_dis/screen_value_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y109       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y109       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[25]/Q
                         net (fo=2, routed)           0.123    -0.206    design_1_i/top_0/U0/animation/VUT_LOGO[25]
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.962    -0.730    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[25]/C
                         clock pessimism              0.252    -0.478    
                         clock uncertainty            0.180    -0.298    
    SLICE_X102Y110       FDRE (Hold_fdre_C_D)         0.060    -0.238    design_1_i/top_0/U0/animation/screen_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/screen_buffer_reg[19]/Q
                         net (fo=1, routed)           0.136    -0.190    design_1_i/top_0/U0/animation/screen_buffer[19]
    SLICE_X107Y110       LUT6 (Prop_lut6_I5_O)        0.045    -0.145 r  design_1_i/top_0/U0/animation/display_buffer[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    design_1_i/top_0/U0/animation_n_41
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.989    -0.703    design_1_i/top_0/U0/clk
    SLICE_X107Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.252    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X107Y110       FDSE (Hold_fdse_C_D)         0.091    -0.180    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.551%)  route 0.086ns (25.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[2]/Q
                         net (fo=1, routed)           0.086    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[2]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[2]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[2]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.065    -0.130 r  design_1_i/top_0/U0/scol_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/top_0/U0/scol[2]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.168    design_1_i/top_0/U0/scol_reg[2]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.568%)  route 0.175ns (48.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[22]/Q
                         net (fo=1, routed)           0.175    -0.151    design_1_i/top_0/U0/animation/screen_buffer[22]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.106 r  design_1_i/top_0/U0/animation/display_buffer[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/top_0/U0/animation_n_28
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[22]/C
                         clock pessimism              0.252    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.149    design_1_i/top_0/U0/display_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.227ns (67.805%)  route 0.108ns (32.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.688    -0.494    design_1_i/top_0/U0/animation/clk
    SLICE_X105Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y111       FDRE (Prop_fdre_C_Q)         0.128    -0.366 r  design_1_i/top_0/U0/animation/screen_buffer_reg[4]/Q
                         net (fo=1, routed)           0.108    -0.259    design_1_i/top_0/U0/animation/screen_buffer[4]
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.099    -0.160 r  design_1_i/top_0/U0/animation/display_buffer[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/top_0/U0/animation_n_4
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.963    -0.729    design_1_i/top_0/U0/clk
    SLICE_X105Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[4]/C
                         clock pessimism              0.251    -0.478    
                         clock uncertainty            0.180    -0.298    
    SLICE_X105Y110       FDSE (Hold_fdse_C_D)         0.092    -0.206    design_1_i/top_0/U0/display_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/display_buffer_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/scol_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.260ns (75.377%)  route 0.085ns (24.623%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X106Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/display_buffer_reg[5]/Q
                         net (fo=1, routed)           0.085    -0.240    design_1_i/top_0/U0/display_buffer_reg_n_0_[5]
    SLICE_X107Y109       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  design_1_i/top_0/U0/scol[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.195    design_1_i/top_0/U0/scol[5]_i_3_n_0
    SLICE_X107Y109       MUXF7 (Prop_muxf7_I1_O)      0.074    -0.121 r  design_1_i/top_0/U0/scol_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    design_1_i/top_0/U0/scol[5]
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
                         clock pessimism              0.249    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X107Y109       FDSE (Hold_fdse_C_D)         0.105    -0.168    design_1_i/top_0/U0/scol_reg[5]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.247ns (68.979%)  route 0.111ns (31.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y110       FDRE (Prop_fdre_C_Q)         0.148    -0.319 r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/Q
                         net (fo=1, routed)           0.111    -0.208    design_1_i/top_0/U0/animation/screen_buffer[45]
    SLICE_X111Y110       LUT4 (Prop_lut4_I0_O)        0.099    -0.109 r  design_1_i/top_0/U0/animation/display_buffer[45]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    design_1_i/top_0/U0/animation_n_22
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/clk
    SLICE_X111Y110       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[45]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X111Y110       FDRE (Hold_fdre_C_D)         0.092    -0.156    design_1_i/top_0/U0/display_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (62.058%)  route 0.139ns (37.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDRE (Prop_fdre_C_Q)         0.128    -0.338 r  design_1_i/top_0/U0/animation/screen_buffer_reg[44]/Q
                         net (fo=1, routed)           0.139    -0.200    design_1_i/top_0/U0/animation/screen_buffer[44]
    SLICE_X108Y107       LUT4 (Prop_lut4_I0_O)        0.099    -0.101 r  design_1_i/top_0/U0/animation/display_buffer[44]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    design_1_i/top_0/U0/animation_n_23
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X108Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[44]/C
                         clock pessimism              0.252    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X108Y107       FDRE (Hold_fdre_C_D)         0.121    -0.149    design_1_i/top_0/U0/display_buffer_reg[44]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.048    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.180    39.213    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.808    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.808    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.991    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.180    39.176    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.771    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.771    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.272    -0.428    
                         clock uncertainty            0.180    -0.248    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.340    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.252    -0.453    
                         clock uncertainty            0.180    -0.273    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.021ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.150    39.243    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.838    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 38.021    

Slack (MET) :             38.021ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.150    39.243    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.838    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 38.021    

Slack (MET) :             38.021ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.150    39.243    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.838    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 38.021    

Slack (MET) :             38.021ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.665%)  route 0.940ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 38.759 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.940     0.817    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.853    38.759    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.634    39.393    
                         clock uncertainty           -0.150    39.243    
    SLICE_X109Y112       FDCE (Recov_fdce_C_CLR)     -0.405    38.838    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 38.021    

Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.150    39.206    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.801    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.265    

Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.150    39.206    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.801    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.265    

Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.150    39.206    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.801    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.265    

Slack (MET) :             38.265ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.903%)  route 0.659ns (59.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 38.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.456    -0.123 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.659     0.536    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.857    38.763    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.593    39.356    
                         clock uncertainty           -0.150    39.206    
    SLICE_X110Y111       FDCE (Recov_fdce_C_CLR)     -0.405    38.801    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                 38.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.545%)  route 0.245ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.245    -0.081    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X110Y111       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.992    -0.700    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X110Y111       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.272    -0.428    
    SLICE_X110Y111       FDCE (Remov_fdce_C_CLR)     -0.092    -0.520    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.602%)  route 0.352ns (71.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X109Y108       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.352     0.027    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X109Y112       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.987    -0.705    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X109Y112       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.252    -0.453    
    SLICE_X109Y112       FDCE (Remov_fdce_C_CLR)     -0.092    -0.545    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.572    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.743ns  (logic 4.027ns (34.291%)  route 7.716ns (65.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           7.716     7.593    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    11.163 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.163    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.487ns  (logic 4.039ns (35.166%)  route 7.447ns (64.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.447     7.325    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    10.908 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.908    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.619ns  (logic 3.976ns (34.224%)  route 7.642ns (65.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.642     7.331    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.851 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.851    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 4.084ns (36.257%)  route 7.181ns (63.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.976    -0.657    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.201 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           7.181     6.980    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.608 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.608    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.194ns  (logic 4.009ns (35.816%)  route 7.185ns (64.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.185     6.873    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553    10.427 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.427    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.056ns (37.878%)  route 6.653ns (62.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           6.653     6.530    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600    10.130 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.130    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.212ns  (logic 4.077ns (39.923%)  route 6.135ns (60.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.976    -0.657    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.201 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.135     5.935    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.555 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.555    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 3.980ns (55.652%)  route 3.172ns (44.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.975    -0.658    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.202 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           3.172     2.970    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.494 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.494    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 3.988ns (55.814%)  route 3.157ns (44.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.975    -0.658    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.202 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           3.157     2.956    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         3.532     6.488 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.488    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 3.983ns (58.645%)  route 2.809ns (41.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           2.809     2.685    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     6.212 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.212    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.414ns (80.062%)  route 0.352ns (19.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.352     0.029    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.302 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.302    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.463ns (75.059%)  route 0.486ns (24.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.486     0.080    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.402 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.402    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.465ns (75.007%)  route 0.488ns (24.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.488     0.082    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.406 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.406    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.462ns (78.147%)  route 0.409ns (21.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.409     0.073    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     1.407 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.407    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.372ns (69.088%)  route 0.614ns (30.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.614     0.290    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.521 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.521    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.440ns (70.205%)  route 0.611ns (29.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.611     0.275    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.587 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.587    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.369ns (63.535%)  route 0.786ns (36.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           0.786     0.460    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         1.228     1.688 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.688    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.383ns (60.775%)  route 0.893ns (39.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.893     0.487    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         1.242     1.729 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.729    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.415ns (61.950%)  route 0.869ns (38.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.869     0.463    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.737 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.737    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.421ns (62.128%)  route 0.866ns (37.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.866     0.460    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.740 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.740    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.743ns  (logic 4.027ns (34.291%)  route 7.716ns (65.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           7.716     7.593    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    11.163 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.163    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.487ns  (logic 4.039ns (35.166%)  route 7.447ns (64.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.447     7.325    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    10.908 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.908    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.619ns  (logic 3.976ns (34.224%)  route 7.642ns (65.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           7.642     7.331    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.851 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.851    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 4.084ns (36.257%)  route 7.181ns (63.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.976    -0.657    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.201 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           7.181     6.980    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.608 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.608    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.194ns  (logic 4.009ns (35.816%)  route 7.185ns (64.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.185     6.873    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553    10.427 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.427    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.709ns  (logic 4.056ns (37.878%)  route 6.653ns (62.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           6.653     6.530    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600    10.130 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.130    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.212ns  (logic 4.077ns (39.923%)  route 6.135ns (60.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.976    -0.657    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.201 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.135     5.935    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.555 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.555    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.152ns  (logic 3.980ns (55.652%)  route 3.172ns (44.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.975    -0.658    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.202 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           3.172     2.970    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.494 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.494    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 3.988ns (55.814%)  route 3.157ns (44.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.975    -0.658    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y110       FDSE (Prop_fdse_C_Q)         0.456    -0.202 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           3.157     2.956    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         3.532     6.488 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.488    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.792ns  (logic 3.983ns (58.645%)  route 2.809ns (41.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         2.053    -0.580    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.124 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           2.809     2.685    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     6.212 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.212    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.414ns (80.062%)  route 0.352ns (19.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.352     0.029    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.302 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.302    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.463ns (75.059%)  route 0.486ns (24.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.486     0.080    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.402 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.402    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.465ns (75.007%)  route 0.488ns (24.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.488     0.082    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.406 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.406    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.462ns (78.147%)  route 0.409ns (21.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.409     0.073    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     1.407 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.407    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.372ns (69.088%)  route 0.614ns (30.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.614     0.290    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.521 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.521    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.440ns (70.205%)  route 0.611ns (29.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.611     0.275    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.587 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.587    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.369ns (63.535%)  route 0.786ns (36.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.716    -0.466    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           0.786     0.460    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         1.228     1.688 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.688    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.383ns (60.775%)  route 0.893ns (39.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.893     0.487    lopt_2
    W19                  OBUF (Prop_obuf_I_O)         1.242     1.729 r  row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.729    row[2]
    W19                                                               r  row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.415ns (61.950%)  route 0.869ns (38.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y95        FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.869     0.463    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.737 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.737    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.421ns (62.128%)  route 0.866ns (37.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y96        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.866     0.460    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.740 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.740    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/cnt_dis_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.835ns (29.716%)  route 4.341ns (70.284%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.518     3.982    design_1_i/top_0/U0/btns[0]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.124     4.106 r  design_1_i/top_0/U0/cnt_dis_enable_i_4/O
                         net (fo=1, routed)           0.670     4.776    design_1_i/top_0/U0/cnt_dis_enable_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_lut6_I5_O)        0.124     4.900 r  design_1_i/top_0/U0/cnt_dis_enable_i_2/O
                         net (fo=1, routed)           1.153     6.052    design_1_i/top_0/U0/cnt_dis_enable_i_2_n_0
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     6.176 r  design_1_i/top_0/U0/cnt_dis_enable_i_1/O
                         net (fo=1, routed)           0.000     6.176    design_1_i/top_0/U0/cnt_dis_enable_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X110Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_enable_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.610ns (31.784%)  route 3.455ns (68.216%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.004     5.065    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.610ns (31.784%)  route 3.455ns (68.216%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.004     5.065    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.982ns  (logic 1.610ns (32.315%)  route 3.372ns (67.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.921     4.982    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    -1.313    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.982ns  (logic 1.610ns (32.315%)  route 3.372ns (67.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.921     4.982    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    -1.313    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.610ns (33.005%)  route 3.268ns (66.995%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.817     4.878    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    -1.312    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.610ns (33.005%)  route 3.268ns (66.995%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.817     4.878    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    -1.312    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.610ns (33.641%)  route 3.176ns (66.359%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.725     4.786    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.610ns (33.641%)  route 3.176ns (66.359%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.725     4.786    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.674ns  (logic 1.588ns (33.974%)  route 3.086ns (66.026%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     4.039 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.635     4.674    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.275ns (28.310%)  route 0.697ns (71.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.697     0.972    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.281ns (27.300%)  route 0.747ns (72.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.747     1.028    design_1_i/top_0/U0/btns[2]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.232ns (21.653%)  route 0.839ns (78.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.839     1.071    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.181%)  route 0.861ns (78.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.861     1.092    design_1_i/top_0/U0/btns[0]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.318ns (21.952%)  route 1.131ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.043     1.108 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.342     1.449    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.318ns (21.952%)  route 1.131ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.043     1.108 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.342     1.449    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/cnt_dis_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.176ns  (logic 1.835ns (29.716%)  route 4.341ns (70.284%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           2.518     3.982    design_1_i/top_0/U0/btns[0]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.124     4.106 r  design_1_i/top_0/U0/cnt_dis_enable_i_4/O
                         net (fo=1, routed)           0.670     4.776    design_1_i/top_0/U0/cnt_dis_enable_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_lut6_I5_O)        0.124     4.900 r  design_1_i/top_0/U0/cnt_dis_enable_i_2/O
                         net (fo=1, routed)           1.153     6.052    design_1_i/top_0/U0/cnt_dis_enable_i_2_n_0
    SLICE_X110Y105       LUT4 (Prop_lut4_I0_O)        0.124     6.176 r  design_1_i/top_0/U0/cnt_dis_enable_i_1/O
                         net (fo=1, routed)           0.000     6.176    design_1_i/top_0/U0/cnt_dis_enable_i_1_n_0
    SLICE_X110Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X110Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_enable_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.610ns (31.784%)  route 3.455ns (68.216%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.004     5.065    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.610ns (31.784%)  route 3.455ns (68.216%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.004     5.065    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X107Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.982ns  (logic 1.610ns (32.315%)  route 3.372ns (67.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.921     4.982    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    -1.313    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.982ns  (logic 1.610ns (32.315%)  route 3.372ns (67.685%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.921     4.982    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.781    -1.313    design_1_i/top_0/U0/clk
    SLICE_X103Y110       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.610ns (33.005%)  route 3.268ns (66.995%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.817     4.878    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    -1.312    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.610ns (33.005%)  route 3.268ns (66.995%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.817     4.878    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.782    -1.312    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.610ns (33.641%)  route 3.176ns (66.359%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.725     4.786    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.786ns  (logic 1.610ns (33.641%)  route 3.176ns (66.359%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.146     4.061 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.725     4.786    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.855    -1.239    design_1_i/top_0/U0/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.674ns  (logic 1.588ns (33.974%)  route 3.086ns (66.026%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           2.451     3.915    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       LUT4 (Prop_lut4_I0_O)        0.124     4.039 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.635     4.674    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.972ns  (logic 0.275ns (28.310%)  route 0.697ns (71.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.697     0.972    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.281ns (27.300%)  route 0.747ns (72.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.747     1.028    design_1_i/top_0/U0/btns[2]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.232ns (21.653%)  route 0.839ns (78.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=5, routed)           0.839     1.071    design_1_i/top_0/U0/btns[1]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/prev_btns_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.231ns (21.181%)  route 0.861ns (78.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=5, routed)           0.861     1.092    design_1_i/top_0/U0/btns[0]
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDRE                                         r  design_1_i/top_0/U0/prev_btns_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.848%)  route 1.022ns (76.152%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I2_O)        0.045     1.110 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.233     1.343    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y105       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.318ns (21.952%)  route 1.131ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.043     1.108 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.342     1.449    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.318ns (21.952%)  route 1.131ns (78.048%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.790     1.065    design_1_i/top_0/U0/btns[3]
    SLICE_X112Y109       LUT4 (Prop_lut4_I3_O)        0.043     1.108 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.342     1.449    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=358, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C





