Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 12 07:58:46 2019
| Host         : DESKTOP-M866AGS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ddu_timing_summary_routed.rpt -pb ddu_timing_summary_routed.pb -rpx ddu_timing_summary_routed.rpx -warn_on_violation
| Design       : ddu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/aluexe_maker/alu_op_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/ir_write_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_sim/ctrl/mem_read_reg/L7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_sim/ir/ir_reg[5]/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3603 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.623        0.000                      0                  100        0.179        0.000                      0                  100        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.623        0.000                      0                  100        0.179        0.000                      0                  100        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.291%)  route 3.061ns (78.709%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.940     9.214    segmental/clear
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    segmental/CLK
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[28]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    segmental/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.291%)  route 3.061ns (78.709%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.940     9.214    segmental/clear
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    segmental/CLK
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[29]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    segmental/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.291%)  route 3.061ns (78.709%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.940     9.214    segmental/clear
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    segmental/CLK
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[30]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    segmental/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.291%)  route 3.061ns (78.709%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.940     9.214    segmental/clear
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603    15.026    segmental/CLK
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[31]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    segmental/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.542%)  route 3.016ns (78.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.895     9.168    segmental/clear
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.597    15.020    segmental/CLK
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    segmental/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.542%)  route 3.016ns (78.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.895     9.168    segmental/clear
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.597    15.020    segmental/CLK
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    segmental/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.542%)  route 3.016ns (78.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.895     9.168    segmental/clear
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.597    15.020    segmental/CLK
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    segmental/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.828ns (21.542%)  route 3.016ns (78.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.895     9.168    segmental/clear
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.597    15.020    segmental/CLK
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    segmental/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.802     9.075    segmental/clear
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[24]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.860    segmental/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 segmental/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.722     5.325    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  segmental/count_reg[27]/Q
                         net (fo=2, routed)           1.258     7.039    segmental/count_reg[27]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.124     7.163 r  segmental/num[2]_i_6/O
                         net (fo=1, routed)           0.549     7.712    segmental/num[2]_i_6_n_1
    SLICE_X1Y85          LUT6 (Prop_lut6_I5_O)        0.124     7.836 f  segmental/num[2]_i_3/O
                         net (fo=4, routed)           0.313     8.149    segmental/num[2]_i_3_n_1
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.124     8.273 r  segmental/count[0]_i_1/O
                         net (fo=32, routed)          0.802     9.075    segmental/clear
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_board (IN)
                         net (fo=0)                   0.000    10.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[25]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.860    segmental/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 delay_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.567     1.486    clk_board_IBUF_BUFG
    SLICE_X33Y84         FDCE                                         r  delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  delay_reg/Q
                         net (fo=1, routed)           0.097     1.724    delay
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.045     1.769 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.769    clk_i_1_n_1
    SLICE_X32Y84         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.836     2.001    clk_board_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.501     1.499    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.091     1.590    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 decdelay_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.251ns (71.964%)  route 0.098ns (28.036%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    clk_board_IBUF_BUFG
    SLICE_X4Y80          FDPE                                         r  decdelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  decdelay_reg/Q
                         net (fo=3, routed)           0.098     1.753    decdelay
    SLICE_X5Y80          LUT5 (Prop_lut5_I1_O)        0.045     1.798 r  addr[3]_i_5/O
                         net (fo=1, routed)           0.000     1.798    addr[3]_i_5_n_1
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.863 r  addr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.863    addr[1]
    SLICE_X5Y80          FDCE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.029    clk_board_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  addr_reg[1]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDCE (Hold_fdce_C_D)         0.105     1.632    addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 decdelay_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.566%)  route 0.097ns (27.434%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.595     1.514    clk_board_IBUF_BUFG
    SLICE_X4Y80          FDPE                                         r  decdelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  decdelay_reg/Q
                         net (fo=3, routed)           0.097     1.752    decdelay
    SLICE_X5Y80          LUT5 (Prop_lut5_I3_O)        0.045     1.797 r  addr[3]_i_6/O
                         net (fo=1, routed)           0.000     1.797    addr[3]_i_6_n_1
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.867 r  addr_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    addr[0]
    SLICE_X5Y80          FDCE                                         r  addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     2.029    clk_board_IBUF_BUFG
    SLICE_X5Y80          FDCE                                         r  addr_reg[0]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDCE (Hold_fdce_C_D)         0.105     1.632    addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segmental/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    segmental/CLK
    SLICE_X0Y83          FDRE                                         r  segmental/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  segmental/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.792    segmental/count_reg[6]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  segmental/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    segmental/count_reg[4]_i_1_n_6
    SLICE_X0Y83          FDRE                                         r  segmental/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.870     2.035    segmental/CLK
    SLICE_X0Y83          FDRE                                         r  segmental/count_reg[6]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    segmental/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segmental/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.601     1.520    segmental/CLK
    SLICE_X0Y87          FDRE                                         r  segmental/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  segmental/count_reg[22]/Q
                         net (fo=2, routed)           0.133     1.794    segmental/count_reg[22]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  segmental/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    segmental/count_reg[20]_i_1_n_6
    SLICE_X0Y87          FDRE                                         r  segmental/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    segmental/CLK
    SLICE_X0Y87          FDRE                                         r  segmental/count_reg[22]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    segmental/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segmental/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  segmental/count_reg[26]/Q
                         net (fo=2, routed)           0.133     1.795    segmental/count_reg[26]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  segmental/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    segmental/count_reg[24]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    segmental/CLK
    SLICE_X0Y88          FDRE                                         r  segmental/count_reg[26]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    segmental/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segmental/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.598     1.517    segmental/CLK
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  segmental/count_reg[2]/Q
                         net (fo=2, routed)           0.133     1.791    segmental/count_reg[2]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  segmental/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.902    segmental/count_reg[0]_i_2_n_6
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.869     2.034    segmental/CLK
    SLICE_X0Y82          FDRE                                         r  segmental/count_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    segmental/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segmental/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    segmental/CLK
    SLICE_X0Y86          FDRE                                         r  segmental/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmental/count_reg[18]/Q
                         net (fo=2, routed)           0.133     1.793    segmental/count_reg[18]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  segmental/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    segmental/count_reg[16]_i_1_n_6
    SLICE_X0Y86          FDRE                                         r  segmental/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    segmental/CLK
    SLICE_X0Y86          FDRE                                         r  segmental/count_reg[18]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    segmental/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 segmental/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    segmental/CLK
    SLICE_X0Y85          FDRE                                         r  segmental/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  segmental/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.794    segmental/count_reg[14]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  segmental/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    segmental/count_reg[12]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  segmental/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    segmental/CLK
    SLICE_X0Y85          FDRE                                         r  segmental/count_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    segmental/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 segmental/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmental/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    segmental/CLK
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  segmental/count_reg[30]/Q
                         net (fo=2, routed)           0.134     1.796    segmental/count_reg[30]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  segmental/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    segmental/count_reg[28]_i_1_n_6
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_board
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_board_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_board_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_board_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    segmental/CLK
    SLICE_X0Y89          FDRE                                         r  segmental/count_reg[30]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    segmental/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_board_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     addr_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     addr_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     addr_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     addr_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y80     addr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81     addr_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81     addr_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y81     addr_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     addr_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     addr_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segmental/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segmental/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segmental/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     segmental/count_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y82     addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     addr_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     addr_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmental/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmental/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmental/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmental/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmental/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     segmental/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmental/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     segmental/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     segmental/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     segmental/num_reg[1]/C



