# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../src/clock_divider.v" \
"../../../../src/rhs_spi_master.v" \
"../../../../src/rhs_spi_slave.v" \
"../../../../src/tb_rhs_spi_master.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
