<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="Toplevel::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="Science::work"/><component name="Sensors::work"/><component name="Accelerometer::work"/><component name="Pressure_Sensor::work"/><component name="Gyro::work"/><component name="Data_Saving::work"/><component name="FPGA_Buffer::work"/><component name="Communications::work"/><component name="tiime::work"/><device die="IS4X4M1" family="ProASIC3" package="vq100"/><SmartGen version="8.0"/></workspace>