Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Dec 17 20:58:00 2019
| Host         : 40628 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file uart_rxd_control_sets_placed.rpt
| Design       : uart_rxd
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              28 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|   Clock Signal   |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  I_clk_IBUF_BUFG | FSM_sequential_R_state[3]_i_1_n_0 | FSM_sequential_R_state[3]_i_3_n_0 |                2 |              4 |
|  I_clk_IBUF_BUFG | O_para_data[7]_i_1_n_0            |                                   |                3 |              8 |
|  I_clk_IBUF_BUFG |                                   | FSM_sequential_R_state[3]_i_3_n_0 |               13 |             28 |
+------------------+-----------------------------------+-----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


