<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>swarm-robotic-mining: /home/offworld5/OffWorld/Code/swarm-robotic-mining/dev_ws/src/firmware/bot_common_firmware/BagScale/Inc/digitalFilters.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">swarm-robotic-mining
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_943746df71106df9554fc943b3a59859.html">OffWorld</a></li><li class="navelem"><a class="el" href="dir_d2d2829a5de0d7a9ae67a9f2fa023844.html">Code</a></li><li class="navelem"><a class="el" href="dir_83a0277b5446e063e59439559cf614ae.html">swarm-robotic-mining</a></li><li class="navelem"><a class="el" href="dir_52f40c02f4896da093d18a84cb3f3356.html">dev_ws</a></li><li class="navelem"><a class="el" href="dir_1c0efcfb463459aa10e977aa8adb6dd3.html">src</a></li><li class="navelem"><a class="el" href="dir_6bf5931204ac15ed2eabe3c519e56d7e.html">firmware</a></li><li class="navelem"><a class="el" href="dir_11b84e13685b025db69e80222a127a4a.html">bot_common_firmware</a></li><li class="navelem"><a class="el" href="dir_662e236b931e37e3ab9796ea494bf997.html">BagScale</a></li><li class="navelem"><a class="el" href="dir_1f8b501888745c77d5572e0bcb7b9c1c.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">digitalFilters.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * digitalFilters.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Created on: Jul 24, 2018</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *      Author: Scott-OffWorld</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef DIGITALFILTERS_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define DIGITALFILTERS_H_</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160; </div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="keywordtype">int</span> EMA_function(<span class="keywordtype">float</span> alpha, <span class="keywordtype">int</span> latest, <span class="keywordtype">int</span> stored);</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DIGITALFILTERS_H_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13292</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a2f962d68e84dd709079aadcadd9d11cc"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a2f962d68e84dd709079aadcadd9d11cc">UART_AdvFeatureInitTypeDef::AutoBaudRateMode</a></div><div class="ttdeci">uint32_t AutoBaudRateMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:133</div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga8c5e4992314d347597621bfe7ab10d72"><div class="ttname"><a href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a></div><div class="ttdeci">#define RCC_FLAG_LSIRDY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:657</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:117</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf2d7212d83114d355736613e6dc1dbde"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a></div><div class="ttdeci">#define RCC_CFGR_MCO</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10771</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a5d3ace2bbb83f44d4fe3df47fa42bb90"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a5d3ace2bbb83f44d4fe3df47fa42bb90">__I2C_HandleTypeDef::XferOptions</a></div><div class="ttdeci">__IO uint32_t XferOptions</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:209</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a8165caf61b7b52f903edd7517ddaa06b"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a8165caf61b7b52f903edd7517ddaa06b">I2C_InitTypeDef::OwnAddress2</a></div><div class="ttdeci">uint32_t OwnAddress2</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:79</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a10a4a549953efa20c235dcbb381b6f0b"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a10a4a549953efa20c235dcbb381b6f0b">DMA_InitTypeDef::PeriphDataAlignment</a></div><div class="ttdeci">uint32_t PeriphDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:76</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga15b46dfa0d80a4583864a31da73e3c99"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga15b46dfa0d80a4583864a31da73e3c99">IS_UART_ADVFEATURE_DMAONRXERROR</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__)</div><div class="ttdoc">Ensure that UART DMA enabling or disabling on error setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1262</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html">FLASH_OBProgramInitTypeDef</a></div><div class="ttdoc">FLASH Options bytes program structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:169</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga0b8ca289091d942032c89484b6211d0d"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga0b8ca289091d942032c89484b6211d0d">HAL_I2C_ERROR_NONE</a></div><div class="ttdeci">#define HAL_I2C_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:181</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___w_r_p___state_html_ga9fc463145ab57616baa36d95523186a1"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1">OB_WRPSTATE_ENABLE</a></div><div class="ttdeci">#define OB_WRPSTATE_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:249</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga79ce09e9fbedb2d169b3a584ed003b02"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:729</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html">TIM_IC_InitTypeDef</a></div><div class="ttdoc">TIM Input Capture Configuration Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:162</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12781</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a25b7084c026a3ffcec28f6368293aba2"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a25b7084c026a3ffcec28f6368293aba2">__I2C_HandleTypeDef::hdmatx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmatx</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:216</div></div>
<div class="ttc" id="a_bag_scale_2_inc_2stm32f3xx__hal__conf_8h_html_ae27809d4959b9fd5b5d974e3e1c77d2e"><div class="ttname"><a href="_bag_scale_2_inc_2stm32f3xx__hal__conf_8h.html#ae27809d4959b9fd5b5d974e3e1c77d2e">TICK_INT_PRIORITY</a></div><div class="ttdeci">#define TICK_INT_PRIORITY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_conf.h:169</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga73988a218be320999c74a641b3d6e3c1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:549</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga04890dcef3ed061854721a3672585607"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga04890dcef3ed061854721a3672585607">__HAL_TIM_MOE_ENABLE</a></div><div class="ttdeci">#define __HAL_TIM_MOE_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the TIM main Output.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:795</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___i_watchdog_html_ga5a357e232c955444c3f2ccb9a937ffce"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce">OB_IWDG_SW</a></div><div class="ttdeci">#define OB_IWDG_SW</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:370</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___configuration_html_gaa3d98648399f15d02645ef84f6ca8e4b"><div class="ttname"><a href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_HSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External High Speed oscillator (HSE).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1147</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad51653fd06a591294d432385e794a19e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a></div><div class="ttdeci">#define TIM_CCMR2_IC4F</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13175</div></div>
<div class="ttc" id="agroup___r_c_c___i2_cx___clock___config_html_gab9372aa811e622a602d2b3657790c8e7"><div class="ttname"><a href="group___r_c_c___i2_cx___clock___config.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_I2C1_SOURCE()</div><div class="ttdoc">Macro to get the I2C1 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1393</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf1c675e412fb96e38b6b4630b88c5676"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf1c675e412fb96e38b6b4630b88c5676">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:368</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a3e27323d593e4f3b95ebaa3772e79618"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a3e27323d593e4f3b95ebaa3772e79618">TIM_Encoder_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:185</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5edd56eaa7593073d586caef6f90ef09"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">I2C_OAR1_OA1MODE</a></div><div class="ttdeci">#define I2C_OAR1_OA1MODE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10310</div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___configuration_html_ga14f32622c65f4ae239ba8cb00d510321"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a></div><div class="ttdeci">#define __HAL_RCC_BACKUPRESET_RELEASE()</div><div class="ttdoc">Macros to release the Backup domain reset.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1567</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41403a6becee1f75d12757fb922559cb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb">TIM_CCMR3_OC6M</a></div><div class="ttdeci">#define TIM_CCMR3_OC6M</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13441</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a></div><div class="ttdoc">TIM Hall sensor Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim_ex.h:64</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___config_html_ga0bf09ef9e46d5da25cced7b3122f92f5"><div class="ttname"><a href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a></div><div class="ttdeci">#define RCC_HSI_ON</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:400</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa41e8667b30453a6b966aded9f5e8cbb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a></div><div class="ttdeci">#define USART_ISR_TC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14270</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt_html_ga13fa137a911f02a2f94fb9fb0762a340"><div class="ttname"><a href="group___f_l_a_s_h___interrupt.html#ga13fa137a911f02a2f94fb9fb0762a340">__HAL_FLASH_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Enable the specified FLASH interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:276</div></div>
<div class="ttc" id="a_bag_scale_2_inc_2stm32f3xx__hal__conf_8h_html_aaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="_bag_scale_2_inc_2stm32f3xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdoc">Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_conf.h:116</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ac80972d0e157508ff075815da58070cb"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ac80972d0e157508ff075815da58070cb">TIM_Encoder_InitTypeDef::IC2Prescaler</a></div><div class="ttdeci">uint32_t IC2Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:203</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a46811eb656170cb5c542054d1a41db3a"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a46811eb656170cb5c542054d1a41db3a">DMA_InitTypeDef::PeriphInc</a></div><div class="ttdeci">uint32_t PeriphInc</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:70</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:673</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga5081c579f9956a7712248430f3fe129b"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga5081c579f9956a7712248430f3fe129b">UART_CLEAR_WUF</a></div><div class="ttdeci">#define UART_CLEAR_WUF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:519</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group1_html_ga3d07cef39bf294db4aed7e06e5dbf9af"><div class="ttname"><a href="group___p_w_r___exported___functions___group1.html#ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess</a></div><div class="ttdeci">void HAL_PWR_EnableBkUpAccess(void)</div><div class="ttdoc">Enables access to the backup domain (RTC registers, RTC backup data registers and backup SRAM).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75a226d059143573fab07f866853ce75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">I2C_CR1_WUPEN</a></div><div class="ttdeci">#define I2C_CR1_WUPEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10249</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf30dc563e6c1b7b7e01e393feb484080"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:691</div></div>
<div class="ttc" id="agroup___p_w_r___s_t_o_p__mode__entry_html_ga3bdb1a9c9b421b73ab148d45eb90fa9b"><div class="ttname"><a href="group___p_w_r___s_t_o_p__mode__entry.html#ga3bdb1a9c9b421b73ab148d45eb90fa9b">PWR_STOPENTRY_WFI</a></div><div class="ttdeci">#define PWR_STOPENTRY_WFI</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.h:93</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga47754b39bd7a7c79c251d6376f97f661"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a></div><div class="ttdeci">#define FLASH_CR_PG</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8058</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a8fab2bc184bb756763ff59c729b5be55"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a8fab2bc184bb756763ff59c729b5be55">TIM_Base_InitTypeDef::Period</a></div><div class="ttdeci">uint32_t Period</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:70</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19fbf5dc4339b1ec8630675f03ad6fe0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a></div><div class="ttdeci">#define FLASH_CR_OPTER</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8070</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___type_html_gad0c29c84acfb46de1708a670529175a5"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___type.html#gad0c29c84acfb46de1708a670529175a5">OPTIONBYTE_DATA</a></div><div class="ttdeci">#define OPTIONBYTE_DATA</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:239</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a50f3051c1b568b9dcde146199f97f3fb"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a50f3051c1b568b9dcde146199f97f3fb">TIM_Encoder_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:194</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac0dcd8f9118b07b16cd79d03cb1a0904"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac0dcd8f9118b07b16cd79d03cb1a0904">TIM_TypeDef::CCMR3</a></div><div class="ttdeci">__IO uint32_t CCMR3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:690</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12885</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga010c9ef83a8236947a3bfaab1ed29df4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga010c9ef83a8236947a3bfaab1ed29df4">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint16_t TDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:733</div></div>
<div class="ttc" id="agroup___u_a_r_t___hardware___flow___control_html_gae0569001c06b7760cd38c481f84116cf"><div class="ttname"><a href="group___u_a_r_t___hardware___flow___control.html#gae0569001c06b7760cd38c481f84116cf">UART_HWCONTROL_NONE</a></div><div class="ttdeci">#define UART_HWCONTROL_NONE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:319</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___type_html_gac7d843e666e15c79688a1914e8ffe7a5"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5">OPTIONBYTE_USER</a></div><div class="ttdeci">#define OPTIONBYTE_USER</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:238</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13220</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ee714428013b4a48aba608f6922bd6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">I2C_CR1_DNF</a></div><div class="ttdeci">#define I2C_CR1_DNF</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10228</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:724</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6764639cf221e1ebc0b5448dcaed590a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSI</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10664</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12822</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13169</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a5cf7b06b58d7ed6b94390732cfe2db8c"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a5cf7b06b58d7ed6b94390732cfe2db8c">FLASH_OBProgramInitTypeDef::WRPPage</a></div><div class="ttdeci">uint32_t WRPPage</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:177</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga21a796045451013c964ef8b12ca6c9bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a></div><div class="ttdeci">#define I2C_CR2_RELOAD</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10296</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa341a859df2f59bf6c0f7a000ab8734b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa341a859df2f59bf6c0f7a000ab8734b">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:375</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga048b36222884bfe80ce2d37fa868690b"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga048b36222884bfe80ce2d37fa868690b">HAL_I2C_ERROR_ARLO</a></div><div class="ttdeci">#define HAL_I2C_ERROR_ARLO</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:183</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gae0994cf5970e56ca4903e9151f40010c"><div class="ttname"><a href="group___t_i_m___exported___types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a></div><div class="ttdeci">HAL_TIM_StateTypeDef</div><div class="ttdoc">HAL State structures definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:263</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12775</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13345</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab38dd649c7ec25ed70fe49791d45668d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab38dd649c7ec25ed70fe49791d45668d">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint16_t RDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:731</div></div>
<div class="ttc" id="astruct_u_a_r_t___wake_up_type_def_html_afe40f631bfda42d05bcfd6b0fedda5ee"><div class="ttname"><a href="struct_u_a_r_t___wake_up_type_def.html#afe40f631bfda42d05bcfd6b0fedda5ee">UART_WakeUpTypeDef::AddressLength</a></div><div class="ttdeci">uint16_t AddressLength</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:151</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga9d8ab157f58045b8daf8136bee54f139"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__)</div><div class="ttdoc">Clear the RCC's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1610</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13199</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga268ec714bbe4a75ea098c0e230a87697"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a></div><div class="ttdeci">#define I2C_CR2_RD_WRN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10275</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gafb7114ac49dba07ba5d250c507dbf23d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gafb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:688</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:627</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gae5b637b9191dea1f8fd3846b886dd38b"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gae5b637b9191dea1f8fd3846b886dd38b">IS_UART_MODE</a></div><div class="ttdeci">#define IS_UART_MODE(__MODE__)</div><div class="ttdoc">Ensure that UART communication mode is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1094</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:686</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad8ea420fd72b3f22e3ae5c22242c6b72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">USART_ISR_WUF</a></div><div class="ttdeci">#define USART_ISR_WUF</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14309</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gab7526e686427f26bf3b6af062d5a690b"><div class="ttname"><a href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NO_XFER</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:167</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html_ac696cb353ee424a54d034dea1a03c624"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html#ac696cb353ee424a54d034dea1a03c624">FLASH_ProcessTypeDef::Data</a></div><div class="ttdeci">__IO uint64_t Data</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:108</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___handle__index_html_ga7ca691eb5e29b0206d3390cc6e90079a"><div class="ttname"><a href="group___t_i_m___d_m_a___handle__index.html#ga7ca691eb5e29b0206d3390cc6e90079a">TIM_DMA_ID_CC1</a></div><div class="ttdeci">#define TIM_DMA_ID_CC1</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:746</div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___source_html_gab47a1afb8b5eef9f20f4772961d0a5f4"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a></div><div class="ttdeci">#define RCC_RTCCLKSOURCE_LSI</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:498</div></div>
<div class="ttc" id="agroup___t_i_m___exported___functions___group9_html_ga8a3b0ad512a6e6c6157440b68d395eac"><div class="ttname"><a href="group___t_i_m___exported___functions___group9.html#ga8a3b0ad512a6e6c6157440b68d395eac">HAL_TIM_PeriodElapsedCallback</a></div><div class="ttdeci">void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)</div><div class="ttdoc">Period elapsed callback in non blocking mode.</div><div class="ttdef"><b>Definition:</b> main.c:236</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_gacff412c47b0c1d63ef3b2a07f65988b7"><div class="ttname"><a href="group___i2_c___exported___macros.html#gacff412c47b0c1d63ef3b2a07f65988b7">__HAL_I2C_ENABLE</a></div><div class="ttdeci">#define __HAL_I2C_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the specified I2C peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:499</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a30cdb580735007aa9735b2f5cc133049"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a30cdb580735007aa9735b2f5cc133049">TIM_Encoder_InitTypeDef::IC2Filter</a></div><div class="ttdeci">uint32_t IC2Filter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:206</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a314305a14bb912531cfc3c5f87291777"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a314305a14bb912531cfc3c5f87291777">__I2C_HandleTypeDef::XferCount</a></div><div class="ttdeci">__IO uint16_t XferCount</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:207</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13068</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a6bc83cac62e984f201c0e1b2eca70d57"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a6bc83cac62e984f201c0e1b2eca70d57">__DMA_HandleTypeDef::ChannelIndex</a></div><div class="ttdeci">uint32_t ChannelIndex</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:150</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12873</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:320</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html_adcc5fdaba7d53dffdab0510a4dd7d179"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html#adcc5fdaba7d53dffdab0510a4dd7d179">FLASH_ProcessTypeDef::ProcedureOnGoing</a></div><div class="ttdeci">__IO FLASH_ProcedureTypeDef ProcedureOnGoing</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:102</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:667</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga24e0ee9dae1ec0f9d19200f5575ff790"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga24e0ee9dae1ec0f9d19200f5575ff790">HAL_ResumeTick</a></div><div class="ttdeci">void HAL_ResumeTick(void)</div><div class="ttdoc">Resume Tick increment.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_timebase_TIM.c:144</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga96d98c66ad9d85f00c148de99888ef19"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga96d98c66ad9d85f00c148de99888ef19">__HAL_TIM_GET_FLAG</a></div><div class="ttdeci">#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Checks whether the specified TIM interrupt flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:925</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafff10115e1adb07c00f42627cedf01e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a></div><div class="ttdeci">#define USART_CR2_RXINV</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14118</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga8d918253e015c4a8aa07316a89f8265e"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga8d918253e015c4a8aa07316a89f8265e">IS_UART_OVERSAMPLING</a></div><div class="ttdeci">#define IS_UART_OVERSAMPLING(__SAMPLING__)</div><div class="ttdoc">Ensure that UART oversampling is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1109</div></div>
<div class="ttc" id="agroup___u_a_r_t___request___parameters_html_gaf2ee2d4b1bdcbc7772ddc0da89566936"><div class="ttname"><a href="group___u_a_r_t___request___parameters.html#gaf2ee2d4b1bdcbc7772ddc0da89566936">UART_RXDATA_FLUSH_REQUEST</a></div><div class="ttdeci">#define UART_RXDATA_FLUSH_REQUEST</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:530</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27cc4dfb6d5e817a69c80471b87deb4b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a></div><div class="ttdeci">#define USART_ISR_FE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14255</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode_html_ga2f91757829f6e9505ec386b840941929"><div class="ttname"><a href="group___g_p_i_o__mode.html#ga2f91757829f6e9505ec386b840941929">GPIO_MODE_OUTPUT_OD</a></div><div class="ttdeci">#define GPIO_MODE_OUTPUT_OD</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:135</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt_html_ga0d3dd161fecc0e47c9e109c7c28672c1"><div class="ttname"><a href="group___f_l_a_s_h___interrupt.html#ga0d3dd161fecc0e47c9e109c7c28672c1">__HAL_FLASH_GET_FLAG</a></div><div class="ttdeci">#define __HAL_FLASH_GET_FLAG(__FLAG__)</div><div class="ttdoc">Get the specified FLASH flag status.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:298</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___macros_html_ga27f0e1f6c38745169d74620f6a178a94"><div class="ttname"><a href="group___g_p_i_o___exported___macros.html#ga27f0e1f6c38745169d74620f6a178a94">__HAL_GPIO_EXTI_GET_IT</a></div><div class="ttdeci">#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__)</div><div class="ttdoc">Check whether the specified EXTI line is asserted or not.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:202</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga7f53ad0eca57b7ffabcae9007b7bbfa6"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga7f53ad0eca57b7ffabcae9007b7bbfa6">IS_UART_ADVFEATURE_RXINV</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_RXINV(__RXINV__)</div><div class="ttdoc">Ensure that UART frame RX inversion setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1222</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable_html_gab408447c5e7a9bd087e9346cc3b3021b"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___r_a_m___parity___check___enable.html#gab408447c5e7a9bd087e9346cc3b3021b">OB_SRAM_PARITY_RESET</a></div><div class="ttdeci">#define OB_SRAM_PARITY_RESET</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:416</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a3731d84343e65a98fdf51056a8d30321"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a3731d84343e65a98fdf51056a8d30321">GPIO_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:68</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a4ceff1fdbf423e347c63052ca2c1d7e1"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:325</div></div>
<div class="ttc" id="agroup___i2_c___exported___functions___group1_html_gabe01a202c27b23fc150aa66af3130073"><div class="ttname"><a href="group___i2_c___exported___functions___group1.html#gabe01a202c27b23fc150aa66af3130073">HAL_I2C_MspInit</a></div><div class="ttdeci">void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_msp.c:133</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf993e483318ebcecffd18649de766dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a></div><div class="ttdeci">#define USART_CR2_STOP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14107</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga394f7ce2ca826c0da26284d17ac6524d"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1438</div></div>
<div class="ttc" id="agroup___c_o_r_t_e_x___preemption___priority___group_html_gae6eab9140204bc938255aa148e597c45"><div class="ttname"><a href="group___c_o_r_t_e_x___preemption___priority___group.html#gae6eab9140204bc938255aa148e597c45">NVIC_PRIORITYGROUP_4</a></div><div class="ttdeci">#define NVIC_PRIORITYGROUP_4</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_cortex.h:118</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a6ab8f543b0dce1cd04caf74992f98e4a"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a6ab8f543b0dce1cd04caf74992f98e4a">UART_HandleTypeDef::RxXferCount</a></div><div class="ttdeci">__IO uint16_t RxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:251</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:97</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga022892b6d0e4ee671b82e7f6552b0074"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11224</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7c1294e9407e69e80fe034caf35fe7ea"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:301</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y_html_gad776ed7b3b9a98013aac9976eedb7e94"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94">OB_STDBY_NO_RST</a></div><div class="ttdeci">#define OB_STDBY_NO_RST</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:388</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html">TIM_OnePulse_InitTypeDef</a></div><div class="ttdoc">TIM One Pulse Mode Configuration Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:125</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html">TIM_Base_InitTypeDef</a></div><div class="ttdoc">TIM Time base Configuration Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:62</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a01d4b91dd297c4f0582a4d9179abf32f"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a01d4b91dd297c4f0582a4d9179abf32f">TIM_ClearInputConfigTypeDef::ClearInputState</a></div><div class="ttdeci">uint32_t ClearInputState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:231</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_ace3e2b76ca2fca0f4961585ed9ebecf5"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5">TIM_OC_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:113</div></div>
<div class="ttc" id="agroup___i2_c___exported___functions___group1_html_ga2ec8d9b09854c732e2feed549278f048"><div class="ttname"><a href="group___i2_c___exported___functions___group1.html#ga2ec8d9b09854c732e2feed549278f048">HAL_I2C_MspDeInit</a></div><div class="ttdeci">void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_msp.c:170</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:118</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___handle__index_html_ga39900e5227e4d813a726a1df5d86671c"><div class="ttname"><a href="group___t_i_m___d_m_a___handle__index.html#ga39900e5227e4d813a726a1df5d86671c">TIM_DMA_ID_TRIGGER</a></div><div class="ttdeci">#define TIM_DMA_ID_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:751</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13226</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a63254643e43080158d23d3bbe9d53430"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a63254643e43080158d23d3bbe9d53430">UART_AdvFeatureInitTypeDef::DMADisableonRxError</a></div><div class="ttdeci">uint32_t DMADisableonRxError</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:127</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13289</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_ade59c3a547a5409da845592f30596d17"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#ade59c3a547a5409da845592f30596d17">TIM_Base_InitTypeDef::ClockDivision</a></div><div class="ttdeci">uint32_t ClockDivision</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:74</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gaf043ba4d8f837350bfc7754a99fae5a9"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gaf043ba4d8f837350bfc7754a99fae5a9">FLASH_FLAG_EOP</a></div><div class="ttdeci">#define FLASH_FLAG_EOP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:166</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baa9c7d889fce61ccc717228d099a61d113">HAL_UART_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:198</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___e_m___latency_html_gac1c9f459b798cc3700b90a6245df5a1a"><div class="ttname"><a href="group___f_l_a_s_h___e_m___latency.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_SET_LATENCY(__LATENCY__)</div><div class="ttdoc">Set the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:226</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_gab696b28f33174d038e0bfd300c1b2a77"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#gab696b28f33174d038e0bfd300c1b2a77">UART_ADVFEATURE_NO_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_NO_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:539</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7342ab16574cebf157aa885a79986812"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a></div><div class="ttdeci">#define USART_CR2_MSBFIRST</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14127</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html_a8a6cc581b8b180090429d0a3c0ca0172"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html#a8a6cc581b8b180090429d0a3c0ca0172">FLASH_ProcessTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:112</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:500</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:675</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaaf651af2afe688a991c657f64f8fa5f9"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaaf651af2afe688a991c657f64f8fa5f9">HAL_SuspendTick</a></div><div class="ttdeci">void HAL_SuspendTick(void)</div><div class="ttdoc">Suspend Tick increment.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_timebase_TIM.c:132</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga82289de330949918b037acf94fb12aef"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga82289de330949918b037acf94fb12aef">IS_UART_ADVFEATURE_MSBFIRST</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__)</div><div class="ttdoc">Ensure that UART frame MSB first setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1270</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaed1a39c551b1641128f81893ff558d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a></div><div class="ttdeci">#define USART_CR3_EIE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14146</div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___configuration_html_ga2d6c4c7e951bfd007d26988fbfe6eaa4"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the RTC clock (RTCCLK).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1538</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga0fa4dec621a59f8c07f42548cdbb7f18"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga0fa4dec621a59f8c07f42548cdbb7f18">IS_UART_STOPBITS</a></div><div class="ttdeci">#define IS_UART_STOPBITS(__STOPBITS__)</div><div class="ttdoc">Ensure that UART frame number of stop bits is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1064</div></div>
<div class="ttc" id="agroup___g_p_i_o__pull_html_ga5c2862579882c1cc64e36d38fbd07a4c"><div class="ttname"><a href="group___g_p_i_o__pull.html#ga5c2862579882c1cc64e36d38fbd07a4c">GPIO_NOPULL</a></div><div class="ttdeci">#define GPIO_NOPULL</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:164</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a21922d8e2fee659d081c4be4c500d1d4"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a21922d8e2fee659d081c4be4c500d1d4">TIM_OC_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga05d5c39759e69a294c0ab9bea8f142e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a></div><div class="ttdeci">#define PWR_CR_PVDE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10540</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ga9c012af359987a240826f29073bbe463"><div class="ttname"><a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a></div><div class="ttdeci">HAL_DMA_StateTypeDef</div><div class="ttdoc">HAL DMA State structures definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:94</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a1eea98660a170dd7b191c9dfe46da6d2"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a1eea98660a170dd7b191c9dfe46da6d2">HAL_I2C_MODE_MASTER</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:167</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baaf7929f7aebd6b450c25907904411680b">HAL_UART_STATE_BUSY_RX</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:206</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a5a4fc5af2d42b65e8ec3050290821c55"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a5a4fc5af2d42b65e8ec3050290821c55">__DMA_HandleTypeDef::Parent</a></div><div class="ttdeci">void * Parent</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:136</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p_html_ga7344fe0ec25c5eb2d11db7c855325436"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436">OB_STOP_NO_RST</a></div><div class="ttdeci">#define OB_STOP_NO_RST</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:379</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga568a15495a9e2a9d230474b9e8bcc8e4"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga568a15495a9e2a9d230474b9e8bcc8e4">__HAL_UART_SEND_REQ</a></div><div class="ttdeci">#define __HAL_UART_SEND_REQ(__HANDLE__, __REQ__)</div><div class="ttdoc">Set a specific UART request flag.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:919</div></div>
<div class="ttc" id="agroup___p_w_r___s_l_e_e_p__mode__entry_html_ga4f0f99a3526c57efb3501b016639fa45"><div class="ttname"><a href="group___p_w_r___s_l_e_e_p__mode__entry.html#ga4f0f99a3526c57efb3501b016639fa45">PWR_SLEEPENTRY_WFI</a></div><div class="ttdeci">#define PWR_SLEEPENTRY_WFI</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.h:84</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><div class="ttname"><a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a></div><div class="ttdeci">HAL_DMA_CallbackIDTypeDef</div><div class="ttdoc">HAL DMA Callback ID structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:114</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga8acf6b6648717b7192439f1b426321a4"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga8acf6b6648717b7192439f1b426321a4">IS_UART_ASSERTIONTIME</a></div><div class="ttdeci">#define IS_UART_ASSERTIONTIME(__TIME__)</div><div class="ttdoc">Check UART assertion time.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1051</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group1_html_ga1513de5f2e4b72e094fb04bab786fec8"><div class="ttname"><a href="group___p_w_r___exported___functions___group1.html#ga1513de5f2e4b72e094fb04bab786fec8">HAL_PWR_DisableBkUpAccess</a></div><div class="ttdeci">void HAL_PWR_DisableBkUpAccess(void)</div><div class="ttdoc">Disables access to the backup domain (RTC registers, RTC backup data registers and backup SRAM).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:116</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10859</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a9e8853f17e85393a869aa2ecb315f030"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a9e8853f17e85393a869aa2ecb315f030">TIM_OnePulse_InitTypeDef::ICSelection</a></div><div class="ttdeci">uint32_t ICSelection</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:151</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3aeb8d6f2539b0a3a4b851aeba0eea66"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a></div><div class="ttdeci">#define PWR_CR_LPDS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10528</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:684</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga50a243e317b9a70781b02758d45b05ee"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPONEXIT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm0.h:469</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f9ab2e93a0b9b70d33812bcc5e920c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a></div><div class="ttdeci">#define RCC_CR_HSITRIM_4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10612</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39da7549976e5a5c91deff40e6044f03"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a></div><div class="ttdeci">#define USART_ISR_RXNE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14267</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:66</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a9012cc24ac82c0d7aa7558f73d770eab">UART_CLOCKSOURCE_UNDEFINED</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:227</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___functions___group1_html_ga0e553b32211877322f949b14801bbfa7"><div class="ttname"><a href="group___u_a_r_t___exported___functions___group1.html#ga0e553b32211877322f949b14801bbfa7">HAL_UART_MspInit</a></div><div class="ttdeci">void HAL_UART_MspInit(UART_HandleTypeDef *huart)</div><div class="ttdoc">UART MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_msp.c:81</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:686</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13112</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a556b7137d041aceed3e45c87cbfb39cd"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd">TIM_OC_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:101</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_ac480f8591ae4910c4b0a041bc3d76734"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#ac480f8591ae4910c4b0a041bc3d76734">__I2C_HandleTypeDef::XferISR</a></div><div class="ttdeci">HAL_StatusTypeDef(* XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:214</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae1f1b53b09336e82958755747853a753"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a></div><div class="ttdeci">#define USART_CR3_DDRE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14185</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga4295a61b0afe152975609cedb9034fdc"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga4295a61b0afe152975609cedb9034fdc">IS_UART_ADVFEATURE_TXINV</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_TXINV(__TXINV__)</div><div class="ttdoc">Ensure that UART frame TX inversion setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1214</div></div>
<div class="ttc" id="a_bag_scale_2_inc_2stm32f3xx__hal__conf_8h_html_a7bbb9d19e5189a6ccd0fb6fa6177d20d"><div class="ttname"><a href="_bag_scale_2_inc_2stm32f3xx__hal__conf_8h.html#a7bbb9d19e5189a6ccd0fb6fa6177d20d">LSE_VALUE</a></div><div class="ttdeci">#define LSE_VALUE</div><div class="ttdoc">External Low Speed oscillator (LSE) value.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_conf.h:139</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a3baab432d331c2176427eef26290992d"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a3baab432d331c2176427eef26290992d">UART_HandleTypeDef::gState</a></div><div class="ttdeci">__IO HAL_UART_StateTypeDef gState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:261</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae39d20c1cf47080881d5c054146e8863"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863">FLASH_CR_OBL_LAUNCH</a></div><div class="ttdeci">#define FLASH_CR_OBL_LAUNCH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8088</div></div>
<div class="ttc" id="agroup___u_a_r_t___parity_html_ga270dea6e1a92dd83fe58802450bdd60c"><div class="ttname"><a href="group___u_a_r_t___parity.html#ga270dea6e1a92dd83fe58802450bdd60c">UART_PARITY_NONE</a></div><div class="ttdeci">#define UART_PARITY_NONE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:309</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aa1bf7132c974a10589d6574d50465256"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aa1bf7132c974a10589d6574d50465256">GPIO_InitTypeDef::Alternate</a></div><div class="ttdeci">uint32_t Alternate</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:77</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa8129ca70a2232c91c8cfcaf375249f6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:676</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11150</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_gabc4f70a44776c557af20496b04d9a9db"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a></div><div class="ttdeci">#define RCC_HSE_ON</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:379</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10853</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc2ad93cdc6d8f138f455a2fb671a211"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a></div><div class="ttdeci">#define USART_CR2_TXINV</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14121</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09c7d19477a091689f50bd0ef5b6a3d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a></div><div class="ttdeci">#define USART_ISR_NE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14258</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a817358d19d278261f2047a5ec8ec6b53"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a817358d19d278261f2047a5ec8ec6b53">HAL_I2C_MODE_SLAVE</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:168</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_gaef355af8eab251ae2a19ee164ad81c37"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#gaef355af8eab251ae2a19ee164ad81c37">HAL_I2C_StateTypeDef</a></div><div class="ttdeci">HAL_I2C_StateTypeDef</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:124</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a6d2e06a970e30aaf4f8a6091e443eecf"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a6d2e06a970e30aaf4f8a6091e443eecf">TIM_ClearInputConfigTypeDef::ClearInputFilter</a></div><div class="ttdeci">uint32_t ClearInputFilter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:239</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a3421cd62d9e34c4a5ff1706916c8ae7a"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a3421cd62d9e34c4a5ff1706916c8ae7a">__I2C_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_I2C_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:222</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm0.h:587</div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___configuration_html_gad40d00ff1c984ebd011ea9f6e7f93c44"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_RTC_SOURCE()</div><div class="ttdoc">Macro to get the RTC clock source.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1547</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13031</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11127</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_ae24170b7dfadbc4b81239b068b43a996"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#ae24170b7dfadbc4b81239b068b43a996">__I2C_HandleTypeDef::hdmarx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmarx</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:218</div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gac9fb963db446c16e46a18908f7fe1927"><div class="ttname"><a href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a></div><div class="ttdeci">#define RCC_FLAG_LSERDY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:670</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12825</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bdc2e80e4545996ecb5901915d13e28"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a></div><div class="ttdeci">#define USART_CR1_DEAT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14064</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27d44bc9617cc430de9413b385dfe0c3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a></div><div class="ttdeci">#define FLASH_CR_OPTWRE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8079</div></div>
<div class="ttc" id="a_bag_scale_2_drivers_2_c_m_s_i_s_2_include_2core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_bag_scale_2_drivers_2_c_m_s_i_s_2_include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12828</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga4d69943bc4716743c78e3194e259097e"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga4d69943bc4716743c78e3194e259097e">__HAL_TIM_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enables the specified TIM interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:855</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9317192d013659f6d1708faeeda26922"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922">TIM_CCMR3_OC5CE</a></div><div class="ttdeci">#define TIM_CCMR3_OC5CE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13430</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gad91bec43fbbaa25cec138ef8fcfbdad5"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gad91bec43fbbaa25cec138ef8fcfbdad5">IS_UART_ADVFEATURE_INIT</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_INIT(__INIT__)</div><div class="ttdoc">Ensure that UART advanced features initialization is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1199</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_ae6c9b55d49bc9627a2319ba680a924de"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#ae6c9b55d49bc9627a2319ba680a924de">FLASH_OBProgramInitTypeDef::USERConfig</a></div><div class="ttdeci">uint8_t USERConfig</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:183</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_gaef7e78706e597a6551d71f5f9ad60cc0"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_PCLK2</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:435</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a4c4203c5ed779ac86fb793bb9d628e55"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55">TIM_OC_InitTypeDef::OCFastMode</a></div><div class="ttdeci">uint32_t OCFastMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:108</div></div>
<div class="ttc" id="agroup___r_c_c_ex___m_c_ox___clock___config_html_ga7e5f7f1efc92794b6f0e96068240b45e"><div class="ttname"><a href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__)</div><div class="ttdoc">Macro to configure the MCO clock.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1503</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10660</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source___status_html_ga4f05019ec09da478d084f44dbaad7d6d"><div class="ttname"><a href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:457</div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga173edf47bec93cf269a0e8d0fec9997c"><div class="ttname"><a href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a></div><div class="ttdeci">#define RCC_FLAG_HSERDY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:653</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga6cf6a5b8881ff36ed4316a29bbfb5b79"><div class="ttname"><a href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:168</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa125f026b1ca2d76eab48b191baed265"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a></div><div class="ttdeci">#define USART_CR3_CTSE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14173</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_gafd2fb1991911b82d75556eafe228ef90"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#gafd2fb1991911b82d75556eafe228ef90">UART_ADVFEATURE_DMADISABLEONERROR_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_DMADISABLEONERROR_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:545</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaf084424fa1f69bea36a1c44899d83d17"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</a></div><div class="ttdeci">#define SCB_SHCSR_MEMFAULTENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:558</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aa2d3a6b0c4e10ac20882b4a37799ced1"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aa2d3a6b0c4e10ac20882b4a37799ced1">GPIO_InitTypeDef::Pull</a></div><div class="ttdeci">uint32_t Pull</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:71</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:710</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___codes_html_ga27e871d85f9311272098315bc3723075"><div class="ttname"><a href="group___f_l_a_s_h___error___codes.html#ga27e871d85f9311272098315bc3723075">HAL_FLASH_ERROR_WRP</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_WRP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:131</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html">TIM_ClearInputConfigTypeDef</a></div><div class="ttdoc">TIM Clear Input Configuration Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:229</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm0.h:511</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaab6d7b59cffaf070ac3db100c76f4654"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaab6d7b59cffaf070ac3db100c76f4654">IS_UART_WAKEUP_SELECTION</a></div><div class="ttdeci">#define IS_UART_WAKEUP_SELECTION(__WAKE__)</div><div class="ttdoc">Ensure that UART wake-up selection is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1294</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_af966b91050397114a10d74b489dc7ec3"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#af966b91050397114a10d74b489dc7ec3">UART_HandleTypeDef::pTxBuffPtr</a></div><div class="ttdeci">uint8_t * pTxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:241</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_gab00c7b70f0770a616be4b5df45a454c4"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_PCLK1</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:434</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode_html_ga1013838a64cec2f8c88f079c449d1982"><div class="ttname"><a href="group___g_p_i_o__mode.html#ga1013838a64cec2f8c88f079c449d1982">GPIO_MODE_OUTPUT_PP</a></div><div class="ttdeci">#define GPIO_MODE_OUTPUT_PP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:134</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt_html_ga68e49c4675761e2ec35153e747de7622"><div class="ttname"><a href="group___f_l_a_s_h___interrupt.html#ga68e49c4675761e2ec35153e747de7622">__HAL_FLASH_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)</div><div class="ttdoc">Clear the specified FLASH flag.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:309</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:495</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a3bf8bdf17b16b33647446be9acc35485"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a3bf8bdf17b16b33647446be9acc35485">__DMA_HandleTypeDef::XferAbortCallback</a></div><div class="ttdeci">void(* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:144</div></div>
<div class="ttc" id="agroup___u_a_r_t___request___parameters_html_gadd5f511803928fd042f7fc6ef99f9cfb"><div class="ttname"><a href="group___u_a_r_t___request___parameters.html#gadd5f511803928fd042f7fc6ef99f9cfb">UART_MUTE_MODE_REQUEST</a></div><div class="ttdeci">#define UART_MUTE_MODE_REQUEST</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:529</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8bcbbaf564cb68e3afed79c3cd34aa1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a></div><div class="ttdeci">#define I2C_CR2_NACK</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10290</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2000c42015289291da1c58fe27800d64"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a></div><div class="ttdeci">#define USART_CR3_DEP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14191</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc">HAL_TIM_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:265</div></div>
<div class="ttc" id="astruct_u_a_r_t___wake_up_type_def_html_ab7e089ac9d69e5ed7b5e8b8313a0b156"><div class="ttname"><a href="struct_u_a_r_t___wake_up_type_def.html#ab7e089ac9d69e5ed7b5e8b8313a0b156">UART_WakeUpTypeDef::WakeUpEvent</a></div><div class="ttdeci">uint32_t WakeUpEvent</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:146</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga052763d6c2daf0a422577a6c8a0be977"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a></div><div class="ttdeci">#define FLASH_OBR_RDPRT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8101</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaef5e44cbb084160a6004ca9951ec7318"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8003</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___configuration_html_ga36991d340af7ad14b79f204c748b0e3e"><div class="ttname"><a href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a></div><div class="ttdeci">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(_HSICALIBRATIONVALUE_)</div><div class="ttdoc">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1092</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode_html_ga282b9fd37c8ef31daba314ffae6bf023"><div class="ttname"><a href="group___g_p_i_o__mode.html#ga282b9fd37c8ef31daba314ffae6bf023">GPIO_MODE_AF_OD</a></div><div class="ttdeci">#define GPIO_MODE_AF_OD</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:137</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901">UART_CLOCKSOURCE_LSE</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:226</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga6a5e653e0e06a04151b74eb1a5f96eb6"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga6a5e653e0e06a04151b74eb1a5f96eb6">__HAL_TIM_DISABLE</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the TIM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:802</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10856</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___configuration_html_gaaf196a2df41b0bcbc32745c2b218e696"><div class="ttname"><a href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_ENABLE()</div><div class="ttdoc">Macro to enable the main PLL.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1408</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga31d67e905bc62e3142179dc4bbf8ba64"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga31d67e905bc62e3142179dc4bbf8ba64">__HAL_TIM_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disables the specified TIM interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:872</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___macros_html_ga2a086506eec826f49b200fba64beb9f1"><div class="ttname"><a href="group___g_p_i_o___exported___macros.html#ga2a086506eec826f49b200fba64beb9f1">__HAL_GPIO_EXTI_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__)</div><div class="ttdoc">Clear the EXTI's line pending bits.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:210</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a37bc0a680d53458bf4c42ebb277b0c2c"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a37bc0a680d53458bf4c42ebb277b0c2c">TIM_OnePulse_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:144</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7c5d6fcd84a4728cda578a0339b4cac2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a></div><div class="ttdeci">#define USART_CR3_RTSE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14170</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a16d0c02a8f35426360a64c0706656e35"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a16d0c02a8f35426360a64c0706656e35">TIM_Base_InitTypeDef::CounterMode</a></div><div class="ttdeci">uint32_t CounterMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:67</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a3792cb34cedb0e2ab204e41b53ef75ad"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a3792cb34cedb0e2ab204e41b53ef75ad">__DMA_HandleTypeDef::Init</a></div><div class="ttdeci">DMA_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:130</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5454de5709c0e68a0068f9f5d39e5674"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">I2C_CR2_ADD10</a></div><div class="ttdeci">#define I2C_CR2_ADD10</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10278</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa4938d438293f76ff6d9a262715c23eb"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa4938d438293f76ff6d9a262715c23eb">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:367</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ab1e4b0752d88c04081e3ff2fea6aa52e"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ab1e4b0752d88c04081e3ff2fea6aa52e">TIM_Encoder_InitTypeDef::EncoderMode</a></div><div class="ttdeci">uint32_t EncoderMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:182</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a4f1fbf6d60812c3194e9ee8a05f5cfa6"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a4f1fbf6d60812c3194e9ee8a05f5cfa6">TIM_OnePulse_InitTypeDef::Pulse</a></div><div class="ttdeci">uint32_t Pulse</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:130</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga374f851b5f1097a3ebd3f494ded6512a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:692</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13137</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:116</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a883e69dec14d8bde9914906be1b04ad7"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a883e69dec14d8bde9914906be1b04ad7">TIM_OnePulse_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:154</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a0145b5d0e074fa8e2e185ecf2c4a15ca"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a0145b5d0e074fa8e2e185ecf2c4a15ca">DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:66</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:689</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_gafbdf01a7dc3183de7af56456cab93551"><div class="ttname"><a href="group___i2_c___exported___macros.html#gafbdf01a7dc3183de7af56456cab93551">__HAL_I2C_GET_FLAG</a></div><div class="ttdeci">#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Check whether the specified I2C flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:473</div></div>
<div class="ttc" id="agroup___u_a_r_t___error_html_gaf23cb510d4dc2c8e05a45abfbf5f3457"><div class="ttname"><a href="group___u_a_r_t___error.html#gaf23cb510d4dc2c8e05a45abfbf5f3457">HAL_UART_ERROR_FE</a></div><div class="ttdeci">#define HAL_UART_ERROR_FE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:287</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_af110cc02c840207930e3c0e5de5d7dc4"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#af110cc02c840207930e3c0e5de5d7dc4">DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:87</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a08e8f098cb51159344135bab57d82d85"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a08e8f098cb51159344135bab57d82d85">TIM_HallSensor_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim_ex.h:67</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___config_html_ga6b364ac3500e60b6bff695ee518c87d6"><div class="ttname"><a href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a></div><div class="ttdeci">#define RCC_LSI_ON</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:412</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_aa329d2b83700bfe0de99708eb3f7a465"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#aa329d2b83700bfe0de99708eb3f7a465">UART_AdvFeatureInitTypeDef::AutoBaudRateEnable</a></div><div class="ttdeci">uint32_t AutoBaudRateEnable</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:130</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a1b8a62241b4c22d97af542186cef0c39"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a1b8a62241b4c22d97af542186cef0c39">__I2C_HandleTypeDef::XferSize</a></div><div class="ttdeci">uint16_t XferSize</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:205</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:272</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___configuration_html_ga718a6afcb1492cc2796be78445a7d5ab"><div class="ttname"><a href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_DISABLE()</div><div class="ttdoc">Macro to disable the main PLL.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1413</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_ab8ce937b317c505d83b31c94d5af6db8"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#ab8ce937b317c505d83b31c94d5af6db8">UART_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:268</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:496</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a1662b82dc43d9137c3a4485794c94388"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a1662b82dc43d9137c3a4485794c94388">UART_InitTypeDef::OneBitSampling</a></div><div class="ttdeci">uint32_t OneBitSampling</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:97</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9380684d6fc14b681adf7eb97964c0bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf">FLASH_OBR_DATA0</a></div><div class="ttdeci">#define FLASH_OBR_DATA0</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8128</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12785</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa17130690a1ca95b972429eb64d4254e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a></div><div class="ttdeci">#define USART_CR1_TCIE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14026</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a2d349ca17282be59dd09dc9b10948d24"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a2d349ca17282be59dd09dc9b10948d24">TIM_HallSensor_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim_ex.h:73</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___configuration_html_gaab944f562b53fc74bcc0e4958388fd42"><div class="ttname"><a href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_HSI_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Internal High Speed oscillator (HSI).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1082</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_gaf55d844a35379c204c90be5d1e8e50ba"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#gaf55d844a35379c204c90be5d1e8e50ba">HAL_UART_StateTypeDef</a></div><div class="ttdeci">HAL_UART_StateTypeDef</div><div class="ttdoc">HAL UART State structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:196</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html">TIM_OC_InitTypeDef</a></div><div class="ttdoc">TIM Output Compare Configuration Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:93</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27405d413b6d355ccdb076d52fef6875"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a></div><div class="ttdeci">#define USART_CR1_PEIE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14032</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga3bc97b70293f9a7bf8cc21a74094afad"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga3bc97b70293f9a7bf8cc21a74094afad">UART_CLEAR_OREF</a></div><div class="ttdeci">#define UART_CLEAR_OREF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:511</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode_html_ga526c72c5264316fc05c775b6cad4aa6a"><div class="ttname"><a href="group___g_p_i_o__mode.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a></div><div class="ttdeci">#define GPIO_MODE_AF_PP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:136</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a2607ba046f7a3af46e7209b8f1e9e20d"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a2607ba046f7a3af46e7209b8f1e9e20d">FLASH_OBProgramInitTypeDef::WRPState</a></div><div class="ttdeci">uint32_t WRPState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:174</div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___source_html_ga070b819c6eca00d4b89cbf35216c3a92"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">RCC_RTCCLKSOURCE_HSE_DIV32</a></div><div class="ttdeci">#define RCC_RTCCLKSOURCE_HSE_DIV32</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:499</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13047</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_af9e7bc89cab81c1705d94c74c7a81088"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:290</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___config_html_ga1b34d37d3b51afec0758b3ddc7a7e665"><div class="ttname"><a href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a></div><div class="ttdeci">#define RCC_HSI_OFF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:399</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10862</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt__definition_html_ga4e2c23ab8c1b9a5ee49bf6d695d9ae8c"><div class="ttname"><a href="group___f_l_a_s_h___interrupt__definition.html#ga4e2c23ab8c1b9a5ee49bf6d695d9ae8c">FLASH_IT_ERR</a></div><div class="ttdeci">#define FLASH_IT_ERR</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:175</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_adcf7277f9e9cd6813b793d44ab975806"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#adcf7277f9e9cd6813b793d44ab975806">__DMA_HandleTypeDef::XferCpltCallback</a></div><div class="ttdeci">void(* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:138</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:725</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1568</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7e05d6eec98ed8cdaba00ca3d167ff72"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:293</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a3028787ad41698072cbf70ddf1b6c984"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984">TIM_OnePulse_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:133</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf5b9bb2c6faec85580a3113de9af2fd0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf5b9bb2c6faec85580a3113de9af2fd0">GPIO_TypeDef::AFR</a></div><div class="ttdeci">__IO uint32_t AFR[2]</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:501</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___handle__index_html_ga15f38cee11f8b2b5a85cbf4552ba140d"><div class="ttname"><a href="group___t_i_m___d_m_a___handle__index.html#ga15f38cee11f8b2b5a85cbf4552ba140d">TIM_DMA_ID_UPDATE</a></div><div class="ttdeci">#define TIM_DMA_ID_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:745</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga81c8976af86349bd693fc28bda3f0a01"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81c8976af86349bd693fc28bda3f0a01">RCC_CFGR2_ADCPRE34</a></div><div class="ttdeci">#define RCC_CFGR2_ADCPRE34</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11274</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13329</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:722</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafd77e7bf91765d891ce63e2f0084b019"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</a></div><div class="ttdeci">#define FLASH_KEY1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8028</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a85fecac9f89ae9916dbfde4689a3bc9b"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a85fecac9f89ae9916dbfde4689a3bc9b">UART_AdvFeatureInitTypeDef::RxPinLevelInvert</a></div><div class="ttdeci">uint32_t RxPinLevelInvert</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:114</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga92977d9daf0c39d875df200ae0ae6acd"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga92977d9daf0c39d875df200ae0ae6acd">IS_UART_HARDWARE_FLOW_CONTROL</a></div><div class="ttdeci">#define IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__)</div><div class="ttdoc">Ensure that UART hardware flow control is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1083</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11114</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaee83d0f557e158da52f4a205db6b60a7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</a></div><div class="ttdeci">#define FLASH_KEY2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8031</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11117</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5c65ab845794ef48f09faa2ee44f718"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a></div><div class="ttdeci">#define PWR_CR_DBP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10561</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga8ce1c9c2742eaaa0e97ddbb3a06154cc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga8ce1c9c2742eaaa0e97ddbb3a06154cc">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:369</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c885772c50b24cbef001463b4d6d618"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618">TIM_CR2_OIS5</a></div><div class="ttdeci">#define TIM_CR2_OIS5</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12838</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a57be6d41d77a968f1daeac7b65b1ab4c"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a57be6d41d77a968f1daeac7b65b1ab4c">TIM_SlaveConfigTypeDef::TriggerPrescaler</a></div><div class="ttdeci">uint32_t TriggerPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:253</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7048</div></div>
<div class="ttc" id="agroup___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s_html_gaed41cd9ed039e3a075d0f4c433bea021"><div class="ttname"><a href="group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#gaed41cd9ed039e3a075d0f4c433bea021">UART_CR1_DEDT_ADDRESS_LSB_POS</a></div><div class="ttdeci">#define UART_CR1_DEDT_ADDRESS_LSB_POS</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:680</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13035</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gaa76f42833a89110293f687b034164916"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gaa76f42833a89110293f687b034164916">HAL_PWR_EnableWakeUpPin</a></div><div class="ttdeci">void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)</div><div class="ttdoc">Enables the WakeUp PINx functionality.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:259</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___config_html_gae47a612f8e15c32917ee2181362d88f3"><div class="ttname"><a href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a></div><div class="ttdeci">#define RCC_PLL_NONE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:421</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:651</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_gaa29be28740b3d480e83efbc2e695c1b8"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__)</div><div class="ttdoc">Macro to configure the system clock source.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1440</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a3182d0787600d70cb3c2a9d68a86e645"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a3182d0787600d70cb3c2a9d68a86e645">UART_AdvFeatureInitTypeDef::AdvFeatureInit</a></div><div class="ttdeci">uint32_t AdvFeatureInit</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:107</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a96ba2c1a4eee1bbbe791b29e81c4c013"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a96ba2c1a4eee1bbbe791b29e81c4c013">__I2C_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:220</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13217</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a2792de155698128ade1e505618c1bc43"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a2792de155698128ade1e505618c1bc43">TIM_SlaveConfigTypeDef::SlaveMode</a></div><div class="ttdeci">uint32_t SlaveMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:247</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0dde7b64230bd50b6d2c5d4e7b0caf06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0dde7b64230bd50b6d2c5d4e7b0caf06">RCC_CFGR2_ADCPRE12</a></div><div class="ttdeci">#define RCC_CFGR2_ADCPRE12</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11250</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source___status_html_ga3847769265bf19becf7b976a7e908a64"><div class="ttname"><a href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_STATUS_HSE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:456</div></div>
<div class="ttc" id="agroup___s_t_m32_f3xx___system___exported__types_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f3xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> system_stm32f3xx.c:144</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___private___macros_html_gad9330184a8bd9399a36bcc93215a50d1"><div class="ttname"><a href="group___u_a_r_t_ex___private___macros.html#gad9330184a8bd9399a36bcc93215a50d1">UART_MASK_COMPUTATION</a></div><div class="ttdeci">#define UART_MASK_COMPUTATION(__HANDLE__)</div><div class="ttdoc">Compute the UART mask to apply to retrieve the received data according to the word length and to the ...</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart_ex.h:408</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7a9886b5f9e0edaf5ced3d1870b33ad7"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7a9886b5f9e0edaf5ced3d1870b33ad7">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:370</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:662</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___types_html_ga5b3ef0486b179415581eb342e0ea6b43"><div class="ttname"><a href="group___g_p_i_o___exported___types.html#ga5b3ef0486b179415581eb342e0ea6b43">GPIO_PinState</a></div><div class="ttdeci">GPIO_PinState</div><div class="ttdoc">GPIO Bit SET and Bit RESET enumeration.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:84</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5bb515d3814d448f84e2c98bf44f3993"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a></div><div class="ttdeci">#define USART_CR3_DMAT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14167</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_ac46ddd083fcc3901fa63c96387243c25"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#ac46ddd083fcc3901fa63c96387243c25">__I2C_HandleTypeDef::AddrEventCount</a></div><div class="ttdeci">__IO uint32_t AddrEventCount</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:228</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0edb08af3da878d46153477508fbbbf8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8">TIM_CCMR3_OC6FE</a></div><div class="ttdeci">#define TIM_CCMR3_OC6FE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13434</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e5b4a08e3655bed8ec3022947cfc542"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a></div><div class="ttdeci">#define USART_ISR_ORE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14261</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source_html_ga9116d0627e1e7f33c48e1357b9a35a1c"><div class="ttname"><a href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:445</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga492495253fe3f05ea83dd3c3dbb5dddf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a></div><div class="ttdeci">#define DMA_CCR_MSIZE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7064</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:679</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a6cf3c87b8403b43ebbfca7e223533ce9"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a6cf3c87b8403b43ebbfca7e223533ce9">TIM_HandleTypeDef::Instance</a></div><div class="ttdeci">TIM_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:289</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a></div><div class="ttdeci">#define RCC_PLLSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:357</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7051</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___configuration_html_ga3ea1390f8124e2b3b8d53e95541d6e53"><div class="ttname"><a href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_PLL_OSCSOURCE()</div><div class="ttdoc">Get oscillator clock selected as PLL input clock.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1422</div></div>
<div class="ttc" id="agroup___s_t_m32_f3xx___system___exported__types_html_ga6e1d9cd666f0eacbfde31e9932a93466"><div class="ttname"><a href="group___s_t_m32_f3xx___system___exported__types.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a></div><div class="ttdeci">const uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> system_stm32f3xx.c:146</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:682</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13202</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d8588feb26d8b36054a060d6b691823"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a></div><div class="ttdeci">#define USART_CR2_ADDM7</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14086</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga49eb5ea4996a957afeb8be2793ba3fe9"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga49eb5ea4996a957afeb8be2793ba3fe9">__HAL_UART_ENABLE</a></div><div class="ttdeci">#define __HAL_UART_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable UART.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:937</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga29eb47db03d5ad7e9b399f8895f1768c"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:547</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___codes_html_ga516a75e6f98eed9daefa0b442a74c04b"><div class="ttname"><a href="group___f_l_a_s_h___error___codes.html#ga516a75e6f98eed9daefa0b442a74c04b">HAL_FLASH_ERROR_PROG</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_PROG</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:130</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13211</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13352</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad243ba45c86b31cb271ccfc09c920628"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad243ba45c86b31cb271ccfc09c920628">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:556</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:728</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13161</div></div>
<div class="ttc" id="agroup___u_a_r_t___request___parameters_html_ga52ced88a9f4ce90f3725901cf91f38b3"><div class="ttname"><a href="group___u_a_r_t___request___parameters.html#ga52ced88a9f4ce90f3725901cf91f38b3">UART_SENDBREAK_REQUEST</a></div><div class="ttdeci">#define UART_SENDBREAK_REQUEST</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:528</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___config_html_gaf86dbee130304ba5760818f56d34ec91"><div class="ttname"><a href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a></div><div class="ttdeci">#define RCC_PLL_ON</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:423</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1da363db8ccde4108cf707cf86170650"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">I2C_CR1_TXDMAEN</a></div><div class="ttdeci">#define I2C_CR1_TXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10237</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe4dd28134f93f52b1d4ec5b36a99864"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a></div><div class="ttdeci">#define FLASH_CR_STRT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8073</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga80cc5355d63f2bcf28a31921e2a165e7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7">TIM_CCER_CC6P</a></div><div class="ttdeci">#define TIM_CCER_CC6P</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13238</div></div>
<div class="ttc" id="agroup___u_a_r_t___error_html_gad447a37701acd199dcb653ce32917970"><div class="ttname"><a href="group___u_a_r_t___error.html#gad447a37701acd199dcb653ce32917970">HAL_UART_ERROR_PE</a></div><div class="ttdeci">#define HAL_UART_ERROR_PE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:285</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a98e2ea90caba72ac0cd5b1815a5ccb81"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a98e2ea90caba72ac0cd5b1815a5ccb81">UART_HandleTypeDef::TxXferSize</a></div><div class="ttdeci">uint16_t TxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:243</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga47a0f52794068d076c9147aa3cb8d8a6"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1508</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga261fe8a2afe84ec048113654266c5bf6"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga261fe8a2afe84ec048113654266c5bf6">__HAL_UART_GET_FLAG</a></div><div class="ttdeci">#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Check whether the specified UART flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:805</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13214</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacd6f21e08912b484c030ca8b18e11cd6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacd6f21e08912b484c030ca8b18e11cd6">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:499</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:491</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae0da3085d59cf73089bfb1a2b9d9367d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d">FLASH_OPTKEY2</a></div><div class="ttdeci">#define FLASH_OPTKEY2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8039</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga2040edf7a1daa2e9f352364e285ef5c3"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2040edf7a1daa2e9f352364e285ef5c3">UART_CLEAR_FEF</a></div><div class="ttdeci">#define UART_CLEAR_FEF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:509</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a776d2f14021a82e022468fd46594b8a0"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a776d2f14021a82e022468fd46594b8a0">TIM_ClearInputConfigTypeDef::ClearInputSource</a></div><div class="ttdeci">uint32_t ClearInputSource</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:233</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12834</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga7e060b24713e3fb49f4f0f4fa71dd85f"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga7e060b24713e3fb49f4f0f4fa71dd85f">IS_UART_DEASSERTIONTIME</a></div><div class="ttdeci">#define IS_UART_DEASSERTIONTIME(__TIME__)</div><div class="ttdoc">Check UART deassertion time.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1057</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13190</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4ae32b0c22f90fa8295d2ed96c2fd54d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a></div><div class="ttdeci">#define USART_CR1_MME</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14047</div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___selection_html_ga9e0191bbf1a82dd9150b9283c39276e7"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga9e0191bbf1a82dd9150b9283c39276e7">TIM_ICSELECTION_TRC</a></div><div class="ttdeci">#define TIM_ICSELECTION_TRC</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:434</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:723</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baadc97ca42e9b05a08cb98e6721e27e80c">HAL_UART_STATE_BUSY_TX</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:204</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7b0a61926b32b1bbe136944c4133d2be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a></div><div class="ttdeci">#define USART_CR2_ABRMODE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14133</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd65f9fd10ee8e99db1118828deb0441"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a></div><div class="ttdeci">#define USART_CR3_DEM</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14188</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a5c39c41a5ee892c1bce69a579cc017ca"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a5c39c41a5ee892c1bce69a579cc017ca">I2C_InitTypeDef::AddressingMode</a></div><div class="ttdeci">uint32_t AddressingMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:73</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_af127f01162853e39ae616b43cc52b674"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674">TIM_OnePulse_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:127</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___config_html_gaa1710927d79a2032f87f039c4a27356a"><div class="ttname"><a href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a></div><div class="ttdeci">#define RCC_LSI_OFF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:411</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html_a680a9b907eb67c762b16ef7051cd8942"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html#a680a9b907eb67c762b16ef7051cd8942">FLASH_ProcessTypeDef::Address</a></div><div class="ttdeci">__IO uint32_t Address</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:106</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_a452a4a459b6f7b7c478db032de9b0d72"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#a452a4a459b6f7b7c478db032de9b0d72">TIM_IC_InitTypeDef::ICPrescaler</a></div><div class="ttdeci">uint32_t ICPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:170</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gad3bc368f954ad7744deda3315da2fff7"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gad3bc368f954ad7744deda3315da2fff7">FLASH_FLAG_BSY</a></div><div class="ttdeci">#define FLASH_FLAG_BSY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:163</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10730</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga33d63c7953788124179cd18a8890a91a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a></div><div class="ttdeci">#define USART_CR3_OVRDIS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14182</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gad1cc236ad6ba5cafe66aecb0dbedc65a"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gad1cc236ad6ba5cafe66aecb0dbedc65a">HAL_I2C_ERROR_AF</a></div><div class="ttdeci">#define HAL_I2C_ERROR_AF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:184</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a49dbc65edc5316822fcabd61cc8409de"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a49dbc65edc5316822fcabd61cc8409de">TIM_ClearInputConfigTypeDef::ClearInputPolarity</a></div><div class="ttdeci">uint32_t ClearInputPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:235</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13349</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:98</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_ac6c54e891cbe5afec92676219978209e"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#ac6c54e891cbe5afec92676219978209e">TIM_HallSensor_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim_ex.h:70</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:96</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_aa949328175500fd1d112f64a4db5ae79"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#aa949328175500fd1d112f64a4db5ae79">TIM_Base_InitTypeDef::RepetitionCounter</a></div><div class="ttdeci">uint32_t RepetitionCounter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:77</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a85fbdebacff594ff1ad0d16eddfdc179"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a85fbdebacff594ff1ad0d16eddfdc179">TIM_Encoder_InitTypeDef::IC1Selection</a></div><div class="ttdeci">uint32_t IC1Selection</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:188</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1">HAL_I2C_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:127</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a9e1687f431eaba605b2ae49c1e3ff641"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a9e1687f431eaba605b2ae49c1e3ff641">__I2C_HandleTypeDef::Mode</a></div><div class="ttdeci">__IO HAL_I2C_ModeTypeDef Mode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:224</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0f73f2b049d95841c54313f0cc949afe"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0f73f2b049d95841c54313f0cc949afe">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:552</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:674</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a49b187ba5ab8ba4354e02837e8b99414"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a49b187ba5ab8ba4354e02837e8b99414">DMA_InitTypeDef::MemInc</a></div><div class="ttdeci">uint32_t MemInc</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:73</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaa4cf2a15ad7ae46e2905debeef35a908"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaa4cf2a15ad7ae46e2905debeef35a908">IS_UART_ADDRESSLENGTH_DETECT</a></div><div class="ttdeci">#define IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__)</div><div class="ttdoc">Ensure that Address Length detection parameter is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1125</div></div>
<div class="ttc" id="astruct_u_a_r_t___wake_up_type_def_html"><div class="ttname"><a href="struct_u_a_r_t___wake_up_type_def.html">UART_WakeUpTypeDef</a></div><div class="ttdoc">UART wake up from stop mode parameters.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:144</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a39b62cae65fe7a251000354e5bba8cb6"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:304</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_gad957348fe227e5cb75b70be026c5ae81"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#gad957348fe227e5cb75b70be026c5ae81">UART_ClockSourceTypeDef</a></div><div class="ttdeci">UART_ClockSourceTypeDef</div><div class="ttdoc">UART clock sources definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:220</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_gaf28c11b36035ef1e27883ff7ee2c46b0"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a></div><div class="ttdeci">#define __HAL_RCC_CLEAR_RESET_FLAGS()</div><div class="ttdoc">Set RMVF bit to clear the reset flags. The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST,...</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1629</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga911654f44cd040f41871ec5af5ec1343"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga911654f44cd040f41871ec5af5ec1343">UART_ADVFEATURE_MSBFIRST_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_MSBFIRST_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:547</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_gabcbb7b844f2ffd63c4e530c117882062"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#gabcbb7b844f2ffd63c4e530c117882062">HAL_I2C_ModeTypeDef</a></div><div class="ttdeci">HAL_I2C_ModeTypeDef</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:164</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a85cf419fd97f82464a6e7396ac0ac1c4"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a85cf419fd97f82464a6e7396ac0ac1c4">I2C_InitTypeDef::Timing</a></div><div class="ttdeci">uint32_t Timing</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:66</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_ac45e46ea63b8e26bdc9b847538acdc67"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#ac45e46ea63b8e26bdc9b847538acdc67">__I2C_HandleTypeDef::Instance</a></div><div class="ttdeci">I2C_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:199</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_ae8432aa11b5495b252ac7ae299eabb32"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#ae8432aa11b5495b252ac7ae299eabb32">TIM_IC_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:173</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1630c4f338daf2741daa1273f657164f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f">FLASH_OPTKEY1</a></div><div class="ttdeci">#define FLASH_OPTKEY1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8038</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13060</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___configuration_html_ga560de8b8991db4a296de878a7a8aa58b"><div class="ttname"><a href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_LSI_ENABLE()</div><div class="ttdoc">Macro to enable the Internal Low Speed oscillator (LSI).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1108</div></div>
<div class="ttc" id="a_bag_scale_2_inc_2stm32f3xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="_bag_scale_2_inc_2stm32f3xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module's header file.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_conf.h:346</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12819</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_af76de5ee86798f0c3a4c83c84dfa58be"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:313</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13317</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_gad5a4923f3e771d276c6a5332e3945e2a"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#gad5a4923f3e771d276c6a5332e3945e2a">UART_ADVFEATURE_RXINVERT_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_RXINVERT_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:541</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baad1eddce038ba828e8b4061a33a2d8801">HAL_UART_STATE_BUSY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:202</div></div>
<div class="ttc" id="agroup___r_c_c___u_s_a_r_tx___clock___config_html_gad24b5e0af45000967f8fc72f2d1ee8b4"><div class="ttname"><a href="group___r_c_c___u_s_a_r_tx___clock___config.html#gad24b5e0af45000967f8fc72f2d1ee8b4">__HAL_RCC_USART1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USART1_CONFIG(__USART1CLKSOURCE__)</div><div class="ttdoc">Macro to configure the USART1 clock (USART1CLK).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1275</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad">HAL_TIM_ACTIVE_CHANNEL_1</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:277</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gad23bf2b78a9a4524157c9de0d30b7448"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a></div><div class="ttdeci">#define __WFI</div><div class="ttdoc">Wait For Interrupt.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:320</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga69d63e147faeca8909e9679f684c0325"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga69d63e147faeca8909e9679f684c0325">__HAL_TIM_MOE_DISABLE</a></div><div class="ttdeci">#define __HAL_TIM_MOE_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the TIM main Output.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:820</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga985edf03adbe9e706c4d8cf3b311c5e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a></div><div class="ttdeci">#define TIM_SMCR_OCCS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12862</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga664eda42b83c919b153b07b23348be67"><div class="ttname"><a href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a></div><div class="ttdeci">#define UID_BASE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:877</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12854</div></div>
<div class="ttc" id="agroup___r_c_c___i2_cx___clock___config_html_gaa6b4549872ed37d14913c6e0bd91a671"><div class="ttname"><a href="group___r_c_c___i2_cx___clock___config.html#gaa6b4549872ed37d14913c6e0bd91a671">__HAL_RCC_I2C1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C1_CONFIG(__I2C1CLKSOURCE__)</div><div class="ttdoc">Macro to configure the I2C1 clock (I2C1CLK).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1385</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:120</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_ae4c0cb6f58da0ec7b99f1c6411d2fee1"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#ae4c0cb6f58da0ec7b99f1c6411d2fee1">TIM_ClockConfigTypeDef::ClockPrescaler</a></div><div class="ttdeci">uint32_t ClockPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:220</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb">UART_CLOCKSOURCE_PCLK1</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:222</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_ab2ee6ea5a5d4ca5ee6b759be197bcfcb"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#ab2ee6ea5a5d4ca5ee6b759be197bcfcb">UART_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:87</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13155</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a8d824b9bff520523fccfbe57b07516"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a></div><div class="ttdeci">#define DMA_CCR_PSIZE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7058</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga30576220ca1968e61666d92092e8911e"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga30576220ca1968e61666d92092e8911e">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:376</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_gaa81e0f2503bd2a699e7e478507946bb2"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#gaa81e0f2503bd2a699e7e478507946bb2">__HAL_UART_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_UART_CLEAR_IT(__HANDLE__, __IT_CLEAR__)</div><div class="ttdoc">Clear the specified UART ISR flag, in setting the proper ICR register flag.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:906</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_ae460c2e4d7ddc67bca9f5756f45b1d83"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#ae460c2e4d7ddc67bca9f5756f45b1d83">UART_InitTypeDef::BaudRate</a></div><div class="ttdeci">uint32_t BaudRate</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:65</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___codes_html_gae7fb9ee7198d393aba27ade3a9f50a70"><div class="ttname"><a href="group___f_l_a_s_h___error___codes.html#gae7fb9ee7198d393aba27ade3a9f50a70">HAL_FLASH_ERROR_NONE</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:129</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga9c2aef8048dd09ea5e72d69c63026f02"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga9c2aef8048dd09ea5e72d69c63026f02">UART_CLEAR_PEF</a></div><div class="ttdeci">#define UART_CLEAR_PEF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:508</div></div>
<div class="ttc" id="agroup___u_a_r_t___error_html_gac1d608ae3499a449cd6cd102e7f86605"><div class="ttname"><a href="group___u_a_r_t___error.html#gac1d608ae3499a449cd6cd102e7f86605">HAL_UART_ERROR_DMA</a></div><div class="ttdeci">#define HAL_UART_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:289</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_ab122383ebc0926c49a814546471da9b3"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#ab122383ebc0926c49a814546471da9b3">TIM_IC_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:164</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_ga7e721f5bf3fe925f78dae0356165332e"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_SYSCLK</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:432</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_gadd25c6821539030ba6711e7c0d586c3e"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#gadd25c6821539030ba6711e7c0d586c3e">FLASH_TYPEPROGRAM_WORD</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_WORD</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:141</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31c66373bfbae7724c836ac63b8411dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a></div><div class="ttdeci">#define USART_CR3_IREN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14149</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___prefetch_html_gad36059641057f824516303ea92734e6f"><div class="ttname"><a href="group___f_l_a_s_h___prefetch.html#gad36059641057f824516303ea92734e6f">__HAL_FLASH_PREFETCH_BUFFER_ENABLE</a></div><div class="ttdeci">#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()</div><div class="ttdoc">Enable the FLASH prefetch buffer.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:251</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a17ce92b135a4b5c045a5387c91677803"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a17ce92b135a4b5c045a5387c91677803">I2C_InitTypeDef::GeneralCallMode</a></div><div class="ttdeci">uint32_t GeneralCallMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:85</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:681</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13128</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13088</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_gadfbfe4df408d1d09ff2adc1ddad3de09"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gadfbfe4df408d1d09ff2adc1ddad3de09">UART_CLEAR_TCF</a></div><div class="ttdeci">#define UART_CLEAR_TCF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:513</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13149</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a30a52049bb70f995cba8bced4f00d4d9"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a30a52049bb70f995cba8bced4f00d4d9">UART_HandleTypeDef::hdmatx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmatx</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:255</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga56b48c24063e0f04b09f592c3ce7d2ac"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga56b48c24063e0f04b09f592c3ce7d2ac">UART_ADVFEATURE_SWAP_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_SWAP_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:543</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a67a2a8b907bc9b5c0af87f9de2bffc29"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a67a2a8b907bc9b5c0af87f9de2bffc29">__DMA_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:146</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad831dfc169fcf14b7284984dbecf322d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a></div><div class="ttdeci">#define USART_CR1_WAKE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14041</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga37007be453dd8a637be2d793d3b5f2a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a></div><div class="ttdeci">#define I2C_CR2_STOP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10287</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13305</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12845</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ee77fac25142271ad56d49685e518b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a></div><div class="ttdeci">#define USART_CR2_ADD</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14141</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gac981ea636c2f215e4473901e0912f55a"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a></div><div class="ttdeci">#define RCC_LSE_ON</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:389</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_gac9d8b249b06b2d30f987acc9ceebd1d9"><div class="ttname"><a href="group___i2_c___exported___macros.html#gac9d8b249b06b2d30f987acc9ceebd1d9">__HAL_I2C_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enable the specified I2C interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:416</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a22339320a4819aa16769fed97639b026"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a22339320a4819aa16769fed97639b026">UART_HandleTypeDef::TxXferCount</a></div><div class="ttdeci">__IO uint16_t TxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:245</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b33b8e33fa18fd49d6d1d8a69777289"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a></div><div class="ttdeci">#define I2C_CR1_ANFOFF</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10231</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_acf20ded14a90f4f8053abb7ad61c62b0"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#acf20ded14a90f4f8053abb7ad61c62b0">UART_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:259</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gada0d5d407a22264de847bc1b40a17aeb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a></div><div class="ttdeci">#define USART_CR1_RE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14014</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2efaf0e7c00e772ba4662978f4793666"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666">TIM_CCMR3_OC5PE</a></div><div class="ttdeci">#define TIM_CCMR3_OC5PE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13418</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa513c61dd111de0945d8dd0778e70ad5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">USART_ISR_REACK</a></div><div class="ttdeci">#define USART_ISR_REACK</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14315</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gae2ef62dee0a5ca01e6226746039b6f20"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gae2ef62dee0a5ca01e6226746039b6f20">FLASH_FLAG_PGERR</a></div><div class="ttdeci">#define FLASH_FLAG_PGERR</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:164</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:126</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a2c6f6d1fef0847f9da51153b5c295249"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a2c6f6d1fef0847f9da51153b5c295249">HAL_I2C_STATE_ABORT</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:136</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13022</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13074</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab2d95af966e08146e1172c4b828bda38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a></div><div class="ttdeci">#define USART_CR1_DEDT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14056</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff">HAL_I2C_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76d102b464f15cbe18b0d83b61150293"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">USART_CR3_WUS</a></div><div class="ttdeci">#define USART_CR3_WUS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14200</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_a5d08471046a663db76d2252848a7d66c"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#a5d08471046a663db76d2252848a7d66c">FLASH_EraseInitTypeDef::TypeErase</a></div><div class="ttdeci">uint32_t TypeErase</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:155</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a82efdad1e2ed9edbd4c895987ebfe0f7"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a82efdad1e2ed9edbd4c895987ebfe0f7">TIM_SlaveConfigTypeDef::InputTrigger</a></div><div class="ttdeci">uint32_t InputTrigger</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:249</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga053355b64de3105a19f3e5560f3557e4"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga053355b64de3105a19f3e5560f3557e4">UART_ADVFEATURE_RXOVERRUNDISABLE_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:544</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_gabb91ccd46cd7204c87170a1ea5b38135"><div class="ttname"><a href="group___t_i_m___exported___macros.html#gabb91ccd46cd7204c87170a1ea5b38135">__HAL_TIM_ENABLE_DMA</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)</div><div class="ttdoc">Enables the specified DMA request.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:888</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a028d3e824c01ccc6c9a23bb5802e3313"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a028d3e824c01ccc6c9a23bb5802e3313">__I2C_HandleTypeDef::PreviousState</a></div><div class="ttdeci">__IO uint32_t PreviousState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:212</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad845355ade49d56cf70ad0ff09595a23"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a></div><div class="ttdeci">#define FLASH_CR_PER</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8061</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a1bc32023897ca98005319c4de7b84a1f"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a1bc32023897ca98005319c4de7b84a1f">UART_AdvFeatureInitTypeDef::Swap</a></div><div class="ttdeci">uint32_t Swap</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:121</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___config_html_ga3a8d5c8bcb101c6ca1a574729acfa903"><div class="ttname"><a href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a></div><div class="ttdeci">#define RCC_PLL_OFF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:422</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a934368a16b57cfd01691512f553471c4"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a934368a16b57cfd01691512f553471c4">UART_HandleTypeDef::RxState</a></div><div class="ttdeci">__IO HAL_UART_StateTypeDef RxState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:265</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:638</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_aef11bcea1dbf3e3ddf2a4bbc2846bb1e"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e">TIM_OnePulse_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:140</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga644babf93470a6eee6bce8906c4da5c5"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga644babf93470a6eee6bce8906c4da5c5">__HAL_TIM_GET_IT_SOURCE</a></div><div class="ttdeci">#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Checks whether the specified TIM interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:954</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:269</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1585552c59923cb1e1979cdfdc77b991"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a></div><div class="ttdeci">#define FLASH_OBR_USER</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8107</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a21ceb024102adc3c4dc7eb270cf02ebd"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:331</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a3f592bd942f973242aac6b7df79f3f1e"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a3f592bd942f973242aac6b7df79f3f1e">HAL_I2C_MODE_MEM</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:169</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga43d30d8efd8e4606663c7cb8d2565e12"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga43d30d8efd8e4606663c7cb8d2565e12">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:555</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaf095ad39d3035f722c6976921a84dbea"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaf095ad39d3035f722c6976921a84dbea">IS_UART_ADVFEATURE_SWAP</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_SWAP(__SWAP__)</div><div class="ttdoc">Ensure that UART frame RX/TX pins swap setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1238</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10865</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaaf1e1eb07347f77426b72990438c934"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934">TIM_CR2_OIS6</a></div><div class="ttdeci">#define TIM_CR2_OIS6</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12841</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga10db84e7f05df3b4c73689e16ed21448"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga10db84e7f05df3b4c73689e16ed21448">FLASH_OBR_RDPRT_2</a></div><div class="ttdeci">#define FLASH_OBR_RDPRT_2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8103</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13103</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a22782fdbe156661bc9710efd02228746"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a22782fdbe156661bc9710efd02228746">UART_HandleTypeDef::RxXferSize</a></div><div class="ttdeci">uint16_t RxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:249</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12771</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html_afa5ed8957c6ebd485308c38b155fcb39"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html#afa5ed8957c6ebd485308c38b155fcb39">FLASH_ProcessTypeDef::DataRemaining</a></div><div class="ttdeci">__IO uint32_t DataRemaining</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1bf035f3a6674183945975fdda9e5d3a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">USART_CR1_UESM</a></div><div class="ttdeci">#define USART_CR1_UESM</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14011</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga2fe74db6b8cb4badd04ed48e0f5ac7b4"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga2fe74db6b8cb4badd04ed48e0f5ac7b4">__HAL_TIM_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clears the specified TIM interrupt flag.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:946</div></div>
<div class="ttc" id="agroup___s_t_m32_f3xx___system___exported__types_html_ga5b4f8b768465842cf854a8f993b375e9"><div class="ttname"><a href="group___s_t_m32_f3xx___system___exported__types.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a></div><div class="ttdeci">const uint8_t APBPrescTable[8]</div><div class="ttdef"><b>Definition:</b> system_stm32f3xx.c:147</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:677</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a165bbb65be0086a30b13895594d274b1"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a165bbb65be0086a30b13895594d274b1">FLASH_OBProgramInitTypeDef::RDPLevel</a></div><div class="ttdeci">uint8_t RDPLevel</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:180</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70422871d15f974b464365e7fe1877e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a></div><div class="ttdeci">#define USART_CR1_TXEIE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14029</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e">UART_CLOCKSOURCE_SYSCLK</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:225</div></div>
<div class="ttc" id="agroup___u_a_r_t___flags_html_gad39c017d415a7774c82eb07413a9dbe4"><div class="ttname"><a href="group___u_a_r_t___flags.html#gad39c017d415a7774c82eb07413a9dbe4">UART_FLAG_TXE</a></div><div class="ttdeci">#define UART_FLAG_TXE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:466</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga9bd035161d41cde4f2568c7af06493bf"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga9bd035161d41cde4f2568c7af06493bf">__HAL_UART_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clear the specified UART pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:746</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13295</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_adbbca090b53d32ac93cc7359b7994db2"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#adbbca090b53d32ac93cc7359b7994db2">DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:82</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a2a24b963b57150ed2fb0f051cd87b65a"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a2a24b963b57150ed2fb0f051cd87b65a">TIM_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:294</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___handle__index_html_ga9c52f32d4bd21dd2d232900219f0a111"><div class="ttname"><a href="group___t_i_m___d_m_a___handle__index.html#ga9c52f32d4bd21dd2d232900219f0a111">TIM_DMA_ID_CC2</a></div><div class="ttdeci">#define TIM_DMA_ID_CC2</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:747</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a84a39a8667f296b4b3fbe1a0add58396"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a84a39a8667f296b4b3fbe1a0add58396">TIM_Encoder_InitTypeDef::IC2Selection</a></div><div class="ttdeci">uint32_t IC2Selection</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:200</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_abfb610317ea08e85c8feece82ccc9e16"><div class="ttname"><a href="struct_i2_c___init_type_def.html#abfb610317ea08e85c8feece82ccc9e16">I2C_InitTypeDef::OwnAddress1</a></div><div class="ttdeci">uint32_t OwnAddress1</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:70</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___word___length_html_gaf394e9abaf17932ee89591f990fe6407"><div class="ttname"><a href="group___u_a_r_t_ex___word___length.html#gaf394e9abaf17932ee89591f990fe6407">UART_WORDLENGTH_8B</a></div><div class="ttdeci">#define UART_WORDLENGTH_8B</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart_ex.h:71</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:671</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601">HAL_TIM_ACTIVE_CHANNEL_3</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:279</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga5c84f4e046525c22d233c8a3443fab5f"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga5c84f4e046525c22d233c8a3443fab5f">HAL_PWR_EnterSLEEPMode</a></div><div class="ttdeci">void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)</div><div class="ttdoc">Enters Sleep mode.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:299</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:669</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13056</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:93</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___type_html_ga48712a166ea192ddcda0f2653679f9ec"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec">OPTIONBYTE_WRP</a></div><div class="ttdeci">#define OPTIONBYTE_WRP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:236</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab3bb2ec380e9f35b474eaf148cefc552"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">I2C_OAR1_OA1EN</a></div><div class="ttdeci">#define I2C_OAR1_OA1EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10313</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8cfe53a9c0e07852a83ec2dd09cbb016"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016">TIM_CCER_CC5P</a></div><div class="ttdeci">#define TIM_CCER_CC5P</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13232</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e4968b5500d58d1aebce888da31eb5d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S_0</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13023</div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___configuration_html_ga3bf7da608ff985873ca8e248fb1dc4f0"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a></div><div class="ttdeci">#define __HAL_RCC_BACKUPRESET_FORCE()</div><div class="ttdoc">Macro to force the Backup domain reset.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1563</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:687</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a378abf24301fe7a23620fd78ff3f168b"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a378abf24301fe7a23620fd78ff3f168b">HAL_I2C_STATE_TIMEOUT</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:137</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga134af980b892f362c05ae21922cd828d"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a></div><div class="ttdeci">#define __HAL_RCC_GET_IT(__INTERRUPT__)</div><div class="ttdoc">Check the RCC's interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1623</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:494</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_ga6645c27708d0cad1a4ab61d2abb24c77"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a></div><div class="ttdeci">#define RCC_LSE_OFF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:388</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13141</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a58272878573df7a0f36273dd3d700705"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a58272878573df7a0f36273dd3d700705">UART_HandleTypeDef::AdvancedInit</a></div><div class="ttdeci">UART_AdvFeatureInitTypeDef AdvancedInit</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:239</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91118f867adfdb2e805beea86666de04"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a></div><div class="ttdeci">#define USART_CR1_RXNEIE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14023</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt_html_ga1f40f507b5d4b3a4da68e4244a1097ee"><div class="ttname"><a href="group___f_l_a_s_h___interrupt.html#ga1f40f507b5d4b3a4da68e4244a1097ee">__HAL_FLASH_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Disable the specified FLASH interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:286</div></div>
<div class="ttc" id="agroup___u_a_r_t___flags_html_ga9d1b2860d84a87abb05c3b2fed3c108c"><div class="ttname"><a href="group___u_a_r_t___flags.html#ga9d1b2860d84a87abb05c3b2fed3c108c">UART_FLAG_RXNE</a></div><div class="ttdeci">#define UART_FLAG_RXNE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:468</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_aec98c08519e2f0c713b2c2a0213e0772"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#aec98c08519e2f0c713b2c2a0213e0772">UART_AdvFeatureInitTypeDef::DataInvert</a></div><div class="ttdeci">uint32_t DataInvert</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:117</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_a66453fa8dc8a300267ff5aba08eff5c4"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#a66453fa8dc8a300267ff5aba08eff5c4">TIM_ClockConfigTypeDef::ClockPolarity</a></div><div class="ttdeci">uint32_t ClockPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:218</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13109</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13028</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gaeb3bedf36d78ddf3284a68494ab9d089"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gaeb3bedf36d78ddf3284a68494ab9d089">HAL_I2C_ERROR_TIMEOUT</a></div><div class="ttdeci">#define HAL_I2C_ERROR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:187</div></div>
<div class="ttc" id="agroup___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_html_ga90d12dcdf8fd18f3be92d9699abe02cd"><div class="ttname"><a href="group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga90d12dcdf8fd18f3be92d9699abe02cd">UART_CR1_DEAT_ADDRESS_LSB_POS</a></div><div class="ttdeci">#define UART_CR1_DEAT_ADDRESS_LSB_POS</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:672</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322">HAL_TIM_ACTIVE_CHANNEL_2</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:278</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___type_html_gaa5330efbd790632856a2b15851517ef9"><div class="ttname"><a href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a></div><div class="ttdeci">#define RCC_CLOCKTYPE_HCLK</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:433</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8931efa62c29d92f5c0ec5a05f907ef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a></div><div class="ttdeci">#define USART_CR2_LINEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14112</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13134</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_gad2f9fbdb4adf3a09939e201eaeea072f"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#gad2f9fbdb4adf3a09939e201eaeea072f">__HAL_UART_DISABLE</a></div><div class="ttdeci">#define __HAL_UART_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable UART.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:943</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a14d22553a60819b276582e08459f30b0"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a14d22553a60819b276582e08459f30b0">HAL_I2C_STATE_BUSY_TX_LISTEN</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:132</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga1a6e8b19efd23fd0295802d904c4702f"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga1a6e8b19efd23fd0295802d904c4702f">__HAL_TIM_DISABLE_DMA</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)</div><div class="ttdoc">Disables the specified DMA request.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:904</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga57b0798bfa43d210f492eb3c5e218a86"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga57b0798bfa43d210f492eb3c5e218a86">IS_UART_PARITY</a></div><div class="ttdeci">#define IS_UART_PARITY(__PARITY__)</div><div class="ttdoc">Ensure that UART frame parity is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1074</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13124</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23a58895a897ccc34a8cbbe36b412b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a></div><div class="ttdeci">#define I2C_CR2_NBYTES</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10293</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab25f1fa4127fa015361b61a6f3180784"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a></div><div class="ttdeci">#define FLASH_CR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8076</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a00deac6c3347b0482955d936351c6388"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a00deac6c3347b0482955d936351c6388">TIM_OnePulse_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:136</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a21869b58189d5fca1a17441d0bbc5e6f"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a21869b58189d5fca1a17441d0bbc5e6f">UART_HandleTypeDef::hdmarx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmarx</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:257</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13223</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a824099e364465827123cda831284f643"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a824099e364465827123cda831284f643">__I2C_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:226</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga17c49d1895d43bfd6e0cf993103731ae"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga17c49d1895d43bfd6e0cf993103731ae">UART_ADVFEATURE_TXINVERT_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_TXINVERT_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:540</div></div>
<div class="ttc" id="agroup___r_c_c___interrupt_html_ga9bb34a4912d2084dc1c0834eb53aa7a3"><div class="ttname"><a href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a></div><div class="ttdeci">#define RCC_IT_CSS</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:636</div></div>
<div class="ttc" id="a_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_def.h:57</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_afc886119e6709bb576d25b5cf8d12d92"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#afc886119e6709bb576d25b5cf8d12d92">TIM_Base_InitTypeDef::Prescaler</a></div><div class="ttdeci">uint32_t Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:64</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a1d8e309301ebee470e7c62bb95b76eeb"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a1d8e309301ebee470e7c62bb95b76eeb">__I2C_HandleTypeDef::pBuffPtr</a></div><div class="ttdeci">uint8_t * pBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:203</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a8589cf95218ea62604b845054b36b772"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a8589cf95218ea62604b845054b36b772">TIM_OnePulse_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:148</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9288ac5e548cd27131a8178dbb439148"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148">TIM_CCMR3_OC5M</a></div><div class="ttdeci">#define TIM_CCMR3_OC5M</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13422</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaac6cc7dd4325d9cb40d3290fa5244b3d"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a></div><div class="ttdeci">#define __WFE</div><div class="ttdoc">Wait For Event.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:328</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga3b4ab2ec164132268de4719de4625a82"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga3b4ab2ec164132268de4719de4625a82">UART_DIV_SAMPLING8</a></div><div class="ttdeci">#define UART_DIV_SAMPLING8(__PCLK__, __BAUD__)</div><div class="ttdoc">BRR division operation to set BRR register in 8-bit oversampling mode.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1030</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12806</div></div>
<div class="ttc" id="agroup___u_a_r_t___error_html_ga275de35cb518c19c284764f3ecb1aac5"><div class="ttname"><a href="group___u_a_r_t___error.html#ga275de35cb518c19c284764f3ecb1aac5">HAL_UART_ERROR_NONE</a></div><div class="ttdeci">#define HAL_UART_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:284</div></div>
<div class="ttc" id="astruct_u_a_r_t___wake_up_type_def_html_a333f9f0794b455f5a4b55cd9bbe69cfd"><div class="ttname"><a href="struct_u_a_r_t___wake_up_type_def.html#a333f9f0794b455f5a4b55cd9bbe69cfd">UART_WakeUpTypeDef::Address</a></div><div class="ttdeci">uint8_t Address</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:154</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a351617c365fad2d58aedb7335308044b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a351617c365fad2d58aedb7335308044b">RCC_PLLInitTypeDef::PLLMUL</a></div><div class="ttdeci">uint32_t PLLMUL</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:275</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gacfca5f1062274423e08317c0a5a225fa"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gacfca5f1062274423e08317c0a5a225fa">HAL_PWR_EnterSTOPMode</a></div><div class="ttdeci">void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)</div><div class="ttdoc">Enters STOP mode.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:341</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga3066937ab29631f78820865605e83628"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga3066937ab29631f78820865605e83628">UART_ADVFEATURE_DATAINVERT_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_DATAINVERT_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:542</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a61fb5b9ef4154de67620ac81085a0e39"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a61fb5b9ef4154de67620ac81085a0e39">TIM_OC_InitTypeDef::Pulse</a></div><div class="ttdeci">uint32_t Pulse</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:98</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6088620a3c2162915b628cd7a4492579"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">RCC_CFGR_PLLSRC_HSE_PREDIV</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSE_PREDIV</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10719</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf1433ae77d20ec6da645117cde536f81"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a></div><div class="ttdeci">#define USART_ISR_TEACK</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14312</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaa8f50c3cc4c04875ea490fb81a08731d"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaa8f50c3cc4c04875ea490fb81a08731d">IS_UART_BAUDRATE</a></div><div class="ttdeci">#define IS_UART_BAUDRATE(__BAUDRATE__)</div><div class="ttdoc">Check UART Baud rate.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1045</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga8f6cd85ae5ce7f8dd0ed9227ef5154f6"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga8f6cd85ae5ce7f8dd0ed9227ef5154f6">IS_UART_ADVFEATURE_DATAINV</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_DATAINV(__DATAINV__)</div><div class="ttdoc">Ensure that UART frame data inversion setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1230</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9b2e48e452d0c334f2b9473216064560"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:307</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gadd7a9e13a3281f6bea133b3693ce68f8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gadd7a9e13a3281f6bea133b3693ce68f8">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:728</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_abd9bcaa8dcf4b816462ee2930ab3e993"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:328</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a0d70cc51990d7433fd76cc6ed1d06237"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a0d70cc51990d7433fd76cc6ed1d06237">TIM_OC_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:117</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga6f33b1c8c8cc85129c68ac302a281033"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga6f33b1c8c8cc85129c68ac302a281033">HAL_PWR_EnableSEVOnPend</a></div><div class="ttdeci">void HAL_PWR_EnableSEVOnPend(void)</div><div class="ttdoc">Enables CORTEX M4 SEVONPEND bit.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:442</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_adbf4734130666b94201c6658464c1622"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#adbf4734130666b94201c6658464c1622">UART_InitTypeDef::HwFlowCtl</a></div><div class="ttdeci">uint32_t HwFlowCtl</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:90</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a509cecb64fec71391ddc8b4703e09cfe"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a509cecb64fec71391ddc8b4703e09cfe">TIM_ClearInputConfigTypeDef::ClearInputPrescaler</a></div><div class="ttdeci">uint32_t ClearInputPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:237</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_ae5faa1cba0b3f1ab6179cc54e1015ee8"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8">TIM_OC_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:95</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gaad4009390bfbe05a1bb7115d03c25a97"><div class="ttname"><a href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:165</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d">HAL_TIM_ACTIVE_CHANNEL_CLEARED</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:281</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13326</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13338</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_ga3d6a35da02ca72537a15570912c80412"><div class="ttname"><a href="group___i2_c___exported___macros.html#ga3d6a35da02ca72537a15570912c80412">__HAL_I2C_DISABLE</a></div><div class="ttdeci">#define __HAL_I2C_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the specified I2C peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:505</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga77c06a69c63f4b3f6ec1032e911e18e7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPDEEP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm0.h:466</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12993</div></div>
<div class="ttc" id="a_bag_scale_2_inc_2stm32f3xx__hal__conf_8h_html_aeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="_bag_scale_2_inc_2stm32f3xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Adjust the value of External High Speed oscillator (HSE) used in your application....</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_conf.h:99</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html">TIM_Encoder_InitTypeDef</a></div><div class="ttdoc">TIM Encoder Configuration Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:180</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a6717dfe595617c7b2d57139d9cd306ef"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a6717dfe595617c7b2d57139d9cd306ef">UART_InitTypeDef::StopBits</a></div><div class="ttdeci">uint32_t StopBits</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:77</div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___source_html_ga5dca8d63f250a20bd6bc005670d0c150"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_RTCCLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:497</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13187</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_ga879cdb21ef051eb81ec51c18147397d5"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#ga879cdb21ef051eb81ec51c18147397d5">HAL_InitTick</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)</div><div class="ttdoc">This function configures the TIM2 as a time base source. The time source is configured to have 1ms ti...</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_timebase_TIM.c:78</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9180b9249a26988f71d4bb2b0c3eec27"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a></div><div class="ttdeci">#define USART_CR3_SCEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14161</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c8075e98772470804c9e3fe74984115"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a></div><div class="ttdeci">#define PWR_CR_PDDS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10531</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a998405f672c54246acdeba8c1d5318ec"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a998405f672c54246acdeba8c1d5318ec">__DMA_HandleTypeDef::DmaBaseAddress</a></div><div class="ttdeci">DMA_TypeDef * DmaBaseAddress</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:148</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_ad127398802b667228c2ccb5dd5272bb5"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#ad127398802b667228c2ccb5dd5272bb5">UART_AdvFeatureInitTypeDef::TxPinLevelInvert</a></div><div class="ttdeci">uint32_t TxPinLevelInvert</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:111</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:498</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_gad5b9aafb495296d917a5d85e63383396"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gad5b9aafb495296d917a5d85e63383396">UART_CLEAR_NEF</a></div><div class="ttdeci">#define UART_CLEAR_NEF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:510</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4aecba5721df1c1adb6d0264625accad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a></div><div class="ttdeci">#define USART_CR2_SWAP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14115</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12">HAL_TIM_STATE_BUSY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:267</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a17c9c76213b413adc0c900d2b72dbccf"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a17c9c76213b413adc0c900d2b72dbccf">UART_HandleTypeDef::pRxBuffPtr</a></div><div class="ttdeci">uint8_t * pRxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:247</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a29e7b91a384f12e6be0f3ffb62ea1ea7"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a29e7b91a384f12e6be0f3ffb62ea1ea7">TIM_Base_InitTypeDef::AutoReloadPreload</a></div><div class="ttdeci">uint32_t AutoReloadPreload</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:86</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html">TIM_SlaveConfigTypeDef</a></div><div class="ttdoc">TIM Slave configuration Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:246</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748">UART_CLOCKSOURCE_PCLK2</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:223</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a005e867f695aa4b85aca665af7345b51"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a005e867f695aa4b85aca665af7345b51">__DMA_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:132</div></div>
<div class="ttc" id="agroup___u_a_r_t___error_html_ga4a4e32a346dd01f4c41c4fc27afbc72c"><div class="ttname"><a href="group___u_a_r_t___error.html#ga4a4e32a346dd01f4c41c4fc27afbc72c">HAL_UART_ERROR_NE</a></div><div class="ttdeci">#define HAL_UART_ERROR_NE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:286</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a9dd02a18a25c857ce4b9adf92895dd95"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a9dd02a18a25c857ce4b9adf92895dd95">__DMA_HandleTypeDef::XferHalfCpltCallback</a></div><div class="ttdeci">void(* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:140</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:680</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggaf55d844a35379c204c90be5d1e8e50baade763629c1bdb4f08e52ef79d6e0900e">HAL_UART_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:200</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13094</div></div>
<div class="ttc" id="agroup___u_a_r_t___time_out___value_html_gaddb45b57fd556fb7cd763daa479f8ced"><div class="ttname"><a href="group___u_a_r_t___time_out___value.html#gaddb45b57fd556fb7cd763daa479f8ced">HAL_UART_TIMEOUT_VALUE</a></div><div class="ttdeci">#define HAL_UART_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:696</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff130f15493c765353ec2fd605667c5a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a></div><div class="ttdeci">#define USART_CR3_DMAR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14164</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga1616626d23fbce440398578855df6f97"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a></div><div class="ttdeci">#define RCC_HSE_OFF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:378</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:670</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_ga33d0c7202ae298fa3ae128c5da49d455"><div class="ttname"><a href="group___i2_c___exported___macros.html#ga33d0c7202ae298fa3ae128c5da49d455">__HAL_I2C_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified I2C interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:432</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga09fdbb71292c899d6dc89a41e5752564"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga09fdbb71292c899d6dc89a41e5752564">UART_ADVFEATURE_AUTOBAUDRATE_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_AUTOBAUDRATE_INIT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:546</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_ae9c5a11c1f5b27c808c0aca453e63870"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#ae9c5a11c1f5b27c808c0aca453e63870">TIM_HandleTypeDef::Channel</a></div><div class="ttdeci">HAL_TIM_ActiveChannel Channel</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:291</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc375a811c1acaf371446eec4144ba10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc375a811c1acaf371446eec4144ba10">FLASH_OBR_RDPRT_1</a></div><div class="ttdeci">#define FLASH_OBR_RDPRT_1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8102</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga6452a4420dac4abd4f0ea0e1677f37a9"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga6452a4420dac4abd4f0ea0e1677f37a9">IS_UART_ONE_BIT_SAMPLE</a></div><div class="ttdeci">#define IS_UART_ONE_BIT_SAMPLE(__ONEBIT__)</div><div class="ttdoc">Ensure that UART frame sampling is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1117</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a8aec2547eedf1c9924f8efed33e3b5c5"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a8aec2547eedf1c9924f8efed33e3b5c5">HAL_I2C_STATE_BUSY_RX_LISTEN</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:134</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gac2423ff86559eb91198bcc438caec865"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gac2423ff86559eb91198bcc438caec865">UART_DIV_SAMPLING16</a></div><div class="ttdeci">#define UART_DIV_SAMPLING16(__PCLK__, __BAUD__)</div><div class="ttdoc">BRR division operation to set BRR register in 16-bit oversampling mode.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1037</div></div>
<div class="ttc" id="agroup___r_c_c___u_s_a_r_tx___clock___config_html_gaf6ff545446befd6af48cd5108e8fbc2e"><div class="ttname"><a href="group___r_c_c___u_s_a_r_tx___clock___config.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USART1_SOURCE()</div><div class="ttdoc">Macro to get the USART1 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1326</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga85d0154c96068b286072a64fca4c7e6a"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga85d0154c96068b286072a64fca4c7e6a">HAL_PWR_EnableSleepOnExit</a></div><div class="ttdeci">void HAL_PWR_EnableSleepOnExit(void)</div><div class="ttdoc">Indicates Sleep-On-Exit when returning from Handler mode to Thread mode.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:415</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae8269169fcbdc2ecb580208d99c2f89f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:548</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga92514ade6721d7c8e35d95c5b5810852"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga92514ade6721d7c8e35d95c5b5810852">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:550</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html">FLASH_ProcessTypeDef</a></div><div class="ttdoc">FLASH handle Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:100</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a0b49bf72e4c2a6071077020955978ecf"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a0b49bf72e4c2a6071077020955978ecf">__DMA_HandleTypeDef::State</a></div><div class="ttdeci">HAL_DMA_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:134</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12831</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_adc92243425cb18cb8b5f03692841db48"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#adc92243425cb18cb8b5f03692841db48">UART_InitTypeDef::Parity</a></div><div class="ttdeci">uint32_t Parity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:80</div></div>
<div class="ttc" id="agroup___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s_html_ga28e21d5a49aa9e9812b870697c554d97"><div class="ttname"><a href="group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga28e21d5a49aa9e9812b870697c554d97">UART_CR2_ADDRESS_LSB_POS</a></div><div class="ttdeci">#define UART_CR2_ADDRESS_LSB_POS</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:645</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a955de90db8882fde02c4fb59c7c000f0"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:310</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10690</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a07d28f704576a41e37bbb7412e0fba60"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a07d28f704576a41e37bbb7412e0fba60">TIM_SlaveConfigTypeDef::TriggerFilter</a></div><div class="ttdeci">uint32_t TriggerFilter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:255</div></div>
<div class="ttc" id="agroup___u_a_r_t___wake_up__from___stop___selection_html_ga926f94a665ed3d200e76aeb01f2ae275"><div class="ttname"><a href="group___u_a_r_t___wake_up__from___stop___selection.html#ga926f94a665ed3d200e76aeb01f2ae275">UART_WAKEUP_ON_ADDRESS</a></div><div class="ttdeci">#define UART_WAKEUP_ON_ADDRESS</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:653</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a0f1cd85e62aa4fd4b36ee9e610e7789f"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a0f1cd85e62aa4fd4b36ee9e610e7789f">UART_InitTypeDef::WordLength</a></div><div class="ttdeci">uint32_t WordLength</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F303xE devices Interrupt Number Definition, according to the selected device in Library_configur...</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:82</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a08f5d05c6daa9d6e2dfc4945f01c8510"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a08f5d05c6daa9d6e2dfc4945f01c8510">__DMA_HandleTypeDef::Instance</a></div><div class="ttdeci">DMA_Channel_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:128</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga1a90544705059e9f19f991651623b0c0"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga1a90544705059e9f19f991651623b0c0">__HAL_TIM_ENABLE</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the TIM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:788</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aa807fb62b2b2cf937092abba81370b87"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aa807fb62b2b2cf937092abba81370b87">GPIO_InitTypeDef::Pin</a></div><div class="ttdeci">uint32_t Pin</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:65</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_ad161cc6d98053b7fc00661014140ca11"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#ad161cc6d98053b7fc00661014140ca11">FLASH_OBProgramInitTypeDef::DATAData</a></div><div class="ttdeci">uint8_t DATAData</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:199</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___functions___group1_html_ga718f39804e3b910d738a0e1e46151188"><div class="ttname"><a href="group___u_a_r_t___exported___functions___group1.html#ga718f39804e3b910d738a0e1e46151188">HAL_UART_MspDeInit</a></div><div class="ttdeci">void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)</div><div class="ttdoc">UART MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_msp.c:114</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___config_html_gaad580157edbae878edbcc83c5a68e767"><div class="ttname"><a href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a></div><div class="ttdeci">#define RCC_LSE_BYPASS</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:390</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___e_m___latency_html_gaa537e44d74ce35ff5bfef80edf03f895"><div class="ttname"><a href="group___f_l_a_s_h___e_m___latency.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_GET_LATENCY()</div><div class="ttdoc">Get the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:237</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a93a53676a1cfc5b55b8b990e7ff4dac5"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:322</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42a396cde02ffa0c4d3fd9817b6af853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a></div><div class="ttdeci">#define USART_CR2_CLKEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14104</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group1_html_ga7edb99b94a46448c34f0301b0a077ff5"><div class="ttname"><a href="group___p_w_r___exported___functions___group1.html#ga7edb99b94a46448c34f0301b0a077ff5">HAL_PWR_DeInit</a></div><div class="ttdeci">void HAL_PWR_DeInit(void)</div><div class="ttdoc">Deinitializes the PWR peripheral registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:91</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aae3b8ba407fb4f974cbce9cc03fc189d"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aae3b8ba407fb4f974cbce9cc03fc189d">GPIO_InitTypeDef::Speed</a></div><div class="ttdeci">uint32_t Speed</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:74</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_gae4fb8e66865c87d0ebab74a726a6891f"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#gae4fb8e66865c87d0ebab74a726a6891f">HAL_MspInit</a></div><div class="ttdeci">void HAL_MspInit(void)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_msp.c:49</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10649</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf789c74e217ec8967bcabc156a6c54"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a></div><div class="ttdeci">#define I2C_CR2_AUTOEND</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10299</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12866</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a></div><div class="ttdoc">TIM Time Base Handle Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:287</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source_html_ga5caf08ac71d7dd7e7b2e3e421606aca7"><div class="ttname"><a href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_PLLCLK</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:446</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source___status_html_ga0d6c2b0b2d59e6591295649853bb2abd"><div class="ttname"><a href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_STATUS_HSI</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:455</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12891</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___config_html_ga5ca515db2d5c4d5bdb9ee3d154df2704"><div class="ttname"><a href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a></div><div class="ttdeci">#define RCC_HSE_BYPASS</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:380</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13335</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_abb7968a8ba34e13da1fb8f5916a754ce"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#abb7968a8ba34e13da1fb8f5916a754ce">TIM_Encoder_InitTypeDef::IC2Polarity</a></div><div class="ttdeci">uint32_t IC2Polarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:197</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___read___protection_html_ga2262afca565429ce2808d835c49e5ee6"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6">OB_RDP_LEVEL_2</a></div><div class="ttdeci">#define OB_RDP_LEVEL_2</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:360</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a98c8fd642b7ac45a23479bd597fc7a71"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a98c8fd642b7ac45a23479bd597fc7a71">HAL_I2C_MODE_NONE</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:166</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae0ee3a244dfa78f27f9e248f142defd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0">TIM_CCER_CC5E</a></div><div class="ttdeci">#define TIM_CCER_CC5E</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13229</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e">UART_CLOCKSOURCE_HSI</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:224</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga1da299e8186a3e08a694865bd41c3bb0"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga1da299e8186a3e08a694865bd41c3bb0">HAL_PWR_DisableSleepOnExit</a></div><div class="ttdeci">void HAL_PWR_DisableSleepOnExit(void)</div><div class="ttdoc">Disables Sleep-On-Exit feature when returning from Handler mode to Thread mode.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:428</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc">HAL_I2C_STATE_BUSY_TX</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:129</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13080</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:119</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_add6a6b87ee067d33c94c554288736d40"><div class="ttname"><a href="struct_i2_c___init_type_def.html#add6a6b87ee067d33c94c554288736d40">I2C_InitTypeDef::DualAddressMode</a></div><div class="ttdeci">uint32_t DualAddressMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:76</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6">HAL_TIM_ACTIVE_CHANNEL_4</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:280</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html">TIM_ClockConfigTypeDef</a></div><div class="ttdoc">TIM Clock Configuration Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:214</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa290a89959d43fecf43f89d66123a0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a></div><div class="ttdeci">#define USART_CR2_ABREN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14130</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12796</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration.</div><div class="ttdef"><b>Definition:</b> core_cm0.h:767</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13208</div></div>
<div class="ttc" id="agroup___u_a_r_t___auto_baud_rate___enable_html_gad4eee70c6d23721dd95c6a2465e10ca4"><div class="ttname"><a href="group___u_a_r_t___auto_baud_rate___enable.html#gad4eee70c6d23721dd95c6a2465e10ca4">UART_ADVFEATURE_AUTOBAUDRATE_ENABLE</a></div><div class="ttdeci">#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:601</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a8b2e61c3c4128e62cb7be7d35048152e"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a8b2e61c3c4128e62cb7be7d35048152e">TIM_HandleTypeDef::Init</a></div><div class="ttdeci">TIM_Base_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:290</div></div>
<div class="ttc" id="agroup___u_a_r_t___error_html_gaedc030add6c499cf41be7f12dd95930c"><div class="ttname"><a href="group___u_a_r_t___error.html#gaedc030add6c499cf41be7f12dd95930c">HAL_UART_ERROR_ORE</a></div><div class="ttdeci">#define HAL_UART_ERROR_ORE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:288</div></div>
<div class="ttc" id="agroup___u_a_r_t___flags_html_ga82e68a0ee4a8b987a47c66fc6f744894"><div class="ttname"><a href="group___u_a_r_t___flags.html#ga82e68a0ee4a8b987a47c66fc6f744894">UART_FLAG_TC</a></div><div class="ttdeci">#define UART_FLAG_TC</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:467</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11111</div></div>
<div class="ttc" id="a_bag_scale_2_inc_2stm32f3xx__hal__conf_8h_html_a4872023e65449c0506aac3ea6bec99e9"><div class="ttname"><a href="_bag_scale_2_inc_2stm32f3xx__hal__conf_8h.html#a4872023e65449c0506aac3ea6bec99e9">LSI_VALUE</a></div><div class="ttdeci">#define LSI_VALUE</div><div class="ttdoc">Internal Low Speed oscillator (LSI) value.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_conf.h:131</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___b_o_o_t1_html_gac7e604e3f2f7fb9513e54217bc5f2cdc"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___b_o_o_t1.html#gac7e604e3f2f7fb9513e54217bc5f2cdc">OB_BOOT1_SET</a></div><div class="ttdeci">#define OB_BOOT1_SET</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:398</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaecf169f01673ae67b12b3155e074bf12"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaecf169f01673ae67b12b3155e074bf12">IS_UART_DE_POLARITY</a></div><div class="ttdeci">#define IS_UART_DE_POLARITY(__POLARITY__)</div><div class="ttdoc">Ensure that UART driver enable polarity is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1303</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_ad18bd4b3caaccd0d51a4faf3c6b3b57f"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#ad18bd4b3caaccd0d51a4faf3c6b3b57f">FLASH_EraseInitTypeDef::NbPages</a></div><div class="ttdeci">uint32_t NbPages</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:161</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f9bc41700717fd93548e0e95b6072ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a></div><div class="ttdeci">#define USART_CR2_LBDL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14089</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a2ac60d8926224856693f49c068533ae1"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a2ac60d8926224856693f49c068533ae1">I2C_InitTypeDef::OwnAddress2Masks</a></div><div class="ttdeci">uint32_t OwnAddress2Masks</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:82</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt__definition_html_gaea20e80e1806d58a7544cfe8659e7f11"><div class="ttname"><a href="group___f_l_a_s_h___interrupt__definition.html#gaea20e80e1806d58a7544cfe8659e7f11">FLASH_IT_EOP</a></div><div class="ttdeci">#define FLASH_IT_EOP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:174</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6736a5478a87f35a6a0cb66d8784a5ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a></div><div class="ttdeci">#define FLASH_CR_OPTPG</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8067</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a11d04d227a700b6ed758486a5f3ef75d"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a11d04d227a700b6ed758486a5f3ef75d">TIM_HandleTypeDef::hdma</a></div><div class="ttdeci">DMA_HandleTypeDef * hdma[7]</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:292</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a">HAL_I2C_STATE_BUSY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:128</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga77cfbb35a9d8027e392034321bed6904"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1419</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a287aa5a625125301306a02fb69c53a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a></div><div class="ttdeci">#define FLASH_CR_MER</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8064</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_aad80556490de79727ba1269c851e9724"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#aad80556490de79727ba1269c851e9724">TIM_IC_InitTypeDef::ICSelection</a></div><div class="ttdeci">uint32_t ICSelection</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:167</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:685</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_aa75c110cd93855d49249f38da8cf94f7"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:334</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10671</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:288</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a64f5cd00608df17cc6be37e98744f9ab"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a64f5cd00608df17cc6be37e98744f9ab">UART_AdvFeatureInitTypeDef::MSBFirst</a></div><div class="ttdeci">uint32_t MSBFirst</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:137</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gab9f6e39431ee764ada50fd63f0ad2fbf"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gab9f6e39431ee764ada50fd63f0ad2fbf">HAL_I2C_ERROR_BERR</a></div><div class="ttdeci">#define HAL_I2C_ERROR_BERR</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:182</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a56307eb4766e3f0e1cd1cd3c4fc2157e"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a56307eb4766e3f0e1cd1cd3c4fc2157e">TIM_Encoder_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:191</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gae1091e9e82dcfcfef247b214a11c9db3"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gae1091e9e82dcfcfef247b214a11c9db3">HAL_I2C_ERROR_DMA</a></div><div class="ttdeci">#define HAL_I2C_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:186</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13342</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:107</div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gaf82d8afb18d9df75db1d6c08b9c50046"><div class="ttname"><a href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a></div><div class="ttdeci">#define RCC_FLAG_PLLRDY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:654</div></div>
<div class="ttc" id="agroup___u_a_r_t___over___sampling_html_gaeb13896e8bdc1bb041e01a86a868ee0b"><div class="ttname"><a href="group___u_a_r_t___over___sampling.html#gaeb13896e8bdc1bb041e01a86a868ee0b">UART_OVERSAMPLING_8</a></div><div class="ttdeci">#define UART_OVERSAMPLING_8</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:350</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f743bbd3df209bd1d434b17e08a78fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a></div><div class="ttdeci">#define USART_CR2_DATAINV</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14124</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___private___macros_html_ga2d8ffd4cb12754846ace609dff92e8df"><div class="ttname"><a href="group___u_a_r_t_ex___private___macros.html#ga2d8ffd4cb12754846ace609dff92e8df">UART_GETCLOCKSOURCE</a></div><div class="ttdeci">#define UART_GETCLOCKSOURCE(__HANDLE__, __CLOCKSOURCE__)</div><div class="ttdoc">Report the UART clock source.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart_ex.h:285</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10868</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga9882442c5f8f0170917934bbee1cc92d"><div class="ttname"><a href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:166</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gac8ac0d0dc7fad5edf53150ce05d902ee"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gac8ac0d0dc7fad5edf53150ce05d902ee">IS_UART_LIN_BREAK_DETECT_LENGTH</a></div><div class="ttdeci">#define IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__)</div><div class="ttdoc">Ensure that UART LIN break detection length is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1159</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12816</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5d91bdb4d4c027143628767929f996b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9">TIM_CCMR3_OC6CE</a></div><div class="ttdeci">#define TIM_CCMR3_OC6CE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13449</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga88f07bdfe1fcdff17edbbba2f196110d"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga88f07bdfe1fcdff17edbbba2f196110d">IS_UART_ADVFEATURE_AUTOBAUDRATEMODE</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__)</div><div class="ttdoc">Ensure that UART auto Baud rate detection mode is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1133</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a13518f06f54c7515100e86bb8d6e0779"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a13518f06f54c7515100e86bb8d6e0779">HAL_I2C_STATE_LISTEN</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:131</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a8e665bc833889975a33b10bebeab5db2"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a8e665bc833889975a33b10bebeab5db2">__I2C_HandleTypeDef::Init</a></div><div class="ttdeci">I2C_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:201</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12894</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13053</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13196</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aaffa61c597a2c7608508cb20d32edf41"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aaffa61c597a2c7608508cb20d32edf41">__DMA_HandleTypeDef::XferErrorCallback</a></div><div class="ttdeci">void(* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:142</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___configuration_html_ga4f96095bb4acda60b7f66d5d927da181"><div class="ttname"><a href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_LSI_DISABLE()</div><div class="ttdoc">Macro to disable the Internal Low Speed oscillator (LSI).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1115</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html">UART_HandleTypeDef</a></div><div class="ttdoc">UART handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:233</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a0478d3d85fc6aba608390ee2ea2d1c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a></div><div class="ttdeci">#define I2C_CR2_SADD</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10272</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13193</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_gab12ca816929e23e36f5ed8f4ccdb1472"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#gab12ca816929e23e36f5ed8f4ccdb1472">HAL_PWR_DisableWakeUpPin</a></div><div class="ttdeci">void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)</div><div class="ttdoc">Disables the WakeUp PINx functionality.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:274</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_gac99c2453d9e77c8b457acc0210e754c2"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SYSCLK_SOURCE()</div><div class="ttdoc">Macro to get the clock source used as system clock.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1450</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12768</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a77c2c86a2186e09cbf022e27c0c82324"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324">UART_InitTypeDef::OverSampling</a></div><div class="ttdeci">uint32_t OverSampling</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:94</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga7432f31f9972e1c0a398a3f20587d118"><div class="ttname"><a href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:169</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a822efefca8a13af284e84070bd19bb91"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a822efefca8a13af284e84070bd19bb91">TIM_HallSensor_InitTypeDef::Commutation_Delay</a></div><div class="ttdeci">uint32_t Commutation_Delay</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim_ex.h:75</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12877</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10717</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa10e69d231b67d698ab59db3d338baa6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a></div><div class="ttdeci">#define USART_ISR_PE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14252</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga91782f7b81475b0e3c3779273abd26aa"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:546</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7045</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a7784efedc4a61325fa7364fcace10136"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a7784efedc4a61325fa7364fcace10136">DMA_InitTypeDef::MemDataAlignment</a></div><div class="ttdeci">uint32_t MemDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:79</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a46bffc2a63ea02e15b9187856535d890"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890">FLASH_OBProgramInitTypeDef::OptionType</a></div><div class="ttdeci">uint32_t OptionType</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:171</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm0.h:586</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gafb98656644a14342e467505f69a997c9"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a></div><div class="ttdeci">#define SCB_SCR_SEVONPEND_Msk</div><div class="ttdef"><b>Definition:</b> core_cm0.h:463</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga7811014def9b864dd490a63ada4bab68"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga7811014def9b864dd490a63ada4bab68">HAL_PWR_DisableSEVOnPend</a></div><div class="ttdeci">void HAL_PWR_DisableSEVOnPend(void)</div><div class="ttdoc">Disables CORTEX M4 SEVONPEND bit.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:455</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga421f1263c2900e4c952424d5cb062476"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476">TIM_CCMR3_OC6PE</a></div><div class="ttdeci">#define TIM_CCMR3_OC6PE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13437</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga38d8f9beb4c681eba786f6154d4f594a"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga38d8f9beb4c681eba786f6154d4f594a">HAL_I2C_ERROR_OVR</a></div><div class="ttdeci">#define HAL_I2C_ERROR_OVR</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:185</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3">HAL_TIM_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:266</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga57b4229ecb4387a0bb9137fed8de13b8"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga57b4229ecb4387a0bb9137fed8de13b8">IS_UART_OVERRUN</a></div><div class="ttdeci">#define IS_UART_OVERRUN(__OVERRUN__)</div><div class="ttdoc">Ensure that UART frame overrun setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1246</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___private___macros_html_gaf856254e5a61d2ee81086918bffabde5"><div class="ttname"><a href="group___u_a_r_t_ex___private___macros.html#gaf856254e5a61d2ee81086918bffabde5">IS_UART_WORD_LENGTH</a></div><div class="ttdeci">#define IS_UART_WORD_LENGTH(__LENGTH__)</div><div class="ttdoc">Ensure that UART frame length is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart_ex.h:449</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___handle__index_html_ga6e8145f305b54744bf2ef379a4315a40"><div class="ttname"><a href="group___t_i_m___d_m_a___handle__index.html#ga6e8145f305b54744bf2ef379a4315a40">TIM_DMA_ID_CC3</a></div><div class="ttdeci">#define TIM_DMA_ID_CC3</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:748</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8006ca5d160f9805977f2c77f146a75c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">USART_CR3_WUFIE</a></div><div class="ttdeci">#define USART_CR3_WUFIE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14205</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170">HAL_I2C_STATE_BUSY_RX</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:130</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7033</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html">__I2C_HandleTypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:197</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13323</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13332</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:683</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac71129810fab0b46d91161a39e3f8d01"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a></div><div class="ttdeci">#define USART_CR3_HDSEL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14155</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_af2079d3cf82744589352950855551bbb"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#af2079d3cf82744589352950855551bbb">UART_AdvFeatureInitTypeDef::OverrunDisable</a></div><div class="ttdeci">uint32_t OverrunDisable</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:124</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a2321c6cd3f60d9a0bd725ca4e0ef9a4d"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a2321c6cd3f60d9a0bd725ca4e0ef9a4d">UART_HandleTypeDef::Instance</a></div><div class="ttdeci">USART_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:235</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_ga933e2ea67e86db857a06b70a93be1186"><div class="ttname"><a href="group___i2_c___exported___macros.html#ga933e2ea67e86db857a06b70a93be1186">__HAL_I2C_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clear the I2C pending flags which are cleared by writing 1 in a specific bit.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:492</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___handle__index_html_gaa707c98bb11277665635ca7aef1e4193"><div class="ttname"><a href="group___t_i_m___d_m_a___handle__index.html#gaa707c98bb11277665635ca7aef1e4193">TIM_DMA_ID_COMMUTATION</a></div><div class="ttdeci">#define TIM_DMA_ID_COMMUTATION</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:750</div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga9e76fc559a2d5c766c969e6e921b1ee9"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a></div><div class="ttdeci">#define DMA_MEMORY_TO_PERIPH</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:178</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1595</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaab918bfbfae459789db1fd0b220c7f21"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaab918bfbfae459789db1fd0b220c7f21">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:502</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_ab078898fc3e86294ce8335f6c03387b1"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#ab078898fc3e86294ce8335f6c03387b1">FLASH_EraseInitTypeDef::PageAddress</a></div><div class="ttdeci">uint32_t PageAddress</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:158</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a96fb1a7beab602cbc8cb0393593826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a></div><div class="ttdeci">#define USART_CR3_ONEBIT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14179</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_a54c329013b5f6f87d1c3d2495fca84d2"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#a54c329013b5f6f87d1c3d2495fca84d2">TIM_ClockConfigTypeDef::ClockSource</a></div><div class="ttdeci">uint32_t ClockSource</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:216</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_ga2b607dfc2efd463a8530e327bc755582"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#ga2b607dfc2efd463a8530e327bc755582">FLASH_TYPEPROGRAM_HALFWORD</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_HALFWORD</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13116</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_ac38e8ce652002590b5d79f9104c778ff"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#ac38e8ce652002590b5d79f9104c778ff">UART_HandleTypeDef::Mask</a></div><div class="ttdeci">uint16_t Mask</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:253</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a28afdce458703464638f1a01e04da04e"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a28afdce458703464638f1a01e04da04e">I2C_InitTypeDef::NoStretchMode</a></div><div class="ttdeci">uint32_t NoStretchMode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:88</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga7318c3e5c175b896444697a0a9407b2f"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga7318c3e5c175b896444697a0a9407b2f">IS_UART_ADVFEATURE_AUTOBAUDRATE</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__)</div><div class="ttdoc">Ensure that UART auto Baud rate state is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1254</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae48a097cfc60d888756d3fda266d87c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9">FLASH_OBR_DATA1</a></div><div class="ttdeci">#define FLASH_OBR_DATA1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:8131</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7054</div></div>
<div class="ttc" id="agroup___u_a_r_t___wake_up___methods_html_ga4c6935f26f8f2a9fe70fd6306a9882cb"><div class="ttname"><a href="group___u_a_r_t___wake_up___methods.html#ga4c6935f26f8f2a9fe70fd6306a9882cb">UART_WAKEUPMETHOD_ADDRESSMARK</a></div><div class="ttdeci">#define UART_WAKEUPMETHOD_ADDRESSMARK</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:442</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab59be9f02a6e304a82da3e298c6a72ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a></div><div class="ttdeci">#define USART_ISR_TXE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14273</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:493</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_adaf66568c766f75c4c661a872ca399e3"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#adaf66568c766f75c4c661a872ca399e3">TIM_ClockConfigTypeDef::ClockFilter</a></div><div class="ttdeci">uint32_t ClockFilter</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:222</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___type___erase_html_ga9bc03534e69c625e1b4f0f05c3852243"><div class="ttname"><a href="group___f_l_a_s_h_ex___type___erase.html#ga9bc03534e69c625e1b4f0f05c3852243">FLASH_TYPEERASE_MASSERASE</a></div><div class="ttdeci">#define FLASH_TYPEERASE_MASSERASE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:223</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_ae4c47bdfa9e7d8f9969c89df5d8fbd34"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#ae4c47bdfa9e7d8f9969c89df5d8fbd34">FLASH_OBProgramInitTypeDef::DATAAddress</a></div><div class="ttdeci">uint32_t DATAAddress</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:196</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_gae2d7d461630562bf2a2ddb31b1f96449"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a></div><div class="ttdeci">#define __HAL_RCC_GET_FLAG(__FLAG__)</div><div class="ttdoc">Check RCC flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1680</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga6abf64f916992585899369166db3f266"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga6abf64f916992585899369166db3f266">FLASH_FLAG_WRPERR</a></div><div class="ttdeci">#define FLASH_FLAG_WRPERR</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash.h:165</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga98027ff2d2fda2c793b07168ded747a4"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga98027ff2d2fda2c793b07168ded747a4">HAL_I2C_ERROR_SIZE</a></div><div class="ttdeci">#define HAL_I2C_ERROR_SIZE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_i2c.h:188</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10704</div></div>
<div class="ttc" id="agroup___g_p_i_o__speed_html_gaef5898db71cdb957cd41f940b0087af8"><div class="ttname"><a href="group___g_p_i_o__speed.html#gaef5898db71cdb957cd41f940b0087af8">GPIO_SPEED_FREQ_HIGH</a></div><div class="ttdeci">#define GPIO_SPEED_FREQ_HIGH</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:155</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ac78b87a12a9eaf564f5a3f99928478"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a></div><div class="ttdeci">#define I2C_CR2_START</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10284</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___type_html_ga8f0bdb21ef13bae39d5d8b6619e2df06"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06">OPTIONBYTE_RDP</a></div><div class="ttdeci">#define OPTIONBYTE_RDP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:237</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_afa8fa1801ef5e13115732a495ef11165"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#afa8fa1801ef5e13115732a495ef11165">TIM_SlaveConfigTypeDef::TriggerPolarity</a></div><div class="ttdeci">uint32_t TriggerPolarity</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:251</div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga827d986723e7ce652fa733bb8184d216"><div class="ttname"><a href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a></div><div class="ttdeci">#define RCC_FLAG_HSIRDY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:652</div></div>
<div class="ttc" id="astruct_u_a_r_t___handle_type_def_html_a98a8e13e0b5a227d31ab0a4b346cf4df"><div class="ttname"><a href="struct_u_a_r_t___handle_type_def.html#a98a8e13e0b5a227d31ab0a4b346cf4df">UART_HandleTypeDef::Init</a></div><div class="ttdeci">UART_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:237</div></div>
<div class="ttc" id="agroup___p_w_r___exported___functions___group2_html_ga40736f74c169077fcd08f34470559aa2"><div class="ttname"><a href="group___p_w_r___exported___functions___group2.html#ga40736f74c169077fcd08f34470559aa2">HAL_PWR_EnterSTANDBYMode</a></div><div class="ttdeci">void HAL_PWR_EnterSTANDBYMode(void)</div><div class="ttdoc">Enters STANDBY mode.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_pwr.c:391</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1bfc494938e6bc6cecf58fe5200956a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a">TIM_CCMR3_OC5FE</a></div><div class="ttdeci">#define TIM_CCMR3_OC5FE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13415</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga97726688157629243aa59bb60e33c284"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a></div><div class="ttdeci">#define DMA_CCR_PL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:7070</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html">GPIO_InitTypeDef</a></div><div class="ttdoc">GPIO Init structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_gpio.h:63</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html">FLASH_EraseInitTypeDef</a></div><div class="ttdoc">FLASH Erase structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:153</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gacf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gacf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:497</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring_html_ga4761fde7c57b2b54ca9801daeb50c323"><div class="ttname"><a href="group___f_l_a_s_h_ex___o_b___v_d_d_a___analog___monitoring.html#ga4761fde7c57b2b54ca9801daeb50c323">OB_VDDA_ANALOG_ON</a></div><div class="ttdeci">#define OB_VDDA_ANALOG_ON</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_flash_ex.h:406</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12813</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___handle__index_html_ga1860c00b370435ff40d9e65f14a61706"><div class="ttname"><a href="group___t_i_m___d_m_a___handle__index.html#ga1860c00b370435ff40d9e65f14a61706">TIM_DMA_ID_CC4</a></div><div class="ttdeci">#define TIM_DMA_ID_CC4</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:749</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___word___length_html_gaf867be43de35fd3c32fe0b4dd4058f7e"><div class="ttname"><a href="group___u_a_r_t_ex___word___length.html#gaf867be43de35fd3c32fe0b4dd4058f7e">UART_WORDLENGTH_9B</a></div><div class="ttdeci">#define UART_WORDLENGTH_9B</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart_ex.h:72</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaab4f296d0022b4b10dc0976eb22052f9"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaab4f296d0022b4b10dc0976eb22052f9">__SEV</a></div><div class="ttdeci">#define __SEV</div><div class="ttdoc">Send Event.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:335</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac73c24d43953c7598e42acdd4c4e7435"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a></div><div class="ttdeci">#define PWR_CR_PLS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10544</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13043</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga144aecf3ad6ca3ce6653ae113c9a6141"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga144aecf3ad6ca3ce6653ae113c9a6141">IS_UART_WAKEUPMETHOD</a></div><div class="ttdeci">#define IS_UART_WAKEUPMETHOD(__WAKEUP__)</div><div class="ttdoc">Ensure that UART wake-up method is valid.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_uart.h:1191</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:11147</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga85a60efaeebfb879bec280f46beb30ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">I2C_CR1_RXDMAEN</a></div><div class="ttdeci">#define I2C_CR1_RXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:10240</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade7f090b04fd78b755b43357ecaa9622"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a></div><div class="ttdeci">#define USART_CR1_TE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:14017</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:12799</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13205</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_ga6b2b48f429e347c1c9c469122c64798b"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External Low Speed oscillator (LSE).</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_rcc.h:1195</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a6b6eeaf94f2e6e3d0a5bdac44adf21d6"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a6b6eeaf94f2e6e3d0a5bdac44adf21d6">TIM_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_TIM_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_tim.h:295</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga325a9db5038e4031b332099f9a0c990d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d">TIM_CCER_CC6E</a></div><div class="ttdeci">#define TIM_CCER_CC6E</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:13235</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
