{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724104196533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724104196533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 15:49:56 2024 " "Processing started: Mon Aug 19 15:49:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724104196533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1724104196533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ejercicio2 -c Ejercicio2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ejercicio2 -c Ejercicio2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1724104196533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1724104196923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1724104196923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regiterinput.sv 1 1 " "Found 1 design units, including 1 entities, in source file regiterinput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerInput " "Found entity 1: registerInput" {  } { { "regiterInput.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/regiterInput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xormodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file xormodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XorModule " "Found entity 1: XorModule" {  } { { "XorModule.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/XorModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftright.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "ShiftRight.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ShiftRight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ormodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file ormodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OrModule " "Found entity 1: OrModule" {  } { { "OrModule.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OrModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file andmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AndModule " "Found entity 1: AndModule" {  } { { "AndModule.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/AndModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumadorcompleto.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumadorcompleto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SumadorCompleto " "Found entity 1: SumadorCompleto" {  } { { "SumadorCompleto.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/SumadorCompleto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opsuma.sv 1 1 " "Found 1 design units, including 1 entities, in source file opsuma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpSuma " "Found entity 1: OpSuma" {  } { { "OpSuma.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpSuma.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file opmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpMult " "Found entity 1: OpMult" {  } { { "OpMult.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpMult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file opdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OpDiv " "Found entity 1: OpDiv" {  } { { "OpDiv.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpDiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayconverter.sv 1 1 " "Found 1 design units, including 1 entities, in source file displayconverter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayConverter " "Found entity 1: displayConverter" {  } { { "displayConverter.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/displayConverter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timinganalysissystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file timinganalysissystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimingAnalysisSystem " "Found entity 1: TimingAnalysisSystem" {  } { { "TimingAnalysisSystem.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/TimingAnalysisSystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registeroutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file registeroutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerOutput " "Found entity 1: registerOutput" {  } { { "registerOutput.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/registerOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724104203450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724104203450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimingAnalysisSystem " "Elaborating entity \"TimingAnalysisSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1724104203479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerInput registerInput:regIn " "Elaborating entity \"registerInput\" for hierarchy \"registerInput:regIn\"" {  } { { "TimingAnalysisSystem.sv" "regIn" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/TimingAnalysisSystem.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:dut " "Elaborating entity \"ALU\" for hierarchy \"ALU:dut\"" {  } { { "TimingAnalysisSystem.sv" "dut" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/TimingAnalysisSystem.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203481 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempOf ALU.sv(34) " "Verilog HDL Always Construct warning at ALU.sv(34): inferring latch(es) for variable \"tempOf\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724104203482 "|TimingAnalysisSystem|ALU:dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempCarry ALU.sv(34) " "Verilog HDL Always Construct warning at ALU.sv(34): inferring latch(es) for variable \"tempCarry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724104203482 "|TimingAnalysisSystem|ALU:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(93) " "Verilog HDL assignment warning at ALU.sv(93): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104203482 "|TimingAnalysisSystem|ALU:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempCarry ALU.sv(34) " "Inferred latch for \"tempCarry\" at ALU.sv(34)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724104203482 "|TimingAnalysisSystem|ALU:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempOf ALU.sv(34) " "Inferred latch for \"tempOf\" at ALU.sv(34)" {  } { { "ALU.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724104203482 "|TimingAnalysisSystem|ALU:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpSuma ALU:dut\|OpSuma:sum " "Elaborating entity \"OpSuma\" for hierarchy \"ALU:dut\|OpSuma:sum\"" {  } { { "ALU.sv" "sum" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpSuma.sv(32) " "Verilog HDL assignment warning at OpSuma.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "OpSuma.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpSuma.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104203483 "|TimingAnalysisSystem|ALU:dut|OpSuma:sum"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpSuma.sv(36) " "Verilog HDL assignment warning at OpSuma.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "OpSuma.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpSuma.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104203483 "|TimingAnalysisSystem|ALU:dut|OpSuma:sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SumadorCompleto ALU:dut\|OpSuma:sum\|SumadorCompleto:gen_for\[0\].SumCom " "Elaborating entity \"SumadorCompleto\" for hierarchy \"ALU:dut\|OpSuma:sum\|SumadorCompleto:gen_for\[0\].SumCom\"" {  } { { "OpSuma.sv" "gen_for\[0\].SumCom" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpSuma.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpMult ALU:dut\|OpMult:mult " "Elaborating entity \"OpMult\" for hierarchy \"ALU:dut\|OpMult:mult\"" {  } { { "ALU.sv" "mult" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpMult.sv(20) " "Verilog HDL assignment warning at OpMult.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "OpMult.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpMult.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104203486 "|TimingAnalysisSystem|ALU:dut|OpMult:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpDiv ALU:dut\|OpDiv:div " "Elaborating entity \"OpDiv\" for hierarchy \"ALU:dut\|OpDiv:div\"" {  } { { "ALU.sv" "div" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 OpDiv.sv(20) " "Verilog HDL assignment warning at OpDiv.sv(20): truncated value with size 32 to match size of target (2)" {  } { { "OpDiv.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpDiv.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104203488 "|TimingAnalysisSystem|ALU:dut|OpDiv:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 OpDiv.sv(27) " "Verilog HDL assignment warning at OpDiv.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "OpDiv.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/OpDiv.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104203488 "|TimingAnalysisSystem|ALU:dut|OpDiv:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:dut\|ShiftLeft:sll " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:dut\|ShiftLeft:sll\"" {  } { { "ALU.sv" "sll" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ShiftLeft.sv(12) " "Verilog HDL assignment warning at ShiftLeft.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "ShiftLeft.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ShiftLeft.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724104203489 "|TimingAnalysisSystem|ALU:dut|ShiftLeft:sll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight ALU:dut\|ShiftRight:srl " "Elaborating entity \"ShiftRight\" for hierarchy \"ALU:dut\|ShiftRight:srl\"" {  } { { "ALU.sv" "srl" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndModule ALU:dut\|AndModule:andG " "Elaborating entity \"AndModule\" for hierarchy \"ALU:dut\|AndModule:andG\"" {  } { { "ALU.sv" "andG" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OrModule ALU:dut\|OrModule:orG " "Elaborating entity \"OrModule\" for hierarchy \"ALU:dut\|OrModule:orG\"" {  } { { "ALU.sv" "orG" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorModule ALU:dut\|XorModule:xorG " "Elaborating entity \"XorModule\" for hierarchy \"ALU:dut\|XorModule:xorG\"" {  } { { "ALU.sv" "xorG" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerOutput registerOutput:regOut " "Elaborating entity \"registerOutput\" for hierarchy \"registerOutput:regOut\"" {  } { { "TimingAnalysisSystem.sv" "regOut" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/TimingAnalysisSystem.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724104203493 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regOutput registerOutput.sv(7) " "Verilog HDL Always Construct warning at registerOutput.sv(7): inferring latch(es) for variable \"regOutput\", which holds its previous value in one or more paths through the always construct" {  } { { "registerOutput.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/registerOutput.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1724104203494 "|TimingAnalysisSystem|registerOutput:regOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOutput\[0\] registerOutput.sv(7) " "Inferred latch for \"regOutput\[0\]\" at registerOutput.sv(7)" {  } { { "registerOutput.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/registerOutput.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724104203494 "|TimingAnalysisSystem|registerOutput:regOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regOutput\[1\] registerOutput.sv(7) " "Inferred latch for \"regOutput\[1\]\" at registerOutput.sv(7)" {  } { { "registerOutput.sv" "" { Text "D:/TEC/II Semestre 2024/Taller/Lab2/Ejercicio2/registerOutput.sv" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1724104203494 "|TimingAnalysisSystem|registerOutput:regOut"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1724104203524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724104203550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 19 15:50:03 2024 " "Processing ended: Mon Aug 19 15:50:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724104203550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724104203550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724104203550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724104203550 ""}
