{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366687768288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366687768296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 20:29:27 2013 " "Processing started: Mon Apr 22 20:29:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366687768296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366687768296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gateboy -c gateboy --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off gateboy -c gateboy --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366687768298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366687769156 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting a description top.sv(13) " "Verilog HDL syntax error at top.sv(13) near text \";\";  expecting a description" {  } { { "top.sv" "" { Text "/home/apropos/Documents/school/ECE510/gateboy/synthesis_project/top.sv" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1366687769456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 0 0 " "Found 0 design units, including 0 entities, in source file top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366687769464 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting a description tb_initial.sv(15) " "Verilog HDL syntax error at tb_initial.sv(15) near text \";\";  expecting a description" {  } { { "tb_initial.sv" "" { Text "/home/apropos/Documents/school/ECE510/gateboy/synthesis_project/tb_initial.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1366687769467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_initial.sv 0 0 " "Found 0 design units, including 0 entities, in source file tb_initial.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366687769468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366687769564 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 20:29:29 2013 " "Processing ended: Mon Apr 22 20:29:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366687769564 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366687769564 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366687769564 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366687769564 ""}
