
Cvicenie_5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d3c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000e78  08000e78  00010e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000e90  08000e90  00010e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000e94  08000e94  00010e94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000001c  20000000  08000e98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000001c  08000eb4  0002001c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000003c  08000eb4  0002003c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00003382  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000ac4  00000000  00000000  000233c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000450  00000000  00000000  00023e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003c8  00000000  00000000  000242e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000193b  00000000  00000000  000246a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00001762  00000000  00000000  00025fe3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00027745  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000010e0  00000000  00000000  000277c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000288a4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000001c 	.word	0x2000001c
 8000158:	00000000 	.word	0x00000000
 800015c:	08000e60 	.word	0x08000e60

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000020 	.word	0x20000020
 8000178:	08000e60 	.word	0x08000e60

0800017c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000184:	4a05      	ldr	r2, [pc, #20]	; (800019c <NVIC_PriorityGroupConfig+0x20>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800018c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000190:	60d3      	str	r3, [r2, #12]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	e000ed00 	.word	0xe000ed00

080001a0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b085      	sub	sp, #20
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001a8:	2300      	movs	r3, #0
 80001aa:	73fb      	strb	r3, [r7, #15]
 80001ac:	2300      	movs	r3, #0
 80001ae:	73bb      	strb	r3, [r7, #14]
 80001b0:	230f      	movs	r3, #15
 80001b2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	78db      	ldrb	r3, [r3, #3]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d038      	beq.n	800022e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001bc:	4b26      	ldr	r3, [pc, #152]	; (8000258 <NVIC_Init+0xb8>)
 80001be:	68db      	ldr	r3, [r3, #12]
 80001c0:	43db      	mvns	r3, r3
 80001c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001c6:	0a1b      	lsrs	r3, r3, #8
 80001c8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001ca:	7bfb      	ldrb	r3, [r7, #15]
 80001cc:	f1c3 0304 	rsb	r3, r3, #4
 80001d0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001d2:	7b7a      	ldrb	r2, [r7, #13]
 80001d4:	7bfb      	ldrb	r3, [r7, #15]
 80001d6:	fa42 f303 	asr.w	r3, r2, r3
 80001da:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	785b      	ldrb	r3, [r3, #1]
 80001e0:	461a      	mov	r2, r3
 80001e2:	7bbb      	ldrb	r3, [r7, #14]
 80001e4:	fa02 f303 	lsl.w	r3, r2, r3
 80001e8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	789a      	ldrb	r2, [r3, #2]
 80001ee:	7b7b      	ldrb	r3, [r7, #13]
 80001f0:	4013      	ands	r3, r2
 80001f2:	b2da      	uxtb	r2, r3
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	4313      	orrs	r3, r2
 80001f8:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 80001fa:	7bfb      	ldrb	r3, [r7, #15]
 80001fc:	011b      	lsls	r3, r3, #4
 80001fe:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000200:	4a16      	ldr	r2, [pc, #88]	; (800025c <NVIC_Init+0xbc>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	4413      	add	r3, r2
 8000208:	7bfa      	ldrb	r2, [r7, #15]
 800020a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800020e:	4a13      	ldr	r2, [pc, #76]	; (800025c <NVIC_Init+0xbc>)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	095b      	lsrs	r3, r3, #5
 8000216:	b2db      	uxtb	r3, r3
 8000218:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	f003 031f 	and.w	r3, r3, #31
 8000222:	2101      	movs	r1, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000228:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800022c:	e00f      	b.n	800024e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800022e:	490b      	ldr	r1, [pc, #44]	; (800025c <NVIC_Init+0xbc>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	095b      	lsrs	r3, r3, #5
 8000236:	b2db      	uxtb	r3, r3
 8000238:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	f003 031f 	and.w	r3, r3, #31
 8000242:	2201      	movs	r2, #1
 8000244:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000246:	f100 0320 	add.w	r3, r0, #32
 800024a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800024e:	bf00      	nop
 8000250:	3714      	adds	r7, #20
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	e000ed00 	.word	0xe000ed00
 800025c:	e000e100 	.word	0xe000e100

08000260 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000260:	b480      	push	{r7}
 8000262:	b087      	sub	sp, #28
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
 8000268:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800026a:	2300      	movs	r3, #0
 800026c:	617b      	str	r3, [r7, #20]
 800026e:	2300      	movs	r3, #0
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	2300      	movs	r3, #0
 8000274:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000276:	2300      	movs	r3, #0
 8000278:	617b      	str	r3, [r7, #20]
 800027a:	e07e      	b.n	800037a <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800027c:	2201      	movs	r2, #1
 800027e:	697b      	ldr	r3, [r7, #20]
 8000280:	fa02 f303 	lsl.w	r3, r2, r3
 8000284:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000286:	683b      	ldr	r3, [r7, #0]
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	4013      	ands	r3, r2
 800028e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000290:	68fa      	ldr	r2, [r7, #12]
 8000292:	693b      	ldr	r3, [r7, #16]
 8000294:	429a      	cmp	r2, r3
 8000296:	d16d      	bne.n	8000374 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	681a      	ldr	r2, [r3, #0]
 800029c:	697b      	ldr	r3, [r7, #20]
 800029e:	005b      	lsls	r3, r3, #1
 80002a0:	2103      	movs	r1, #3
 80002a2:	fa01 f303 	lsl.w	r3, r1, r3
 80002a6:	43db      	mvns	r3, r3
 80002a8:	401a      	ands	r2, r3
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681a      	ldr	r2, [r3, #0]
 80002b2:	683b      	ldr	r3, [r7, #0]
 80002b4:	791b      	ldrb	r3, [r3, #4]
 80002b6:	4619      	mov	r1, r3
 80002b8:	697b      	ldr	r3, [r7, #20]
 80002ba:	005b      	lsls	r3, r3, #1
 80002bc:	fa01 f303 	lsl.w	r3, r1, r3
 80002c0:	431a      	orrs	r2, r3
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80002c6:	683b      	ldr	r3, [r7, #0]
 80002c8:	791b      	ldrb	r3, [r3, #4]
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d003      	beq.n	80002d6 <GPIO_Init+0x76>
 80002ce:	683b      	ldr	r3, [r7, #0]
 80002d0:	791b      	ldrb	r3, [r3, #4]
 80002d2:	2b02      	cmp	r3, #2
 80002d4:	d136      	bne.n	8000344 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	689a      	ldr	r2, [r3, #8]
 80002da:	697b      	ldr	r3, [r7, #20]
 80002dc:	005b      	lsls	r3, r3, #1
 80002de:	2103      	movs	r1, #3
 80002e0:	fa01 f303 	lsl.w	r3, r1, r3
 80002e4:	43db      	mvns	r3, r3
 80002e6:	401a      	ands	r2, r3
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	689a      	ldr	r2, [r3, #8]
 80002f0:	683b      	ldr	r3, [r7, #0]
 80002f2:	795b      	ldrb	r3, [r3, #5]
 80002f4:	4619      	mov	r1, r3
 80002f6:	697b      	ldr	r3, [r7, #20]
 80002f8:	005b      	lsls	r3, r3, #1
 80002fa:	fa01 f303 	lsl.w	r3, r1, r3
 80002fe:	431a      	orrs	r2, r3
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	889b      	ldrh	r3, [r3, #4]
 8000308:	b29a      	uxth	r2, r3
 800030a:	697b      	ldr	r3, [r7, #20]
 800030c:	b29b      	uxth	r3, r3
 800030e:	2101      	movs	r1, #1
 8000310:	fa01 f303 	lsl.w	r3, r1, r3
 8000314:	b29b      	uxth	r3, r3
 8000316:	43db      	mvns	r3, r3
 8000318:	b29b      	uxth	r3, r3
 800031a:	4013      	ands	r3, r2
 800031c:	b29a      	uxth	r2, r3
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	889b      	ldrh	r3, [r3, #4]
 8000326:	b29b      	uxth	r3, r3
 8000328:	b21a      	sxth	r2, r3
 800032a:	683b      	ldr	r3, [r7, #0]
 800032c:	799b      	ldrb	r3, [r3, #6]
 800032e:	4619      	mov	r1, r3
 8000330:	697b      	ldr	r3, [r7, #20]
 8000332:	b29b      	uxth	r3, r3
 8000334:	fa01 f303 	lsl.w	r3, r1, r3
 8000338:	b21b      	sxth	r3, r3
 800033a:	4313      	orrs	r3, r2
 800033c:	b21b      	sxth	r3, r3
 800033e:	b29a      	uxth	r2, r3
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	68da      	ldr	r2, [r3, #12]
 8000348:	697b      	ldr	r3, [r7, #20]
 800034a:	b29b      	uxth	r3, r3
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	2103      	movs	r1, #3
 8000350:	fa01 f303 	lsl.w	r3, r1, r3
 8000354:	43db      	mvns	r3, r3
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	68da      	ldr	r2, [r3, #12]
 8000360:	683b      	ldr	r3, [r7, #0]
 8000362:	79db      	ldrb	r3, [r3, #7]
 8000364:	4619      	mov	r1, r3
 8000366:	697b      	ldr	r3, [r7, #20]
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	fa01 f303 	lsl.w	r3, r1, r3
 800036e:	431a      	orrs	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000374:	697b      	ldr	r3, [r7, #20]
 8000376:	3301      	adds	r3, #1
 8000378:	617b      	str	r3, [r7, #20]
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	2b0f      	cmp	r3, #15
 800037e:	f67f af7d 	bls.w	800027c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000382:	bf00      	nop
 8000384:	371c      	adds	r7, #28
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr

0800038c <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800038c:	b480      	push	{r7}
 800038e:	b085      	sub	sp, #20
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	460b      	mov	r3, r1
 8000396:	807b      	strh	r3, [r7, #2]
 8000398:	4613      	mov	r3, r2
 800039a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80003a0:	2300      	movs	r3, #0
 80003a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003a4:	787a      	ldrb	r2, [r7, #1]
 80003a6:	887b      	ldrh	r3, [r7, #2]
 80003a8:	f003 0307 	and.w	r3, r3, #7
 80003ac:	009b      	lsls	r3, r3, #2
 80003ae:	fa02 f303 	lsl.w	r3, r2, r3
 80003b2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80003b4:	887b      	ldrh	r3, [r7, #2]
 80003b6:	08db      	lsrs	r3, r3, #3
 80003b8:	b29b      	uxth	r3, r3
 80003ba:	4618      	mov	r0, r3
 80003bc:	887b      	ldrh	r3, [r7, #2]
 80003be:	08db      	lsrs	r3, r3, #3
 80003c0:	b29b      	uxth	r3, r3
 80003c2:	461a      	mov	r2, r3
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	3208      	adds	r2, #8
 80003c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003cc:	887b      	ldrh	r3, [r7, #2]
 80003ce:	f003 0307 	and.w	r3, r3, #7
 80003d2:	009b      	lsls	r3, r3, #2
 80003d4:	210f      	movs	r1, #15
 80003d6:	fa01 f303 	lsl.w	r3, r1, r3
 80003da:	43db      	mvns	r3, r3
 80003dc:	ea02 0103 	and.w	r1, r2, r3
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	f100 0208 	add.w	r2, r0, #8
 80003e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80003ea:	887b      	ldrh	r3, [r7, #2]
 80003ec:	08db      	lsrs	r3, r3, #3
 80003ee:	b29b      	uxth	r3, r3
 80003f0:	461a      	mov	r2, r3
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	3208      	adds	r2, #8
 80003f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	4313      	orrs	r3, r2
 80003fe:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000400:	887b      	ldrh	r3, [r7, #2]
 8000402:	08db      	lsrs	r3, r3, #3
 8000404:	b29b      	uxth	r3, r3
 8000406:	461a      	mov	r2, r3
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	3208      	adds	r2, #8
 800040c:	68b9      	ldr	r1, [r7, #8]
 800040e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000412:	bf00      	nop
 8000414:	3714      	adds	r7, #20
 8000416:	46bd      	mov	sp, r7
 8000418:	bc80      	pop	{r7}
 800041a:	4770      	bx	lr

0800041c <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800041c:	b480      	push	{r7}
 800041e:	b089      	sub	sp, #36	; 0x24
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000424:	2300      	movs	r3, #0
 8000426:	61fb      	str	r3, [r7, #28]
 8000428:	2300      	movs	r3, #0
 800042a:	61bb      	str	r3, [r7, #24]
 800042c:	2300      	movs	r3, #0
 800042e:	617b      	str	r3, [r7, #20]
 8000430:	2300      	movs	r3, #0
 8000432:	613b      	str	r3, [r7, #16]
 8000434:	2300      	movs	r3, #0
 8000436:	60fb      	str	r3, [r7, #12]
 8000438:	2300      	movs	r3, #0
 800043a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800043c:	4b5f      	ldr	r3, [pc, #380]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800043e:	689b      	ldr	r3, [r3, #8]
 8000440:	f003 030c 	and.w	r3, r3, #12
 8000444:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8000446:	69fb      	ldr	r3, [r7, #28]
 8000448:	2b0c      	cmp	r3, #12
 800044a:	d865      	bhi.n	8000518 <RCC_GetClocksFreq+0xfc>
 800044c:	a201      	add	r2, pc, #4	; (adr r2, 8000454 <RCC_GetClocksFreq+0x38>)
 800044e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000452:	bf00      	nop
 8000454:	08000489 	.word	0x08000489
 8000458:	08000519 	.word	0x08000519
 800045c:	08000519 	.word	0x08000519
 8000460:	08000519 	.word	0x08000519
 8000464:	080004a9 	.word	0x080004a9
 8000468:	08000519 	.word	0x08000519
 800046c:	08000519 	.word	0x08000519
 8000470:	08000519 	.word	0x08000519
 8000474:	080004b1 	.word	0x080004b1
 8000478:	08000519 	.word	0x08000519
 800047c:	08000519 	.word	0x08000519
 8000480:	08000519 	.word	0x08000519
 8000484:	080004b9 	.word	0x080004b9
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000488:	4b4c      	ldr	r3, [pc, #304]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800048a:	685b      	ldr	r3, [r3, #4]
 800048c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000490:	0b5b      	lsrs	r3, r3, #13
 8000492:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000494:	68bb      	ldr	r3, [r7, #8]
 8000496:	3301      	adds	r3, #1
 8000498:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800049c:	fa02 f303 	lsl.w	r3, r2, r3
 80004a0:	461a      	mov	r2, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	601a      	str	r2, [r3, #0]
      break;
 80004a6:	e047      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a45      	ldr	r2, [pc, #276]	; (80005c0 <RCC_GetClocksFreq+0x1a4>)
 80004ac:	601a      	str	r2, [r3, #0]
      break;
 80004ae:	e043      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	4a44      	ldr	r2, [pc, #272]	; (80005c4 <RCC_GetClocksFreq+0x1a8>)
 80004b4:	601a      	str	r2, [r3, #0]
      break;
 80004b6:	e03f      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80004b8:	4b40      	ldr	r3, [pc, #256]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 80004ba:	689b      	ldr	r3, [r3, #8]
 80004bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80004c0:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80004c2:	4b3e      	ldr	r3, [pc, #248]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 80004c4:	689b      	ldr	r3, [r3, #8]
 80004c6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80004ca:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80004cc:	69bb      	ldr	r3, [r7, #24]
 80004ce:	0c9b      	lsrs	r3, r3, #18
 80004d0:	4a3d      	ldr	r2, [pc, #244]	; (80005c8 <RCC_GetClocksFreq+0x1ac>)
 80004d2:	5cd3      	ldrb	r3, [r2, r3]
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 80004d8:	697b      	ldr	r3, [r7, #20]
 80004da:	0d9b      	lsrs	r3, r3, #22
 80004dc:	3301      	adds	r3, #1
 80004de:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80004e0:	4b36      	ldr	r3, [pc, #216]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004e8:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 80004ea:	693b      	ldr	r3, [r7, #16]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d109      	bne.n	8000504 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 80004f0:	69bb      	ldr	r3, [r7, #24]
 80004f2:	4a33      	ldr	r2, [pc, #204]	; (80005c0 <RCC_GetClocksFreq+0x1a4>)
 80004f4:	fb02 f203 	mul.w	r2, r2, r3
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000502:	e019      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000504:	69bb      	ldr	r3, [r7, #24]
 8000506:	4a2f      	ldr	r2, [pc, #188]	; (80005c4 <RCC_GetClocksFreq+0x1a8>)
 8000508:	fb02 f203 	mul.w	r2, r2, r3
 800050c:	697b      	ldr	r3, [r7, #20]
 800050e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	601a      	str	r2, [r3, #0]
      }
      break;
 8000516:	e00f      	b.n	8000538 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000518:	4b28      	ldr	r3, [pc, #160]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000520:	0b5b      	lsrs	r3, r3, #13
 8000522:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	3301      	adds	r3, #1
 8000528:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800052c:	fa02 f303 	lsl.w	r3, r2, r3
 8000530:	461a      	mov	r2, r3
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	601a      	str	r2, [r3, #0]
      break;
 8000536:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000538:	4b20      	ldr	r3, [pc, #128]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800053a:	689b      	ldr	r3, [r3, #8]
 800053c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000540:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000542:	69fb      	ldr	r3, [r7, #28]
 8000544:	091b      	lsrs	r3, r3, #4
 8000546:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000548:	4a20      	ldr	r2, [pc, #128]	; (80005cc <RCC_GetClocksFreq+0x1b0>)
 800054a:	69fb      	ldr	r3, [r7, #28]
 800054c:	4413      	add	r3, r2
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	b2db      	uxtb	r3, r3
 8000552:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	40da      	lsrs	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000560:	4b16      	ldr	r3, [pc, #88]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000568:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 800056a:	69fb      	ldr	r3, [r7, #28]
 800056c:	0a1b      	lsrs	r3, r3, #8
 800056e:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000570:	4a16      	ldr	r2, [pc, #88]	; (80005cc <RCC_GetClocksFreq+0x1b0>)
 8000572:	69fb      	ldr	r3, [r7, #28]
 8000574:	4413      	add	r3, r2
 8000576:	781b      	ldrb	r3, [r3, #0]
 8000578:	b2db      	uxtb	r3, r3
 800057a:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	40da      	lsrs	r2, r3
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000588:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <RCC_GetClocksFreq+0x1a0>)
 800058a:	689b      	ldr	r3, [r3, #8]
 800058c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000590:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8000592:	69fb      	ldr	r3, [r7, #28]
 8000594:	0adb      	lsrs	r3, r3, #11
 8000596:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000598:	4a0c      	ldr	r2, [pc, #48]	; (80005cc <RCC_GetClocksFreq+0x1b0>)
 800059a:	69fb      	ldr	r3, [r7, #28]
 800059c:	4413      	add	r3, r2
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	685a      	ldr	r2, [r3, #4]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	40da      	lsrs	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60da      	str	r2, [r3, #12]
}
 80005b0:	bf00      	nop
 80005b2:	3724      	adds	r7, #36	; 0x24
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bc80      	pop	{r7}
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	40023800 	.word	0x40023800
 80005c0:	00f42400 	.word	0x00f42400
 80005c4:	007a1200 	.word	0x007a1200
 80005c8:	20000000 	.word	0x20000000
 80005cc:	2000000c 	.word	0x2000000c

080005d0 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80005dc:	78fb      	ldrb	r3, [r7, #3]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d006      	beq.n	80005f0 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80005e2:	4909      	ldr	r1, [pc, #36]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005e4:	4b08      	ldr	r3, [pc, #32]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005e6:	69da      	ldr	r2, [r3, #28]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4313      	orrs	r3, r2
 80005ec:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 80005ee:	e006      	b.n	80005fe <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80005f0:	4905      	ldr	r1, [pc, #20]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005f2:	4b05      	ldr	r3, [pc, #20]	; (8000608 <RCC_AHBPeriphClockCmd+0x38>)
 80005f4:	69da      	ldr	r2, [r3, #28]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	43db      	mvns	r3, r3
 80005fa:	4013      	ands	r3, r2
 80005fc:	61cb      	str	r3, [r1, #28]
  }
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	40023800 	.word	0x40023800

0800060c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	460b      	mov	r3, r1
 8000616:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000618:	78fb      	ldrb	r3, [r7, #3]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d006      	beq.n	800062c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800061e:	4909      	ldr	r1, [pc, #36]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 8000620:	4b08      	ldr	r3, [pc, #32]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 8000622:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4313      	orrs	r3, r2
 8000628:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800062a:	e006      	b.n	800063a <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800062c:	4905      	ldr	r1, [pc, #20]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 800062e:	4b05      	ldr	r3, [pc, #20]	; (8000644 <RCC_APB1PeriphClockCmd+0x38>)
 8000630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	43db      	mvns	r3, r3
 8000636:	4013      	ands	r3, r2
 8000638:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 800063a:	bf00      	nop
 800063c:	370c      	adds	r7, #12
 800063e:	46bd      	mov	sp, r7
 8000640:	bc80      	pop	{r7}
 8000642:	4770      	bx	lr
 8000644:	40023800 	.word	0x40023800

08000648 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b08a      	sub	sp, #40	; 0x28
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000652:	2300      	movs	r3, #0
 8000654:	627b      	str	r3, [r7, #36]	; 0x24
 8000656:	2300      	movs	r3, #0
 8000658:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 800065e:	2300      	movs	r3, #0
 8000660:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	8a1b      	ldrh	r3, [r3, #16]
 8000666:	b29b      	uxth	r3, r3
 8000668:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800066a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000670:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	88db      	ldrh	r3, [r3, #6]
 8000676:	461a      	mov	r2, r3
 8000678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800067a:	4313      	orrs	r3, r2
 800067c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800067e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000680:	b29a      	uxth	r2, r3
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	899b      	ldrh	r3, [r3, #12]
 800068a:	b29b      	uxth	r3, r3
 800068c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800068e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000690:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000694:	f023 030c 	bic.w	r3, r3, #12
 8000698:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	889a      	ldrh	r2, [r3, #4]
 800069e:	683b      	ldr	r3, [r7, #0]
 80006a0:	891b      	ldrh	r3, [r3, #8]
 80006a2:	4313      	orrs	r3, r2
 80006a4:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80006aa:	4313      	orrs	r3, r2
 80006ac:	b29b      	uxth	r3, r3
 80006ae:	461a      	mov	r2, r3
 80006b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b2:	4313      	orrs	r3, r2
 80006b4:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80006b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	8a9b      	ldrh	r3, [r3, #20]
 80006c2:	b29b      	uxth	r3, r3
 80006c4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80006c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006cc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	899b      	ldrh	r3, [r3, #12]
 80006d2:	461a      	mov	r2, r3
 80006d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d6:	4313      	orrs	r3, r2
 80006d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80006da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006dc:	b29a      	uxth	r2, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80006e2:	f107 0308 	add.w	r3, r7, #8
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff fe98 	bl	800041c <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	4a2e      	ldr	r2, [pc, #184]	; (80007a8 <USART_Init+0x160>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d102      	bne.n	80006fa <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	623b      	str	r3, [r7, #32]
 80006f8:	e001      	b.n	80006fe <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80006fa:	693b      	ldr	r3, [r7, #16]
 80006fc:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	899b      	ldrh	r3, [r3, #12]
 8000702:	b29b      	uxth	r3, r3
 8000704:	b21b      	sxth	r3, r3
 8000706:	2b00      	cmp	r3, #0
 8000708:	da0c      	bge.n	8000724 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800070a:	6a3a      	ldr	r2, [r7, #32]
 800070c:	4613      	mov	r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	4413      	add	r3, r2
 8000712:	009a      	lsls	r2, r3, #2
 8000714:	441a      	add	r2, r3
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	005b      	lsls	r3, r3, #1
 800071c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000720:	61fb      	str	r3, [r7, #28]
 8000722:	e00b      	b.n	800073c <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000724:	6a3a      	ldr	r2, [r7, #32]
 8000726:	4613      	mov	r3, r2
 8000728:	009b      	lsls	r3, r3, #2
 800072a:	4413      	add	r3, r2
 800072c:	009a      	lsls	r2, r3, #2
 800072e:	441a      	add	r2, r3
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	009b      	lsls	r3, r3, #2
 8000736:	fbb2 f3f3 	udiv	r3, r2, r3
 800073a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800073c:	69fb      	ldr	r3, [r7, #28]
 800073e:	4a1b      	ldr	r2, [pc, #108]	; (80007ac <USART_Init+0x164>)
 8000740:	fba2 2303 	umull	r2, r3, r2, r3
 8000744:	095b      	lsrs	r3, r3, #5
 8000746:	011b      	lsls	r3, r3, #4
 8000748:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800074a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800074c:	091b      	lsrs	r3, r3, #4
 800074e:	2264      	movs	r2, #100	; 0x64
 8000750:	fb02 f303 	mul.w	r3, r2, r3
 8000754:	69fa      	ldr	r2, [r7, #28]
 8000756:	1ad3      	subs	r3, r2, r3
 8000758:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	899b      	ldrh	r3, [r3, #12]
 800075e:	b29b      	uxth	r3, r3
 8000760:	b21b      	sxth	r3, r3
 8000762:	2b00      	cmp	r3, #0
 8000764:	da0c      	bge.n	8000780 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000766:	69bb      	ldr	r3, [r7, #24]
 8000768:	00db      	lsls	r3, r3, #3
 800076a:	3332      	adds	r3, #50	; 0x32
 800076c:	4a0f      	ldr	r2, [pc, #60]	; (80007ac <USART_Init+0x164>)
 800076e:	fba2 2303 	umull	r2, r3, r2, r3
 8000772:	095b      	lsrs	r3, r3, #5
 8000774:	f003 0307 	and.w	r3, r3, #7
 8000778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800077a:	4313      	orrs	r3, r2
 800077c:	627b      	str	r3, [r7, #36]	; 0x24
 800077e:	e00b      	b.n	8000798 <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000780:	69bb      	ldr	r3, [r7, #24]
 8000782:	011b      	lsls	r3, r3, #4
 8000784:	3332      	adds	r3, #50	; 0x32
 8000786:	4a09      	ldr	r2, [pc, #36]	; (80007ac <USART_Init+0x164>)
 8000788:	fba2 2303 	umull	r2, r3, r2, r3
 800078c:	095b      	lsrs	r3, r3, #5
 800078e:	f003 030f 	and.w	r3, r3, #15
 8000792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000794:	4313      	orrs	r3, r2
 8000796:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800079a:	b29a      	uxth	r2, r3
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	811a      	strh	r2, [r3, #8]
}
 80007a0:	bf00      	nop
 80007a2:	3728      	adds	r7, #40	; 0x28
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40013800 	.word	0x40013800
 80007ac:	51eb851f 	.word	0x51eb851f

080007b0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80007b0:	b480      	push	{r7}
 80007b2:	b083      	sub	sp, #12
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	460b      	mov	r3, r1
 80007ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80007bc:	78fb      	ldrb	r3, [r7, #3]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d008      	beq.n	80007d4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	899b      	ldrh	r3, [r3, #12]
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80007d2:	e007      	b.n	80007e4 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	899b      	ldrh	r3, [r3, #12]
 80007d8:	b29b      	uxth	r3, r3
 80007da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80007de:	b29a      	uxth	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	819a      	strh	r2, [r3, #12]
  }
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bc80      	pop	{r7}
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop

080007f0 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	460b      	mov	r3, r1
 80007fa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 80007fc:	887b      	ldrh	r3, [r7, #2]
 80007fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000802:	b29a      	uxth	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	809a      	strh	r2, [r3, #4]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop

08000814 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	889b      	ldrh	r3, [r3, #4]
 8000820:	b29b      	uxth	r3, r3
 8000822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000826:	b29b      	uxth	r3, r3
}
 8000828:	4618      	mov	r0, r3
 800082a:	370c      	adds	r7, #12
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop

08000834 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000834:	b480      	push	{r7}
 8000836:	b087      	sub	sp, #28
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	460b      	mov	r3, r1
 800083e:	807b      	strh	r3, [r7, #2]
 8000840:	4613      	mov	r3, r2
 8000842:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000844:	2300      	movs	r3, #0
 8000846:	613b      	str	r3, [r7, #16]
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	2300      	movs	r3, #0
 800084e:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000858:	887b      	ldrh	r3, [r7, #2]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	095b      	lsrs	r3, r3, #5
 800085e:	b2db      	uxtb	r3, r3
 8000860:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000862:	887b      	ldrh	r3, [r7, #2]
 8000864:	f003 031f 	and.w	r3, r3, #31
 8000868:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800086a:	2201      	movs	r2, #1
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	fa02 f303 	lsl.w	r3, r2, r3
 8000872:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000874:	693b      	ldr	r3, [r7, #16]
 8000876:	2b01      	cmp	r3, #1
 8000878:	d103      	bne.n	8000882 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800087a:	697b      	ldr	r3, [r7, #20]
 800087c:	330c      	adds	r3, #12
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	e009      	b.n	8000896 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000882:	693b      	ldr	r3, [r7, #16]
 8000884:	2b02      	cmp	r3, #2
 8000886:	d103      	bne.n	8000890 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	3310      	adds	r3, #16
 800088c:	617b      	str	r3, [r7, #20]
 800088e:	e002      	b.n	8000896 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	3314      	adds	r3, #20
 8000894:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000896:	787b      	ldrb	r3, [r7, #1]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d006      	beq.n	80008aa <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	697a      	ldr	r2, [r7, #20]
 80008a0:	6811      	ldr	r1, [r2, #0]
 80008a2:	68ba      	ldr	r2, [r7, #8]
 80008a4:	430a      	orrs	r2, r1
 80008a6:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80008a8:	e006      	b.n	80008b8 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	697a      	ldr	r2, [r7, #20]
 80008ae:	6811      	ldr	r1, [r2, #0]
 80008b0:	68ba      	ldr	r2, [r7, #8]
 80008b2:	43d2      	mvns	r2, r2
 80008b4:	400a      	ands	r2, r1
 80008b6:	601a      	str	r2, [r3, #0]
  }
}
 80008b8:	bf00      	nop
 80008ba:	371c      	adds	r7, #28
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop

080008c4 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	460b      	mov	r3, r1
 80008ce:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80008d0:	2300      	movs	r3, #0
 80008d2:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	881b      	ldrh	r3, [r3, #0]
 80008d8:	b29a      	uxth	r2, r3
 80008da:	887b      	ldrh	r3, [r7, #2]
 80008dc:	4013      	ands	r3, r2
 80008de:	b29b      	uxth	r3, r3
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d002      	beq.n	80008ea <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 80008e4:	2301      	movs	r3, #1
 80008e6:	73fb      	strb	r3, [r7, #15]
 80008e8:	e001      	b.n	80008ee <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 80008ea:	2300      	movs	r3, #0
 80008ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80008ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop

080008fc <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b087      	sub	sp, #28
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	460b      	mov	r3, r1
 8000906:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000908:	2300      	movs	r3, #0
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
 8000910:	2300      	movs	r3, #0
 8000912:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000914:	2300      	movs	r3, #0
 8000916:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000918:	887b      	ldrh	r3, [r7, #2]
 800091a:	b2db      	uxtb	r3, r3
 800091c:	095b      	lsrs	r3, r3, #5
 800091e:	b2db      	uxtb	r3, r3
 8000920:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000922:	887b      	ldrh	r3, [r7, #2]
 8000924:	f003 031f 	and.w	r3, r3, #31
 8000928:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 800092a:	2201      	movs	r2, #1
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d107      	bne.n	800094a <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	899b      	ldrh	r3, [r3, #12]
 800093e:	b29b      	uxth	r3, r3
 8000940:	461a      	mov	r2, r3
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	4013      	ands	r3, r2
 8000946:	617b      	str	r3, [r7, #20]
 8000948:	e011      	b.n	800096e <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	2b02      	cmp	r3, #2
 800094e:	d107      	bne.n	8000960 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	8a1b      	ldrh	r3, [r3, #16]
 8000954:	b29b      	uxth	r3, r3
 8000956:	461a      	mov	r2, r3
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	4013      	ands	r3, r2
 800095c:	617b      	str	r3, [r7, #20]
 800095e:	e006      	b.n	800096e <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	8a9b      	ldrh	r3, [r3, #20]
 8000964:	b29b      	uxth	r3, r3
 8000966:	461a      	mov	r2, r3
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	4013      	ands	r3, r2
 800096c:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 800096e:	887b      	ldrh	r3, [r7, #2]
 8000970:	0a1b      	lsrs	r3, r3, #8
 8000972:	b29b      	uxth	r3, r3
 8000974:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000976:	2201      	movs	r2, #1
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	fa02 f303 	lsl.w	r3, r2, r3
 800097e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	881b      	ldrh	r3, [r3, #0]
 8000984:	b29b      	uxth	r3, r3
 8000986:	461a      	mov	r2, r3
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4013      	ands	r3, r2
 800098c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d005      	beq.n	80009a0 <USART_GetITStatus+0xa4>
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d002      	beq.n	80009a0 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 800099a:	2301      	movs	r3, #1
 800099c:	74fb      	strb	r3, [r7, #19]
 800099e:	e001      	b.n	80009a4 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 80009a0:	2300      	movs	r3, #0
 80009a2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80009a4:	7cfb      	ldrb	r3, [r7, #19]
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	371c      	adds	r7, #28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr

080009b0 <USART_ClearITPendingBit>:
  * @note TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	460b      	mov	r3, r1
 80009ba:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80009bc:	2300      	movs	r3, #0
 80009be:	81fb      	strh	r3, [r7, #14]
 80009c0:	2300      	movs	r3, #0
 80009c2:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 80009c4:	887b      	ldrh	r3, [r7, #2]
 80009c6:	0a1b      	lsrs	r3, r3, #8
 80009c8:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80009ca:	89fb      	ldrh	r3, [r7, #14]
 80009cc:	2201      	movs	r2, #1
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 80009d4:	89bb      	ldrh	r3, [r7, #12]
 80009d6:	43db      	mvns	r3, r3
 80009d8:	b29a      	uxth	r2, r3
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	801a      	strh	r2, [r3, #0]
}
 80009de:	bf00      	nop
 80009e0:	3714      	adds	r7, #20
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bc80      	pop	{r7}
 80009e6:	4770      	bx	lr

080009e8 <USART2_IRQHandler>:
#include "stm32l1xx.h"
#include "vrs_cv5.h"

volatile int uartBit = 0;

void USART2_IRQHandler(void) {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
	uint8_t temp = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	71fb      	strb	r3, [r7, #7]
	if (USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) {
 80009f2:	f240 5125 	movw	r1, #1317	; 0x525
 80009f6:	4811      	ldr	r0, [pc, #68]	; (8000a3c <USART2_IRQHandler+0x54>)
 80009f8:	f7ff ff80 	bl	80008fc <USART_GetITStatus>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d017      	beq.n	8000a32 <USART2_IRQHandler+0x4a>
		USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 8000a02:	f240 5125 	movw	r1, #1317	; 0x525
 8000a06:	480d      	ldr	r0, [pc, #52]	; (8000a3c <USART2_IRQHandler+0x54>)
 8000a08:	f7ff ffd2 	bl	80009b0 <USART_ClearITPendingBit>
		temp = USART_ReceiveData(USART2);
 8000a0c:	480b      	ldr	r0, [pc, #44]	; (8000a3c <USART2_IRQHandler+0x54>)
 8000a0e:	f7ff ff01 	bl	8000814 <USART_ReceiveData>
 8000a12:	4603      	mov	r3, r0
 8000a14:	71fb      	strb	r3, [r7, #7]
		if (temp == 'm') {
 8000a16:	79fb      	ldrb	r3, [r7, #7]
 8000a18:	2b6d      	cmp	r3, #109	; 0x6d
 8000a1a:	d10a      	bne.n	8000a32 <USART2_IRQHandler+0x4a>
			if (uartBit == 1)
 8000a1c:	4b08      	ldr	r3, [pc, #32]	; (8000a40 <USART2_IRQHandler+0x58>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d103      	bne.n	8000a2c <USART2_IRQHandler+0x44>
				uartBit = 0;
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <USART2_IRQHandler+0x58>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
			else
				uartBit = 1;
		}
	}
}
 8000a2a:	e002      	b.n	8000a32 <USART2_IRQHandler+0x4a>
		temp = USART_ReceiveData(USART2);
		if (temp == 'm') {
			if (uartBit == 1)
				uartBit = 0;
			else
				uartBit = 1;
 8000a2c:	4b04      	ldr	r3, [pc, #16]	; (8000a40 <USART2_IRQHandler+0x58>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40004400 	.word	0x40004400
 8000a40:	20000038 	.word	0x20000038

08000a44 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
  int i = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	607b      	str	r3, [r7, #4]
  *  system_stm32l1xx.c file
  */

  /* TODO - Add your application code here */
  //adc_init();
  startupNVIC();
 8000a4e:	f000 f933 	bl	8000cb8 <startupNVIC>

  // uloha 1
  //uloha_1();

  // uloha 2
  startupUSART();
 8000a52:	f000 f949 	bl	8000ce8 <startupUSART>

  /* Infinite loop */
  while (1)
  {
	// uloha 2
	if (uartBit == 1)
 8000a56:	4b07      	ldr	r3, [pc, #28]	; (8000a74 <main+0x30>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	2b01      	cmp	r3, #1
 8000a5c:	d104      	bne.n	8000a68 <main+0x24>
		sendRetaz("3.30V\n\r", 7);
 8000a5e:	2107      	movs	r1, #7
 8000a60:	4805      	ldr	r0, [pc, #20]	; (8000a78 <main+0x34>)
 8000a62:	f000 f9b1 	bl	8000dc8 <sendRetaz>
 8000a66:	e7f6      	b.n	8000a56 <main+0x12>
	else
		sendRetaz("VRSFORLIFE\n\r", 6);
 8000a68:	2106      	movs	r1, #6
 8000a6a:	4804      	ldr	r0, [pc, #16]	; (8000a7c <main+0x38>)
 8000a6c:	f000 f9ac 	bl	8000dc8 <sendRetaz>

  }
 8000a70:	e7f1      	b.n	8000a56 <main+0x12>
 8000a72:	bf00      	nop
 8000a74:	20000038 	.word	0x20000038
 8000a78:	08000e78 	.word	0x08000e78
 8000a7c:	08000e80 	.word	0x08000e80

08000a80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ab8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000a84:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000a86:	e003      	b.n	8000a90 <LoopCopyDataInit>

08000a88 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000a88:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8000a8a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000a8c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000a8e:	3104      	adds	r1, #4

08000a90 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000a90:	480b      	ldr	r0, [pc, #44]	; (8000ac0 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 8000a92:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8000a94:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000a96:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000a98:	d3f6      	bcc.n	8000a88 <CopyDataInit>
  ldr r2, =_sbss
 8000a9a:	4a0b      	ldr	r2, [pc, #44]	; (8000ac8 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8000a9c:	e002      	b.n	8000aa4 <LoopFillZerobss>

08000a9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000a9e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000aa0:	f842 3b04 	str.w	r3, [r2], #4

08000aa4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000aa4:	4b09      	ldr	r3, [pc, #36]	; (8000acc <LoopFillZerobss+0x28>)
  cmp r2, r3
 8000aa6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000aa8:	d3f9      	bcc.n	8000a9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000aaa:	f000 f841 	bl	8000b30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000aae:	f000 f9b1 	bl	8000e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ab2:	f7ff ffc7 	bl	8000a44 <main>
  bx lr
 8000ab6:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ab8:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8000abc:	08000e98 	.word	0x08000e98
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8000ac0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ac4:	2000001c 	.word	0x2000001c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8000ac8:	2000001c 	.word	0x2000001c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8000acc:	2000003c 	.word	0x2000003c

08000ad0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad0:	e7fe      	b.n	8000ad0 <ADC1_IRQHandler>
	...

08000ad4 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc80      	pop	{r7}
 8000ade:	4770      	bx	lr

08000ae0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000ae4:	e7fe      	b.n	8000ae4 <HardFault_Handler+0x4>
 8000ae6:	bf00      	nop

08000ae8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000aec:	e7fe      	b.n	8000aec <MemManage_Handler+0x4>
 8000aee:	bf00      	nop

08000af0 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000af4:	e7fe      	b.n	8000af4 <BusFault_Handler+0x4>
 8000af6:	bf00      	nop

08000af8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000afc:	e7fe      	b.n	8000afc <UsageFault_Handler+0x4>
 8000afe:	bf00      	nop

08000b00 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr

08000b0c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr

08000b24 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr

08000b30 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000b34:	4a15      	ldr	r2, [pc, #84]	; (8000b8c <SystemInit+0x5c>)
 8000b36:	4b15      	ldr	r3, [pc, #84]	; (8000b8c <SystemInit+0x5c>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b3e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000b40:	4912      	ldr	r1, [pc, #72]	; (8000b8c <SystemInit+0x5c>)
 8000b42:	4b12      	ldr	r3, [pc, #72]	; (8000b8c <SystemInit+0x5c>)
 8000b44:	689a      	ldr	r2, [r3, #8]
 8000b46:	4b12      	ldr	r3, [pc, #72]	; (8000b90 <SystemInit+0x60>)
 8000b48:	4013      	ands	r3, r2
 8000b4a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000b4c:	4a0f      	ldr	r2, [pc, #60]	; (8000b8c <SystemInit+0x5c>)
 8000b4e:	4b0f      	ldr	r3, [pc, #60]	; (8000b8c <SystemInit+0x5c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000b56:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000b5a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000b5c:	4a0b      	ldr	r2, [pc, #44]	; (8000b8c <SystemInit+0x5c>)
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <SystemInit+0x5c>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b66:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000b68:	4a08      	ldr	r2, [pc, #32]	; (8000b8c <SystemInit+0x5c>)
 8000b6a:	4b08      	ldr	r3, [pc, #32]	; (8000b8c <SystemInit+0x5c>)
 8000b6c:	689b      	ldr	r3, [r3, #8]
 8000b6e:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000b72:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000b74:	4b05      	ldr	r3, [pc, #20]	; (8000b8c <SystemInit+0x5c>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8000b7a:	f000 f80d 	bl	8000b98 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000b7e:	4b05      	ldr	r3, [pc, #20]	; (8000b94 <SystemInit+0x64>)
 8000b80:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b84:	609a      	str	r2, [r3, #8]
#endif
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	88ffc00c 	.word	0x88ffc00c
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000ba6:	4a41      	ldr	r2, [pc, #260]	; (8000cac <SetSysClock+0x114>)
 8000ba8:	4b40      	ldr	r3, [pc, #256]	; (8000cac <SetSysClock+0x114>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bb0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000bb2:	4b3e      	ldr	r3, [pc, #248]	; (8000cac <SetSysClock+0x114>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bba:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d103      	bne.n	8000bd0 <SetSysClock+0x38>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000bce:	d1f0      	bne.n	8000bb2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000bd0:	4b36      	ldr	r3, [pc, #216]	; (8000cac <SetSysClock+0x114>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d002      	beq.n	8000be2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	e001      	b.n	8000be6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000be2:	2300      	movs	r3, #0
 8000be4:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d15a      	bne.n	8000ca2 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8000bec:	4a30      	ldr	r2, [pc, #192]	; (8000cb0 <SetSysClock+0x118>)
 8000bee:	4b30      	ldr	r3, [pc, #192]	; (8000cb0 <SetSysClock+0x118>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f043 0304 	orr.w	r3, r3, #4
 8000bf6:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000bf8:	4a2d      	ldr	r2, [pc, #180]	; (8000cb0 <SetSysClock+0x118>)
 8000bfa:	4b2d      	ldr	r3, [pc, #180]	; (8000cb0 <SetSysClock+0x118>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f043 0302 	orr.w	r3, r3, #2
 8000c02:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8000c04:	4a2a      	ldr	r2, [pc, #168]	; (8000cb0 <SetSysClock+0x118>)
 8000c06:	4b2a      	ldr	r3, [pc, #168]	; (8000cb0 <SetSysClock+0x118>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f043 0301 	orr.w	r3, r3, #1
 8000c0e:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000c10:	4a26      	ldr	r2, [pc, #152]	; (8000cac <SetSysClock+0x114>)
 8000c12:	4b26      	ldr	r3, [pc, #152]	; (8000cac <SetSysClock+0x114>)
 8000c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c1a:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8000c1c:	4b25      	ldr	r3, [pc, #148]	; (8000cb4 <SetSysClock+0x11c>)
 8000c1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c22:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8000c24:	bf00      	nop
 8000c26:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <SetSysClock+0x11c>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f003 0310 	and.w	r3, r3, #16
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d1f9      	bne.n	8000c26 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000c32:	4a1e      	ldr	r2, [pc, #120]	; (8000cac <SetSysClock+0x114>)
 8000c34:	4b1d      	ldr	r3, [pc, #116]	; (8000cac <SetSysClock+0x114>)
 8000c36:	689b      	ldr	r3, [r3, #8]
 8000c38:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000c3a:	4a1c      	ldr	r2, [pc, #112]	; (8000cac <SetSysClock+0x114>)
 8000c3c:	4b1b      	ldr	r3, [pc, #108]	; (8000cac <SetSysClock+0x114>)
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8000c42:	4a1a      	ldr	r2, [pc, #104]	; (8000cac <SetSysClock+0x114>)
 8000c44:	4b19      	ldr	r3, [pc, #100]	; (8000cac <SetSysClock+0x114>)
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8000c4a:	4a18      	ldr	r2, [pc, #96]	; (8000cac <SetSysClock+0x114>)
 8000c4c:	4b17      	ldr	r3, [pc, #92]	; (8000cac <SetSysClock+0x114>)
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000c54:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8000c56:	4a15      	ldr	r2, [pc, #84]	; (8000cac <SetSysClock+0x114>)
 8000c58:	4b14      	ldr	r3, [pc, #80]	; (8000cac <SetSysClock+0x114>)
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8000c60:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000c62:	4a12      	ldr	r2, [pc, #72]	; (8000cac <SetSysClock+0x114>)
 8000c64:	4b11      	ldr	r3, [pc, #68]	; (8000cac <SetSysClock+0x114>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c6c:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000c6e:	bf00      	nop
 8000c70:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <SetSysClock+0x114>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d0f9      	beq.n	8000c70 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000c7c:	4a0b      	ldr	r2, [pc, #44]	; (8000cac <SetSysClock+0x114>)
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <SetSysClock+0x114>)
 8000c80:	689b      	ldr	r3, [r3, #8]
 8000c82:	f023 0303 	bic.w	r3, r3, #3
 8000c86:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8000c88:	4a08      	ldr	r2, [pc, #32]	; (8000cac <SetSysClock+0x114>)
 8000c8a:	4b08      	ldr	r3, [pc, #32]	; (8000cac <SetSysClock+0x114>)
 8000c8c:	689b      	ldr	r3, [r3, #8]
 8000c8e:	f043 0303 	orr.w	r3, r3, #3
 8000c92:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8000c94:	bf00      	nop
 8000c96:	4b05      	ldr	r3, [pc, #20]	; (8000cac <SetSysClock+0x114>)
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	f003 030c 	and.w	r3, r3, #12
 8000c9e:	2b0c      	cmp	r3, #12
 8000ca0:	d1f9      	bne.n	8000c96 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8000ca2:	bf00      	nop
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	40023c00 	.word	0x40023c00
 8000cb4:	40007000 	.word	0x40007000

08000cb8 <startupNVIC>:

#include "stm32l1xx.h"
#include "vrs_cv5.h"


void startupNVIC(){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8000cbe:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8000cc2:	f7ff fa5b 	bl	800017c <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = ADC1_IRQn; // nam preruen njdete v sbore stm32l1xx.h
 8000cc6:	2312      	movs	r3, #18
 8000cc8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000cd6:	1d3b      	adds	r3, r7, #4
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fa61 	bl	80001a0 <NVIC_Init>
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop

08000ce8 <startupUSART>:

void startupUSART(){
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpioInitStruc; //RX
	GPIO_InitTypeDef gpioInitStruc2; //TX
	USART_InitTypeDef usartInitStruc;

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000cee:	2101      	movs	r1, #1
 8000cf0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000cf4:	f7ff fc8a 	bl	800060c <RCC_APB1PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	f7ff fc68 	bl	80005d0 <RCC_AHBPeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8000d00:	2207      	movs	r2, #7
 8000d02:	2102      	movs	r1, #2
 8000d04:	482e      	ldr	r0, [pc, #184]	; (8000dc0 <startupUSART+0xd8>)
 8000d06:	f7ff fb41 	bl	800038c <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8000d0a:	2207      	movs	r2, #7
 8000d0c:	2103      	movs	r1, #3
 8000d0e:	482c      	ldr	r0, [pc, #176]	; (8000dc0 <startupUSART+0xd8>)
 8000d10:	f7ff fb3c 	bl	800038c <GPIO_PinAFConfig>

	gpioInitStruc.GPIO_Mode = GPIO_Mode_AF;
 8000d14:	2302      	movs	r3, #2
 8000d16:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	gpioInitStruc.GPIO_OType = GPIO_OType_PP;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	gpioInitStruc.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	gpioInitStruc.GPIO_Pin = GPIO_Pin_2;
 8000d26:	2304      	movs	r3, #4
 8000d28:	623b      	str	r3, [r7, #32]
	gpioInitStruc.GPIO_Speed = GPIO_Speed_40MHz;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_Init(GPIOA, &gpioInitStruc);
 8000d30:	f107 0320 	add.w	r3, r7, #32
 8000d34:	4619      	mov	r1, r3
 8000d36:	4822      	ldr	r0, [pc, #136]	; (8000dc0 <startupUSART+0xd8>)
 8000d38:	f7ff fa92 	bl	8000260 <GPIO_Init>

	gpioInitStruc2.GPIO_Mode = GPIO_Mode_AF;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	773b      	strb	r3, [r7, #28]
	gpioInitStruc2.GPIO_OType = GPIO_OType_PP;
 8000d40:	2300      	movs	r3, #0
 8000d42:	77bb      	strb	r3, [r7, #30]
	gpioInitStruc2.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	77fb      	strb	r3, [r7, #31]
	gpioInitStruc2.GPIO_Pin = GPIO_Pin_3;
 8000d48:	2308      	movs	r3, #8
 8000d4a:	61bb      	str	r3, [r7, #24]
	gpioInitStruc2.GPIO_Speed = GPIO_Speed_40MHz;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	777b      	strb	r3, [r7, #29]
	GPIO_Init(GPIOA, &gpioInitStruc2);
 8000d50:	f107 0318 	add.w	r3, r7, #24
 8000d54:	4619      	mov	r1, r3
 8000d56:	481a      	ldr	r0, [pc, #104]	; (8000dc0 <startupUSART+0xd8>)
 8000d58:	f7ff fa82 	bl	8000260 <GPIO_Init>

	usartInitStruc.USART_BaudRate = 2*9600;
 8000d5c:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8000d60:	60bb      	str	r3, [r7, #8]
	usartInitStruc.USART_WordLength = USART_WordLength_8b;
 8000d62:	2300      	movs	r3, #0
 8000d64:	81bb      	strh	r3, [r7, #12]
	usartInitStruc.USART_StopBits = USART_StopBits_1;
 8000d66:	2300      	movs	r3, #0
 8000d68:	81fb      	strh	r3, [r7, #14]
	usartInitStruc.USART_Parity = USART_Parity_No;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	823b      	strh	r3, [r7, #16]
	usartInitStruc.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	82bb      	strh	r3, [r7, #20]
	usartInitStruc.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000d72:	230c      	movs	r3, #12
 8000d74:	827b      	strh	r3, [r7, #18]
	USART_Init(USART2, &usartInitStruc);
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4811      	ldr	r0, [pc, #68]	; (8000dc4 <startupUSART+0xdc>)
 8000d7e:	f7ff fc63 	bl	8000648 <USART_Init>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8000d82:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8000d86:	f7ff f9f9 	bl	800017c <NVIC_PriorityGroupConfig>

	NVIC_InitTypeDef NVIC_InitStructure2;
	NVIC_InitStructure2.NVIC_IRQChannel = USART2_IRQn; // nam preruen njdete v sbore stm32l1xx.h
 8000d8a:	2326      	movs	r3, #38	; 0x26
 8000d8c:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure2.NVIC_IRQChannelPreemptionPriority = 1;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure2.NVIC_IRQChannelSubPriority = 0;
 8000d92:	2300      	movs	r3, #0
 8000d94:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure2.NVIC_IRQChannelCmd = ENABLE;
 8000d96:	2301      	movs	r3, #1
 8000d98:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure2);
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff f9ff 	bl	80001a0 <NVIC_Init>

	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000da2:	2201      	movs	r2, #1
 8000da4:	f240 5125 	movw	r1, #1317	; 0x525
 8000da8:	4806      	ldr	r0, [pc, #24]	; (8000dc4 <startupUSART+0xdc>)
 8000daa:	f7ff fd43 	bl	8000834 <USART_ITConfig>

	USART_Cmd(USART2, ENABLE);
 8000dae:	2101      	movs	r1, #1
 8000db0:	4804      	ldr	r0, [pc, #16]	; (8000dc4 <startupUSART+0xdc>)
 8000db2:	f7ff fcfd 	bl	80007b0 <USART_Cmd>
}
 8000db6:	bf00      	nop
 8000db8:	3728      	adds	r7, #40	; 0x28
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40004400 	.word	0x40004400

08000dc8 <sendRetaz>:
void sendZnak(char c) {
	USART_SendData(USART2, (uint8_t) c);
	while (USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
}

void sendRetaz(char c[],int dlzka) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
 8000dd0:	6039      	str	r1, [r7, #0]
	for(int i=0;i<dlzka;i++){
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
 8000dd6:	e013      	b.n	8000e00 <sendRetaz+0x38>
		USART_SendData(USART2, (uint8_t) c[i]);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	4413      	add	r3, r2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	4619      	mov	r1, r3
 8000de4:	480a      	ldr	r0, [pc, #40]	; (8000e10 <sendRetaz+0x48>)
 8000de6:	f7ff fd03 	bl	80007f0 <USART_SendData>
		while (USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
 8000dea:	bf00      	nop
 8000dec:	2140      	movs	r1, #64	; 0x40
 8000dee:	4808      	ldr	r0, [pc, #32]	; (8000e10 <sendRetaz+0x48>)
 8000df0:	f7ff fd68 	bl	80008c4 <USART_GetFlagStatus>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0f8      	beq.n	8000dec <sendRetaz+0x24>
	USART_SendData(USART2, (uint8_t) c);
	while (USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
}

void sendRetaz(char c[],int dlzka) {
	for(int i=0;i<dlzka;i++){
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fa      	ldr	r2, [r7, #12]
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	429a      	cmp	r2, r3
 8000e06:	dbe7      	blt.n	8000dd8 <sendRetaz+0x10>
		USART_SendData(USART2, (uint8_t) c[i]);
		while (USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET);
		//sendZnak(c[i]);
	}
}
 8000e08:	bf00      	nop
 8000e0a:	3710      	adds	r7, #16
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40004400 	.word	0x40004400

08000e14 <__libc_init_array>:
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <__libc_init_array+0x3c>)
 8000e16:	b570      	push	{r4, r5, r6, lr}
 8000e18:	461e      	mov	r6, r3
 8000e1a:	4c0e      	ldr	r4, [pc, #56]	; (8000e54 <__libc_init_array+0x40>)
 8000e1c:	2500      	movs	r5, #0
 8000e1e:	1ae4      	subs	r4, r4, r3
 8000e20:	10a4      	asrs	r4, r4, #2
 8000e22:	42a5      	cmp	r5, r4
 8000e24:	d004      	beq.n	8000e30 <__libc_init_array+0x1c>
 8000e26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e2a:	4798      	blx	r3
 8000e2c:	3501      	adds	r5, #1
 8000e2e:	e7f8      	b.n	8000e22 <__libc_init_array+0xe>
 8000e30:	f000 f816 	bl	8000e60 <_init>
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <__libc_init_array+0x44>)
 8000e36:	4c09      	ldr	r4, [pc, #36]	; (8000e5c <__libc_init_array+0x48>)
 8000e38:	461e      	mov	r6, r3
 8000e3a:	1ae4      	subs	r4, r4, r3
 8000e3c:	10a4      	asrs	r4, r4, #2
 8000e3e:	2500      	movs	r5, #0
 8000e40:	42a5      	cmp	r5, r4
 8000e42:	d004      	beq.n	8000e4e <__libc_init_array+0x3a>
 8000e44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e48:	4798      	blx	r3
 8000e4a:	3501      	adds	r5, #1
 8000e4c:	e7f8      	b.n	8000e40 <__libc_init_array+0x2c>
 8000e4e:	bd70      	pop	{r4, r5, r6, pc}
 8000e50:	08000e90 	.word	0x08000e90
 8000e54:	08000e90 	.word	0x08000e90
 8000e58:	08000e90 	.word	0x08000e90
 8000e5c:	08000e94 	.word	0x08000e94

08000e60 <_init>:
 8000e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e62:	bf00      	nop
 8000e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e66:	bc08      	pop	{r3}
 8000e68:	469e      	mov	lr, r3
 8000e6a:	4770      	bx	lr

08000e6c <_fini>:
 8000e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e6e:	bf00      	nop
 8000e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e72:	bc08      	pop	{r3}
 8000e74:	469e      	mov	lr, r3
 8000e76:	4770      	bx	lr
