#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 16 20:57:51 2021
# Process ID: 17448
# Current directory: C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1
# Command line: vivado.exe -log top_level_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_module.tcl
# Log file: C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/top_level_module.vds
# Journal file: C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_module.tcl -notrace
Command: synth_design -top top_level_module -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16592 
WARNING: [Synth 8-2490] overwriting previous definition of module xpm_cdc_async_rst [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15361]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:87]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:88]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:89]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:90]
WARNING: [Synth 8-992] ads_fifo_data is already implicitly declared earlier [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:364]
WARNING: [Synth 8-992] ads_pipe_read is already implicitly declared earlier [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:365]
WARNING: [Synth 8-992] ddr3_rst is already implicitly declared earlier [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:522]
WARNING: [Synth 8-2490] overwriting previous definition of module mux_8to1 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 454.125 ; gain = 109.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_module' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:92]
	Parameter BLOCK_SIZE bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 1023 - type: integer 
	Parameter BUFFER_HEADROOM bound to: 20 - type: integer 
	Parameter CAPABILITY bound to: 16'b0000000000000001 
INFO: [Synth 8-6157] synthesizing module 'AD7961' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:66]
	Parameter FPGA_CLOCK_FREQ bound to: 200.000000 - type: float 
	Parameter TCYC bound to: 0.200000 - type: float 
	Parameter ADC_CYC_CNT bound to: 39 - type: integer 
	Parameter SERIAL_IDLE_STATE bound to: 3'b001 
	Parameter SERIAL_READ_STATE bound to: 3'b010 
	Parameter SERIAL_DONE_STATE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19488]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (2#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
INFO: [Synth 8-6157] synthesizing module 'ODDR2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:30679]
	Parameter DDR_ALIGNMENT bound to: NONE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR2' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:30679]
INFO: [Synth 8-6155] done synthesizing module 'AD7961' (4#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:66]
INFO: [Synth 8-6157] synthesizing module 'reset_sync_low' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/reset_sync_low.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reset_sync_low' (5#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/reset_sync_low.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_AD796x' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-17448-FDC212-01/realtime/fifo_AD796x_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_AD796x' (6#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-17448-FDC212-01/realtime/fifo_AD796x_stub.v:6]
WARNING: [Synth 8-350] instance 'adc7961_fifo' of module 'fifo_AD796x' requires 12 connections, but only 10 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:421]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4945]
INFO: [Synth 8-6155] done synthesizing module 'GND' (7#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4945]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (8#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (8#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (9#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (9#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
WARNING: [Synth 8-350] instance 'adc7961_fifo' of module 'fifo_AD796x' requires 12 connections, but only 10 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:421]
WARNING: [Synth 8-350] instance 'adc7961_fifo' of module 'fifo_AD796x' requires 12 connections, but only 10 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:421]
WARNING: [Synth 8-350] instance 'adc7961_fifo' of module 'fifo_AD796x' requires 12 connections, but only 10 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:421]
INFO: [Synth 8-6157] synthesizing module 'spi_controller' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_controller.v:25]
	Parameter ADDR bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/clock_divider.v:21]
	Parameter ADDR bound to: 0 - type: integer 
	Parameter CONV_WID bound to: 10 - type: integer 
	Parameter CONV_TIME bound to: 112 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (11#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/clock_divider.v:21]
INFO: [Synth 8-6157] synthesizing module 'spi_data_gen' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_data_gen.v:22]
	Parameter ADDR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_data_gen' (12#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_data_gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'WbSignal_converter' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v:23]
	Parameter S0 bound to: 5'b00000 
	Parameter S1 bound to: 5'b00001 
	Parameter S2 bound to: 5'b00010 
	Parameter S3 bound to: 5'b00011 
	Parameter S4 bound to: 5'b01111 
	Parameter read bound to: 5'b00100 
	Parameter read1 bound to: 5'b00101 
	Parameter read2 bound to: 5'b00110 
	Parameter read3 bound to: 5'b00111 
	Parameter read4 bound to: 5'b01000 
	Parameter read5 bound to: 5'b01001 
	Parameter read6 bound to: 5'b01010 
	Parameter read7 bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'WbSignal_converter' (13#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/WbSignal_converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'hbexec' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v:74]
	Parameter ADDRESS_WIDTH bound to: 30 - type: integer 
	Parameter AW bound to: 30 - type: integer 
	Parameter CW bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hbexec' (14#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/hbexec.v:74]
INFO: [Synth 8-6157] synthesizing module 'spi_top' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v:45]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v:137]
INFO: [Synth 8-6157] synthesizing module 'spi_clgen' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_clgen' (15#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_clgen.v:44]
INFO: [Synth 8-6157] synthesizing module 'spi_shift' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_shift' (16#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_shift.v:44]
INFO: [Synth 8-6155] done synthesizing module 'spi_top' (17#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/SPI_Master/spi_top.v:45]
INFO: [Synth 8-6155] done synthesizing module 'spi_controller' (18#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_controller.v:25]
WARNING: [Synth 8-350] instance 'dac_0' of module 'spi_controller' requires 17 connections, but only 9 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (19#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'dac_0' of module 'spi_controller' requires 17 connections, but only 9 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
INFO: [Synth 8-6157] synthesizing module 'spi_fifo_driven' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
INFO: [Synth 8-6157] synthesizing module 'general_clock_divide' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/general_clock_divide.v:23]
INFO: [Synth 8-6155] done synthesizing module 'general_clock_divide' (21#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/general_clock_divide.v:23]
INFO: [Synth 8-6157] synthesizing module 'read_fifo_to_spi_cmd' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
	Parameter conversion_offset bound to: 14'b10000000000000 
	Parameter master_clock_freq bound to: 16'b0000000011001000 
	Parameter divide_reg_val bound to: 16'b0000000000000001 
	Parameter INIT_0 bound to: 5'b00000 
	Parameter INIT_1 bound to: 5'b00001 
	Parameter INIT_2 bound to: 5'b00010 
	Parameter INIT_3 bound to: 5'b00011 
	Parameter INIT_4 bound to: 5'b00100 
	Parameter INIT_5 bound to: 5'b00101 
	Parameter INIT_6 bound to: 5'b00110 
	Parameter INIT_7 bound to: 5'b00111 
	Parameter INIT_8 bound to: 5'b01000 
	Parameter Convert_0 bound to: 5'b01001 
	Parameter Convert_1 bound to: 5'b01010 
	Parameter Convert_2 bound to: 5'b01011 
	Parameter Transfer_0 bound to: 5'b01100 
	Parameter Transfer_1 bound to: 5'b01101 
	Parameter Transfer_2 bound to: 5'b01110 
	Parameter IDLE_0 bound to: 5'b10001 
INFO: [Synth 8-6155] done synthesizing module 'read_fifo_to_spi_cmd' (22#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/read_fifo_to_spi_cmd.v:21]
INFO: [Synth 8-6157] synthesizing module 'realTimeLPF_readwrite_coeff' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v:23]
	Parameter S1 bound to: 5'b00000 
	Parameter S2 bound to: 5'b00001 
	Parameter S3 bound to: 5'b00010 
	Parameter S4 bound to: 5'b00011 
	Parameter S5 bound to: 5'b00100 
	Parameter S6 bound to: 5'b00101 
	Parameter S7 bound to: 5'b00111 
	Parameter S8 bound to: 5'b01000 
	Parameter S9 bound to: 5'b01001 
	Parameter S10 bound to: 5'b01010 
	Parameter S11 bound to: 5'b01011 
	Parameter S12 bound to: 5'b01100 
	Parameter S13 bound to: 5'b01101 
	Parameter S14 bound to: 5'b01111 
	Parameter S15 bound to: 5'b10000 
	Parameter S16 bound to: 5'b10001 
	Parameter S17 bound to: 5'b10100 
	Parameter S18 bound to: 5'b10101 
	Parameter INIT bound to: 5'b10010 
	Parameter CHECK bound to: 5'b10011 
INFO: [Synth 8-6155] done synthesizing module 'realTimeLPF_readwrite_coeff' (23#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/realTimeLPF_readwrite_coeff.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-17448-FDC212-01/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (24#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-17448-FDC212-01/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (4) of module 'blk_mem_gen_0' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:120]
INFO: [Synth 8-6157] synthesizing module 'Butterworth' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Butterworth' (25#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:54]
WARNING: [Synth 8-689] width (5) of port connection 'write_address' does not match port width (4) of module 'Butterworth' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:132]
INFO: [Synth 8-6157] synthesizing module 'LPF_data_modify_fixpt' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_modify_fixpt.v:28]
INFO: [Synth 8-6155] done synthesizing module 'LPF_data_modify_fixpt' (26#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/LPF_data_modify_fixpt.v:28]
WARNING: [Synth 8-3848] Net ep_datain in module/entity spi_fifo_driven does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:38]
WARNING: [Synth 8-3848] Net sync_rst in module/entity spi_fifo_driven does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:100]
INFO: [Synth 8-6155] done synthesizing module 'spi_fifo_driven' (27#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:23]
INFO: [Synth 8-6157] synthesizing module 'i2cController' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:54]
	Parameter CLOCK_STRETCH_SUPPORT bound to: 1 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 16'b0000000000100000 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_get_preamble_length bound to: 10 - type: integer 
	Parameter s_get_preamble_starts bound to: 11 - type: integer 
	Parameter s_get_preamble_stops bound to: 12 - type: integer 
	Parameter s_get_payload_length bound to: 13 - type: integer 
	Parameter s_preamble_start bound to: 20 - type: integer 
	Parameter s_preamble_startwait bound to: 21 - type: integer 
	Parameter s_preamble_tx bound to: 22 - type: integer 
	Parameter s_preamble_txwait bound to: 23 - type: integer 
	Parameter s_preamble_startstopwait bound to: 24 - type: integer 
	Parameter s_preamble_next bound to: 25 - type: integer 
	Parameter s_payload bound to: 30 - type: integer 
	Parameter s_payload_wait bound to: 31 - type: integer 
	Parameter s_payload_stop bound to: 32 - type: integer 
	Parameter s_payload_stopwait bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'okDRAM64X8D' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v:21]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:44547]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (28#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:44547]
INFO: [Synth 8-6155] done synthesizing module 'okDRAM64X8D' (29#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/okDRAM64X8D.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux_8to1' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v:26]
INFO: [Synth 8-6155] done synthesizing module 'mux_8to1' (30#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/mux8to1.v:26]
INFO: [Synth 8-6157] synthesizing module 'i2cTokenizer' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:34]
	Parameter CLOCK_STRETCH_SUPPORT bound to: 1 - type: integer 
	Parameter CLOCK_DIVIDER bound to: 16'b0000000000100000 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_start0 bound to: 10 - type: integer 
	Parameter s_start1 bound to: 11 - type: integer 
	Parameter s_start2 bound to: 12 - type: integer 
	Parameter s_start3 bound to: 13 - type: integer 
	Parameter s_start4 bound to: 14 - type: integer 
	Parameter s_write0 bound to: 20 - type: integer 
	Parameter s_write1 bound to: 21 - type: integer 
	Parameter s_write2 bound to: 22 - type: integer 
	Parameter s_write3 bound to: 23 - type: integer 
	Parameter s_read0 bound to: 30 - type: integer 
	Parameter s_read1 bound to: 31 - type: integer 
	Parameter s_read2 bound to: 32 - type: integer 
	Parameter s_read3 bound to: 33 - type: integer 
	Parameter s_stop0 bound to: 40 - type: integer 
	Parameter s_stop1 bound to: 41 - type: integer 
	Parameter s_stop2 bound to: 42 - type: integer 
	Parameter s_stop3 bound to: 43 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:184]
INFO: [Synth 8-6155] done synthesizing module 'i2cTokenizer' (31#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cTokenizer.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:211]
INFO: [Synth 8-6155] done synthesizing module 'i2cController' (32#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/i2c/src/i2cController.v:54]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:736]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:736]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:736]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:736]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (33#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-17448-FDC212-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (34#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/.Xil/Vivado-17448-FDC212-01/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'okWireOR' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:119]
	Parameter N bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'okWireOR' (35#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:119]
INFO: [Synth 8-6157] synthesizing module 'okHost' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:10]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (36#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (37#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (38#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
WARNING: [Synth 8-350] instance 'mmcm0' of module 'MMCME2_BASE' requires 18 connections, but only 6 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okLibrary.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (39#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52076]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (40#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52076]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (41#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (41#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (41#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (44#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4102]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (45#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4102]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_v13_2_0' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15469]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15982]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15983]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15984]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15985]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25495]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25533]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (46#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25461]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (47#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (48#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:48860]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (49#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:48860]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (49#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:17097]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15361]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15371]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (49#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (50#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15361]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25575]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (50#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25621]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_v13_2_0' (51#1) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/XEM7310-A75/okCoreHarness.v:15469]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (53#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (53#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3750]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (53#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (54#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:43885]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (55#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:43885]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (55#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (55#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25671]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (55#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25692]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (56#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:44132]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-350] instance 'okHI' of module 'okHost' requires 9 connections, but only 7 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:217]
WARNING: [Synth 8-689] width (1) of port connection 'ep_datain' does not match port width (32) of module 'okWireOut' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:276]
WARNING: [Synth 8-689] width (1) of port connection 'ep_datain' does not match port width (32) of module 'okWireOut' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:277]
WARNING: [Synth 8-689] width (32) of port connection 'din' does not match port width (16) of module 'fifo_AD796x' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:356]
WARNING: [Synth 8-350] instance 'ads8686_fifo' of module 'fifo_AD796x' requires 12 connections, but only 10 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:352]
WARNING: [Synth 8-689] width (30) of port connection 'app_addr' does not match port width (29) of module 'ddr3_256_32' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:565]
WARNING: [Synth 8-350] instance 'u_ddr3_256_32' of module 'ddr3_256_32' requires 38 connections, but only 37 given [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:546]
	Parameter FIFO_SIZE bound to: 128 - type: integer 
	Parameter BURST_UI_WORD_COUNT bound to: 2'b01 
	Parameter ADDRESS_INCREMENT bound to: 5'b01000 
	Parameter s_idle bound to: 0 - type: integer 
	Parameter s_write_0 bound to: 10 - type: integer 
	Parameter s_write_1 bound to: 11 - type: integer 
	Parameter s_write_2 bound to: 12 - type: integer 
	Parameter s_write_3 bound to: 13 - type: integer 
	Parameter s_write_4 bound to: 14 - type: integer 
	Parameter s_read_0 bound to: 20 - type: integer 
	Parameter s_read_1 bound to: 21 - type: integer 
	Parameter s_read_2 bound to: 22 - type: integer 
	Parameter s_read_3 bound to: 23 - type: integer 
	Parameter s_read_4 bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:9]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:10]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:11]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:12]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:14]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:15]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:16]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:17]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:18]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:20]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:21]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:22]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:23]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:25]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:26]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:27]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:28]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:30]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:31]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:32]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:34]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:35]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:36]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:37]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:38]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:45]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:46]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:47]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:49]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:50]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:51]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ddr3_test.v:91]
WARNING: [Synth 8-689] width (16) of port connection 'ep_datain' does not match port width (32) of module 'okWireOut' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:750]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:761]
WARNING: [Synth 8-689] width (16) of port connection 'memdin' does not match port width (8) of module 'i2cController' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:776]
	Parameter halfof_divide_by bound to: 31'b0000101111101011110000100000000 
WARNING: [Synth 8-3848] Net gp_lvds_n in module/entity top_level_module does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:142]
WARNING: [Synth 8-3848] Net gp_lvds_p in module/entity top_level_module does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:143]
WARNING: [Synth 8-3848] Net dac_out_0 in module/entity top_level_module does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:276]
WARNING: [Synth 8-3848] Net dac_out_1 in module/entity top_level_module does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:277]
WARNING: [Synth 8-3848] Net hostinterrupt in module/entity top_level_module does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:304]
WARNING: [Synth 8-3848] Net adc_reset in module/entity top_level_module does not have driver. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:385]
WARNING: [Synth 8-3331] design spi_shift has unconnected port latch[3]
WARNING: [Synth 8-3331] design spi_shift has unconnected port latch[2]
WARNING: [Synth 8-3331] design spi_shift has unconnected port latch[1]
WARNING: [Synth 8-3331] design spi_top has unconnected port wb_adr_i[1]
WARNING: [Synth 8-3331] design spi_top has unconnected port wb_adr_i[0]
WARNING: [Synth 8-3331] design read_fifo_to_spi_cmd has unconnected port empty
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[31]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[30]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[29]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[28]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[27]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[26]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[25]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[24]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[23]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[22]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[21]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[20]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[19]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[18]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[17]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[16]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[15]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[14]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[13]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[12]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[11]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[10]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[9]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[8]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[7]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[6]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[5]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[4]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[3]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[2]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[1]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_datain[0]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port rst
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_read
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[30]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[29]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[28]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[27]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[26]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[25]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[24]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[23]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[22]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[21]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[20]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[19]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[18]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[17]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[16]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[15]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[14]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[13]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[12]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[11]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[10]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[9]
WARNING: [Synth 8-3331] design spi_fifo_driven has unconnected port ep_address[8]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[112]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[111]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[110]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[109]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[108]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[107]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[106]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[105]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[104]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[103]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[102]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[101]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[100]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[99]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[98]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[97]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[96]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[95]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[94]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[93]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[92]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[91]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[90]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[89]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[88]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[87]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[86]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[85]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[84]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[83]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[82]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[81]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[80]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[79]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[78]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[77]
WARNING: [Synth 8-3331] design okWireIn has unconnected port okHE[76]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 540.441 ; gain = 195.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin data_converter_0:rst to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:99]
WARNING: [Synth 8-3295] tying undriven pin coeff_rd_0:rst to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:112]
WARNING: [Synth 8-3295] tying undriven pin u_Butterworth_0:reset to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:124]
WARNING: [Synth 8-3295] tying undriven pin Wishbone_Master_0:i_reset to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:144]
WARNING: [Synth 8-3295] tying undriven pin i_spi_top_0:wb_rst_i to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:152]
WARNING: [Synth 8-3295] tying undriven pin i_spi_top_0:miso_pad_i to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/spi_fifo_driven.v:152]
WARNING: [Synth 8-3295] tying undriven pin wo_dac_0:ep_datain[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:276]
WARNING: [Synth 8-3295] tying undriven pin wo_dac_1:ep_datain[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:277]
WARNING: [Synth 8-3295] tying undriven pin trigOut60:ep_trigger[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:298]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[0].adc7961:en_i[3] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[0].adc7961:en_i[2] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[0].adc7961:en_i[1] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[0].adc7961:en_i[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[0].sync_adc_rst_0:async_rst to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:419]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[1].adc7961:en_i[3] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[1].adc7961:en_i[2] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[1].adc7961:en_i[1] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[1].adc7961:en_i[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[1].sync_adc_rst_0:async_rst to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:419]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[2].adc7961:en_i[3] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[2].adc7961:en_i[2] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[2].adc7961:en_i[1] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[2].adc7961:en_i[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[2].sync_adc_rst_0:async_rst to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:419]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[3].adc7961:en_i[3] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[3].adc7961:en_i[2] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[3].adc7961:en_i[1] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[3].adc7961:en_i[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:400]
WARNING: [Synth 8-3295] tying undriven pin ad7960_gen[3].sync_adc_rst_0:async_rst to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:419]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:divider_reset to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:host_fpgab to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:okClk to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[31] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[30] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[29] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[28] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[27] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[26] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[25] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[24] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[23] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[22] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[21] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[20] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[19] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[18] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[17] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[16] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[15] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[14] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[13] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[12] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[11] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[10] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[9] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[8] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[7] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[6] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[5] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[4] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[3] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[2] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[1] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:addr[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[31] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[30] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[29] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[28] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[27] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[26] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[25] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[24] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[23] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[22] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[21] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[20] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[19] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[18] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[17] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[16] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[15] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[14] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[13] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[12] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[11] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[10] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[9] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[8] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[7] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[6] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[5] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[4] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[3] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[2] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[1] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:data_in[0] to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[0].dac_0:write_in to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[1].dac_0:divider_reset to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[1].dac_0:host_fpgab to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
WARNING: [Synth 8-3295] tying undriven pin dac80508_gen[1].dac_0:okClk to constant 0 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/top_level_module.v:447]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 540.441 ; gain = 195.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 540.441 ; gain = 195.832
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[0].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[1].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[2].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[3].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'adc_pll'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'adc_pll'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[0].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[1].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[2].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[3].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[4].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'dac_ad5453_gen[5].spi_fifo0/realTime_LPF_coeff_BRAM'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ads8686_fifo'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ads8686_fifo'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[0].adc7961_fifo'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[0].adc7961_fifo'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[1].adc7961_fifo'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[1].adc7961_fifo'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[2].adc7961_fifo'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[2].adc7961_fifo'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[3].adc7961_fifo'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/fifo_AD796x/fifo_AD796x_in_context.xdc] for cell 'ad7960_gen[3].adc7961_fifo'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc] for cell 'u_ddr3_256_32'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc] for cell 'u_ddr3_256_32'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'okPipeIn_fifo'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128/fifo_w32_1024_r256_128_in_context.xdc] for cell 'okPipeIn_fifo'
Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo'
Finished Parsing XDC File [c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024/fifo_w256_128_r32_1024_in_context.xdc] for cell 'okPipeOut_fifo'
Parsing XDC File [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:10]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:17]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:18]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:19]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:20]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:21]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:23]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:24]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:25]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:26]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:27]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:28]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:30]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:31]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:32]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:33]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:34]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:35]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:36]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:37]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:38]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:39]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:40]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:41]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:42]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:43]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:44]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:45]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:46]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:47]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:48]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:49]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:50]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:51]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:52]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:53]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:54]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:55]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:56]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:57]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:58]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:59]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:60]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:61]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:62]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:63]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:65]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:66]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okUH[0]', please type 'create_clock -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:69]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:71]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:71]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okUH[4] okUH[3] okUH[2] okUH[1] okUH[0]', please type 'set_input_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:71]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:72]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:72]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okUH[4] okUH[3] okUH[2] okUH[1] okUH[0]', please type 'set_input_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:72]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '2', please type 'set_multicycle_path -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:73]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:75]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:75]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okUHU[31] okUHU[30] okUHU[29] okUHU[28] okUHU[27] okUHU[26] okUHU[25] okUHU[24] okUHU[23] okUHU[22] okUHU[21] okUHU[20] okUHU[19] okUHU[18] okUHU[17] okUHU[16] okUHU[15] okUHU[14] okUHU[13] okUHU[12] okUHU[11] okUHU[10] okUHU[9] okUHU[8] okUHU[7] okUHU[6] okUHU[5] okUHU[4] okUHU[3] okUHU[2] okUHU[1] okUHU[0]', please type 'set_input_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:75]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:76]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:76]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okUHU[31] okUHU[30] okUHU[29] okUHU[28] okUHU[27] okUHU[26] okUHU[25] okUHU[24] okUHU[23] okUHU[22] okUHU[21] okUHU[20] okUHU[19] okUHU[18] okUHU[17] okUHU[16] okUHU[15] okUHU[14] okUHU[13] okUHU[12] okUHU[11] okUHU[10] okUHU[9] okUHU[8] okUHU[7] okUHU[6] okUHU[5] okUHU[4] okUHU[3] okUHU[2] okUHU[1] okUHU[0]', please type 'set_input_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:76]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '2', please type 'set_multicycle_path -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:77]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:79]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:79]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okHU[2] okHU[1] okHU[0]', please type 'set_output_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:79]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:80]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:80]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okHU[2] okHU[1] okHU[0]', please type 'set_output_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:80]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:82]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:82]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okUHU[31] okUHU[30] okUHU[29] okUHU[28] okUHU[27] okUHU[26] okUHU[25] okUHU[24] okUHU[23] okUHU[22] okUHU[21] okUHU[20] okUHU[19] okUHU[18] okUHU[17] okUHU[16] okUHU[15] okUHU[14] okUHU[13] okUHU[12] okUHU[11] okUHU[10] okUHU[9] okUHU[8] okUHU[7] okUHU[6] okUHU[5] okUHU[4] okUHU[3] okUHU[2] okUHU[1] okUHU[0]', please type 'set_output_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:82]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:83]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:83]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'okUHU[31] okUHU[30] okUHU[29] okUHU[28] okUHU[27] okUHU[26] okUHU[25] okUHU[24] okUHU[23] okUHU[22] okUHU[21] okUHU[20] okUHU[19] okUHU[18] okUHU[17] okUHU[16] okUHU[15] okUHU[14] okUHU[13] okUHU[12] okUHU[11] okUHU[10] okUHU[9] okUHU[8] okUHU[7] okUHU[6] okUHU[5] okUHU[4] okUHU[3] okUHU[2] okUHU[1] okUHU[0]', please type 'set_output_delay -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:83]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:89]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:90]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:92]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:93]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:95]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'sys_clkp', please type 'create_clock -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:97]
WARNING: [Vivado 12-627] No clocks matched 'sys_clk'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
WARNING: [Vivado 12-627] No clocks matched 'mmcm0_clk0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
WARNING: [Vivado 12-627] No clocks matched 'okUH0'. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing 'group', please type 'set_clock_groups -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:98]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:103]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:104]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc:105]
Finished Parsing XDC File [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/constrs_1/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS: 8 instances
  ODDR2 => ODDR: 4 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 938.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 938.750 ; gain = 594.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 938.750 ; gain = 594.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[16]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[17]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[18]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[19]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[20]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[21]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[22]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[23]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[24]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[25]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[26]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[27]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[28]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[29]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[30]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[31]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[2]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[3]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/ddr3_256_32/ddr3_256_32/ddr3_256_32_in_context.xdc, line 141).
Applied set_property DONT_TOUCH = true for adc_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[0].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[1].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[2].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[3].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[4].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \dac_ad5453_gen[5].spi_fifo0 /realTime_LPF_coeff_BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \ad7960_gen[0].adc7961_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \ad7960_gen[1].adc7961_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \ad7960_gen[2].adc7961_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \ad7960_gen[3].adc7961_fifo . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ads8686_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ddr3_256_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for okPipeIn_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for okPipeOut_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 938.750 ; gain = 594.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'WbSignal_converter'
INFO: [Synth 8-5546] ROM "read_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "o_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "burst_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_wr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_byte_addr_rd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_cmd" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_wdf_wren" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "app_wdf_end" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ib_re" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "app_wdf_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ob_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cTokenizer'
INFO: [Synth 8-5546] ROM "divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_sdat_oen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2c_shift_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2cController'
INFO: [Synth 8-5545] ROM "twrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "payload_length" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "payload_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "preamble_starts" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "preamble_stops" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'serial_present_state_reg' in module 'AD7961'
INFO: [Synth 8-5545] ROM "buffer_reset_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmsb_done_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "serial_read_done_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "serial_next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'read_fifo_to_spi_cmd'
INFO: [Synth 8-5587] ROM size for "spi_load" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "cmd_stb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'realTimeLPF_readwrite_coeff'
INFO: [Synth 8-5587] ROM size for "rd_adr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "rd_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "wr_adr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "wr_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section1_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b1_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_b3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a2_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_a3_section2_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "coeff_scale3_reg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:228]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:353]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:478]
WARNING: [Synth 8-6014] Unused sequential element coeff_scale1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:232]
WARNING: [Synth 8-6014] Unused sequential element coeff_scale1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:228]
WARNING: [Synth 8-6014] Unused sequential element coeff_scale2_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:357]
WARNING: [Synth 8-6014] Unused sequential element coeff_scale2_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:353]
WARNING: [Synth 8-6014] Unused sequential element coeff_scale3_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:482]
WARNING: [Synth 8-6014] Unused sequential element coeff_scale3_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:478]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:228]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:228]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:353]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:353]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:478]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:478]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element input_register_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                    0000000000001 |                            00000
                      S1 |                    0000000000010 |                            00001
                      S2 |                    0000000000100 |                            00010
                      S3 |                    0000000001000 |                            00011
                      S4 |                    0000000010000 |                            01111
                    read |                    0000000100000 |                            00100
                   read1 |                    0000001000000 |                            00101
                   read2 |                    0000010000000 |                            00110
                   read3 |                    0000100000000 |                            00111
                   read4 |                    0001000000000 |                            01000
                   read5 |                    0010000000000 |                            01001
                   read6 |                    0100000000000 |                            01010
                   read7 |                    1000000000000 |                            01011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'WbSignal_converter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                            00000 | 00000000000000000000000000000000
                s_start0 |                            00001 | 00000000000000000000000000001010
                s_start1 |                            00010 | 00000000000000000000000000001011
                s_start2 |                            00011 | 00000000000000000000000000001100
                s_start3 |                            00100 | 00000000000000000000000000001101
                s_start4 |                            00101 | 00000000000000000000000000001110
                 s_stop0 |                            00110 | 00000000000000000000000000101000
                 s_stop1 |                            00111 | 00000000000000000000000000101001
                 s_stop2 |                            01000 | 00000000000000000000000000101010
                 s_stop3 |                            01001 | 00000000000000000000000000101011
                s_write0 |                            01010 | 00000000000000000000000000010100
                s_write1 |                            01011 | 00000000000000000000000000010101
                s_write2 |                            01100 | 00000000000000000000000000010110
                s_write3 |                            01101 | 00000000000000000000000000010111
                 s_read0 |                            01110 | 00000000000000000000000000011110
                 s_read1 |                            01111 | 00000000000000000000000000011111
                 s_read2 |                            10000 | 00000000000000000000000000100000
                 s_read3 |                            10001 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cTokenizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0000 | 00000000000000000000000000000000
   s_get_preamble_length |                             0001 | 00000000000000000000000000001010
   s_get_preamble_starts |                             0010 | 00000000000000000000000000001011
    s_get_preamble_stops |                             0011 | 00000000000000000000000000001100
    s_get_payload_length |                             0100 | 00000000000000000000000000001101
        s_preamble_start |                             0101 | 00000000000000000000000000010100
    s_preamble_startwait |                             0110 | 00000000000000000000000000010101
           s_preamble_tx |                             0111 | 00000000000000000000000000010110
       s_preamble_txwait |                             1000 | 00000000000000000000000000010111
s_preamble_startstopwait |                             1001 | 00000000000000000000000000011000
         s_preamble_next |                             1010 | 00000000000000000000000000011001
               s_payload |                             1011 | 00000000000000000000000000011110
          s_payload_wait |                             1100 | 00000000000000000000000000011111
          s_payload_stop |                             1101 | 00000000000000000000000000100000
      s_payload_stopwait |                             1110 | 00000000000000000000000000100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2cController'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'serial_present_state_reg' in module 'fsm18FB41D43400'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  INIT_0 |                 0000000000000001 |                            00000
                  INIT_1 |                 0000000000000010 |                            00001
                  INIT_2 |                 0000000000000100 |                            00010
                  INIT_3 |                 0000000000001000 |                            00011
                  INIT_4 |                 0000000000010000 |                            00100
                  INIT_5 |                 0000000000100000 |                            00101
                  INIT_6 |                 0000000001000000 |                            00110
                  INIT_7 |                 0000000010000000 |                            00111
                  INIT_8 |                 0000000100000000 |                            01000
               Convert_0 |                 0000001000000000 |                            01001
               Convert_1 |                 0000010000000000 |                            01010
               Convert_2 |                 0000100000000000 |                            01011
              Transfer_0 |                 0001000000000000 |                            01100
              Transfer_1 |                 0010000000000000 |                            01101
              Transfer_2 |                 0100000000000000 |                            01110
                  IDLE_0 |                 1000000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'read_fifo_to_spi_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                            00000 |                            10010
                   CHECK |                            00001 |                            10011
                      S1 |                            00010 |                            00000
                      S2 |                            00011 |                            00001
                      S3 |                            00100 |                            00010
                      S4 |                            00101 |                            00011
                      S5 |                            00110 |                            00100
                      S6 |                            00111 |                            00101
                      S7 |                            01000 |                            00111
                      S8 |                            01001 |                            01000
                      S9 |                            01010 |                            01001
                     S10 |                            01011 |                            01010
                     S11 |                            01100 |                            01011
                     S12 |                            01101 |                            01100
                     S13 |                            01110 |                            01101
                     S14 |                            01111 |                            01111
                     S15 |                            10000 |                            10000
                     S16 |                            10001 |                            10001
                     S17 |                            10010 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'realTimeLPF_readwrite_coeff'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 938.750 ; gain = 594.141
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'ad7960_gen[0].sync_adc_rst_0' (reset_sync_low) to 'ad7960_gen[1].sync_adc_rst_0'
INFO: [Synth 8-223] decloning instance 'ad7960_gen[0].sync_adc_rst_0' (reset_sync_low) to 'ad7960_gen[2].sync_adc_rst_0'
INFO: [Synth 8-223] decloning instance 'ad7960_gen[0].sync_adc_rst_0' (reset_sync_low) to 'ad7960_gen[3].sync_adc_rst_0'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |okHost__GC0            |           1|      1819|
|2     |AD7961__GC0            |           1|       384|
|3     |top_level_module__GCB0 |           1|     18419|
|4     |top_level_module__GCB1 |           1|     13013|
|5     |top_level_module__GCB2 |           1|     13815|
|6     |top_level_module__GCB3 |           1|     15050|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "tmsb_done_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer_reset_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'input_register_reg[15:0]' into 'input_register_reg[15:0]' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
WARNING: [Synth 8-6014] Unused sequential element input_register_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section2_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:361]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section2_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:406]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:236]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:281]
WARNING: [Synth 8-6014] Unused sequential element coeff_a3_section1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:252]
WARNING: [Synth 8-6014] Unused sequential element coeff_a3_section1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:285]
WARNING: [Synth 8-6014] Unused sequential element coeff_b3_section1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:244]
WARNING: [Synth 8-6014] Unused sequential element coeff_b3_section1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:283]
WARNING: [Synth 8-6014] Unused sequential element coeff_a2_section1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:248]
WARNING: [Synth 8-6014] Unused sequential element coeff_a2_section1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:284]
WARNING: [Synth 8-6014] Unused sequential element coeff_b2_section1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:240]
WARNING: [Synth 8-6014] Unused sequential element coeff_b2_section1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:282]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:353]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element coeff_a3_section2_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:377]
WARNING: [Synth 8-6014] Unused sequential element coeff_a3_section2_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:410]
WARNING: [Synth 8-6014] Unused sequential element coeff_b3_section2_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:369]
WARNING: [Synth 8-6014] Unused sequential element coeff_b3_section2_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:408]
WARNING: [Synth 8-6014] Unused sequential element coeff_a2_section2_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:373]
WARNING: [Synth 8-6014] Unused sequential element coeff_a2_section2_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:409]
WARNING: [Synth 8-6014] Unused sequential element coeff_b2_section2_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:365]
WARNING: [Synth 8-6014] Unused sequential element coeff_b2_section2_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:407]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:478]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:228]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:353]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:478]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:228]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element input_register_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
INFO: [Synth 8-4471] merging register 'input_register_reg[15:0]' into 'input_register_reg[15:0]' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
WARNING: [Synth 8-6014] Unused sequential element input_register_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section2_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:361]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section2_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:406]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:236]
WARNING: [Synth 8-6014] Unused sequential element coeff_b1_section1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:281]
WARNING: [Synth 8-6014] Unused sequential element coeff_a3_section1_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:252]
WARNING: [Synth 8-6014] Unused sequential element coeff_a3_section1_shadow_reg_reg was removed.  [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:285]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'input_register_reg[15:0]' into 'input_register_reg[15:0]' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
INFO: [Synth 8-5545] ROM "dut/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dut2/data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dut/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dut2/data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'input_register_reg[15:0]' into 'input_register_reg[15:0]' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "dut/clk_div" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dut2/data_reg" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok/divenable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "out_pulse/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out_pulse/pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'input_register_reg[15:0]' into 'input_register_reg[15:0]' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
INFO: [Synth 8-4471] merging register 'input_register_reg[15:0]' into 'input_register_reg[15:0]' [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:209]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:307]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:305]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:311]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:309]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:432]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:430]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:428]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/Butterworth.v:434]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/trigOut60/\ep_trigger0_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/adr_reg[0]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/adr_reg[1]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[23]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[22]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[21]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[20]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[19]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[18]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[17]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[16]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/adr_reg[0]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/adr_reg[1]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[23]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[22]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[21]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[20]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[19]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[18]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[17]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[16]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/adr_reg[0]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/adr_reg[1]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[30]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[29]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[28]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[27]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[26]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[25]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[24]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[23]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[22]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[21]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[20]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[19]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[18]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[17]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[16]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\dac_ad5453_gen[0].spi_fifo0/data_converter_0 /\cmd_word_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\dac_ad5453_gen[0].spi_fifo0/data_converter_0 /\cmd_word_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\dac_ad5453_gen[2].spi_fifo0/data_converter_0 /\cmd_word_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\dac_ad5453_gen[2].spi_fifo0/data_converter_0 /\cmd_word_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\dac_ad5453_gen[3].spi_fifo0/data_converter_0 /\cmd_word_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\dac_ad5453_gen[3].spi_fifo0/data_converter_0 /\cmd_word_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_i2c_aux/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_i2c_aux/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_i2c_aux/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_i2c_aux/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo02/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_1/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo_dac_0/\wirehold_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/wo1/\wirehold_reg[20] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[23]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[22]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[21]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[20]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[19]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[18]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[17]' (FDE) to 'i_0/dac_ad5453_gen[0].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[23]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[22]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[21]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[20]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[19]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[18]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[17]' (FDE) to 'i_0/dac_ad5453_gen[2].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[31]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[30]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[29]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[28]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[27]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[26]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[25]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[24]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[23]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[22]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[21]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[20]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[19]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[18]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[17]' (FDE) to 'i_0/dac_ad5453_gen[3].spi_fifo0/Wishbone_Master_0/o_wb_data_reg[16]'
WARNING: [Synth 8-3332] Sequential element (cmd_word_reg[32]) is unused and will be removed from module read_fifo_to_spi_cmd__8.
WARNING: [Synth 8-3332] Sequential element (cmd_word_reg[33]) is unused and will be removed from module read_fifo_to_spi_cmd__8.
WARNING: [Synth 8-3332] Sequential element (write_address_reg_reg[3]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (write_address_reg_reg[2]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (write_address_reg_reg[1]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (write_address_reg_reg[0]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (write_enable_reg_reg) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (write_done_reg_reg) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[31]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[30]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[29]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[28]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[27]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[26]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[25]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[24]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[23]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[22]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[21]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[20]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[19]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[18]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[17]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[16]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[15]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[14]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[13]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[12]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[11]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[10]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[9]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[8]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[7]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[6]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[5]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[4]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[3]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[2]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[1]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (coeffs_in_reg_reg[0]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[15]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[14]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[13]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[12]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[11]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[10]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[9]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[8]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[7]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[6]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[5]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[4]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[3]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[2]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[1]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section1_reg[0]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[15]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[14]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[13]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[12]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[11]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[10]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[9]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[8]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[7]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[6]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[5]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[4]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[3]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[2]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[1]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section1_reg[0]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[15]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[14]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[13]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[12]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[11]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[10]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[9]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[8]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[7]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[6]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[5]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[4]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[3]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[2]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[1]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay2_section2_reg[0]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[15]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[14]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[13]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[12]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[11]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[10]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[9]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[8]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[7]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[6]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[5]) is unused and will be removed from module Butterworth__8.
WARNING: [Synth 8-3332] Sequential element (delay1_section2_reg[4]) is unused and will be removed from module Butterworth__8.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_1/dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[31]' (FDE) to 'i_1/dac_ad5453_gen[1].spi_fifo0/data_converter_0/cmd_word_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 938.750 ; gain = 594.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |okHost__GC0            |           1|      1796|
|2     |AD7961__GC0            |           4|       195|
|3     |top_level_module__GCB0 |           1|      4229|
|4     |top_level_module__GCB1 |           1|      4405|
|5     |top_level_module__GCB2 |           1|      4633|
|6     |top_level_module__GCB3 |           1|      4601|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'adc_pll/clk_out1' to pin 'adc_pll/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'adc_pll/clk_in1' to 'u_MIG_sync_rst/s1_reg/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr3_256_32/ui_clk' to pin 'u_ddr3_256_32/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 938.750 ; gain = 594.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 938.750 ; gain = 594.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |okHost__GC0            |           1|      1796|
|2     |AD7961__GC0            |           4|       195|
|3     |top_level_module__GCB0 |           1|      4229|
|4     |top_level_module__GCB1 |           1|      4405|
|5     |top_level_module__GCB2 |           1|      4633|
|6     |top_level_module__GCB3 |           1|      4601|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |fifo_AD796x            |         5|
|2     |clk_wiz_0              |         1|
|3     |fifo_w256_128_r32_1024 |         1|
|4     |fifo_w32_1024_r256_128 |         1|
|5     |ddr3_256_32            |         1|
|6     |blk_mem_gen_0          |         6|
+------+-----------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |blk_mem_gen_0          |     1|
|2     |blk_mem_gen_0__10      |     1|
|3     |blk_mem_gen_0__6       |     1|
|4     |blk_mem_gen_0__7       |     1|
|5     |blk_mem_gen_0__8       |     1|
|6     |blk_mem_gen_0__9       |     1|
|7     |clk_wiz_0              |     1|
|8     |ddr3_256_32            |     1|
|9     |fifo_AD796x            |     1|
|10    |fifo_AD796x__1         |     1|
|11    |fifo_AD796x__2         |     1|
|12    |fifo_AD796x__3         |     1|
|13    |fifo_AD796x__4         |     1|
|14    |fifo_w256_128_r32_1024 |     1|
|15    |fifo_w32_1024_r256_128 |     1|
|16    |BUFG                   |     7|
|17    |CARRY4                 |   261|
|18    |DNA_PORT               |     1|
|19    |LUT1                   |   410|
|20    |LUT2                   |   430|
|21    |LUT3                   |   478|
|22    |LUT4                   |  1963|
|23    |LUT5                   |   741|
|24    |LUT6                   |  1747|
|25    |LUT6_2                 |    50|
|26    |MMCME2_BASE            |     1|
|27    |MUXF7                  |    22|
|28    |ODDR2                  |     4|
|29    |RAM128X1S              |     8|
|30    |RAM32M                 |     4|
|31    |RAM64X1D               |    96|
|32    |RAMB18E1               |     1|
|33    |RAMB18E1_1             |     1|
|34    |RAMB36E1               |     1|
|35    |FDCE                   |   648|
|36    |FDPE                   |    63|
|37    |FDRE                   |  4108|
|38    |FDSE                   |    44|
|39    |IBUF                   |     6|
|40    |IBUFDS                 |     8|
|41    |IBUFG                  |     1|
|42    |IBUFGDS                |     1|
|43    |IOBUF                  |    45|
|44    |OBUF                   |    63|
|45    |OBUFDS                 |     8|
|46    |OBUFT                  |    15|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1043.879 ; gain = 699.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2851 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1043.879 ; gain = 300.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1043.879 ; gain = 699.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 518 Unisim elements for replacement
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[0].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[1].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[2].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
WARNING: [Netlist 29-151] Pin 'C1' on instance 'ad7960_gen[3].adc7961/Clock_Out_ODDR' of cell type 'ODDR2' does not have an equivalent function on the new cell type 'ODDR'. Net 'C10' that is connected to this pin will not be connected to the replacement instance.
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:310]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:278]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:251]
WARNING: [Constraints 18-548] Could not create 'IOSTANDARD' constraint because invalid IOSTANDARD value 'LVDS_33' specified. The default IOSTANDARD will be used instead. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/AD7961.v:265]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 218 instances were transformed.
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 45 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 8 instances
  ODDR2 => ODDR: 4 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
646 Infos, 493 Warnings, 69 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1043.879 ; gain = 699.270
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/koer2434/Documents/fpga/covg_fpga/fpga_XEM7310/fpga_XEM7310.runs/synth_1/top_level_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_module_utilization_synth.rpt -pb top_level_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1043.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 16 20:59:05 2021...
