

================================================================
== Vivado HLS Report for 'rgb2yuv11'
================================================================
* Date:           Wed Apr 20 15:50:02 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.33|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40009|  2457609|  40009|  2457609|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |  40007|  2457607|         9|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: empty (17)  [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_72 (18)  [1/1] 0.00ns
entry:1  %empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_73 (19)  [1/1] 0.00ns
entry:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_74 (20)  [1/1] 0.00ns
entry:3  %empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_75 (21)  [1/1] 0.00ns
entry:4  %empty_75 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %out_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_76 (22)  [1/1] 0.00ns
entry:5  %empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %Y_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: V_scale_read (23)  [1/1] 0.00ns
entry:6  %V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)

ST_1: U_scale_read (24)  [1/1] 0.00ns
entry:7  %U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)

ST_1: Y_scale_read (25)  [1/1] 0.00ns
entry:8  %Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)

ST_1: StgValue_21 (26)  [1/1] 2.32ns
entry:9  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %Y_scale_out, i8 %Y_scale_read)

ST_1: empty_77 (27)  [1/1] 0.00ns
entry:10  %empty_77 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %U_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_23 (28)  [1/1] 2.32ns
entry:11  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %U_scale_out, i8 %U_scale_read)

ST_1: empty_78 (29)  [1/1] 0.00ns
entry:12  %empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %V_scale_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_25 (30)  [1/1] 2.32ns
entry:13  call void @_ssdm_op_Write.ap_fifo.i8P(i8* %V_scale_out, i8 %V_scale_read)

ST_1: width (31)  [1/1] 0.00ns  loc: yuv_filter.c:43
entry:14  %width = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_width)

ST_1: height (32)  [1/1] 0.00ns  loc: yuv_filter.c:44
entry:15  %height = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %in_height)

ST_1: StgValue_28 (33)  [1/1] 2.32ns  loc: yuv_filter.c:45
entry:16  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_width, i16 %width)

ST_1: StgValue_29 (34)  [1/1] 2.32ns  loc: yuv_filter.c:46
entry:17  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %out_height, i16 %height)

ST_1: cast (35)  [1/1] 0.00ns  loc: yuv_filter.c:43
entry:18  %cast = zext i16 %width to i32

ST_1: cast1 (36)  [1/1] 0.00ns  loc: yuv_filter.c:44
entry:19  %cast1 = zext i16 %height to i32

ST_1: bound (37)  [1/1] 6.38ns  loc: yuv_filter.c:44
entry:20  %bound = mul i32 %cast1, %cast

ST_1: StgValue_33 (38)  [1/1] 1.59ns  loc: yuv_filter.c:49
entry:21  br label %0


 <State 2>: 5.33ns
ST_2: indvar_flatten (40)  [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %entry ], [ %indvar_flatten_next, %.reset ]

ST_2: x_i_i (41)  [1/1] 0.00ns  loc: yuv_filter.c:54
:1  %x_i_i = phi i16 [ 0, %entry ], [ %tmp_i_i_mid2_v, %.reset ]

ST_2: y_i_i (42)  [1/1] 0.00ns
:2  %y_i_i = phi i16 [ 0, %entry ], [ %y, %.reset ]

ST_2: exitcond_flatten (43)  [1/1] 3.26ns  loc: yuv_filter.c:44
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next (44)  [1/1] 2.90ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: StgValue_39 (45)  [1/1] 0.00ns  loc: yuv_filter.c:44
:5  br i1 %exitcond_flatten, label %.exit, label %.reset

ST_2: x (47)  [1/1] 2.39ns  loc: yuv_filter.c:49
.reset:0  %x = add i16 1, %x_i_i

ST_2: exitcond_i_i (50)  [1/1] 3.03ns  loc: yuv_filter.c:52
.reset:3  %exitcond_i_i = icmp eq i16 %y_i_i, %height

ST_2: y_i_i_mid2 (51)  [1/1] 2.07ns  loc: yuv_filter.c:52
.reset:4  %y_i_i_mid2 = select i1 %exitcond_i_i, i16 0, i16 %y_i_i

ST_2: tmp_i_i_mid2_v (52)  [1/1] 2.07ns  loc: yuv_filter.c:54
.reset:5  %tmp_i_i_mid2_v = select i1 %exitcond_i_i, i16 %x, i16 %x_i_i

ST_2: tmp_22 (53)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:6  %tmp_22 = trunc i16 %tmp_i_i_mid2_v to i13

ST_2: tmp_23 (55)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:8  %tmp_23 = trunc i16 %tmp_i_i_mid2_v to i15


 <State 3>: 4.11ns
ST_3: p_shl_cast (54)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:7  %p_shl_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp_22, i10 0)

ST_3: p_shl1_cast (56)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:9  %p_shl1_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_23, i8 0)

ST_3: tmp_s (57)  [1/1] 2.05ns  loc: yuv_filter.c:54
.reset:10  %tmp_s = add i23 %p_shl_cast, %p_shl1_cast

ST_3: tmp_i_i_cast (61)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:14  %tmp_i_i_cast = zext i16 %y_i_i_mid2 to i23

ST_3: tmp_24 (62)  [1/1] 2.05ns  loc: yuv_filter.c:54
.reset:15  %tmp_24 = add i23 %tmp_i_i_cast, %tmp_s

ST_3: y (123)  [1/1] 2.39ns  loc: yuv_filter.c:52
.reset:76  %y = add i16 1, %y_i_i_mid2


 <State 4>: 3.25ns
ST_4: tmp_26_cast (63)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:16  %tmp_26_cast = zext i23 %tmp_24 to i32

ST_4: in_channels_ch1_addr (64)  [1/1] 0.00ns  loc: yuv_filter.c:54
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i32 0, i32 %tmp_26_cast

ST_4: in_channels_ch2_addr (65)  [1/1] 0.00ns  loc: yuv_filter.c:55
.reset:18  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i32 0, i32 %tmp_26_cast

ST_4: in_channels_ch3_addr (66)  [1/1] 0.00ns  loc: yuv_filter.c:56
.reset:19  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i32 0, i32 %tmp_26_cast

ST_4: R (67)  [4/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_4: G (68)  [4/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_4: B (69)  [4/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 3.25ns
ST_5: R (67)  [3/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_5: G (68)  [3/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_5: B (69)  [3/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 3.25ns
ST_6: R (67)  [2/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_6: G (68)  [2/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_6: B (69)  [2/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1


 <State 7>: 5.58ns
ST_7: R (67)  [1/4] 3.25ns  loc: yuv_filter.c:54
.reset:20  %R = load i8* %in_channels_ch1_addr, align 1

ST_7: G (68)  [1/4] 3.25ns  loc: yuv_filter.c:55
.reset:21  %G = load i8* %in_channels_ch2_addr, align 1

ST_7: B (69)  [1/4] 3.25ns  loc: yuv_filter.c:56
.reset:22  %B = load i8* %in_channels_ch3_addr, align 1

ST_7: p_shl6_i_i (73)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:26  %p_shl6_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %R, i1 false)

ST_7: p_shl6_cast_i_i_cast (74)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:27  %p_shl6_cast_i_i_cast = zext i9 %p_shl6_i_i to i10

ST_7: tmp (81)  [1/1] 2.32ns  loc: yuv_filter.c:57
.reset:34  %tmp = add i10 128, %p_shl6_cast_i_i_cast


 <State 8>: 8.33ns
ST_8: tmp_40_cast14_i_i (70)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:23  %tmp_40_cast14_i_i = zext i8 %R to i15

ST_8: p_shl5_i_i (71)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:24  %p_shl5_i_i = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %R, i6 0)

ST_8: p_shl5_cast_i_i (72)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:25  %p_shl5_cast_i_i = zext i14 %p_shl5_i_i to i15

ST_8: tmp_42_cast11_i_i_ca (76)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:29  %tmp_42_cast11_i_i_ca = zext i8 %G to i13

ST_8: p_shl4_i_i (77)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:30  %p_shl4_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %G, i7 0)

ST_8: p_shl4_cast_i_i (78)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:31  %p_shl4_cast_i_i = zext i15 %p_shl4_i_i to i16

ST_8: tmp_44_cast10_i_i (79)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:32  %tmp_44_cast10_i_i = zext i8 %B to i13

ST_8: tmp_45_i_i (80)  [1/1] 3.36ns  loc: yuv_filter.c:57
.reset:33  %tmp_45_i_i = mul i13 25, %tmp_44_cast10_i_i

ST_8: tmp_cast (82)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:35  %tmp_cast = zext i10 %tmp to i15

ST_8: tmp_46_i_i (83)  [1/1] 2.34ns  loc: yuv_filter.c:57
.reset:36  %tmp_46_i_i = add i15 %tmp_cast, %p_shl5_cast_i_i

ST_8: tmp_46_cast_i_i (84)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:37  %tmp_46_cast_i_i = zext i15 %tmp_46_i_i to i16

ST_8: tmp1 (85)  [1/1] 1.95ns  loc: yuv_filter.c:57
.reset:38  %tmp1 = add i16 %p_shl4_cast_i_i, %tmp_46_cast_i_i

ST_8: tmp2 (86)  [1/1] 3.02ns  loc: yuv_filter.c:57
.reset:39  %tmp2 = add i13 %tmp_45_i_i, %tmp_42_cast11_i_i_ca

ST_8: tmp2_cast (87)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:40  %tmp2_cast = zext i13 %tmp2 to i16

ST_8: tmp_48_i_i (88)  [1/1] 1.95ns  loc: yuv_filter.c:57
.reset:41  %tmp_48_i_i = add i16 %tmp2_cast, %tmp1

ST_8: tmp_50_i_i (89)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:42  %tmp_50_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_48_i_i, i32 8, i32 15)

ST_8: tmp_51_i_i (91)  [1/1] 3.36ns  loc: yuv_filter.c:58
.reset:44  %tmp_51_i_i = mul i15 -38, %tmp_40_cast14_i_i

ST_8: p_shl2_i_i (93)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:46  %p_shl2_i_i = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %B, i7 0)

ST_8: p_shl2_cast_i_i (94)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:47  %p_shl2_cast_i_i = zext i15 %p_shl2_i_i to i16

ST_8: p_shl3_i_i (95)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:48  %p_shl3_i_i = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %B, i4 0)

ST_8: p_shl3_cast7_i_i (96)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:49  %p_shl3_cast7_i_i = zext i12 %p_shl3_i_i to i13

ST_8: p_shl3_cast_i_i (97)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:50  %p_shl3_cast_i_i = zext i12 %p_shl3_i_i to i16

ST_8: tmp_53_i_i (98)  [1/1] 1.95ns  loc: yuv_filter.c:58
.reset:51  %tmp_53_i_i = sub i16 %p_shl2_cast_i_i, %p_shl3_cast_i_i

ST_8: tmp_54_i_i (99)  [1/1] 3.02ns  loc: yuv_filter.c:58
.reset:52  %tmp_54_i_i = add i15 128, %tmp_51_i_i

ST_8: tmp_54_cast_i_i (100)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:53  %tmp_54_cast_i_i = sext i15 %tmp_54_i_i to i16

ST_8: tmp3 (101)  [1/1] 1.95ns  loc: yuv_filter.c:58
.reset:54  %tmp3 = add i16 %tmp_53_i_i, %tmp_54_cast_i_i

ST_8: tmp_59_i_i (105)  [1/1] 3.36ns  loc: yuv_filter.c:59
.reset:58  %tmp_59_i_i = mul i15 122, %tmp_40_cast14_i_i

ST_8: p_neg_i_i (107)  [1/1] 2.33ns  loc: yuv_filter.c:58
.reset:60  %p_neg_i_i = sub i13 0, %p_shl3_cast7_i_i

ST_8: p_neg_cast_i_i (108)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:61  %p_neg_cast_i_i = sext i13 %p_neg_i_i to i14

ST_8: p_shl1_i_i (109)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:62  %p_shl1_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %B, i1 false)

ST_8: p_shl1_cast_i_i (110)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:63  %p_shl1_cast_i_i = zext i9 %p_shl1_i_i to i14

ST_8: tmp_61_i_i (111)  [1/1] 2.34ns  loc: yuv_filter.c:59
.reset:64  %tmp_61_i_i = sub i14 %p_neg_cast_i_i, %p_shl1_cast_i_i

ST_8: tmp_62_i_i (113)  [1/1] 3.02ns  loc: yuv_filter.c:59
.reset:66  %tmp_62_i_i = add i15 128, %tmp_59_i_i


 <State 9>: 6.38ns
ST_9: tmp_42_cast11_i_i (75)  [1/1] 0.00ns  loc: yuv_filter.c:57
.reset:28  %tmp_42_cast11_i_i = zext i8 %G to i16

ST_9: tmp_52_i_i (92)  [1/1] 3.36ns  loc: yuv_filter.c:58
.reset:45  %tmp_52_i_i = mul i16 -74, %tmp_42_cast11_i_i

ST_9: tmp_56_i_i (102)  [1/1] 3.02ns  loc: yuv_filter.c:58
.reset:55  %tmp_56_i_i = add i16 %tmp3, %tmp_52_i_i

ST_9: tmp_58_i_i (103)  [1/1] 0.00ns  loc: yuv_filter.c:58
.reset:56  %tmp_58_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_56_i_i, i32 8, i32 15)

ST_9: tmp_60_i_i (106)  [1/1] 3.36ns  loc: yuv_filter.c:59
.reset:59  %tmp_60_i_i = mul i16 -94, %tmp_42_cast11_i_i

ST_9: tmp_61_cast_i_i (112)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:65  %tmp_61_cast_i_i = sext i14 %tmp_61_i_i to i16

ST_9: tmp_62_cast_i_i (114)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:67  %tmp_62_cast_i_i = zext i15 %tmp_62_i_i to i16

ST_9: tmp4 (115)  [1/1] 2.35ns  loc: yuv_filter.c:59
.reset:68  %tmp4 = add i16 %tmp_62_cast_i_i, %tmp_61_cast_i_i

ST_9: tmp_64_i_i (116)  [1/1] 3.02ns  loc: yuv_filter.c:59
.reset:69  %tmp_64_i_i = add i16 %tmp4, %tmp_60_i_i

ST_9: tmp_66_i_i (117)  [1/1] 0.00ns  loc: yuv_filter.c:59
.reset:70  %tmp_66_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_64_i_i, i32 8, i32 15)


 <State 10>: 4.64ns
ST_10: StgValue_114 (48)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @RGB2YUV_LOOP_X_RGB2Y)

ST_10: StgValue_115 (49)  [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_10: StgValue_116 (58)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_10: tmp_69_i_i (59)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:12  %tmp_69_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_10: StgValue_118 (60)  [1/1] 0.00ns  loc: yuv_filter.c:53
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_10: Y (90)  [1/1] 2.32ns  loc: yuv_filter.c:57
.reset:43  %Y = add i8 16, %tmp_50_i_i

ST_10: U (104)  [1/1] 2.07ns  loc: yuv_filter.c:58
.reset:57  %U = xor i8 %tmp_58_i_i, -128

ST_10: V (118)  [1/1] 2.07ns  loc: yuv_filter.c:59
.reset:71  %V = xor i8 %tmp_66_i_i, -128

ST_10: StgValue_122 (119)  [1/1] 2.32ns  loc: yuv_filter.c:60
.reset:72  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch1, i8 %Y)

ST_10: StgValue_123 (120)  [1/1] 2.32ns  loc: yuv_filter.c:61
.reset:73  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch2, i8 %U)

ST_10: StgValue_124 (121)  [1/1] 2.32ns  loc: yuv_filter.c:62
.reset:74  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %out_channels_ch3, i8 %V)

ST_10: empty_79 (122)  [1/1] 0.00ns  loc: yuv_filter.c:63
.reset:75  %empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_69_i_i)

ST_10: StgValue_126 (124)  [1/1] 0.00ns  loc: yuv_filter.c:52
.reset:77  br label %0


 <State 11>: 0.00ns
ST_11: StgValue_127 (126)  [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ U_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ U_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ V_scale_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 000000000000]
empty_72             (specinterface    ) [ 000000000000]
empty_73             (specinterface    ) [ 000000000000]
empty_74             (specinterface    ) [ 000000000000]
empty_75             (specinterface    ) [ 000000000000]
empty_76             (specinterface    ) [ 000000000000]
V_scale_read         (read             ) [ 000000000000]
U_scale_read         (read             ) [ 000000000000]
Y_scale_read         (read             ) [ 000000000000]
StgValue_21          (write            ) [ 000000000000]
empty_77             (specinterface    ) [ 000000000000]
StgValue_23          (write            ) [ 000000000000]
empty_78             (specinterface    ) [ 000000000000]
StgValue_25          (write            ) [ 000000000000]
width                (read             ) [ 000000000000]
height               (read             ) [ 001111111110]
StgValue_28          (write            ) [ 000000000000]
StgValue_29          (write            ) [ 000000000000]
cast                 (zext             ) [ 000000000000]
cast1                (zext             ) [ 000000000000]
bound                (mul              ) [ 001111111110]
StgValue_33          (br               ) [ 011111111110]
indvar_flatten       (phi              ) [ 001000000000]
x_i_i                (phi              ) [ 001000000000]
y_i_i                (phi              ) [ 001000000000]
exitcond_flatten     (icmp             ) [ 001111111110]
indvar_flatten_next  (add              ) [ 011111111110]
StgValue_39          (br               ) [ 000000000000]
x                    (add              ) [ 000000000000]
exitcond_i_i         (icmp             ) [ 000000000000]
y_i_i_mid2           (select           ) [ 001100000000]
tmp_i_i_mid2_v       (select           ) [ 011111111110]
tmp_22               (trunc            ) [ 001100000000]
tmp_23               (trunc            ) [ 001100000000]
p_shl_cast           (bitconcatenate   ) [ 000000000000]
p_shl1_cast          (bitconcatenate   ) [ 000000000000]
tmp_s                (add              ) [ 000000000000]
tmp_i_i_cast         (zext             ) [ 000000000000]
tmp_24               (add              ) [ 001010000000]
y                    (add              ) [ 011011111110]
tmp_26_cast          (zext             ) [ 000000000000]
in_channels_ch1_addr (getelementptr    ) [ 001001110000]
in_channels_ch2_addr (getelementptr    ) [ 001001110000]
in_channels_ch3_addr (getelementptr    ) [ 001001110000]
R                    (load             ) [ 001000001000]
G                    (load             ) [ 001000001100]
B                    (load             ) [ 001000001000]
p_shl6_i_i           (bitconcatenate   ) [ 000000000000]
p_shl6_cast_i_i_cast (zext             ) [ 000000000000]
tmp                  (add              ) [ 001000001000]
tmp_40_cast14_i_i    (zext             ) [ 000000000000]
p_shl5_i_i           (bitconcatenate   ) [ 000000000000]
p_shl5_cast_i_i      (zext             ) [ 000000000000]
tmp_42_cast11_i_i_ca (zext             ) [ 000000000000]
p_shl4_i_i           (bitconcatenate   ) [ 000000000000]
p_shl4_cast_i_i      (zext             ) [ 000000000000]
tmp_44_cast10_i_i    (zext             ) [ 000000000000]
tmp_45_i_i           (mul              ) [ 000000000000]
tmp_cast             (zext             ) [ 000000000000]
tmp_46_i_i           (add              ) [ 000000000000]
tmp_46_cast_i_i      (zext             ) [ 000000000000]
tmp1                 (add              ) [ 000000000000]
tmp2                 (add              ) [ 000000000000]
tmp2_cast            (zext             ) [ 000000000000]
tmp_48_i_i           (add              ) [ 000000000000]
tmp_50_i_i           (partselect       ) [ 001000000110]
tmp_51_i_i           (mul              ) [ 000000000000]
p_shl2_i_i           (bitconcatenate   ) [ 000000000000]
p_shl2_cast_i_i      (zext             ) [ 000000000000]
p_shl3_i_i           (bitconcatenate   ) [ 000000000000]
p_shl3_cast7_i_i     (zext             ) [ 000000000000]
p_shl3_cast_i_i      (zext             ) [ 000000000000]
tmp_53_i_i           (sub              ) [ 000000000000]
tmp_54_i_i           (add              ) [ 000000000000]
tmp_54_cast_i_i      (sext             ) [ 000000000000]
tmp3                 (add              ) [ 001000000100]
tmp_59_i_i           (mul              ) [ 000000000000]
p_neg_i_i            (sub              ) [ 000000000000]
p_neg_cast_i_i       (sext             ) [ 000000000000]
p_shl1_i_i           (bitconcatenate   ) [ 000000000000]
p_shl1_cast_i_i      (zext             ) [ 000000000000]
tmp_61_i_i           (sub              ) [ 001000000100]
tmp_62_i_i           (add              ) [ 001000000100]
tmp_42_cast11_i_i    (zext             ) [ 000000000000]
tmp_52_i_i           (mul              ) [ 000000000000]
tmp_56_i_i           (add              ) [ 000000000000]
tmp_58_i_i           (partselect       ) [ 001000000010]
tmp_60_i_i           (mul              ) [ 000000000000]
tmp_61_cast_i_i      (sext             ) [ 000000000000]
tmp_62_cast_i_i      (zext             ) [ 000000000000]
tmp4                 (add              ) [ 000000000000]
tmp_64_i_i           (add              ) [ 000000000000]
tmp_66_i_i           (partselect       ) [ 001000000010]
StgValue_114         (specloopname     ) [ 000000000000]
StgValue_115         (speclooptripcount) [ 000000000000]
StgValue_116         (specloopname     ) [ 000000000000]
tmp_69_i_i           (specregionbegin  ) [ 000000000000]
StgValue_118         (specpipeline     ) [ 000000000000]
Y                    (add              ) [ 000000000000]
U                    (xor              ) [ 000000000000]
V                    (xor              ) [ 000000000000]
StgValue_122         (write            ) [ 000000000000]
StgValue_123         (write            ) [ 000000000000]
StgValue_124         (write            ) [ 000000000000]
empty_79             (specregionend    ) [ 000000000000]
StgValue_126         (br               ) [ 011111111110]
StgValue_127         (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Y_scale">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="U_scale">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_scale">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Y_scale_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_scale_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="U_scale_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_scale_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_scale_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_scale_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2Y"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="V_scale_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_scale_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="U_scale_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U_scale_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Y_scale_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_scale_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_21_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_23_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="StgValue_25_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="width_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="height_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="StgValue_28_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_29_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="16" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="StgValue_122_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_122/10 "/>
</bind>
</comp>

<comp id="209" class="1004" name="StgValue_123_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_123/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="StgValue_124_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_124/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="in_channels_ch1_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="23" slack="0"/>
<pin id="227" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch1_addr/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="in_channels_ch2_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="23" slack="0"/>
<pin id="234" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch2_addr/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="in_channels_ch3_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="23" slack="0"/>
<pin id="241" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_channels_ch3_addr/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="22" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="22" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="252" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="257" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B/4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="indvar_flatten_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="x_i_i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="1"/>
<pin id="272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_i_i (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="x_i_i_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i_i/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="y_i_i_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_i_i (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="y_i_i_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="16" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i_i/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="cast1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="exitcond_flatten_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="indvar_flatten_next_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="x_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond_i_i_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="16" slack="1"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i_i/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="y_i_i_mid2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="16" slack="0"/>
<pin id="326" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_i_i_mid2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_i_i_mid2_v_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="0" index="2" bw="16" slack="0"/>
<pin id="334" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2_v/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_22_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_23_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_shl_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="23" slack="0"/>
<pin id="348" dir="0" index="1" bw="13" slack="1"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_shl1_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="23" slack="0"/>
<pin id="355" dir="0" index="1" bw="15" slack="1"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_s_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="23" slack="0"/>
<pin id="362" dir="0" index="1" bw="23" slack="0"/>
<pin id="363" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_i_i_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_24_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="23" slack="0"/>
<pin id="372" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="y_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="1"/>
<pin id="378" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_26_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="23" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_shl6_i_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_i_i/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_shl6_cast_i_i_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast_i_i_cast/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="9" slack="0"/>
<pin id="400" dir="0" index="1" bw="9" slack="0"/>
<pin id="401" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_40_cast14_i_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast14_i_i/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_shl5_i_i_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="0" index="1" bw="8" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_i_i/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_shl5_cast_i_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="0"/>
<pin id="416" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast_i_i/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_42_cast11_i_i_ca_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="1"/>
<pin id="420" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast11_i_i_ca/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl4_i_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_i_i/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_shl4_cast_i_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast_i_i/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_44_cast10_i_i_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast10_i_i/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="1"/>
<pin id="437" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_46_i_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="14" slack="0"/>
<pin id="441" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46_i_i/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_46_cast_i_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast_i_i/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="0"/>
<pin id="450" dir="0" index="1" bw="15" slack="0"/>
<pin id="451" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp2_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="13" slack="0"/>
<pin id="456" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_48_i_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="13" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48_i_i/8 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_50_i_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="0" index="2" bw="5" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50_i_i/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_shl2_i_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="15" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="1"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_shl2_cast_i_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast_i_i/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl3_i_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="1"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_i_i/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_shl3_cast7_i_i_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast7_i_i/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_shl3_cast_i_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast_i_i/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_53_i_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="15" slack="0"/>
<pin id="501" dir="0" index="1" bw="12" slack="0"/>
<pin id="502" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_53_i_i/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_54_cast_i_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="0"/>
<pin id="507" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54_cast_i_i/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="0" index="1" bw="15" slack="0"/>
<pin id="511" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_neg_i_i_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="12" slack="0"/>
<pin id="517" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_neg_cast_i_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_neg_cast_i_i/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_shl1_i_i_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="1"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i_i/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_shl1_cast_i_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_i_i/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_61_i_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="0"/>
<pin id="537" dir="0" index="1" bw="9" slack="0"/>
<pin id="538" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_61_i_i/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_42_cast11_i_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="2"/>
<pin id="543" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast11_i_i/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_58_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="0" index="2" bw="5" slack="0"/>
<pin id="548" dir="0" index="3" bw="5" slack="0"/>
<pin id="549" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58_i_i/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_61_cast_i_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="1"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_61_cast_i_i/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_62_cast_i_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="1"/>
<pin id="558" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_62_cast_i_i/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="15" slack="0"/>
<pin id="561" dir="0" index="1" bw="14" slack="0"/>
<pin id="562" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_66_i_i_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="5" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66_i_i/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="Y_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="2"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="U_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="1"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="U/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="V_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="V/10 "/>
</bind>
</comp>

<comp id="592" class="1007" name="bound_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="598" class="1007" name="grp_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="13" slack="0"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_45_i_i/8 tmp2/8 "/>
</bind>
</comp>

<comp id="607" class="1007" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="15" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="0" index="2" bw="15" slack="0"/>
<pin id="611" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_51_i_i/8 tmp_54_i_i/8 "/>
</bind>
</comp>

<comp id="616" class="1007" name="grp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="15" slack="0"/>
<pin id="620" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_59_i_i/8 tmp_62_i_i/8 "/>
</bind>
</comp>

<comp id="624" class="1007" name="grp_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="628" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_52_i_i/9 tmp_56_i_i/9 "/>
</bind>
</comp>

<comp id="632" class="1007" name="grp_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="0"/>
<pin id="635" dir="0" index="2" bw="16" slack="0"/>
<pin id="636" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_60_i_i/9 tmp_64_i_i/9 "/>
</bind>
</comp>

<comp id="641" class="1005" name="height_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="1"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="646" class="1005" name="bound_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="651" class="1005" name="exitcond_flatten_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="655" class="1005" name="indvar_flatten_next_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="660" class="1005" name="y_i_i_mid2_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="1"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_i_i_mid2 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_i_i_mid2_v_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2_v "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_22_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="13" slack="1"/>
<pin id="673" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_23_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="15" slack="1"/>
<pin id="678" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_24_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="23" slack="1"/>
<pin id="683" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="686" class="1005" name="y_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="691" class="1005" name="in_channels_ch1_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="22" slack="1"/>
<pin id="693" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch1_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="in_channels_ch2_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="22" slack="1"/>
<pin id="698" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch2_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="in_channels_ch3_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="22" slack="1"/>
<pin id="703" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="in_channels_ch3_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="R_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="712" class="1005" name="G_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="8" slack="1"/>
<pin id="714" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="719" class="1005" name="B_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="1"/>
<pin id="729" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_50_i_i_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="2"/>
<pin id="734" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_50_i_i "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_61_i_i_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="1"/>
<pin id="744" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61_i_i "/>
</bind>
</comp>

<comp id="747" class="1005" name="tmp_62_i_i_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="15" slack="1"/>
<pin id="749" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62_i_i "/>
</bind>
</comp>

<comp id="752" class="1005" name="tmp_58_i_i_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="1"/>
<pin id="754" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58_i_i "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_66_i_i_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="8" slack="1"/>
<pin id="759" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="144" pin="2"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="28" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="138" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="132" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="174" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="180" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="128" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="128" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="128" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="223" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="230" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="237" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="174" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="180" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="263" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="263" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="56" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="274" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="285" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="285" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="317" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="311" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="274" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="330" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="346" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="360" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="380" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="244" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="394" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="412"><net_src comp="72" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="74" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="426"><net_src comp="76" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="78" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="414" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="428" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="448" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="82" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="84" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="86" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="478"><net_src comp="76" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="78" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="483"><net_src comp="473" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="90" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="484" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="484" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="480" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="98" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="491" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="66" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="68" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="524" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="520" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="553" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="82" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="573"><net_src comp="86" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="124" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="574" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="584"><net_src comp="126" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="585"><net_src comp="580" pin="2"/><net_sink comp="209" pin=2"/></net>

<net id="590"><net_src comp="126" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="591"><net_src comp="586" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="596"><net_src comp="296" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="292" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="80" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="432" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="418" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="606"><net_src comp="598" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="612"><net_src comp="88" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="404" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="94" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="615"><net_src comp="607" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="621"><net_src comp="96" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="404" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="94" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="629"><net_src comp="100" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="541" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="624" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="637"><net_src comp="102" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="541" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="559" pin="2"/><net_sink comp="632" pin=2"/></net>

<net id="640"><net_src comp="632" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="644"><net_src comp="180" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="649"><net_src comp="592" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="654"><net_src comp="300" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="305" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="663"><net_src comp="322" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="669"><net_src comp="330" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="674"><net_src comp="338" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="679"><net_src comp="342" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="684"><net_src comp="369" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="689"><net_src comp="375" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="694"><net_src comp="223" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="699"><net_src comp="230" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="704"><net_src comp="237" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="709"><net_src comp="244" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="715"><net_src comp="249" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="722"><net_src comp="254" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="725"><net_src comp="719" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="726"><net_src comp="719" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="730"><net_src comp="398" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="735"><net_src comp="463" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="740"><net_src comp="508" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="745"><net_src comp="535" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="750"><net_src comp="616" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="755"><net_src comp="544" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="760"><net_src comp="565" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="586" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {10 }
	Port: out_channels_ch2 | {10 }
	Port: out_channels_ch3 | {10 }
	Port: out_width | {1 }
	Port: out_height | {1 }
	Port: Y_scale_out | {1 }
	Port: U_scale_out | {1 }
	Port: V_scale_out | {1 }
 - Input state : 
	Port: rgb2yuv11 : in_channels_ch1 | {4 5 6 7 }
	Port: rgb2yuv11 : in_channels_ch2 | {4 5 6 7 }
	Port: rgb2yuv11 : in_channels_ch3 | {4 5 6 7 }
	Port: rgb2yuv11 : in_width | {1 }
	Port: rgb2yuv11 : in_height | {1 }
	Port: rgb2yuv11 : Y_scale | {1 }
	Port: rgb2yuv11 : U_scale | {1 }
	Port: rgb2yuv11 : V_scale | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_39 : 2
		x : 1
		exitcond_i_i : 1
		y_i_i_mid2 : 2
		tmp_i_i_mid2_v : 2
		tmp_22 : 3
		tmp_23 : 3
	State 3
		tmp_s : 1
		tmp_24 : 2
	State 4
		in_channels_ch1_addr : 1
		in_channels_ch2_addr : 1
		in_channels_ch3_addr : 1
		R : 2
		G : 2
		B : 2
	State 5
	State 6
	State 7
		p_shl6_i_i : 1
		p_shl6_cast_i_i_cast : 2
		tmp : 3
	State 8
		p_shl5_cast_i_i : 1
		p_shl4_cast_i_i : 1
		tmp_45_i_i : 1
		tmp_46_i_i : 2
		tmp_46_cast_i_i : 3
		tmp1 : 4
		tmp2 : 2
		tmp2_cast : 3
		tmp_48_i_i : 5
		tmp_50_i_i : 6
		tmp_51_i_i : 1
		p_shl2_cast_i_i : 1
		p_shl3_cast7_i_i : 1
		p_shl3_cast_i_i : 1
		tmp_53_i_i : 2
		tmp_54_i_i : 2
		tmp_54_cast_i_i : 3
		tmp3 : 4
		tmp_59_i_i : 1
		p_neg_i_i : 2
		p_neg_cast_i_i : 3
		p_shl1_cast_i_i : 1
		tmp_61_i_i : 4
		tmp_62_i_i : 2
	State 9
		tmp_52_i_i : 1
		tmp_56_i_i : 2
		tmp_58_i_i : 3
		tmp_60_i_i : 1
		tmp4 : 1
		tmp_64_i_i : 2
		tmp_66_i_i : 3
	State 10
		StgValue_122 : 1
		empty_79 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_305 |    0    |   101   |    37   |
|          |           x_fu_311          |    0    |    53   |    21   |
|          |         tmp_s_fu_360        |    0    |    0    |    16   |
|          |        tmp_24_fu_369        |    0    |    0    |    16   |
|          |           y_fu_375          |    0    |    53   |    21   |
|    add   |          tmp_fu_398         |    0    |    32   |    14   |
|          |      tmp_46_i_i_fu_438      |    0    |    47   |    19   |
|          |         tmp1_fu_448         |    0    |    0    |    16   |
|          |      tmp_48_i_i_fu_457      |    0    |    0    |    16   |
|          |         tmp3_fu_508         |    0    |    0    |    16   |
|          |         tmp4_fu_559         |    0    |    50   |    20   |
|          |           Y_fu_574          |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_53_i_i_fu_499      |    0    |    0    |    16   |
|    sub   |       p_neg_i_i_fu_514      |    0    |    41   |    17   |
|          |      tmp_61_i_i_fu_535      |    0    |    44   |    18   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      y_i_i_mid2_fu_322      |    0    |    0    |    16   |
|          |    tmp_i_i_mid2_v_fu_330    |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_300   |    0    |    0    |    16   |
|          |     exitcond_i_i_fu_317     |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |           U_fu_580          |    0    |    0    |    8    |
|          |           V_fu_586          |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_598         |    1    |    0    |    0    |
|          |          grp_fu_607         |    1    |    0    |    0    |
|  muladd  |          grp_fu_616         |    1    |    0    |    0    |
|          |          grp_fu_624         |    1    |    0    |    0    |
|          |          grp_fu_632         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    mul   |         bound_fu_592        |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   V_scale_read_read_fu_132  |    0    |    0    |    0    |
|          |   U_scale_read_read_fu_138  |    0    |    0    |    0    |
|   read   |   Y_scale_read_read_fu_144  |    0    |    0    |    0    |
|          |      width_read_fu_174      |    0    |    0    |    0    |
|          |      height_read_fu_180     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   StgValue_21_write_fu_150  |    0    |    0    |    0    |
|          |   StgValue_23_write_fu_158  |    0    |    0    |    0    |
|          |   StgValue_25_write_fu_166  |    0    |    0    |    0    |
|   write  |   StgValue_28_write_fu_186  |    0    |    0    |    0    |
|          |   StgValue_29_write_fu_194  |    0    |    0    |    0    |
|          |  StgValue_122_write_fu_202  |    0    |    0    |    0    |
|          |  StgValue_123_write_fu_209  |    0    |    0    |    0    |
|          |  StgValue_124_write_fu_216  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_292         |    0    |    0    |    0    |
|          |         cast1_fu_296        |    0    |    0    |    0    |
|          |     tmp_i_i_cast_fu_366     |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_380     |    0    |    0    |    0    |
|          | p_shl6_cast_i_i_cast_fu_394 |    0    |    0    |    0    |
|          |   tmp_40_cast14_i_i_fu_404  |    0    |    0    |    0    |
|          |    p_shl5_cast_i_i_fu_414   |    0    |    0    |    0    |
|          | tmp_42_cast11_i_i_ca_fu_418 |    0    |    0    |    0    |
|          |    p_shl4_cast_i_i_fu_428   |    0    |    0    |    0    |
|   zext   |   tmp_44_cast10_i_i_fu_432  |    0    |    0    |    0    |
|          |       tmp_cast_fu_435       |    0    |    0    |    0    |
|          |    tmp_46_cast_i_i_fu_444   |    0    |    0    |    0    |
|          |       tmp2_cast_fu_454      |    0    |    0    |    0    |
|          |    p_shl2_cast_i_i_fu_480   |    0    |    0    |    0    |
|          |   p_shl3_cast7_i_i_fu_491   |    0    |    0    |    0    |
|          |    p_shl3_cast_i_i_fu_495   |    0    |    0    |    0    |
|          |    p_shl1_cast_i_i_fu_531   |    0    |    0    |    0    |
|          |   tmp_42_cast11_i_i_fu_541  |    0    |    0    |    0    |
|          |    tmp_62_cast_i_i_fu_556   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_22_fu_338        |    0    |    0    |    0    |
|          |        tmp_23_fu_342        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      p_shl_cast_fu_346      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_353     |    0    |    0    |    0    |
|          |      p_shl6_i_i_fu_386      |    0    |    0    |    0    |
|bitconcatenate|      p_shl5_i_i_fu_407      |    0    |    0    |    0    |
|          |      p_shl4_i_i_fu_421      |    0    |    0    |    0    |
|          |      p_shl2_i_i_fu_473      |    0    |    0    |    0    |
|          |      p_shl3_i_i_fu_484      |    0    |    0    |    0    |
|          |      p_shl1_i_i_fu_524      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_50_i_i_fu_463      |    0    |    0    |    0    |
|partselect|      tmp_58_i_i_fu_544      |    0    |    0    |    0    |
|          |      tmp_66_i_i_fu_565      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    tmp_54_cast_i_i_fu_505   |    0    |    0    |    0    |
|   sext   |    p_neg_cast_i_i_fu_520    |    0    |    0    |    0    |
|          |    tmp_61_cast_i_i_fu_553   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |   450   |   348   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_719         |    8   |
|          G_reg_712         |    8   |
|          R_reg_706         |    8   |
|        bound_reg_646       |   32   |
|  exitcond_flatten_reg_651  |    1   |
|       height_reg_641       |   16   |
|in_channels_ch1_addr_reg_691|   22   |
|in_channels_ch2_addr_reg_696|   22   |
|in_channels_ch3_addr_reg_701|   22   |
| indvar_flatten_next_reg_655|   32   |
|   indvar_flatten_reg_259   |   32   |
|        tmp3_reg_737        |   16   |
|       tmp_22_reg_671       |   13   |
|       tmp_23_reg_676       |   15   |
|       tmp_24_reg_681       |   23   |
|     tmp_50_i_i_reg_732     |    8   |
|     tmp_58_i_i_reg_752     |    8   |
|     tmp_61_i_i_reg_742     |   14   |
|     tmp_62_i_i_reg_747     |   15   |
|     tmp_66_i_i_reg_757     |    8   |
|   tmp_i_i_mid2_v_reg_666   |   16   |
|         tmp_reg_727        |   10   |
|        x_i_i_reg_270       |   16   |
|     y_i_i_mid2_reg_660     |   16   |
|        y_i_i_reg_281       |   16   |
|          y_reg_686         |   16   |
+----------------------------+--------+
|            Total           |   413  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_244 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_249 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_254 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_624    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   450  |   348  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    6   |   863  |   384  |
+-----------+--------+--------+--------+--------+
