==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 177.367 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 178.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_7' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:40:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_8' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:24:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:25:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_7' (Include/HLS.c:40:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_8' (Include/HLS.c:41:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_3' (Include/HLS.c:24:30) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (Include/HLS.c:25:34) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.482 seconds; current allocated memory: 180.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 180.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 185.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 187.688 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'full_pipeline' (Include/HLS.c:3:26)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 209.508 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_1'(Include/HLS.c:20:19) and 'VITIS_LOOP_21_2'(Include/HLS.c:21:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_5'(Include/HLS.c:34:22) and 'VITIS_LOOP_35_6'(Include/HLS.c:35:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (Include/HLS.c:20:19) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_5' (Include/HLS.c:34:22) in function 'full_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 221.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'full_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load_7', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load_2', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load_4', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 225.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 226.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5_VITIS_LOOP_35_6'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' (loop 'VITIS_LOOP_34_5_VITIS_LOOP_35_6'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:42) on array 'conv_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_34_5_VITIS_LOOP_35_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 226.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 226.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 226.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 227.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 229.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' pipeline 'VITIS_LOOP_34_5_VITIS_LOOP_35_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 233.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/kernel' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/conv_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/max_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/min_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/avg_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'full_pipeline' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/conv_out_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/conv_out_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 235.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 239.562 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.868 seconds; current allocated memory: 248.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for full_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for full_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.77 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 71.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.758 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 177.297 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.265 seconds; current allocated memory: 179.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 155 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_7' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:40:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_8' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:24:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:25:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_7' (Include/HLS.c:40:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_8' (Include/HLS.c:41:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_3' (Include/HLS.c:24:30) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (Include/HLS.c:25:34) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.491 seconds; current allocated memory: 180.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 185.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 187.277 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'full_pipeline' (Include/HLS.c:3:26)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 209.027 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_1'(Include/HLS.c:20:19) and 'VITIS_LOOP_21_2'(Include/HLS.c:21:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_5'(Include/HLS.c:34:22) and 'VITIS_LOOP_35_6'(Include/HLS.c:35:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (Include/HLS.c:20:19) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_5' (Include/HLS.c:34:22) in function 'full_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 220.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'full_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load_7', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load_2', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule 'load' operation 32 bit ('in_r_load_4', Include/HLS.c:26) on array 'in_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 224.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 225.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5_VITIS_LOOP_35_6'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' (loop 'VITIS_LOOP_34_5_VITIS_LOOP_35_6'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:42) on array 'conv_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'conv_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_34_5_VITIS_LOOP_35_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 225.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 225.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 226.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 226.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2/in_r_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 229.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6' pipeline 'VITIS_LOOP_34_5_VITIS_LOOP_35_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6/conv_out_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_34_5_VITIS_LOOP_35_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 232.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/kernel' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/conv_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/max_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/min_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/avg_out' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'full_pipeline' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/in_r_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/kernel_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/conv_out_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline/conv_out_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 235.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 239.281 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.825 seconds; current allocated memory: 247.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for full_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for full_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.77 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 70.977 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 176.512 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 178.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution2D' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'avg_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
WARNING: [HLS 214-450] Ignore address on register port ''
WARNING: [HLS 214-167] The program may have out of bound array access on variable ''
WARNING: [HLS 214-167] The program may have out of bound array access on variable '' (Include/HLS.c:10:28)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '' (Include/HLS.c:24:31)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '' (Include/HLS.c:39:31)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '' (Include/HLS.c:54:28)
ERROR: [HLS 214-134] Pointer to pointer is not supported for variable 'input' (Include/HLS.c:71:0)
ERROR: [HLS 214-134] Pointer to pointer is not supported for variable 'conv_out' (Include/HLS.c:71:0)
ERROR: [HLS 214-134] Pointer to pointer is not supported for variable 'max_out' (Include/HLS.c:71:0)
ERROR: [HLS 214-134] Pointer to pointer is not supported for variable 'min_out' (Include/HLS.c:71:0)
ERROR: [HLS 214-134] Pointer to pointer is not supported for variable 'avg_out' (Include/HLS.c:71:0)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:72:5)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:4:26)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable ''
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:73:5)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:18:24)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:74:5)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:33:24)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:75:5)
ERROR: [HLS 214-134] in function 'full_pipeline': Pointer to pointer is not supported for variable '' (Include/HLS.c:48:24)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 3.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 176.992 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.323 seconds; current allocated memory: 178.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution2D' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'avg_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_2> at Include/HLS.c:6:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_20_2> at Include/HLS.c:20:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_2> at Include/HLS.c:35:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_50_2> at Include/HLS.c:50:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:52:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:53:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:37:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:38:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:22:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:23:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_3' (Include/HLS.c:52:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_4' (Include/HLS.c:53:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (Include/HLS.c:37:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (Include/HLS.c:38:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (Include/HLS.c:22:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_4' (Include/HLS.c:23:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (Include/HLS.c:8:29) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (Include/HLS.c:9:33) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:71:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.435 seconds; current allocated memory: 180.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 185.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 187.539 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'full_pipeline' (Include/HLS.c:5:22)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 208.652 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_5_1'(Include/HLS.c:5:21) and 'VITIS_LOOP_6_2'(Include/HLS.c:6:25) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(Include/HLS.c:19:22) and 'VITIS_LOOP_20_2'(Include/HLS.c:20:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_1'(Include/HLS.c:34:22) and 'VITIS_LOOP_35_2'(Include/HLS.c:35:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(Include/HLS.c:49:22) and 'VITIS_LOOP_50_2'(Include/HLS.c:50:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (Include/HLS.c:5:21) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (Include/HLS.c:19:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (Include/HLS.c:34:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (Include/HLS.c:49:22) in function 'full_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 238.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'full_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_7', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_4', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_2', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 13, loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 242.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 244.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:24->Include/HLS.c:73) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 244.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 244.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:39->Include/HLS.c:74) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 245.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 245.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' (loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'): Unable to schedule 'load' operation 32 bit ('input_r_load', Include/HLS.c:54->Include/HLS.c:75) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 245.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 245.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 246.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 246.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_14ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 249.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 253.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 255.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' pipeline 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 257.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/max_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/min_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/avg_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'full_pipeline' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 259.988 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 264.055 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.686 seconds; current allocated memory: 271.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for full_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for full_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.77 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 94.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 176.328 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 178.383 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution2D' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'avg_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_2> at Include/HLS.c:6:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_20_2> at Include/HLS.c:20:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_2> at Include/HLS.c:35:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_50_2> at Include/HLS.c:50:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:52:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:53:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:37:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:38:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:22:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:23:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_3' (Include/HLS.c:52:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_4' (Include/HLS.c:53:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (Include/HLS.c:37:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (Include/HLS.c:38:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (Include/HLS.c:22:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_4' (Include/HLS.c:23:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (Include/HLS.c:8:29) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (Include/HLS.c:9:33) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:71:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.27 seconds; current allocated memory: 180.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 185.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 187.121 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'full_pipeline' (Include/HLS.c:5:22)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 209.586 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_5_1'(Include/HLS.c:5:21) and 'VITIS_LOOP_6_2'(Include/HLS.c:6:25) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(Include/HLS.c:19:22) and 'VITIS_LOOP_20_2'(Include/HLS.c:20:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_1'(Include/HLS.c:34:22) and 'VITIS_LOOP_35_2'(Include/HLS.c:35:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(Include/HLS.c:49:22) and 'VITIS_LOOP_50_2'(Include/HLS.c:50:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (Include/HLS.c:5:21) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (Include/HLS.c:19:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (Include/HLS.c:34:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (Include/HLS.c:49:22) in function 'full_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 238.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'full_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_7', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_4', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_2', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 13, loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 242.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 243.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:24->Include/HLS.c:73) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 244.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 244.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:39->Include/HLS.c:74) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 244.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 245.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' (loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'): Unable to schedule 'load' operation 32 bit ('input_r_load', Include/HLS.c:54->Include/HLS.c:75) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 245.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 245.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 246.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 246.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_14ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 249.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 253.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 255.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' pipeline 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 257.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/max_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/min_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/avg_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'full_pipeline' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 259.961 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 264.074 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.65 seconds; current allocated memory: 271.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for full_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for full_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.77 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 95.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 177.086 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.376 seconds; current allocated memory: 178.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution2D' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-178] Inlining function 'avg_pooling' into 'full_pipeline' (Include/HLS.c:71:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_2> at Include/HLS.c:6:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_20_2> at Include/HLS.c:20:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_35_2> at Include/HLS.c:35:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_50_2> at Include/HLS.c:50:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:52:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:53:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_37_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:37:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_38_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:38:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:22:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:23:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_3' (Include/HLS.c:52:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_4' (Include/HLS.c:53:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_3' (Include/HLS.c:37:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (Include/HLS.c:38:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_3' (Include/HLS.c:22:30) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_4' (Include/HLS.c:23:34) in function 'full_pipeline' completely with a factor of 2 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (Include/HLS.c:8:29) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:71:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (Include/HLS.c:9:33) in function 'full_pipeline' completely with a factor of 3 (Include/HLS.c:71:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.683 seconds; current allocated memory: 180.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 185.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 187.266 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'full_pipeline' (Include/HLS.c:5:22)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 209.180 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_5_1'(Include/HLS.c:5:21) and 'VITIS_LOOP_6_2'(Include/HLS.c:6:25) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_19_1'(Include/HLS.c:19:22) and 'VITIS_LOOP_20_2'(Include/HLS.c:20:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_34_1'(Include/HLS.c:34:22) and 'VITIS_LOOP_35_2'(Include/HLS.c:35:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(Include/HLS.c:49:22) and 'VITIS_LOOP_50_2'(Include/HLS.c:50:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (Include/HLS.c:5:21) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_1' (Include/HLS.c:19:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (Include/HLS.c:34:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (Include/HLS.c:49:22) in function 'full_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 238.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'full_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_7', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_4', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'input_r'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule 'load' operation 32 bit ('input_r_load_2', Include/HLS.c:10->Include/HLS.c:72) on array 'input_r' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 13, loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 242.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 243.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' (loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:24->Include/HLS.c:73) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_19_1_VITIS_LOOP_20_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 244.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 244.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' (loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'): Unable to schedule 'load' operation 32 bit ('val', Include/HLS.c:39->Include/HLS.c:74) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 245.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 245.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' (loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'): Unable to schedule 'load' operation 32 bit ('input_r_load', Include/HLS.c:54->Include/HLS.c:75) on array 'input_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'input_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 8, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 245.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 246.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 246.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 246.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_14ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 249.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2' pipeline 'VITIS_LOOP_19_1_VITIS_LOOP_20_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 253.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_35_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.23 seconds; current allocated memory: 255.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2' pipeline 'VITIS_LOOP_49_1_VITIS_LOOP_50_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_14ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 257.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/conv_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/max_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/min_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/avg_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'full_pipeline' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 260.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 264.332 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 271.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for full_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for full_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 123.77 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 94.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file HLS_Eindoefening/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:19; Allocated memory: 5.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 176.703 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:4:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:5:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:6:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:7:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:8:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:9:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:11:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:12:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:13:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:14:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:15:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:16:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:17:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:18:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (Include/HLS.c:19:9)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:01; Allocated memory: 1.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 176.766 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 178.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:57:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:40:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:24:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:25:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_3' (Include/HLS.c:56:30) in function 'avg_pooling' completely with a factor of 2 (Include/HLS.c:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_4' (Include/HLS.c:57:34) in function 'avg_pooling' completely with a factor of 2 (Include/HLS.c:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (Include/HLS.c:40:30) in function 'min_pooling' completely with a factor of 2 (Include/HLS.c:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_4' (Include/HLS.c:41:34) in function 'min_pooling' completely with a factor of 2 (Include/HLS.c:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_3' (Include/HLS.c:24:30) in function 'max_pooling' completely with a factor of 2 (Include/HLS.c:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (Include/HLS.c:25:34) in function 'max_pooling' completely with a factor of 2 (Include/HLS.c:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (Include/HLS.c:9:29) in function 'convolution2D' completely with a factor of 3 (Include/HLS.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (Include/HLS.c:10:34) in function 'convolution2D' completely with a factor of 3 (Include/HLS.c:4:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_5_1'. (Include/HLS.c:5:21)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_6_2'(Include/HLS.c:6:25) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:6:25)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:11:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_21_2'(Include/HLS.c:21:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:21:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:26:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_2'(Include/HLS.c:37:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:37:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:42:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_53_2'(Include/HLS.c:53:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:53:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:58:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.702 seconds; current allocated memory: 182.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 182.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 186.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 188.910 MB.
ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'input_r, kernel, conv_out, max_out, min_out, avg_out' failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'input_r, kernel, conv_out, max_out, min_out, avg_out' has read operations in functions:  'convolution2D.1' (Include/HLS.c:5:25), 'max_pooling.1' (Include/HLS.c:20:22), 'min_pooling.1' (Include/HLS.c:36:22) and 'avg_pooling.1' (Include/HLS.c:52:22).

ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'input_r, kernel, conv_out, max_out, min_out, avg_out' failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'input_r, kernel, conv_out, max_out, min_out, avg_out' has write operations in functions:  'convolution2D.1' (Include/HLS.c:5:25), 'max_pooling.1' (Include/HLS.c:20:22), 'min_pooling.1' (Include/HLS.c:36:22) and 'avg_pooling.1' (Include/HLS.c:52:22).

ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 17.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 180.801 MB.
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 182.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 203 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 259 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:57:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:40:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:24:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:25:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_3' (Include/HLS.c:56:30) in function 'avg_pooling' completely with a factor of 2 (Include/HLS.c:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_4' (Include/HLS.c:57:34) in function 'avg_pooling' completely with a factor of 2 (Include/HLS.c:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (Include/HLS.c:40:30) in function 'min_pooling' completely with a factor of 2 (Include/HLS.c:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_4' (Include/HLS.c:41:34) in function 'min_pooling' completely with a factor of 2 (Include/HLS.c:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_3' (Include/HLS.c:24:30) in function 'max_pooling' completely with a factor of 2 (Include/HLS.c:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (Include/HLS.c:25:34) in function 'max_pooling' completely with a factor of 2 (Include/HLS.c:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (Include/HLS.c:9:29) in function 'convolution2D' completely with a factor of 3 (Include/HLS.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (Include/HLS.c:10:34) in function 'convolution2D' completely with a factor of 3 (Include/HLS.c:4:0)
INFO: [HLS 214-178] Inlining function 'convolution2D' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-178] Inlining function 'avg_pooling' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_5_1'. (Include/HLS.c:5:21)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_6_2'(Include/HLS.c:6:25) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:6:25)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:11:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_21_2'(Include/HLS.c:21:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:21:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:26:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_2'(Include/HLS.c:37:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:37:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:42:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_53_2'(Include/HLS.c:53:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:53:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:58:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.552 seconds; current allocated memory: 186.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 186.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 191.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 192.957 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'full_pipeline' (Include/HLS.c:5:22)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 215.293 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_1'(Include/HLS.c:20:22) and 'VITIS_LOOP_21_2'(Include/HLS.c:21:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_1'(Include/HLS.c:36:22) and 'VITIS_LOOP_37_2'(Include/HLS.c:37:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_52_1'(Include/HLS.c:52:22) and 'VITIS_LOOP_53_2'(Include/HLS.c:53:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (Include/HLS.c:20:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (Include/HLS.c:36:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (Include/HLS.c:52:22) in function 'full_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 245.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'full_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus read operation ('gmem_addr_1_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus read operation ('gmem_addr_1_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_26', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_27', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_3_read_1', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_3_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 24, loop 'VITIS_LOOP_6_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 249.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 250.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) and bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_47', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) and bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 251.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 251.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) and bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_40', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) and bus request operation ('empty_39', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to schedule bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 252.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 252.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_4_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) and bus read operation ('sum', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_33', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) and bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to schedule bus read operation ('gmem_addr_5_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 25, loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 253.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 253.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 253.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 254.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_6_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 257.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 260.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.337 seconds; current allocated memory: 263.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 266.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/conv_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/max_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/min_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/avg_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'full_pipeline' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'height', 'width', 'kernel', 'conv_out', 'max_out', 'min_out', 'avg_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 271.445 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 275.844 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 285.793 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for full_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for full_pipeline.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:17; Allocated memory: 105.180 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file HLS_Eindoefening/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:12; Allocated memory: 6.691 MB.
