{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720183952526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720183952526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 05 09:52:32 2024 " "Processing started: Fri Jul 05 09:52:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720183952526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720183952526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacemaker -c pacemaker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720183952526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720183952760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacemaker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pacemaker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pacemaker-behavior " "Found design unit 1: pacemaker-behavior" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""} { "Info" "ISGN_ENTITY_NAME" "1 pacemaker " "Found entity 1: pacemaker" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behav " "Found design unit 1: reg-behav" {  } { { "reg.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/reg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circ_comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circ_comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circ_comb-behav " "Found design unit 1: circ_comb-behav" {  } { { "circ_comb.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/circ_comb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""} { "Info" "ISGN_ENTITY_NAME" "1 circ_comb " "Found entity 1: circ_comb" {  } { { "circ_comb.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/circ_comb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "timer.vhd " "Can't analyze file -- file timer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavior " "Found design unit 1: counter-behavior" {  } { { "counter.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk pacemaker.vhd(29) " "VHDL Association List error at pacemaker.vhd(29): formal \"clk\" does not exist" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 29 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "c pacemaker.vhd(29) " "VHDL error at pacemaker.vhd(29): formal port or parameter \"c\" must have actual or default value" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 29 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "c pacemaker.vhd(22) " "HDL error at pacemaker.vhd(22): see declaration for object \"c\"" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset pacemaker.vhd(29) " "VHDL error at pacemaker.vhd(29): formal port or parameter \"reset\" must have actual or default value" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 29 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset pacemaker.vhd(22) " "HDL error at pacemaker.vhd(22): see declaration for object \"reset\"" {  } { { "pacemaker.vhd" "" { Text "C:/Users/filho/Documents/Lab_circuitos/Lab_4/pacemaker.vhd" 22 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720183953088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720183953182 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 05 09:52:33 2024 " "Processing ended: Fri Jul 05 09:52:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720183953182 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720183953182 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720183953182 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720183953182 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720183953766 ""}
