{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468381786978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468381786982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 00:49:46 2016 " "Processing started: Wed Jul 13 00:49:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468381786982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468381786982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips-multiciclo -c mips-multiciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips-multiciclo -c mips-multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468381786984 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1468381787622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32-behavior " "Found design unit 1: mux2x1_32-behavior" {  } { { "mux2x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788767 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32 " "Found entity 1: mux2x1_32" {  } { { "mux2x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_32-behavior " "Found design unit 1: mux4x1_32-behavior" {  } { { "mux4x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux4x1_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788770 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_32 " "Found entity 1: mux4x1_32" {  } { { "mux4x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux4x1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5-behavior " "Found design unit 1: mux2x1_5-behavior" {  } { { "mux2x1_5.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788772 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5 " "Found entity 1: mux2x1_5" {  } { { "mux2x1_5.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux2x1_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend16_32-behavior " "Found design unit 1: extend16_32-behavior" {  } { { "extend16_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/extend16_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788774 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend16_32 " "Found entity 1: extend16_32" {  } { { "extend16_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/extend16_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-behavior " "Found design unit 1: shift-behavior" {  } { { "shift.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788776 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-arch " "Found design unit 1: toplevel-arch" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788778 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataregister-behavior " "Found design unit 1: dataregister-behavior" {  } { { "dataregister.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/dataregister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788780 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataregister " "Found entity 1: dataregister" {  } { { "dataregister.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/dataregister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_32-behavior " "Found design unit 1: mux3x1_32-behavior" {  } { { "mux3x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux3x1_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788781 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_32 " "Found entity 1: mux3x1_32" {  } { { "mux3x1_32.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mux3x1_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavior " "Found design unit 1: fulladder-behavior" {  } { { "fulladder.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788783 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 name-behavior " "Found design unit 1: name-behavior" {  } { { "model.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/model.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788798 ""} { "Info" "ISGN_ENTITY_NAME" "1 name " "Found entity 1: name" {  } { { "model.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/model.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operationULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operationULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operationULA-behavior " "Found design unit 1: operationULA-behavior" {  } { { "operationULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/operationULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788800 ""} { "Info" "ISGN_ENTITY_NAME" "1 operationULA " "Found entity 1: operationULA" {  } { { "operationULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/operationULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788802 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bram-SYN " "Found design unit 1: bram-SYN" {  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788804 ""} { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bank_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bank_registers-comportamental " "Found design unit 1: bank_registers-comportamental" {  } { { "bank_registers.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bank_registers.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788806 ""} { "Info" "ISGN_ENTITY_NAME" "1 bank_registers " "Found entity 1: bank_registers" {  } { { "bank_registers.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bank_registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocoControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoControle-FSM " "Found design unit 1: blocoControle-FSM" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788809 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoControle " "Found entity 1: blocoControle" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoOperativo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blocoOperativo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blocoOperativo-arch " "Found design unit 1: blocoOperativo-arch" {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788811 ""} { "Info" "ISGN_ENTITY_NAME" "1 blocoOperativo " "Found entity 1: blocoOperativo" {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-behavior " "Found design unit 1: mem-behavior" {  } { { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788813 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381788813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381788813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1468381788988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoControle blocoControle:bloco_controle " "Elaborating entity \"blocoControle\" for hierarchy \"blocoControle:bloco_controle\"" {  } { { "toplevel.vhd" "bloco_controle" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "actual_state blocoControle.vhd(40) " "VHDL Process Statement warning at blocoControle.vhd(40): signal \"actual_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1468381789012 "|toplevel|blocoControle:bloco_controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state blocoControle.vhd(38) " "VHDL Process Statement warning at blocoControle.vhd(38): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1468381789012 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 blocoControle.vhd(38) " "Inferred latch for \"next_state.s9\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789012 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 blocoControle.vhd(38) " "Inferred latch for \"next_state.s8\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789012 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 blocoControle.vhd(38) " "Inferred latch for \"next_state.s7\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 blocoControle.vhd(38) " "Inferred latch for \"next_state.s6\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 blocoControle.vhd(38) " "Inferred latch for \"next_state.s5\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 blocoControle.vhd(38) " "Inferred latch for \"next_state.s4\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 blocoControle.vhd(38) " "Inferred latch for \"next_state.s3\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 blocoControle.vhd(38) " "Inferred latch for \"next_state.s2\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 blocoControle.vhd(38) " "Inferred latch for \"next_state.s1\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s0 blocoControle.vhd(38) " "Inferred latch for \"next_state.s0\" at blocoControle.vhd(38)" {  } { { "blocoControle.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoControle.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1468381789013 "|toplevel|blocoControle:bloco_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blocoOperativo blocoOperativo:bloco_operativo " "Elaborating entity \"blocoOperativo\" for hierarchy \"blocoOperativo:bloco_operativo\"" {  } { { "toplevel.vhd" "bloco_operativo" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789018 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode blocoOperativo.vhd(11) " "VHDL Signal Declaration warning at blocoOperativo.vhd(11): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1468381789024 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B_EscDado blocoOperativo.vhd(127) " "VHDL Signal Declaration warning at blocoOperativo.vhd(127): used implicit default value for signal \"B_EscDado\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1468381789024 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ULASaida_Mux blocoOperativo.vhd(134) " "VHDL Signal Declaration warning at blocoOperativo.vhd(134): used implicit default value for signal \"ULASaida_Mux\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1468381789025 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MuxDadoEsc_Registradores blocoOperativo.vhd(134) " "Verilog HDL or VHDL warning at blocoOperativo.vhd(134): object \"MuxDadoEsc_Registradores\" assigned a value but never read" {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1468381789025 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dadoLido_A blocoOperativo.vhd(134) " "VHDL Signal Declaration warning at blocoOperativo.vhd(134): used implicit default value for signal \"dadoLido_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1468381789025 "|toplevel|blocoOperativo:bloco_operativo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataregister blocoOperativo:bloco_operativo\|dataregister:PC " "Elaborating entity \"dataregister\" for hierarchy \"blocoOperativo:bloco_operativo\|dataregister:PC\"" {  } { { "blocoOperativo.vhd" "PC" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789027 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dataregister.vhd(18) " "VHDL Process Statement warning at dataregister.vhd(18): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataregister.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/dataregister.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1468381789029 "|toplevel|blocoOperativo:bloco_operativo|dataregister:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_32 blocoOperativo:bloco_operativo\|mux2x1_32:MuxEndereco " "Elaborating entity \"mux2x1_32\" for hierarchy \"blocoOperativo:bloco_operativo\|mux2x1_32:MuxEndereco\"" {  } { { "blocoOperativo.vhd" "MuxEndereco" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem blocoOperativo:bloco_operativo\|mem:Memoria " "Elaborating entity \"mem\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\"" {  } { { "blocoOperativo.vhd" "Memoria" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0 " "Elaborating entity \"bram\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\"" {  } { { "mem.vhd" "BRAM0" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\"" {  } { { "bram.vhd" "altsyncram_component" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\"" {  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component " "Instantiated megafunction \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789327 ""}  } { { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1468381789327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86a1 " "Found entity 1: altsyncram_86a1" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468381789447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468381789447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86a1 blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated " "Elaborating entity \"altsyncram_86a1\" for hierarchy \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_5 blocoOperativo:bloco_operativo\|mux2x1_5:MuxRegEsc " "Elaborating entity \"mux2x1_5\" for hierarchy \"blocoOperativo:bloco_operativo\|mux2x1_5:MuxRegEsc\"" {  } { { "blocoOperativo.vhd" "MuxRegEsc" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_registers blocoOperativo:bloco_operativo\|bank_registers:Registradores " "Elaborating entity \"bank_registers\" for hierarchy \"blocoOperativo:bloco_operativo\|bank_registers:Registradores\"" {  } { { "blocoOperativo.vhd" "Registradores" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend16_32 blocoOperativo:bloco_operativo\|extend16_32:ExtensaoSinal " "Elaborating entity \"extend16_32\" for hierarchy \"blocoOperativo:bloco_operativo\|extend16_32:ExtensaoSinal\"" {  } { { "blocoOperativo.vhd" "ExtensaoSinal" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift blocoOperativo:bloco_operativo\|shift:DeslocadorMux4x1 " "Elaborating entity \"shift\" for hierarchy \"blocoOperativo:bloco_operativo\|shift:DeslocadorMux4x1\"" {  } { { "blocoOperativo.vhd" "DeslocadorMux4x1" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_32 blocoOperativo:bloco_operativo\|mux4x1_32:MuxUlaB " "Elaborating entity \"mux4x1_32\" for hierarchy \"blocoOperativo:bloco_operativo\|mux4x1_32:MuxUlaB\"" {  } { { "blocoOperativo.vhd" "MuxUlaB" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operationULA blocoOperativo:bloco_operativo\|operationULA:OperacaoUla " "Elaborating entity \"operationULA\" for hierarchy \"blocoOperativo:bloco_operativo\|operationULA:OperacaoUla\"" {  } { { "blocoOperativo.vhd" "OperacaoUla" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA blocoOperativo:bloco_operativo\|ULA:aULA " "Elaborating entity \"ULA\" for hierarchy \"blocoOperativo:bloco_operativo\|ULA:aULA\"" {  } { { "blocoOperativo.vhd" "aULA" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder blocoOperativo:bloco_operativo\|ULA:aULA\|fulladder:fulladderULA " "Elaborating entity \"fulladder\" for hierarchy \"blocoOperativo:bloco_operativo\|ULA:aULA\|fulladder:fulladderULA\"" {  } { { "ULA.vhd" "fulladderULA" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/ULA.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_32 blocoOperativo:bloco_operativo\|mux3x1_32:MuxPC " "Elaborating entity \"mux3x1_32\" for hierarchy \"blocoOperativo:bloco_operativo\|mux3x1_32:MuxPC\"" {  } { { "blocoOperativo.vhd" "MuxPC" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468381789571 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[0\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[1\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[2\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[3\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[4\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[5\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[6\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 150 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[7\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[8\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[9\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 207 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[10\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[11\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[12\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[13\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 283 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[14\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[15\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[16\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[17\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[18\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[19\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[20\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[21\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[22\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[23\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[24\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 492 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[25\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790316 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1468381790316 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1468381790316 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[26\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 530 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790322 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[27\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790322 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[28\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790322 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[29\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790322 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[30\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790322 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[31\] " "Synthesized away node \"blocoOperativo:bloco_operativo\|mem:Memoria\|bram:BRAM0\|altsyncram:altsyncram_component\|altsyncram_86a1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_86a1.tdf" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/db/altsyncram_86a1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "/home/myf/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bram.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/bram.vhd" 53 0 0 } } { "mem.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/mem.vhd" 28 0 0 } } { "blocoOperativo.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/blocoOperativo.vhd" 156 0 0 } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 40 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381790322 "|toplevel|blocoOperativo:bloco_operativo|mem:Memoria|bram:BRAM0|altsyncram:altsyncram_component|altsyncram_86a1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1468381790322 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1468381790322 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[0\] " "Bidir \"gpio\[0\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[1\] " "Bidir \"gpio\[1\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[2\] " "Bidir \"gpio\[2\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[3\] " "Bidir \"gpio\[3\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[4\] " "Bidir \"gpio\[4\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[5\] " "Bidir \"gpio\[5\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[6\] " "Bidir \"gpio\[6\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[7\] " "Bidir \"gpio\[7\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[8\] " "Bidir \"gpio\[8\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[9\] " "Bidir \"gpio\[9\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[10\] " "Bidir \"gpio\[10\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[11\] " "Bidir \"gpio\[11\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[12\] " "Bidir \"gpio\[12\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[13\] " "Bidir \"gpio\[13\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[14\] " "Bidir \"gpio\[14\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[15\] " "Bidir \"gpio\[15\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[16\] " "Bidir \"gpio\[16\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[17\] " "Bidir \"gpio\[17\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[18\] " "Bidir \"gpio\[18\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[19\] " "Bidir \"gpio\[19\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[20\] " "Bidir \"gpio\[20\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[21\] " "Bidir \"gpio\[21\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[22\] " "Bidir \"gpio\[22\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[23\] " "Bidir \"gpio\[23\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[24\] " "Bidir \"gpio\[24\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[25\] " "Bidir \"gpio\[25\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[26\] " "Bidir \"gpio\[26\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[27\] " "Bidir \"gpio\[27\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[28\] " "Bidir \"gpio\[28\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[29\] " "Bidir \"gpio\[29\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[30\] " "Bidir \"gpio\[30\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio\[31\] " "Bidir \"gpio\[31\]\" has no driver" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1468381791524 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1468381791524 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1185 " "1185 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1468381791702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1468381792401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381792401 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381793536 "|toplevel|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468381793536 "|toplevel|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1468381793536 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1468381793537 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1468381793537 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1468381793537 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1468381793537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468381793575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 00:49:53 2016 " "Processing ended: Wed Jul 13 00:49:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468381793575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468381793575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468381793575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468381793575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468381802949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468381802953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 00:50:02 2016 " "Processing started: Wed Jul 13 00:50:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468381802953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1468381802953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mips-multiciclo -c mips-multiciclo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mips-multiciclo -c mips-multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1468381802955 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1468381803547 ""}
{ "Info" "0" "" "Project  = mips-multiciclo" {  } {  } 0 0 "Project  = mips-multiciclo" 0 0 "Fitter" 0 0 1468381803565 ""}
{ "Info" "0" "" "Revision = mips-multiciclo" {  } {  } 0 0 "Revision = mips-multiciclo" 0 0 "Fitter" 0 0 1468381803566 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1468381804144 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mips-multiciclo EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"mips-multiciclo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1468381804158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468381804332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1468381804332 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1468381806438 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1468381806537 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1468381808257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1468381808257 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1468381808257 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468381808325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468381808325 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1468381808325 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1468381808325 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[0\] " "Pin gpio\[0\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[0] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[1\] " "Pin gpio\[1\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[1] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[2\] " "Pin gpio\[2\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[2] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[3\] " "Pin gpio\[3\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[3] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[4\] " "Pin gpio\[4\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[4] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[5\] " "Pin gpio\[5\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[5] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[6\] " "Pin gpio\[6\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[6] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[7\] " "Pin gpio\[7\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[7] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[8\] " "Pin gpio\[8\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[8] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[9\] " "Pin gpio\[9\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[9] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[10\] " "Pin gpio\[10\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[10] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[11\] " "Pin gpio\[11\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[11] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[12\] " "Pin gpio\[12\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[12] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[13\] " "Pin gpio\[13\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[13] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[14\] " "Pin gpio\[14\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[14] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[15\] " "Pin gpio\[15\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[15] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[16\] " "Pin gpio\[16\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[16] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[17\] " "Pin gpio\[17\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[17] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[18\] " "Pin gpio\[18\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[18] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[19\] " "Pin gpio\[19\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[19] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[20\] " "Pin gpio\[20\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[20] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[21\] " "Pin gpio\[21\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[21] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[22\] " "Pin gpio\[22\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[22] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[23\] " "Pin gpio\[23\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[23] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[24\] " "Pin gpio\[24\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[24] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[25\] " "Pin gpio\[25\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[25] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[26\] " "Pin gpio\[26\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[26] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[27\] " "Pin gpio\[27\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[27] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[28\] " "Pin gpio\[28\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[28] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[29\] " "Pin gpio\[29\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[29] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[30\] " "Pin gpio\[30\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[30] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio\[31\] " "Pin gpio\[31\] not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[31] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { clock } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 5 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { reset } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 5 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1468381808621 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1468381808621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips-multiciclo.sdc " "Synopsys Design Constraints File file not found: 'mips-multiciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1468381809280 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1468381809294 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1468381809297 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1468381809299 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1468381809321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1468381809349 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1468381809351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1468381809352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468381809356 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1468381809357 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1468381809358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1468381809358 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1468381809358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1468381809359 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1468381809360 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1468381809360 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 2 0 32 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1468381809367 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1468381809367 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1468381809367 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1468381809376 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1468381809376 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1468381809376 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468381809415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1468381813427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468381813740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1468381813806 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1468381814300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468381814301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1468381814446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1468381816168 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1468381816168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468381816401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1468381816406 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1468381816406 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1468381816406 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1468381816475 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468381816499 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[0\] 0 " "Pin \"gpio\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[1\] 0 " "Pin \"gpio\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[2\] 0 " "Pin \"gpio\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[3\] 0 " "Pin \"gpio\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[4\] 0 " "Pin \"gpio\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[5\] 0 " "Pin \"gpio\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[6\] 0 " "Pin \"gpio\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[7\] 0 " "Pin \"gpio\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[8\] 0 " "Pin \"gpio\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[9\] 0 " "Pin \"gpio\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[10\] 0 " "Pin \"gpio\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[11\] 0 " "Pin \"gpio\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[12\] 0 " "Pin \"gpio\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[13\] 0 " "Pin \"gpio\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[14\] 0 " "Pin \"gpio\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[15\] 0 " "Pin \"gpio\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[16\] 0 " "Pin \"gpio\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[17\] 0 " "Pin \"gpio\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[18\] 0 " "Pin \"gpio\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[19\] 0 " "Pin \"gpio\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[20\] 0 " "Pin \"gpio\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[21\] 0 " "Pin \"gpio\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[22\] 0 " "Pin \"gpio\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[23\] 0 " "Pin \"gpio\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[24\] 0 " "Pin \"gpio\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[25\] 0 " "Pin \"gpio\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[26\] 0 " "Pin \"gpio\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[27\] 0 " "Pin \"gpio\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[28\] 0 " "Pin \"gpio\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[29\] 0 " "Pin \"gpio\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[30\] 0 " "Pin \"gpio\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio\[31\] 0 " "Pin \"gpio\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1468381816508 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1468381816508 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468381816753 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1468381816769 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1468381816983 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1468381817922 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently disabled " "Pin gpio\[0\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[0] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently disabled " "Pin gpio\[1\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[1] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently disabled " "Pin gpio\[2\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[2] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently disabled " "Pin gpio\[3\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[3] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently disabled " "Pin gpio\[4\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[4] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently disabled " "Pin gpio\[5\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[5] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently disabled " "Pin gpio\[6\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[6] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently disabled " "Pin gpio\[7\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[7] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently disabled " "Pin gpio\[8\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[8] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently disabled " "Pin gpio\[9\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[9] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently disabled " "Pin gpio\[10\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[10] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently disabled " "Pin gpio\[11\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[11] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently disabled " "Pin gpio\[12\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[12] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently disabled " "Pin gpio\[13\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[13] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently disabled " "Pin gpio\[14\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[14] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently disabled " "Pin gpio\[15\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[15] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently disabled " "Pin gpio\[16\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[16] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently disabled " "Pin gpio\[17\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[17] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[18] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[19] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[20] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[21] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[22] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[23] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[24] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[25] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[26] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[27] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[28] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[29] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[30] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/myf/altera/13.0/quartus/linux64/pin_planner.ppl" { gpio[31] } } } { "toplevel.vhd" "" { Text "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/toplevel.vhd" 6 0 0 } } { "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/myf/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gpio[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1468381818002 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1468381818002 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1468381818007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/myf/github/ufsc/sd/mips-multiciclo/quartus/output_files/mips-multiciclo.fit.smsg " "Generated suppressed messages file /home/myf/github/ufsc/sd/mips-multiciclo/quartus/output_files/mips-multiciclo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1468381818660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "716 " "Peak virtual memory: 716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468381818981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 00:50:18 2016 " "Processing ended: Wed Jul 13 00:50:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468381818981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468381818981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468381818981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1468381818981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1468381828435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468381828439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 00:50:27 2016 " "Processing started: Wed Jul 13 00:50:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468381828439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1468381828439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mips-multiciclo -c mips-multiciclo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mips-multiciclo -c mips-multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1468381828440 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1468381832157 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1468381832289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468381833547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 00:50:33 2016 " "Processing ended: Wed Jul 13 00:50:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468381833547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468381833547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468381833547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1468381833547 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1468381834164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1468381839286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468381839290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 00:50:38 2016 " "Processing started: Wed Jul 13 00:50:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468381839290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468381839290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mips-multiciclo -c mips-multiciclo " "Command: quartus_sta mips-multiciclo -c mips-multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468381839292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1468381839721 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1468381840266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1468381840369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1468381840369 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mips-multiciclo.sdc " "Synopsys Design Constraints File file not found: 'mips-multiciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1468381840723 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1468381840724 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1468381840726 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1468381840727 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1468381840730 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1468381840745 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1468381840748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840773 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840786 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1468381840806 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1468381840813 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1468381840825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1468381840825 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1468381840826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1468381840834 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1468381840839 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1468381840881 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1468381840881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468381840947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 00:50:40 2016 " "Processing ended: Wed Jul 13 00:50:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468381840947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468381840947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468381840947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468381840947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468381851412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468381851420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 00:50:50 2016 " "Processing started: Wed Jul 13 00:50:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468381851420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468381851420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mips-multiciclo -c mips-multiciclo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mips-multiciclo -c mips-multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468381851438 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "mips-multiciclo.vho\", \"mips-multiciclo_fast.vho mips-multiciclo_vhd.sdo mips-multiciclo_vhd_fast.sdo /home/myf/github/ufsc/sd/mips-multiciclo/quartus/simulation/modelsim/ simulation " "Generated files \"mips-multiciclo.vho\", \"mips-multiciclo_fast.vho\", \"mips-multiciclo_vhd.sdo\" and \"mips-multiciclo_vhd_fast.sdo\" in directory \"/home/myf/github/ufsc/sd/mips-multiciclo/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1468381853372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468381853491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 00:50:53 2016 " "Processing ended: Wed Jul 13 00:50:53 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468381853491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468381853491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468381853491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468381853491 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus II Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468381853726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468382021841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468382021844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 00:53:41 2016 " "Processing started: Wed Jul 13 00:53:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468382021844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1468382021844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp mips-multiciclo -c mips-multiciclo --netlist_type=sgate " "Command: quartus_rpp mips-multiciclo -c mips-multiciclo --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1468382021846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "639 " "Peak virtual memory: 639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468382022576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 00:53:42 2016 " "Processing ended: Wed Jul 13 00:53:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468382022576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468382022576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468382022576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1468382022576 ""}
