
13- LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007654  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407654  00407654  0000f654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000088c  20000000  0040765c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004e4  2000088c  00407ee8  0001088c  2**2
                  ALLOC
  4 .stack        00003000  20000d70  004083cc  0001088c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001088c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108b6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000ef9e  00000000  00000000  00010911  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002586  00000000  00000000  0001f8af  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006942  00000000  00000000  00021e35  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ba0  00000000  00000000  00028777  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b28  00000000  00000000  00029317  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000154b4  00000000  00000000  00029e3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000dfc2  00000000  00000000  0003f2f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005930a  00000000  00000000  0004d2b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000277c  00000000  00000000  000a65c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003d70 	.word	0x20003d70
  400004:	004014a9 	.word	0x004014a9
  400008:	004014a5 	.word	0x004014a5
  40000c:	004014a5 	.word	0x004014a5
  400010:	004014a5 	.word	0x004014a5
  400014:	004014a5 	.word	0x004014a5
  400018:	004014a5 	.word	0x004014a5
	...
  40002c:	004014a5 	.word	0x004014a5
  400030:	004014a5 	.word	0x004014a5
  400034:	00000000 	.word	0x00000000
  400038:	004014a5 	.word	0x004014a5
  40003c:	004014a5 	.word	0x004014a5
  400040:	004014a5 	.word	0x004014a5
  400044:	004014a5 	.word	0x004014a5
  400048:	004014a5 	.word	0x004014a5
  40004c:	004014a5 	.word	0x004014a5
  400050:	004014a5 	.word	0x004014a5
  400054:	004014a5 	.word	0x004014a5
  400058:	004014a5 	.word	0x004014a5
  40005c:	004014a5 	.word	0x004014a5
  400060:	004014a5 	.word	0x004014a5
  400064:	004014a5 	.word	0x004014a5
  400068:	00000000 	.word	0x00000000
  40006c:	00400f49 	.word	0x00400f49
  400070:	00400f5d 	.word	0x00400f5d
  400074:	00400f71 	.word	0x00400f71
  400078:	004014a5 	.word	0x004014a5
  40007c:	004014a5 	.word	0x004014a5
	...
  400088:	004014a5 	.word	0x004014a5
  40008c:	004014a5 	.word	0x004014a5
  400090:	004014a5 	.word	0x004014a5
  400094:	004014a5 	.word	0x004014a5
  400098:	004014a5 	.word	0x004014a5
  40009c:	004018f1 	.word	0x004018f1
  4000a0:	004014a5 	.word	0x004014a5
  4000a4:	004014a5 	.word	0x004014a5
  4000a8:	004014a5 	.word	0x004014a5
  4000ac:	004014a5 	.word	0x004014a5
  4000b0:	004014a5 	.word	0x004014a5
  4000b4:	004014a5 	.word	0x004014a5
  4000b8:	004014a5 	.word	0x004014a5
  4000bc:	004014a5 	.word	0x004014a5
  4000c0:	004014a5 	.word	0x004014a5
  4000c4:	004014a5 	.word	0x004014a5
  4000c8:	004014a5 	.word	0x004014a5

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000088c 	.word	0x2000088c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040765c 	.word	0x0040765c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040765c 	.word	0x0040765c
  40011c:	20000890 	.word	0x20000890
  400120:	0040765c 	.word	0x0040765c
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	0040166d 	.word	0x0040166d
  40016c:	00400fed 	.word	0x00400fed
  400170:	00401041 	.word	0x00401041
  400174:	00401051 	.word	0x00401051
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	00401061 	.word	0x00401061
  400184:	00400f85 	.word	0x00400f85
  400188:	00401559 	.word	0x00401559

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000d34 	.word	0x20000d34
  4001c4:	20000d2c 	.word	0x20000d2c

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000d30 	.word	0x20000d30
  400214:	20000d34 	.word	0x20000d34

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b24      	ldr	r3, [pc, #144]	; (4002b0 <board_init+0x98>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c23      	ldr	r4, [pc, #140]	; (4002b4 <board_init+0x9c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c20      	ldr	r4, [pc, #128]	; (4002b8 <board_init+0xa0>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	491d      	ldr	r1, [pc, #116]	; (4002bc <board_init+0xa4>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	491d      	ldr	r1, [pc, #116]	; (4002c0 <board_init+0xa8>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	481d      	ldr	r0, [pc, #116]	; (4002c4 <board_init+0xac>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b1b      	ldr	r3, [pc, #108]	; (4002c8 <board_init+0xb0>)
  40025a:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  40025c:	4d1b      	ldr	r5, [pc, #108]	; (4002cc <board_init+0xb4>)
  40025e:	2040      	movs	r0, #64	; 0x40
  400260:	4629      	mov	r1, r5
  400262:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400264:	2041      	movs	r0, #65	; 0x41
  400266:	4629      	mov	r1, r5
  400268:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  40026a:	2042      	movs	r0, #66	; 0x42
  40026c:	4629      	mov	r1, r5
  40026e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400270:	2043      	movs	r0, #67	; 0x43
  400272:	4629      	mov	r1, r5
  400274:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400276:	2044      	movs	r0, #68	; 0x44
  400278:	4629      	mov	r1, r5
  40027a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  40027c:	2045      	movs	r0, #69	; 0x45
  40027e:	4629      	mov	r1, r5
  400280:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400282:	2046      	movs	r0, #70	; 0x46
  400284:	4629      	mov	r1, r5
  400286:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400288:	2047      	movs	r0, #71	; 0x47
  40028a:	4629      	mov	r1, r5
  40028c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  40028e:	204b      	movs	r0, #75	; 0x4b
  400290:	4629      	mov	r1, r5
  400292:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400294:	2048      	movs	r0, #72	; 0x48
  400296:	4629      	mov	r1, r5
  400298:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  40029a:	204f      	movs	r0, #79	; 0x4f
  40029c:	4629      	mov	r1, r5
  40029e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4002a0:	2053      	movs	r0, #83	; 0x53
  4002a2:	4629      	mov	r1, r5
  4002a4:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4002a6:	204d      	movs	r0, #77	; 0x4d
  4002a8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4002ac:	47a0      	blx	r4
  4002ae:	bd38      	pop	{r3, r4, r5, pc}
  4002b0:	400e1450 	.word	0x400e1450
  4002b4:	0040107d 	.word	0x0040107d
  4002b8:	00400ca1 	.word	0x00400ca1
  4002bc:	28000079 	.word	0x28000079
  4002c0:	28000059 	.word	0x28000059
  4002c4:	400e0e00 	.word	0x400e0e00
  4002c8:	00400dc5 	.word	0x00400dc5
  4002cc:	08000001 	.word	0x08000001

004002d0 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4002d0:	b470      	push	{r4, r5, r6}
  4002d2:	b083      	sub	sp, #12
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4002d4:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4002d8:	2810      	cmp	r0, #16
  4002da:	bf28      	it	cs
  4002dc:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4002de:	2800      	cmp	r0, #0
  4002e0:	bf08      	it	eq
  4002e2:	2001      	moveq	r0, #1
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4002e4:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4002e6:	4e10      	ldr	r6, [pc, #64]	; (400328 <aat31xx_set_backlight+0x58>)
  4002e8:	f44f 5500 	mov.w	r5, #8192	; 0x2000
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4002ec:	2418      	movs	r4, #24
  4002ee:	6375      	str	r5, [r6, #52]	; 0x34
  4002f0:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4002f2:	9b01      	ldr	r3, [sp, #4]
  4002f4:	1e5a      	subs	r2, r3, #1
  4002f6:	9201      	str	r2, [sp, #4]
  4002f8:	2b00      	cmp	r3, #0
  4002fa:	d1fa      	bne.n	4002f2 <aat31xx_set_backlight+0x22>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4002fc:	6335      	str	r5, [r6, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4002fe:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400300:	9b01      	ldr	r3, [sp, #4]
  400302:	1e5a      	subs	r2, r3, #1
  400304:	9201      	str	r2, [sp, #4]
  400306:	2b00      	cmp	r3, #0
  400308:	d1fa      	bne.n	400300 <aat31xx_set_backlight+0x30>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  40030a:	3101      	adds	r1, #1
  40030c:	4281      	cmp	r1, r0
  40030e:	d3ee      	bcc.n	4002ee <aat31xx_set_backlight+0x1e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400310:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400314:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400316:	9b01      	ldr	r3, [sp, #4]
  400318:	1e5a      	subs	r2, r3, #1
  40031a:	9201      	str	r2, [sp, #4]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d1fa      	bne.n	400316 <aat31xx_set_backlight+0x46>
	}
}
  400320:	b003      	add	sp, #12
  400322:	bc70      	pop	{r4, r5, r6}
  400324:	4770      	bx	lr
  400326:	bf00      	nop
  400328:	400e1200 	.word	0x400e1200

0040032c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40032c:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40032e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <aat31xx_disable_backlight+0x20>)
  400334:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400336:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40033a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40033c:	9b01      	ldr	r3, [sp, #4]
  40033e:	1e5a      	subs	r2, r3, #1
  400340:	9201      	str	r2, [sp, #4]
  400342:	2b00      	cmp	r3, #0
  400344:	d1fa      	bne.n	40033c <aat31xx_disable_backlight+0x10>
	}
}
  400346:	b002      	add	sp, #8
  400348:	4770      	bx	lr
  40034a:	bf00      	nop
  40034c:	400e1200 	.word	0x400e1200

00400350 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400350:	4b0a      	ldr	r3, [pc, #40]	; (40037c <ili93xx_write_ram_prepare+0x2c>)
  400352:	781b      	ldrb	r3, [r3, #0]
  400354:	2b01      	cmp	r3, #1
  400356:	d106      	bne.n	400366 <ili93xx_write_ram_prepare+0x16>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400358:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40035c:	2200      	movs	r2, #0
  40035e:	701a      	strb	r2, [r3, #0]
  400360:	2222      	movs	r2, #34	; 0x22
  400362:	701a      	strb	r2, [r3, #0]
  400364:	4770      	bx	lr
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400366:	2b02      	cmp	r3, #2
  400368:	d107      	bne.n	40037a <ili93xx_write_ram_prepare+0x2a>
  40036a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40036e:	222c      	movs	r2, #44	; 0x2c
  400370:	701a      	strb	r2, [r3, #0]
  400372:	2200      	movs	r2, #0
  400374:	701a      	strb	r2, [r3, #0]
  400376:	223c      	movs	r2, #60	; 0x3c
  400378:	701a      	strb	r2, [r3, #0]
  40037a:	4770      	bx	lr
  40037c:	20000c68 	.word	0x20000c68

00400380 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400380:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400384:	4b03      	ldr	r3, [pc, #12]	; (400394 <ili93xx_write_ram+0x14>)
  400386:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400388:	f3c0 2207 	ubfx	r2, r0, #8, #8
  40038c:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  40038e:	b2c0      	uxtb	r0, r0
  400390:	7018      	strb	r0, [r3, #0]
  400392:	4770      	bx	lr
  400394:	61000002 	.word	0x61000002

00400398 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40039c:	4607      	mov	r7, r0
  40039e:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4003a0:	f031 0907 	bics.w	r9, r1, #7
  4003a4:	d018      	beq.n	4003d8 <ili93xx_write_ram_buffer+0x40>
  4003a6:	4604      	mov	r4, r0
  4003a8:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4003aa:	4d12      	ldr	r5, [pc, #72]	; (4003f4 <ili93xx_write_ram_buffer+0x5c>)
  4003ac:	f857 0026 	ldr.w	r0, [r7, r6, lsl #2]
  4003b0:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4003b2:	6860      	ldr	r0, [r4, #4]
  4003b4:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4003b6:	68a0      	ldr	r0, [r4, #8]
  4003b8:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4003ba:	68e0      	ldr	r0, [r4, #12]
  4003bc:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4003be:	6920      	ldr	r0, [r4, #16]
  4003c0:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4003c2:	6960      	ldr	r0, [r4, #20]
  4003c4:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4003c6:	69a0      	ldr	r0, [r4, #24]
  4003c8:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4003ca:	69e0      	ldr	r0, [r4, #28]
  4003cc:	47a8      	blx	r5
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4003ce:	3608      	adds	r6, #8
  4003d0:	3420      	adds	r4, #32
  4003d2:	454e      	cmp	r6, r9
  4003d4:	d3ea      	bcc.n	4003ac <ili93xx_write_ram_buffer+0x14>
  4003d6:	e000      	b.n	4003da <ili93xx_write_ram_buffer+0x42>
  4003d8:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4003da:	45b0      	cmp	r8, r6
  4003dc:	d908      	bls.n	4003f0 <ili93xx_write_ram_buffer+0x58>
  4003de:	eb07 0486 	add.w	r4, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4003e2:	4d04      	ldr	r5, [pc, #16]	; (4003f4 <ili93xx_write_ram_buffer+0x5c>)
  4003e4:	f854 0b04 	ldr.w	r0, [r4], #4
  4003e8:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4003ea:	3601      	adds	r6, #1
  4003ec:	45b0      	cmp	r8, r6
  4003ee:	d8f9      	bhi.n	4003e4 <ili93xx_write_ram_buffer+0x4c>
  4003f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4003f4:	00400381 	.word	0x00400381

004003f8 <ili93xx_write_register_word>:
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003f8:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003fc:	2200      	movs	r2, #0
  4003fe:	701a      	strb	r2, [r3, #0]
  400400:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  400402:	0a0a      	lsrs	r2, r1, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400404:	3302      	adds	r3, #2
  400406:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400408:	b2c9      	uxtb	r1, r1
  40040a:	7019      	strb	r1, [r3, #0]
  40040c:	4770      	bx	lr
  40040e:	bf00      	nop

00400410 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400410:	b410      	push	{r4}
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400412:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400416:	2400      	movs	r4, #0
  400418:	701c      	strb	r4, [r3, #0]
  40041a:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40041c:	b14a      	cbz	r2, 400432 <ili93xx_write_register+0x22>
  40041e:	1e4b      	subs	r3, r1, #1
  400420:	1e50      	subs	r0, r2, #1
  400422:	fa51 f180 	uxtab	r1, r1, r0
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400426:	4804      	ldr	r0, [pc, #16]	; (400438 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400428:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  40042c:	7002      	strb	r2, [r0, #0]
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  40042e:	428b      	cmp	r3, r1
  400430:	d1fa      	bne.n	400428 <ili93xx_write_register+0x18>
		LCD_WD(p_data[i]);
	}
}
  400432:	f85d 4b04 	ldr.w	r4, [sp], #4
  400436:	4770      	bx	lr
  400438:	61000002 	.word	0x61000002

0040043c <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  40043c:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  40043e:	2300      	movs	r3, #0
  400440:	9301      	str	r3, [sp, #4]
  400442:	9b01      	ldr	r3, [sp, #4]
  400444:	4298      	cmp	r0, r3
  400446:	d911      	bls.n	40046c <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400448:	2100      	movs	r1, #0
  40044a:	4a09      	ldr	r2, [pc, #36]	; (400470 <ili93xx_delay+0x34>)
  40044c:	9101      	str	r1, [sp, #4]
  40044e:	9b01      	ldr	r3, [sp, #4]
  400450:	4293      	cmp	r3, r2
  400452:	d805      	bhi.n	400460 <ili93xx_delay+0x24>
  400454:	9b01      	ldr	r3, [sp, #4]
  400456:	3301      	adds	r3, #1
  400458:	9301      	str	r3, [sp, #4]
  40045a:	9b01      	ldr	r3, [sp, #4]
  40045c:	4293      	cmp	r3, r2
  40045e:	d9f9      	bls.n	400454 <ili93xx_delay+0x18>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400460:	9b01      	ldr	r3, [sp, #4]
  400462:	3301      	adds	r3, #1
  400464:	9301      	str	r3, [sp, #4]
  400466:	9b01      	ldr	r3, [sp, #4]
  400468:	4283      	cmp	r3, r0
  40046a:	d3ef      	bcc.n	40044c <ili93xx_delay+0x10>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  40046c:	b002      	add	sp, #8
  40046e:	4770      	bx	lr
  400470:	0001869f 	.word	0x0001869f

00400474 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400474:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400476:	4c15      	ldr	r4, [pc, #84]	; (4004cc <ili93xx_check_box_coordinates+0x58>)
  400478:	6824      	ldr	r4, [r4, #0]
  40047a:	6805      	ldr	r5, [r0, #0]
  40047c:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  40047e:	bf24      	itt	cs
  400480:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400484:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400486:	6815      	ldr	r5, [r2, #0]
  400488:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  40048a:	bf9c      	itt	ls
  40048c:	f104 34ff 	addls.w	r4, r4, #4294967295
  400490:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400492:	4c0f      	ldr	r4, [pc, #60]	; (4004d0 <ili93xx_check_box_coordinates+0x5c>)
  400494:	6824      	ldr	r4, [r4, #0]
  400496:	680d      	ldr	r5, [r1, #0]
  400498:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  40049a:	bf24      	itt	cs
  40049c:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004a0:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4004a2:	681d      	ldr	r5, [r3, #0]
  4004a4:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4004a6:	bf9c      	itt	ls
  4004a8:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004ac:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4004ae:	6804      	ldr	r4, [r0, #0]
  4004b0:	6815      	ldr	r5, [r2, #0]
  4004b2:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4004b4:	bf84      	itt	hi
  4004b6:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4004b8:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4004ba:	680a      	ldr	r2, [r1, #0]
  4004bc:	6818      	ldr	r0, [r3, #0]
  4004be:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4004c0:	bf84      	itt	hi
  4004c2:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4004c4:	601a      	strhi	r2, [r3, #0]
	}
}
  4004c6:	bc30      	pop	{r4, r5}
  4004c8:	4770      	bx	lr
  4004ca:	bf00      	nop
  4004cc:	20000004 	.word	0x20000004
  4004d0:	20000008 	.word	0x20000008

004004d4 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  4004d4:	b082      	sub	sp, #8
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4004d6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4004da:	2200      	movs	r2, #0
  4004dc:	701a      	strb	r2, [r3, #0]
  4004de:	22d3      	movs	r2, #211	; 0xd3
  4004e0:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4004e2:	3302      	adds	r3, #2
  4004e4:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  4004e6:	f88d 2000 	strb.w	r2, [sp]
  4004ea:	781a      	ldrb	r2, [r3, #0]
  4004ec:	f88d 2001 	strb.w	r2, [sp, #1]
  4004f0:	781a      	ldrb	r2, [r3, #0]
  4004f2:	f88d 2002 	strb.w	r2, [sp, #2]
  4004f6:	781b      	ldrb	r3, [r3, #0]
  4004f8:	b2db      	uxtb	r3, r3
  4004fa:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4004fe:	b2d2      	uxtb	r2, r2
  400500:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400504:	b29b      	uxth	r3, r3
  400506:	f249 3241 	movw	r2, #37697	; 0x9341
  40050a:	4293      	cmp	r3, r2
  40050c:	d104      	bne.n	400518 <ili93xx_device_type_identify+0x44>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  40050e:	2202      	movs	r2, #2
  400510:	4b0e      	ldr	r3, [pc, #56]	; (40054c <ili93xx_device_type_identify+0x78>)
  400512:	701a      	strb	r2, [r3, #0]
		return 0;
  400514:	2000      	movs	r0, #0
  400516:	e017      	b.n	400548 <ili93xx_device_type_identify+0x74>
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400518:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40051c:	2200      	movs	r2, #0
  40051e:	701a      	strb	r2, [r3, #0]
  400520:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400522:	3302      	adds	r3, #2
  400524:	781a      	ldrb	r2, [r3, #0]
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
		p_data[i] = LCD_RD();
  400526:	f88d 2000 	strb.w	r2, [sp]
  40052a:	781b      	ldrb	r3, [r3, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  40052c:	b2d2      	uxtb	r2, r2
  40052e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400532:	b29b      	uxth	r3, r3
  400534:	f249 3225 	movw	r2, #37669	; 0x9325
  400538:	4293      	cmp	r3, r2
  40053a:	d104      	bne.n	400546 <ili93xx_device_type_identify+0x72>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  40053c:	2201      	movs	r2, #1
  40053e:	4b03      	ldr	r3, [pc, #12]	; (40054c <ili93xx_device_type_identify+0x78>)
  400540:	701a      	strb	r2, [r3, #0]
		return 0;
  400542:	2000      	movs	r0, #0
  400544:	e000      	b.n	400548 <ili93xx_device_type_identify+0x74>
	}

	return 1;
  400546:	2001      	movs	r0, #1
}
  400548:	b002      	add	sp, #8
  40054a:	4770      	bx	lr
  40054c:	20000c68 	.word	0x20000c68

00400550 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400550:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400552:	4b09      	ldr	r3, [pc, #36]	; (400578 <ili93xx_display_on+0x28>)
  400554:	781b      	ldrb	r3, [r3, #0]
  400556:	2b01      	cmp	r3, #1
  400558:	d105      	bne.n	400566 <ili93xx_display_on+0x16>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40055a:	2007      	movs	r0, #7
  40055c:	f240 1133 	movw	r1, #307	; 0x133
  400560:	4b06      	ldr	r3, [pc, #24]	; (40057c <ili93xx_display_on+0x2c>)
  400562:	4798      	blx	r3
  400564:	bd08      	pop	{r3, pc}
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400566:	2b02      	cmp	r3, #2
  400568:	d104      	bne.n	400574 <ili93xx_display_on+0x24>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  40056a:	2029      	movs	r0, #41	; 0x29
  40056c:	2100      	movs	r1, #0
  40056e:	460a      	mov	r2, r1
  400570:	4b03      	ldr	r3, [pc, #12]	; (400580 <ili93xx_display_on+0x30>)
  400572:	4798      	blx	r3
  400574:	bd08      	pop	{r3, pc}
  400576:	bf00      	nop
  400578:	20000c68 	.word	0x20000c68
  40057c:	004003f9 	.word	0x004003f9
  400580:	00400411 	.word	0x00400411

00400584 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400584:	4a04      	ldr	r2, [pc, #16]	; (400598 <ili93xx_set_foreground_color+0x14>)
  400586:	1f13      	subs	r3, r2, #4
  400588:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  40058c:	f843 0f04 	str.w	r0, [r3, #4]!
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400590:	4293      	cmp	r3, r2
  400592:	d1fb      	bne.n	40058c <ili93xx_set_foreground_color+0x8>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  400594:	4770      	bx	lr
  400596:	bf00      	nop
  400598:	200008a8 	.word	0x200008a8

0040059c <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40059c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005a0:	b082      	sub	sp, #8
  4005a2:	460c      	mov	r4, r1
  4005a4:	4617      	mov	r7, r2
  4005a6:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005a8:	4b22      	ldr	r3, [pc, #136]	; (400634 <ili93xx_set_window+0x98>)
  4005aa:	781b      	ldrb	r3, [r3, #0]
  4005ac:	2b01      	cmp	r3, #1
  4005ae:	d114      	bne.n	4005da <ili93xx_set_window+0x3e>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4005b0:	b285      	uxth	r5, r0
  4005b2:	2050      	movs	r0, #80	; 0x50
  4005b4:	4629      	mov	r1, r5
  4005b6:	f8df 8084 	ldr.w	r8, [pc, #132]	; 40063c <ili93xx_set_window+0xa0>
  4005ba:	47c0      	blx	r8
  4005bc:	1e79      	subs	r1, r7, #1
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4005be:	4429      	add	r1, r5
  4005c0:	2051      	movs	r0, #81	; 0x51
  4005c2:	b289      	uxth	r1, r1
  4005c4:	47c0      	blx	r8
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  4005c6:	b2a4      	uxth	r4, r4
  4005c8:	2052      	movs	r0, #82	; 0x52
  4005ca:	4621      	mov	r1, r4
  4005cc:	47c0      	blx	r8
  4005ce:	1e71      	subs	r1, r6, #1
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  4005d0:	4421      	add	r1, r4
  4005d2:	2053      	movs	r0, #83	; 0x53
  4005d4:	b289      	uxth	r1, r1
  4005d6:	47c0      	blx	r8
  4005d8:	e028      	b.n	40062c <ili93xx_set_window+0x90>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4005da:	2b02      	cmp	r3, #2
  4005dc:	d126      	bne.n	40062c <ili93xx_set_window+0x90>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  4005de:	0a03      	lsrs	r3, r0, #8
  4005e0:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  4005e4:	b2c3      	uxtb	r3, r0
  4005e6:	f88d 3005 	strb.w	r3, [sp, #5]
  4005ea:	3a01      	subs	r2, #1
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  4005ec:	4410      	add	r0, r2
  4005ee:	0a00      	lsrs	r0, r0, #8
  4005f0:	f88d 0006 	strb.w	r0, [sp, #6]
  4005f4:	4617      	mov	r7, r2
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4005f6:	441f      	add	r7, r3
  4005f8:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4005fc:	202a      	movs	r0, #42	; 0x2a
  4005fe:	a901      	add	r1, sp, #4
  400600:	2204      	movs	r2, #4
  400602:	4d0d      	ldr	r5, [pc, #52]	; (400638 <ili93xx_set_window+0x9c>)
  400604:	47a8      	blx	r5
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  400606:	0a23      	lsrs	r3, r4, #8
  400608:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  40060c:	b2e3      	uxtb	r3, r4
  40060e:	f88d 3005 	strb.w	r3, [sp, #5]
  400612:	1e72      	subs	r2, r6, #1
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400614:	4414      	add	r4, r2
  400616:	0a24      	lsrs	r4, r4, #8
  400618:	f88d 4006 	strb.w	r4, [sp, #6]
  40061c:	4616      	mov	r6, r2
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  40061e:	441e      	add	r6, r3
  400620:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400624:	202b      	movs	r0, #43	; 0x2b
  400626:	a901      	add	r1, sp, #4
  400628:	2204      	movs	r2, #4
  40062a:	47a8      	blx	r5
				       paratable, 4);
	}
}
  40062c:	b002      	add	sp, #8
  40062e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400632:	bf00      	nop
  400634:	20000c68 	.word	0x20000c68
  400638:	00400411 	.word	0x00400411
  40063c:	004003f9 	.word	0x004003f9

00400640 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400640:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400642:	4b06      	ldr	r3, [pc, #24]	; (40065c <ili93xx_set_cursor_position+0x1c>)
  400644:	781b      	ldrb	r3, [r3, #0]
  400646:	2b01      	cmp	r3, #1
  400648:	d107      	bne.n	40065a <ili93xx_set_cursor_position+0x1a>
  40064a:	460c      	mov	r4, r1
  40064c:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  40064e:	2020      	movs	r0, #32
  400650:	4d03      	ldr	r5, [pc, #12]	; (400660 <ili93xx_set_cursor_position+0x20>)
  400652:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400654:	2021      	movs	r0, #33	; 0x21
  400656:	4621      	mov	r1, r4
  400658:	47a8      	blx	r5
  40065a:	bd38      	pop	{r3, r4, r5, pc}
  40065c:	20000c68 	.word	0x20000c68
  400660:	004003f9 	.word	0x004003f9

00400664 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400664:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400668:	b083      	sub	sp, #12
  40066a:	4606      	mov	r6, r0
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  40066c:	4bac      	ldr	r3, [pc, #688]	; (400920 <ili93xx_init+0x2bc>)
  40066e:	4798      	blx	r3
  400670:	2800      	cmp	r0, #0
  400672:	f040 814f 	bne.w	400914 <ili93xx_init+0x2b0>
		return 1;
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400676:	22f0      	movs	r2, #240	; 0xf0
  400678:	4baa      	ldr	r3, [pc, #680]	; (400924 <ili93xx_init+0x2c0>)
  40067a:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  40067c:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400680:	4ba9      	ldr	r3, [pc, #676]	; (400928 <ili93xx_init+0x2c4>)
  400682:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400684:	4ba9      	ldr	r3, [pc, #676]	; (40092c <ili93xx_init+0x2c8>)
  400686:	781b      	ldrb	r3, [r3, #0]
  400688:	2b01      	cmp	r3, #1
  40068a:	f040 80b1 	bne.w	4007f0 <ili93xx_init+0x18c>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40068e:	2007      	movs	r0, #7
  400690:	2133      	movs	r1, #51	; 0x33
  400692:	4ca7      	ldr	r4, [pc, #668]	; (400930 <ili93xx_init+0x2cc>)
  400694:	47a0      	blx	r4
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400696:	2010      	movs	r0, #16
  400698:	2100      	movs	r1, #0
  40069a:	47a0      	blx	r4
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  40069c:	2000      	movs	r0, #0
  40069e:	2101      	movs	r1, #1
  4006a0:	47a0      	blx	r4
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4006a2:	2001      	movs	r0, #1
  4006a4:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006a8:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4006aa:	2002      	movs	r0, #2
  4006ac:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4006b0:	47a0      	blx	r4
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4006b2:	2004      	movs	r0, #4
  4006b4:	2100      	movs	r1, #0
  4006b6:	47a0      	blx	r4
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4006b8:	2008      	movs	r0, #8
  4006ba:	f240 2107 	movw	r1, #519	; 0x207
  4006be:	47a0      	blx	r4
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4006c0:	2009      	movs	r0, #9
  4006c2:	2100      	movs	r1, #0
  4006c4:	47a0      	blx	r4
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  4006c6:	200a      	movs	r0, #10
  4006c8:	2100      	movs	r1, #0
  4006ca:	47a0      	blx	r4
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  4006cc:	200c      	movs	r0, #12
  4006ce:	2100      	movs	r1, #0
  4006d0:	47a0      	blx	r4
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  4006d2:	200d      	movs	r0, #13
  4006d4:	2100      	movs	r1, #0
  4006d6:	47a0      	blx	r4
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  4006d8:	200f      	movs	r0, #15
  4006da:	2100      	movs	r1, #0
  4006dc:	47a0      	blx	r4
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4006de:	2010      	movs	r0, #16
  4006e0:	2100      	movs	r1, #0
  4006e2:	47a0      	blx	r4

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4006e4:	2011      	movs	r0, #17
  4006e6:	2100      	movs	r1, #0
  4006e8:	47a0      	blx	r4
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4006ea:	2012      	movs	r0, #18
  4006ec:	2100      	movs	r1, #0
  4006ee:	47a0      	blx	r4
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4006f0:	2013      	movs	r0, #19
  4006f2:	2100      	movs	r1, #0
  4006f4:	47a0      	blx	r4
		ili93xx_delay(200);
  4006f6:	20c8      	movs	r0, #200	; 0xc8
  4006f8:	4d8e      	ldr	r5, [pc, #568]	; (400934 <ili93xx_init+0x2d0>)
  4006fa:	47a8      	blx	r5

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4006fc:	2010      	movs	r0, #16
  4006fe:	f241 2190 	movw	r1, #4752	; 0x1290
  400702:	47a0      	blx	r4

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400704:	2011      	movs	r0, #17
  400706:	f240 2127 	movw	r1, #551	; 0x227
  40070a:	47a0      	blx	r4
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  40070c:	2032      	movs	r0, #50	; 0x32
  40070e:	47a8      	blx	r5
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400710:	2012      	movs	r0, #18
  400712:	211b      	movs	r1, #27
  400714:	47a0      	blx	r4
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400716:	2032      	movs	r0, #50	; 0x32
  400718:	47a8      	blx	r5
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40071a:	2013      	movs	r0, #19
  40071c:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400720:	47a0      	blx	r4
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400722:	2029      	movs	r0, #41	; 0x29
  400724:	2119      	movs	r1, #25
  400726:	47a0      	blx	r4
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400728:	202b      	movs	r0, #43	; 0x2b
  40072a:	210d      	movs	r1, #13
  40072c:	47a0      	blx	r4
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  40072e:	2032      	movs	r0, #50	; 0x32
  400730:	47a8      	blx	r5

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400732:	2030      	movs	r0, #48	; 0x30
  400734:	2100      	movs	r1, #0
  400736:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400738:	2031      	movs	r0, #49	; 0x31
  40073a:	f44f 7101 	mov.w	r1, #516	; 0x204
  40073e:	47a0      	blx	r4
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400740:	2032      	movs	r0, #50	; 0x32
  400742:	f44f 7100 	mov.w	r1, #512	; 0x200
  400746:	47a0      	blx	r4
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400748:	2035      	movs	r0, #53	; 0x35
  40074a:	2107      	movs	r1, #7
  40074c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40074e:	2036      	movs	r0, #54	; 0x36
  400750:	f241 4104 	movw	r1, #5124	; 0x1404
  400754:	47a0      	blx	r4
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400756:	2037      	movs	r0, #55	; 0x37
  400758:	f240 7105 	movw	r1, #1797	; 0x705
  40075c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40075e:	2038      	movs	r0, #56	; 0x38
  400760:	f240 3105 	movw	r1, #773	; 0x305
  400764:	47a0      	blx	r4
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400766:	2039      	movs	r0, #57	; 0x39
  400768:	f240 7107 	movw	r1, #1799	; 0x707
  40076c:	47a0      	blx	r4
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40076e:	203c      	movs	r0, #60	; 0x3c
  400770:	f240 7101 	movw	r1, #1793	; 0x701
  400774:	47a0      	blx	r4
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400776:	203d      	movs	r0, #61	; 0x3d
  400778:	210e      	movs	r1, #14
  40077a:	47a0      	blx	r4
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40077c:	2003      	movs	r0, #3
  40077e:	f24d 0110 	movw	r1, #53264	; 0xd010
  400782:	47a0      	blx	r4
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400784:	2060      	movs	r0, #96	; 0x60
  400786:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  40078a:	47a0      	blx	r4
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40078c:	2061      	movs	r0, #97	; 0x61
  40078e:	2101      	movs	r1, #1
  400790:	47a0      	blx	r4
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400792:	206a      	movs	r0, #106	; 0x6a
  400794:	2100      	movs	r1, #0
  400796:	47a0      	blx	r4
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400798:	2080      	movs	r0, #128	; 0x80
  40079a:	2100      	movs	r1, #0
  40079c:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  40079e:	2081      	movs	r0, #129	; 0x81
  4007a0:	2100      	movs	r1, #0
  4007a2:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4007a4:	2082      	movs	r0, #130	; 0x82
  4007a6:	2100      	movs	r1, #0
  4007a8:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4007aa:	2083      	movs	r0, #131	; 0x83
  4007ac:	2100      	movs	r1, #0
  4007ae:	47a0      	blx	r4
				0x0000);
		ili93xx_write_register_word(
  4007b0:	2084      	movs	r0, #132	; 0x84
  4007b2:	2100      	movs	r1, #0
  4007b4:	47a0      	blx	r4
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4007b6:	2085      	movs	r0, #133	; 0x85
  4007b8:	2100      	movs	r1, #0
  4007ba:	47a0      	blx	r4
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4007bc:	2090      	movs	r0, #144	; 0x90
  4007be:	2110      	movs	r1, #16
  4007c0:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4007c2:	2092      	movs	r0, #146	; 0x92
  4007c4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4007c8:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  4007ca:	2095      	movs	r0, #149	; 0x95
  4007cc:	f44f 7188 	mov.w	r1, #272	; 0x110
  4007d0:	47a0      	blx	r4
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007d2:	2000      	movs	r0, #0
  4007d4:	4601      	mov	r1, r0
  4007d6:	6832      	ldr	r2, [r6, #0]
  4007d8:	6873      	ldr	r3, [r6, #4]
  4007da:	4c57      	ldr	r4, [pc, #348]	; (400938 <ili93xx_init+0x2d4>)
  4007dc:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007de:	68b0      	ldr	r0, [r6, #8]
  4007e0:	4b56      	ldr	r3, [pc, #344]	; (40093c <ili93xx_init+0x2d8>)
  4007e2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4007e4:	2000      	movs	r0, #0
  4007e6:	4601      	mov	r1, r0
  4007e8:	4b55      	ldr	r3, [pc, #340]	; (400940 <ili93xx_init+0x2dc>)
  4007ea:	4798      	blx	r3
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  4007ec:	2000      	movs	r0, #0
  4007ee:	e094      	b.n	40091a <ili93xx_init+0x2b6>
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
		ili93xx_set_foreground_color(p_opt->foreground_color);
		ili93xx_set_cursor_position(0, 0);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4007f0:	2b02      	cmp	r3, #2
  4007f2:	f040 8091 	bne.w	400918 <ili93xx_init+0x2b4>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  4007f6:	2339      	movs	r3, #57	; 0x39
  4007f8:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4007fc:	232c      	movs	r3, #44	; 0x2c
  4007fe:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400802:	2400      	movs	r4, #0
  400804:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400808:	2334      	movs	r3, #52	; 0x34
  40080a:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  40080e:	2702      	movs	r7, #2
  400810:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400814:	20cb      	movs	r0, #203	; 0xcb
  400816:	4669      	mov	r1, sp
  400818:	2205      	movs	r2, #5
  40081a:	4d4a      	ldr	r5, [pc, #296]	; (400944 <ili93xx_init+0x2e0>)
  40081c:	47a8      	blx	r5

		/** power control B configuration */
		paratable[0] = 0;
  40081e:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  400822:	23aa      	movs	r3, #170	; 0xaa
  400824:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400828:	23b0      	movs	r3, #176	; 0xb0
  40082a:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  40082e:	20cf      	movs	r0, #207	; 0xcf
  400830:	4669      	mov	r1, sp
  400832:	2203      	movs	r2, #3
  400834:	47a8      	blx	r5

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400836:	2330      	movs	r3, #48	; 0x30
  400838:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  40083c:	20f7      	movs	r0, #247	; 0xf7
  40083e:	4669      	mov	r1, sp
  400840:	2201      	movs	r2, #1
  400842:	47a8      	blx	r5
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400844:	2325      	movs	r3, #37	; 0x25
  400846:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  40084a:	20c0      	movs	r0, #192	; 0xc0
  40084c:	4669      	mov	r1, sp
  40084e:	2201      	movs	r2, #1
  400850:	47a8      	blx	r5

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400852:	f04f 0911 	mov.w	r9, #17
  400856:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  40085a:	20c1      	movs	r0, #193	; 0xc1
  40085c:	4669      	mov	r1, sp
  40085e:	2201      	movs	r2, #1
  400860:	47a8      	blx	r5

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400862:	235c      	movs	r3, #92	; 0x5c
  400864:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400868:	234c      	movs	r3, #76	; 0x4c
  40086a:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  40086e:	20c5      	movs	r0, #197	; 0xc5
  400870:	4669      	mov	r1, sp
  400872:	463a      	mov	r2, r7
  400874:	47a8      	blx	r5

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400876:	2394      	movs	r3, #148	; 0x94
  400878:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  40087c:	20c7      	movs	r0, #199	; 0xc7
  40087e:	4669      	mov	r1, sp
  400880:	2201      	movs	r2, #1
  400882:	47a8      	blx	r5

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400884:	2385      	movs	r3, #133	; 0x85
  400886:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  40088a:	f04f 0801 	mov.w	r8, #1
  40088e:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  400892:	2378      	movs	r3, #120	; 0x78
  400894:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400898:	20e8      	movs	r0, #232	; 0xe8
  40089a:	4669      	mov	r1, sp
  40089c:	2203      	movs	r2, #3
  40089e:	47a8      	blx	r5

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  4008a0:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4008a4:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4008a8:	20ea      	movs	r0, #234	; 0xea
  4008aa:	4669      	mov	r1, sp
  4008ac:	463a      	mov	r2, r7
  4008ae:	47a8      	blx	r5

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4008b0:	2348      	movs	r3, #72	; 0x48
  4008b2:	f88d 3000 	strb.w	r3, [sp]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4008b6:	2036      	movs	r0, #54	; 0x36
  4008b8:	4669      	mov	r1, sp
  4008ba:	4642      	mov	r2, r8
  4008bc:	47a8      	blx	r5
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  4008be:	2306      	movs	r3, #6
  4008c0:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  4008c4:	203a      	movs	r0, #58	; 0x3a
  4008c6:	4669      	mov	r1, sp
  4008c8:	4642      	mov	r2, r8
  4008ca:	47a8      	blx	r5

		/** Display Function Control */
		paratable[0] = 0x02;
  4008cc:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  4008d0:	2382      	movs	r3, #130	; 0x82
  4008d2:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  4008d6:	2327      	movs	r3, #39	; 0x27
  4008d8:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  4008dc:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  4008e0:	20b6      	movs	r0, #182	; 0xb6
  4008e2:	4669      	mov	r1, sp
  4008e4:	2204      	movs	r2, #4
  4008e6:	47a8      	blx	r5
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4008e8:	4620      	mov	r0, r4
  4008ea:	4621      	mov	r1, r4
  4008ec:	6832      	ldr	r2, [r6, #0]
  4008ee:	6873      	ldr	r3, [r6, #4]
  4008f0:	4f11      	ldr	r7, [pc, #68]	; (400938 <ili93xx_init+0x2d4>)
  4008f2:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4008f4:	68b0      	ldr	r0, [r6, #8]
  4008f6:	4b11      	ldr	r3, [pc, #68]	; (40093c <ili93xx_init+0x2d8>)
  4008f8:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  4008fa:	4648      	mov	r0, r9
  4008fc:	4669      	mov	r1, sp
  4008fe:	4622      	mov	r2, r4
  400900:	47a8      	blx	r5
		ili93xx_delay(10);
  400902:	200a      	movs	r0, #10
  400904:	4b0b      	ldr	r3, [pc, #44]	; (400934 <ili93xx_init+0x2d0>)
  400906:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400908:	2029      	movs	r0, #41	; 0x29
  40090a:	4669      	mov	r1, sp
  40090c:	4622      	mov	r2, r4
  40090e:	47a8      	blx	r5
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
	}

	return 0;
  400910:	4620      	mov	r0, r4
  400912:	e002      	b.n	40091a <ili93xx_init+0x2b6>
{
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
		return 1;
  400914:	2001      	movs	r0, #1
  400916:	e000      	b.n	40091a <ili93xx_init+0x2b6>
		ili93xx_delay(10);
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400918:	2001      	movs	r0, #1
	}

	return 0;
}
  40091a:	b003      	add	sp, #12
  40091c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400920:	004004d5 	.word	0x004004d5
  400924:	20000004 	.word	0x20000004
  400928:	20000008 	.word	0x20000008
  40092c:	20000c68 	.word	0x20000c68
  400930:	004003f9 	.word	0x004003f9
  400934:	0040043d 	.word	0x0040043d
  400938:	0040059d 	.word	0x0040059d
  40093c:	00400585 	.word	0x00400585
  400940:	00400641 	.word	0x00400641
  400944:	00400411 	.word	0x00400411

00400948 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400948:	b510      	push	{r4, lr}
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40094a:	4b16      	ldr	r3, [pc, #88]	; (4009a4 <ili93xx_draw_pixel+0x5c>)
  40094c:	681b      	ldr	r3, [r3, #0]
  40094e:	4283      	cmp	r3, r0
  400950:	d921      	bls.n	400996 <ili93xx_draw_pixel+0x4e>
  400952:	4b15      	ldr	r3, [pc, #84]	; (4009a8 <ili93xx_draw_pixel+0x60>)
  400954:	681b      	ldr	r3, [r3, #0]
  400956:	428b      	cmp	r3, r1
  400958:	d91f      	bls.n	40099a <ili93xx_draw_pixel+0x52>
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40095a:	4b14      	ldr	r3, [pc, #80]	; (4009ac <ili93xx_draw_pixel+0x64>)
  40095c:	781b      	ldrb	r3, [r3, #0]
  40095e:	2b01      	cmp	r3, #1
  400960:	d10b      	bne.n	40097a <ili93xx_draw_pixel+0x32>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  400962:	b280      	uxth	r0, r0
  400964:	b289      	uxth	r1, r1
  400966:	4b12      	ldr	r3, [pc, #72]	; (4009b0 <ili93xx_draw_pixel+0x68>)
  400968:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40096a:	4b12      	ldr	r3, [pc, #72]	; (4009b4 <ili93xx_draw_pixel+0x6c>)
  40096c:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40096e:	4b12      	ldr	r3, [pc, #72]	; (4009b8 <ili93xx_draw_pixel+0x70>)
  400970:	6818      	ldr	r0, [r3, #0]
  400972:	4b12      	ldr	r3, [pc, #72]	; (4009bc <ili93xx_draw_pixel+0x74>)
  400974:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  400976:	2000      	movs	r0, #0
  400978:	bd10      	pop	{r4, pc}
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40097a:	2b02      	cmp	r3, #2
  40097c:	d10f      	bne.n	40099e <ili93xx_draw_pixel+0x56>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  40097e:	2200      	movs	r2, #0
  400980:	4613      	mov	r3, r2
  400982:	4c0f      	ldr	r4, [pc, #60]	; (4009c0 <ili93xx_draw_pixel+0x78>)
  400984:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  400986:	4b0b      	ldr	r3, [pc, #44]	; (4009b4 <ili93xx_draw_pixel+0x6c>)
  400988:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40098a:	4b0b      	ldr	r3, [pc, #44]	; (4009b8 <ili93xx_draw_pixel+0x70>)
  40098c:	6818      	ldr	r0, [r3, #0]
  40098e:	4b0b      	ldr	r3, [pc, #44]	; (4009bc <ili93xx_draw_pixel+0x74>)
  400990:	4798      	blx	r3
	}

	return 0;
  400992:	2000      	movs	r0, #0
  400994:	bd10      	pop	{r4, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
		return 1;
  400996:	2001      	movs	r0, #1
  400998:	bd10      	pop	{r4, pc}
  40099a:	2001      	movs	r0, #1
  40099c:	bd10      	pop	{r4, pc}
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40099e:	2000      	movs	r0, #0
}
  4009a0:	bd10      	pop	{r4, pc}
  4009a2:	bf00      	nop
  4009a4:	20000004 	.word	0x20000004
  4009a8:	20000008 	.word	0x20000008
  4009ac:	20000c68 	.word	0x20000c68
  4009b0:	00400641 	.word	0x00400641
  4009b4:	00400351 	.word	0x00400351
  4009b8:	200008a8 	.word	0x200008a8
  4009bc:	00400381 	.word	0x00400381
  4009c0:	0040059d 	.word	0x0040059d

004009c4 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4009c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4009c8:	b084      	sub	sp, #16
  4009ca:	9003      	str	r0, [sp, #12]
  4009cc:	9102      	str	r1, [sp, #8]
  4009ce:	9201      	str	r2, [sp, #4]
  4009d0:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4009d2:	a803      	add	r0, sp, #12
  4009d4:	a902      	add	r1, sp, #8
  4009d6:	aa01      	add	r2, sp, #4
  4009d8:	466b      	mov	r3, sp
  4009da:	4c22      	ldr	r4, [pc, #136]	; (400a64 <ili93xx_draw_filled_rectangle+0xa0>)
  4009dc:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4009de:	9d03      	ldr	r5, [sp, #12]
			(ul_y2 - ul_y1) + 1);
  4009e0:	9c02      	ldr	r4, [sp, #8]
  4009e2:	9901      	ldr	r1, [sp, #4]
  4009e4:	1c4a      	adds	r2, r1, #1
  4009e6:	9900      	ldr	r1, [sp, #0]
  4009e8:	1c4b      	adds	r3, r1, #1

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4009ea:	4628      	mov	r0, r5
  4009ec:	4621      	mov	r1, r4
  4009ee:	1b52      	subs	r2, r2, r5
  4009f0:	1b1b      	subs	r3, r3, r4
  4009f2:	4c1d      	ldr	r4, [pc, #116]	; (400a68 <ili93xx_draw_filled_rectangle+0xa4>)
  4009f4:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4009f6:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4009fa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4009fe:	4b1b      	ldr	r3, [pc, #108]	; (400a6c <ili93xx_draw_filled_rectangle+0xa8>)
  400a00:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400a02:	4b1b      	ldr	r3, [pc, #108]	; (400a70 <ili93xx_draw_filled_rectangle+0xac>)
  400a04:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400a06:	9a02      	ldr	r2, [sp, #8]
  400a08:	9b00      	ldr	r3, [sp, #0]
  400a0a:	1a9a      	subs	r2, r3, r2
  400a0c:	9b01      	ldr	r3, [sp, #4]
  400a0e:	f103 0801 	add.w	r8, r3, #1
  400a12:	9b03      	ldr	r3, [sp, #12]
  400a14:	ebc3 0808 	rsb	r8, r3, r8
  400a18:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400a1c:	4c15      	ldr	r4, [pc, #84]	; (400a74 <ili93xx_draw_filled_rectangle+0xb0>)
  400a1e:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400a22:	09e4      	lsrs	r4, r4, #7
  400a24:	d007      	beq.n	400a36 <ili93xx_draw_filled_rectangle+0x72>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a26:	4f14      	ldr	r7, [pc, #80]	; (400a78 <ili93xx_draw_filled_rectangle+0xb4>)
  400a28:	26f0      	movs	r6, #240	; 0xf0
  400a2a:	4d14      	ldr	r5, [pc, #80]	; (400a7c <ili93xx_draw_filled_rectangle+0xb8>)
  400a2c:	4638      	mov	r0, r7
  400a2e:	4631      	mov	r1, r6
  400a30:	47a8      	blx	r5

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400a32:	3c01      	subs	r4, #1
  400a34:	d1fa      	bne.n	400a2c <ili93xx_draw_filled_rectangle+0x68>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a36:	490f      	ldr	r1, [pc, #60]	; (400a74 <ili93xx_draw_filled_rectangle+0xb0>)
  400a38:	fba1 3108 	umull	r3, r1, r1, r8
  400a3c:	09c9      	lsrs	r1, r1, #7
  400a3e:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  400a42:	480d      	ldr	r0, [pc, #52]	; (400a78 <ili93xx_draw_filled_rectangle+0xb4>)
  400a44:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400a48:	4b0c      	ldr	r3, [pc, #48]	; (400a7c <ili93xx_draw_filled_rectangle+0xb8>)
  400a4a:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400a4c:	2000      	movs	r0, #0
  400a4e:	4601      	mov	r1, r0
  400a50:	4b0b      	ldr	r3, [pc, #44]	; (400a80 <ili93xx_draw_filled_rectangle+0xbc>)
  400a52:	681a      	ldr	r2, [r3, #0]
  400a54:	4b0b      	ldr	r3, [pc, #44]	; (400a84 <ili93xx_draw_filled_rectangle+0xc0>)
  400a56:	681b      	ldr	r3, [r3, #0]
  400a58:	4c03      	ldr	r4, [pc, #12]	; (400a68 <ili93xx_draw_filled_rectangle+0xa4>)
  400a5a:	47a0      	blx	r4
}
  400a5c:	b004      	add	sp, #16
  400a5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a62:	bf00      	nop
  400a64:	00400475 	.word	0x00400475
  400a68:	0040059d 	.word	0x0040059d
  400a6c:	00400641 	.word	0x00400641
  400a70:	00400351 	.word	0x00400351
  400a74:	88888889 	.word	0x88888889
  400a78:	200008a8 	.word	0x200008a8
  400a7c:	00400399 	.word	0x00400399
  400a80:	20000004 	.word	0x20000004
  400a84:	20000008 	.word	0x20000008

00400a88 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a8c:	b085      	sub	sp, #20
  400a8e:	9003      	str	r0, [sp, #12]
  400a90:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400a92:	7813      	ldrb	r3, [r2, #0]
  400a94:	2b00      	cmp	r3, #0
  400a96:	d046      	beq.n	400b26 <ili93xx_draw_string+0x9e>
  400a98:	468b      	mov	fp, r1
  400a9a:	9001      	str	r0, [sp, #4]
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a9c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400b30 <ili93xx_draw_string+0xa8>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400aa0:	2b0a      	cmp	r3, #10
  400aa2:	d104      	bne.n	400aae <ili93xx_draw_string+0x26>
			ul_y += gfont.height + 2;
  400aa4:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400aa8:	9b03      	ldr	r3, [sp, #12]
  400aaa:	9301      	str	r3, [sp, #4]
  400aac:	e035      	b.n	400b1a <ili93xx_draw_string+0x92>

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400aae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400ab2:	4e1e      	ldr	r6, [pc, #120]	; (400b2c <ili93xx_draw_string+0xa4>)
  400ab4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  400ab8:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400abc:	9a01      	ldr	r2, [sp, #4]
  400abe:	4613      	mov	r3, r2
  400ac0:	330a      	adds	r3, #10
  400ac2:	9300      	str	r3, [sp, #0]
  400ac4:	4690      	mov	r8, r2
  400ac6:	2407      	movs	r4, #7
  400ac8:	4637      	mov	r7, r6
  400aca:	eb0b 0a04 	add.w	sl, fp, r4
  400ace:	463d      	mov	r5, r7
		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400ad0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400ad4:	4123      	asrs	r3, r4
  400ad6:	f013 0f01 	tst.w	r3, #1
  400ada:	d003      	beq.n	400ae4 <ili93xx_draw_string+0x5c>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400adc:	4640      	mov	r0, r8
  400ade:	ebc4 010a 	rsb	r1, r4, sl
  400ae2:	47c8      	blx	r9
  400ae4:	3c01      	subs	r4, #1

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  400ae6:	f1b4 3fff 	cmp.w	r4, #4294967295
  400aea:	d1f0      	bne.n	400ace <ili93xx_draw_string+0x46>
  400aec:	2407      	movs	r4, #7
  400aee:	f10b 070f 	add.w	r7, fp, #15
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400af2:	782b      	ldrb	r3, [r5, #0]
  400af4:	4123      	asrs	r3, r4
  400af6:	f013 0f01 	tst.w	r3, #1
  400afa:	d002      	beq.n	400b02 <ili93xx_draw_string+0x7a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400afc:	4640      	mov	r0, r8
  400afe:	1b39      	subs	r1, r7, r4
  400b00:	47c8      	blx	r9
  400b02:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400b04:	2c01      	cmp	r4, #1
  400b06:	d1f4      	bne.n	400af2 <ili93xx_draw_string+0x6a>
  400b08:	3602      	adds	r6, #2
  400b0a:	f108 0801 	add.w	r8, r8, #1
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400b0e:	9b00      	ldr	r3, [sp, #0]
  400b10:	4598      	cmp	r8, r3
  400b12:	d1d8      	bne.n	400ac6 <ili93xx_draw_string+0x3e>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400b14:	9b01      	ldr	r3, [sp, #4]
  400b16:	330c      	adds	r3, #12
  400b18:	9301      	str	r3, [sp, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400b1a:	9a02      	ldr	r2, [sp, #8]
  400b1c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400b20:	9202      	str	r2, [sp, #8]
  400b22:	2b00      	cmp	r3, #0
  400b24:	d1bc      	bne.n	400aa0 <ili93xx_draw_string+0x18>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  400b26:	b005      	add	sp, #20
  400b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b2c:	00406cdc 	.word	0x00406cdc
  400b30:	00400949 	.word	0x00400949

00400b34 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400b34:	0109      	lsls	r1, r1, #4
  400b36:	5042      	str	r2, [r0, r1]
  400b38:	4770      	bx	lr
  400b3a:	bf00      	nop

00400b3c <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400b3c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b40:	604a      	str	r2, [r1, #4]
  400b42:	4770      	bx	lr

00400b44 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400b44:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b48:	608a      	str	r2, [r1, #8]
  400b4a:	4770      	bx	lr

00400b4c <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400b4c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400b50:	60ca      	str	r2, [r1, #12]
  400b52:	4770      	bx	lr

00400b54 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400b54:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400b58:	0052      	lsls	r2, r2, #1
  400b5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b5e:	fbb3 f2f2 	udiv	r2, r3, r2
  400b62:	3a01      	subs	r2, #1
  400b64:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400b68:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400b6c:	4770      	bx	lr
  400b6e:	bf00      	nop

00400b70 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400b70:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b72:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400b76:	d02f      	beq.n	400bd8 <pio_set_peripheral+0x68>
  400b78:	d807      	bhi.n	400b8a <pio_set_peripheral+0x1a>
  400b7a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400b7e:	d014      	beq.n	400baa <pio_set_peripheral+0x3a>
  400b80:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400b84:	d01e      	beq.n	400bc4 <pio_set_peripheral+0x54>
  400b86:	b939      	cbnz	r1, 400b98 <pio_set_peripheral+0x28>
  400b88:	4770      	bx	lr
  400b8a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b8e:	d037      	beq.n	400c00 <pio_set_peripheral+0x90>
  400b90:	d804      	bhi.n	400b9c <pio_set_peripheral+0x2c>
  400b92:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b96:	d029      	beq.n	400bec <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400b98:	6042      	str	r2, [r0, #4]
  400b9a:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400b9c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ba0:	d02e      	beq.n	400c00 <pio_set_peripheral+0x90>
  400ba2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ba6:	d02b      	beq.n	400c00 <pio_set_peripheral+0x90>
  400ba8:	e7f6      	b.n	400b98 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400baa:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bac:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bae:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400bb0:	43d3      	mvns	r3, r2
  400bb2:	4021      	ands	r1, r4
  400bb4:	4019      	ands	r1, r3
  400bb6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bb8:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bba:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400bbc:	4021      	ands	r1, r4
  400bbe:	400b      	ands	r3, r1
  400bc0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bc2:	e01a      	b.n	400bfa <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bc4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bc6:	4313      	orrs	r3, r2
  400bc8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bca:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bcc:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bce:	400b      	ands	r3, r1
  400bd0:	ea23 0302 	bic.w	r3, r3, r2
  400bd4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bd6:	e7df      	b.n	400b98 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bd8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400bda:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400bdc:	400b      	ands	r3, r1
  400bde:	ea23 0302 	bic.w	r3, r3, r2
  400be2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400be4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400be6:	4313      	orrs	r3, r2
  400be8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bea:	e7d5      	b.n	400b98 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400bec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400bee:	4313      	orrs	r3, r2
  400bf0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bf2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400bf4:	4313      	orrs	r3, r2
  400bf6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400bf8:	e7ce      	b.n	400b98 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bfa:	6042      	str	r2, [r0, #4]
}
  400bfc:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop

00400c04 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c04:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c06:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400c0a:	bf14      	ite	ne
  400c0c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c0e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c10:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400c14:	bf14      	ite	ne
  400c16:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400c18:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400c1a:	f012 0f02 	tst.w	r2, #2
  400c1e:	d002      	beq.n	400c26 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400c20:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400c24:	e004      	b.n	400c30 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400c26:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400c2a:	bf18      	it	ne
  400c2c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400c30:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c32:	6001      	str	r1, [r0, #0]
  400c34:	4770      	bx	lr
  400c36:	bf00      	nop

00400c38 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400c38:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c3a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400c3c:	9c01      	ldr	r4, [sp, #4]
  400c3e:	b10c      	cbz	r4, 400c44 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400c40:	6641      	str	r1, [r0, #100]	; 0x64
  400c42:	e000      	b.n	400c46 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400c44:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400c46:	b10b      	cbz	r3, 400c4c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400c48:	6501      	str	r1, [r0, #80]	; 0x50
  400c4a:	e000      	b.n	400c4e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400c4c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400c4e:	b10a      	cbz	r2, 400c54 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400c50:	6301      	str	r1, [r0, #48]	; 0x30
  400c52:	e000      	b.n	400c56 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400c54:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400c56:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400c58:	6001      	str	r1, [r0, #0]
}
  400c5a:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c5e:	4770      	bx	lr

00400c60 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400c60:	f012 0f10 	tst.w	r2, #16
  400c64:	d010      	beq.n	400c88 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400c66:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c6a:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400c6e:	bf14      	ite	ne
  400c70:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400c74:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400c78:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400c7c:	bf14      	ite	ne
  400c7e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400c82:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400c86:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400c88:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400c8c:	4770      	bx	lr
  400c8e:	bf00      	nop

00400c90 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  400c90:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400c92:	6401      	str	r1, [r0, #64]	; 0x40
  400c94:	4770      	bx	lr
  400c96:	bf00      	nop

00400c98 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c98:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c9a:	4770      	bx	lr

00400c9c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c9c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c9e:	4770      	bx	lr

00400ca0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400ca0:	b570      	push	{r4, r5, r6, lr}
  400ca2:	b082      	sub	sp, #8
  400ca4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ca6:	0943      	lsrs	r3, r0, #5
  400ca8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400cac:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400cb0:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400cb2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400cb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400cba:	d047      	beq.n	400d4c <pio_configure_pin+0xac>
  400cbc:	d809      	bhi.n	400cd2 <pio_configure_pin+0x32>
  400cbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400cc2:	d021      	beq.n	400d08 <pio_configure_pin+0x68>
  400cc4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400cc8:	d02f      	beq.n	400d2a <pio_configure_pin+0x8a>
  400cca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400cce:	d16f      	bne.n	400db0 <pio_configure_pin+0x110>
  400cd0:	e009      	b.n	400ce6 <pio_configure_pin+0x46>
  400cd2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400cd6:	d055      	beq.n	400d84 <pio_configure_pin+0xe4>
  400cd8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400cdc:	d052      	beq.n	400d84 <pio_configure_pin+0xe4>
  400cde:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400ce2:	d044      	beq.n	400d6e <pio_configure_pin+0xce>
  400ce4:	e064      	b.n	400db0 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400ce6:	f000 001f 	and.w	r0, r0, #31
  400cea:	2601      	movs	r6, #1
  400cec:	4086      	lsls	r6, r0
  400cee:	4620      	mov	r0, r4
  400cf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf4:	4632      	mov	r2, r6
  400cf6:	4b30      	ldr	r3, [pc, #192]	; (400db8 <pio_configure_pin+0x118>)
  400cf8:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400cfa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400cfe:	bf14      	ite	ne
  400d00:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d02:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d04:	2001      	movs	r0, #1
  400d06:	e054      	b.n	400db2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400d08:	f000 001f 	and.w	r0, r0, #31
  400d0c:	2601      	movs	r6, #1
  400d0e:	4086      	lsls	r6, r0
  400d10:	4620      	mov	r0, r4
  400d12:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d16:	4632      	mov	r2, r6
  400d18:	4b27      	ldr	r3, [pc, #156]	; (400db8 <pio_configure_pin+0x118>)
  400d1a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d1c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d20:	bf14      	ite	ne
  400d22:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d24:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d26:	2001      	movs	r0, #1
  400d28:	e043      	b.n	400db2 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400d2a:	f000 001f 	and.w	r0, r0, #31
  400d2e:	2601      	movs	r6, #1
  400d30:	4086      	lsls	r6, r0
  400d32:	4620      	mov	r0, r4
  400d34:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d38:	4632      	mov	r2, r6
  400d3a:	4b1f      	ldr	r3, [pc, #124]	; (400db8 <pio_configure_pin+0x118>)
  400d3c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d3e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d42:	bf14      	ite	ne
  400d44:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d46:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d48:	2001      	movs	r0, #1
  400d4a:	e032      	b.n	400db2 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400d4c:	f000 001f 	and.w	r0, r0, #31
  400d50:	2601      	movs	r6, #1
  400d52:	4086      	lsls	r6, r0
  400d54:	4620      	mov	r0, r4
  400d56:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400d5a:	4632      	mov	r2, r6
  400d5c:	4b16      	ldr	r3, [pc, #88]	; (400db8 <pio_configure_pin+0x118>)
  400d5e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400d60:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400d64:	bf14      	ite	ne
  400d66:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400d68:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400d6a:	2001      	movs	r0, #1
  400d6c:	e021      	b.n	400db2 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400d6e:	f000 031f 	and.w	r3, r0, #31
  400d72:	2601      	movs	r6, #1
  400d74:	4620      	mov	r0, r4
  400d76:	fa06 f103 	lsl.w	r1, r6, r3
  400d7a:	462a      	mov	r2, r5
  400d7c:	4b0f      	ldr	r3, [pc, #60]	; (400dbc <pio_configure_pin+0x11c>)
  400d7e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400d80:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  400d82:	e016      	b.n	400db2 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400d84:	f000 031f 	and.w	r3, r0, #31
  400d88:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400d8a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400d8e:	ea05 0106 	and.w	r1, r5, r6
  400d92:	9100      	str	r1, [sp, #0]
  400d94:	4620      	mov	r0, r4
  400d96:	fa06 f103 	lsl.w	r1, r6, r3
  400d9a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400d9e:	bf14      	ite	ne
  400da0:	2200      	movne	r2, #0
  400da2:	2201      	moveq	r2, #1
  400da4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400da8:	4c05      	ldr	r4, [pc, #20]	; (400dc0 <pio_configure_pin+0x120>)
  400daa:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400dac:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400dae:	e000      	b.n	400db2 <pio_configure_pin+0x112>

	default:
		return 0;
  400db0:	2000      	movs	r0, #0
	}

	return 1;
}
  400db2:	b002      	add	sp, #8
  400db4:	bd70      	pop	{r4, r5, r6, pc}
  400db6:	bf00      	nop
  400db8:	00400b71 	.word	0x00400b71
  400dbc:	00400c05 	.word	0x00400c05
  400dc0:	00400c39 	.word	0x00400c39

00400dc4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400dc4:	b570      	push	{r4, r5, r6, lr}
  400dc6:	b082      	sub	sp, #8
  400dc8:	4606      	mov	r6, r0
  400dca:	460d      	mov	r5, r1
  400dcc:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400dce:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400dd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400dd6:	d038      	beq.n	400e4a <pio_configure_pin_group+0x86>
  400dd8:	d809      	bhi.n	400dee <pio_configure_pin_group+0x2a>
  400dda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400dde:	d01c      	beq.n	400e1a <pio_configure_pin_group+0x56>
  400de0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400de4:	d025      	beq.n	400e32 <pio_configure_pin_group+0x6e>
  400de6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400dea:	d150      	bne.n	400e8e <pio_configure_pin_group+0xca>
  400dec:	e009      	b.n	400e02 <pio_configure_pin_group+0x3e>
  400dee:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400df2:	d03a      	beq.n	400e6a <pio_configure_pin_group+0xa6>
  400df4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400df8:	d037      	beq.n	400e6a <pio_configure_pin_group+0xa6>
  400dfa:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400dfe:	d030      	beq.n	400e62 <pio_configure_pin_group+0x9e>
  400e00:	e045      	b.n	400e8e <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400e02:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400e06:	462a      	mov	r2, r5
  400e08:	4b22      	ldr	r3, [pc, #136]	; (400e94 <pio_configure_pin_group+0xd0>)
  400e0a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e0c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e10:	bf14      	ite	ne
  400e12:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e14:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e16:	2001      	movs	r0, #1
  400e18:	e03a      	b.n	400e90 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400e1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400e1e:	462a      	mov	r2, r5
  400e20:	4b1c      	ldr	r3, [pc, #112]	; (400e94 <pio_configure_pin_group+0xd0>)
  400e22:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e24:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e28:	bf14      	ite	ne
  400e2a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e2c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e2e:	2001      	movs	r0, #1
  400e30:	e02e      	b.n	400e90 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400e32:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400e36:	462a      	mov	r2, r5
  400e38:	4b16      	ldr	r3, [pc, #88]	; (400e94 <pio_configure_pin_group+0xd0>)
  400e3a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e3c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e40:	bf14      	ite	ne
  400e42:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e44:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e46:	2001      	movs	r0, #1
  400e48:	e022      	b.n	400e90 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400e4a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e4e:	462a      	mov	r2, r5
  400e50:	4b10      	ldr	r3, [pc, #64]	; (400e94 <pio_configure_pin_group+0xd0>)
  400e52:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400e54:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400e58:	bf14      	ite	ne
  400e5a:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400e5c:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400e5e:	2001      	movs	r0, #1
  400e60:	e016      	b.n	400e90 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400e62:	4b0d      	ldr	r3, [pc, #52]	; (400e98 <pio_configure_pin_group+0xd4>)
  400e64:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400e66:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400e68:	e012      	b.n	400e90 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400e6a:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400e6e:	f004 0301 	and.w	r3, r4, #1
  400e72:	9300      	str	r3, [sp, #0]
  400e74:	4630      	mov	r0, r6
  400e76:	4629      	mov	r1, r5
  400e78:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400e7c:	bf14      	ite	ne
  400e7e:	2200      	movne	r2, #0
  400e80:	2201      	moveq	r2, #1
  400e82:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400e86:	4c05      	ldr	r4, [pc, #20]	; (400e9c <pio_configure_pin_group+0xd8>)
  400e88:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400e8a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400e8c:	e000      	b.n	400e90 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  400e8e:	2000      	movs	r0, #0
	}

	return 1;
}
  400e90:	b002      	add	sp, #8
  400e92:	bd70      	pop	{r4, r5, r6, pc}
  400e94:	00400b71 	.word	0x00400b71
  400e98:	00400c05 	.word	0x00400c05
  400e9c:	00400c39 	.word	0x00400c39

00400ea0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ea4:	4681      	mov	r9, r0
  400ea6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400ea8:	4b12      	ldr	r3, [pc, #72]	; (400ef4 <pio_handler_process+0x54>)
  400eaa:	4798      	blx	r3
  400eac:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400eae:	4648      	mov	r0, r9
  400eb0:	4b11      	ldr	r3, [pc, #68]	; (400ef8 <pio_handler_process+0x58>)
  400eb2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400eb4:	4005      	ands	r5, r0
  400eb6:	d013      	beq.n	400ee0 <pio_handler_process+0x40>
  400eb8:	4c10      	ldr	r4, [pc, #64]	; (400efc <pio_handler_process+0x5c>)
  400eba:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ebe:	6823      	ldr	r3, [r4, #0]
  400ec0:	4543      	cmp	r3, r8
  400ec2:	d108      	bne.n	400ed6 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400ec4:	6861      	ldr	r1, [r4, #4]
  400ec6:	4229      	tst	r1, r5
  400ec8:	d005      	beq.n	400ed6 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400eca:	68e3      	ldr	r3, [r4, #12]
  400ecc:	4640      	mov	r0, r8
  400ece:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400ed0:	6863      	ldr	r3, [r4, #4]
  400ed2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ed6:	42b4      	cmp	r4, r6
  400ed8:	d002      	beq.n	400ee0 <pio_handler_process+0x40>
  400eda:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400edc:	2d00      	cmp	r5, #0
  400ede:	d1ee      	bne.n	400ebe <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400ee0:	4b07      	ldr	r3, [pc, #28]	; (400f00 <pio_handler_process+0x60>)
  400ee2:	681b      	ldr	r3, [r3, #0]
  400ee4:	b123      	cbz	r3, 400ef0 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400ee6:	4b07      	ldr	r3, [pc, #28]	; (400f04 <pio_handler_process+0x64>)
  400ee8:	681b      	ldr	r3, [r3, #0]
  400eea:	b10b      	cbz	r3, 400ef0 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400eec:	4648      	mov	r0, r9
  400eee:	4798      	blx	r3
  400ef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400ef4:	00400c99 	.word	0x00400c99
  400ef8:	00400c9d 	.word	0x00400c9d
  400efc:	20000c74 	.word	0x20000c74
  400f00:	20000d38 	.word	0x20000d38
  400f04:	20000c70 	.word	0x20000c70

00400f08 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400f0a:	4c0c      	ldr	r4, [pc, #48]	; (400f3c <pio_handler_set+0x34>)
  400f0c:	6824      	ldr	r4, [r4, #0]
  400f0e:	2c06      	cmp	r4, #6
  400f10:	d811      	bhi.n	400f36 <pio_handler_set+0x2e>
  400f12:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  400f14:	4f0a      	ldr	r7, [pc, #40]	; (400f40 <pio_handler_set+0x38>)
  400f16:	0122      	lsls	r2, r4, #4
  400f18:	18be      	adds	r6, r7, r2
  400f1a:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  400f1c:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  400f1e:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  400f20:	9a06      	ldr	r2, [sp, #24]
  400f22:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  400f24:	3401      	adds	r4, #1
  400f26:	4a05      	ldr	r2, [pc, #20]	; (400f3c <pio_handler_set+0x34>)
  400f28:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400f2a:	4629      	mov	r1, r5
  400f2c:	461a      	mov	r2, r3
  400f2e:	4b05      	ldr	r3, [pc, #20]	; (400f44 <pio_handler_set+0x3c>)
  400f30:	4798      	blx	r3

	return 0;
  400f32:	2000      	movs	r0, #0
  400f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400f36:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400f3a:	bf00      	nop
  400f3c:	20000c6c 	.word	0x20000c6c
  400f40:	20000c74 	.word	0x20000c74
  400f44:	00400c61 	.word	0x00400c61

00400f48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400f48:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400f4a:	4802      	ldr	r0, [pc, #8]	; (400f54 <PIOA_Handler+0xc>)
  400f4c:	210b      	movs	r1, #11
  400f4e:	4b02      	ldr	r3, [pc, #8]	; (400f58 <PIOA_Handler+0x10>)
  400f50:	4798      	blx	r3
  400f52:	bd08      	pop	{r3, pc}
  400f54:	400e0e00 	.word	0x400e0e00
  400f58:	00400ea1 	.word	0x00400ea1

00400f5c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400f5c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400f5e:	4802      	ldr	r0, [pc, #8]	; (400f68 <PIOB_Handler+0xc>)
  400f60:	210c      	movs	r1, #12
  400f62:	4b02      	ldr	r3, [pc, #8]	; (400f6c <PIOB_Handler+0x10>)
  400f64:	4798      	blx	r3
  400f66:	bd08      	pop	{r3, pc}
  400f68:	400e1000 	.word	0x400e1000
  400f6c:	00400ea1 	.word	0x00400ea1

00400f70 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400f70:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400f72:	4802      	ldr	r0, [pc, #8]	; (400f7c <PIOC_Handler+0xc>)
  400f74:	210d      	movs	r1, #13
  400f76:	4b02      	ldr	r3, [pc, #8]	; (400f80 <PIOC_Handler+0x10>)
  400f78:	4798      	blx	r3
  400f7a:	bd08      	pop	{r3, pc}
  400f7c:	400e1200 	.word	0x400e1200
  400f80:	00400ea1 	.word	0x00400ea1

00400f84 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f84:	4a18      	ldr	r2, [pc, #96]	; (400fe8 <pmc_switch_mck_to_pllack+0x64>)
  400f86:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f8c:	4318      	orrs	r0, r3
  400f8e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f90:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f92:	f013 0f08 	tst.w	r3, #8
  400f96:	d003      	beq.n	400fa0 <pmc_switch_mck_to_pllack+0x1c>
  400f98:	e009      	b.n	400fae <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f9a:	3b01      	subs	r3, #1
  400f9c:	d103      	bne.n	400fa6 <pmc_switch_mck_to_pllack+0x22>
  400f9e:	e01e      	b.n	400fde <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fa0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400fa4:	4910      	ldr	r1, [pc, #64]	; (400fe8 <pmc_switch_mck_to_pllack+0x64>)
  400fa6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fa8:	f012 0f08 	tst.w	r2, #8
  400fac:	d0f5      	beq.n	400f9a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400fae:	4a0e      	ldr	r2, [pc, #56]	; (400fe8 <pmc_switch_mck_to_pllack+0x64>)
  400fb0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400fb2:	f023 0303 	bic.w	r3, r3, #3
  400fb6:	f043 0302 	orr.w	r3, r3, #2
  400fba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fbc:	6e90      	ldr	r0, [r2, #104]	; 0x68
  400fbe:	f010 0008 	ands.w	r0, r0, #8
  400fc2:	d004      	beq.n	400fce <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400fc4:	2000      	movs	r0, #0
  400fc6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fc8:	3b01      	subs	r3, #1
  400fca:	d103      	bne.n	400fd4 <pmc_switch_mck_to_pllack+0x50>
  400fcc:	e009      	b.n	400fe2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fce:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400fd2:	4905      	ldr	r1, [pc, #20]	; (400fe8 <pmc_switch_mck_to_pllack+0x64>)
  400fd4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fd6:	f012 0f08 	tst.w	r2, #8
  400fda:	d0f5      	beq.n	400fc8 <pmc_switch_mck_to_pllack+0x44>
  400fdc:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400fde:	2001      	movs	r0, #1
  400fe0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400fe2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400fe4:	4770      	bx	lr
  400fe6:	bf00      	nop
  400fe8:	400e0400 	.word	0x400e0400

00400fec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400fec:	b138      	cbz	r0, 400ffe <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fee:	4911      	ldr	r1, [pc, #68]	; (401034 <pmc_switch_mainck_to_xtal+0x48>)
  400ff0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ff2:	4a11      	ldr	r2, [pc, #68]	; (401038 <pmc_switch_mainck_to_xtal+0x4c>)
  400ff4:	401a      	ands	r2, r3
  400ff6:	4b11      	ldr	r3, [pc, #68]	; (40103c <pmc_switch_mainck_to_xtal+0x50>)
  400ff8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ffa:	620b      	str	r3, [r1, #32]
  400ffc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ffe:	4a0d      	ldr	r2, [pc, #52]	; (401034 <pmc_switch_mainck_to_xtal+0x48>)
  401000:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401002:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401006:	f023 0303 	bic.w	r3, r3, #3
  40100a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40100e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401012:	0209      	lsls	r1, r1, #8
  401014:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401016:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401018:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40101a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40101c:	f013 0f01 	tst.w	r3, #1
  401020:	d0fb      	beq.n	40101a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401022:	4a04      	ldr	r2, [pc, #16]	; (401034 <pmc_switch_mainck_to_xtal+0x48>)
  401024:	6a13      	ldr	r3, [r2, #32]
  401026:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40102a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40102e:	6213      	str	r3, [r2, #32]
  401030:	4770      	bx	lr
  401032:	bf00      	nop
  401034:	400e0400 	.word	0x400e0400
  401038:	fec8fffc 	.word	0xfec8fffc
  40103c:	01370002 	.word	0x01370002

00401040 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401040:	4b02      	ldr	r3, [pc, #8]	; (40104c <pmc_osc_is_ready_mainck+0xc>)
  401042:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401044:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401048:	4770      	bx	lr
  40104a:	bf00      	nop
  40104c:	400e0400 	.word	0x400e0400

00401050 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401050:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401054:	4b01      	ldr	r3, [pc, #4]	; (40105c <pmc_disable_pllack+0xc>)
  401056:	629a      	str	r2, [r3, #40]	; 0x28
  401058:	4770      	bx	lr
  40105a:	bf00      	nop
  40105c:	400e0400 	.word	0x400e0400

00401060 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401060:	4b02      	ldr	r3, [pc, #8]	; (40106c <pmc_is_locked_pllack+0xc>)
  401062:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401064:	f000 0002 	and.w	r0, r0, #2
  401068:	4770      	bx	lr
  40106a:	bf00      	nop
  40106c:	400e0400 	.word	0x400e0400

00401070 <pmc_disable_pllbck>:
/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401070:	2200      	movs	r2, #0
  401072:	4b01      	ldr	r3, [pc, #4]	; (401078 <pmc_disable_pllbck+0x8>)
  401074:	62da      	str	r2, [r3, #44]	; 0x2c
  401076:	4770      	bx	lr
  401078:	400e0400 	.word	0x400e0400

0040107c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40107c:	2822      	cmp	r0, #34	; 0x22
  40107e:	d81e      	bhi.n	4010be <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401080:	281f      	cmp	r0, #31
  401082:	d80c      	bhi.n	40109e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401084:	4b11      	ldr	r3, [pc, #68]	; (4010cc <pmc_enable_periph_clk+0x50>)
  401086:	699a      	ldr	r2, [r3, #24]
  401088:	2301      	movs	r3, #1
  40108a:	4083      	lsls	r3, r0
  40108c:	401a      	ands	r2, r3
  40108e:	4293      	cmp	r3, r2
  401090:	d017      	beq.n	4010c2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401092:	2301      	movs	r3, #1
  401094:	4083      	lsls	r3, r0
  401096:	4a0d      	ldr	r2, [pc, #52]	; (4010cc <pmc_enable_periph_clk+0x50>)
  401098:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40109a:	2000      	movs	r0, #0
  40109c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40109e:	4b0b      	ldr	r3, [pc, #44]	; (4010cc <pmc_enable_periph_clk+0x50>)
  4010a0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4010a4:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4010a6:	2301      	movs	r3, #1
  4010a8:	4083      	lsls	r3, r0
  4010aa:	401a      	ands	r2, r3
  4010ac:	4293      	cmp	r3, r2
  4010ae:	d00a      	beq.n	4010c6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4010b0:	2301      	movs	r3, #1
  4010b2:	4083      	lsls	r3, r0
  4010b4:	4a05      	ldr	r2, [pc, #20]	; (4010cc <pmc_enable_periph_clk+0x50>)
  4010b6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4010ba:	2000      	movs	r0, #0
  4010bc:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  4010be:	2001      	movs	r0, #1
  4010c0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4010c2:	2000      	movs	r0, #0
  4010c4:	4770      	bx	lr
  4010c6:	2000      	movs	r0, #0
}
  4010c8:	4770      	bx	lr
  4010ca:	bf00      	nop
  4010cc:	400e0400 	.word	0x400e0400

004010d0 <pmc_set_flash_in_wait_mode>:
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
	ul_flash_in_wait_mode = ul_flash_state;
  4010d0:	4b01      	ldr	r3, [pc, #4]	; (4010d8 <pmc_set_flash_in_wait_mode+0x8>)
  4010d2:	6018      	str	r0, [r3, #0]
  4010d4:	4770      	bx	lr
  4010d6:	bf00      	nop
  4010d8:	2000000c 	.word	0x2000000c

004010dc <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4010dc:	4a11      	ldr	r2, [pc, #68]	; (401124 <pmc_enable_waitmode+0x48>)
  4010de:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4010e0:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
  4010e4:	4b10      	ldr	r3, [pc, #64]	; (401128 <pmc_enable_waitmode+0x4c>)
  4010e6:	681b      	ldr	r3, [r3, #0]
  4010e8:	430b      	orrs	r3, r1
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
#endif
	PMC->PMC_FSMR = i;
  4010ea:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4010ec:	6a13      	ldr	r3, [r2, #32]
  4010ee:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010f2:	f043 0304 	orr.w	r3, r3, #4
  4010f6:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010fa:	f013 0f08 	tst.w	r3, #8
  4010fe:	d0fb      	beq.n	4010f8 <pmc_enable_waitmode+0x1c>
  401100:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401104:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401106:	3b01      	subs	r3, #1
  401108:	d1fc      	bne.n	401104 <pmc_enable_waitmode+0x28>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40110a:	4a06      	ldr	r2, [pc, #24]	; (401124 <pmc_enable_waitmode+0x48>)
  40110c:	6a13      	ldr	r3, [r2, #32]
  40110e:	f013 0f08 	tst.w	r3, #8
  401112:	d0fb      	beq.n	40110c <pmc_enable_waitmode+0x30>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  401114:	4a03      	ldr	r2, [pc, #12]	; (401124 <pmc_enable_waitmode+0x48>)
  401116:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401118:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40111c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  401120:	6713      	str	r3, [r2, #112]	; 0x70
  401122:	4770      	bx	lr
  401124:	400e0400 	.word	0x400e0400
  401128:	2000000c 	.word	0x2000000c

0040112c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40112c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (sleep_mode) {
  401130:	1e43      	subs	r3, r0, #1
  401132:	2b04      	cmp	r3, #4
  401134:	f200 8134 	bhi.w	4013a0 <pmc_sleep+0x274>
  401138:	e8df f013 	tbh	[pc, r3, lsl #1]
  40113c:	00050005 	.word	0x00050005
  401140:	00130013 	.word	0x00130013
  401144:	0123      	.short	0x0123
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401146:	4a97      	ldr	r2, [pc, #604]	; (4013a4 <pmc_sleep+0x278>)
  401148:	6913      	ldr	r3, [r2, #16]
  40114a:	f023 0304 	bic.w	r3, r3, #4
  40114e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401150:	2201      	movs	r2, #1
  401152:	4b95      	ldr	r3, [pc, #596]	; (4013a8 <pmc_sleep+0x27c>)
  401154:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401156:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40115a:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  40115c:	bf30      	wfi
  40115e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401162:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401164:	2803      	cmp	r0, #3
  401166:	bf0c      	ite	eq
  401168:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40116a:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  40116e:	4b8f      	ldr	r3, [pc, #572]	; (4013ac <pmc_sleep+0x280>)
  401170:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401172:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401174:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  401178:	2200      	movs	r2, #0
  40117a:	4b8b      	ldr	r3, [pc, #556]	; (4013a8 <pmc_sleep+0x27c>)
  40117c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  40117e:	2201      	movs	r2, #1
  401180:	4b8b      	ldr	r3, [pc, #556]	; (4013b0 <pmc_sleep+0x284>)
  401182:	701a      	strb	r2, [r3, #0]
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  401184:	4b8b      	ldr	r3, [pc, #556]	; (4013b4 <pmc_sleep+0x288>)
  401186:	f8d3 8020 	ldr.w	r8, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  40118a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40118c:	4a8a      	ldr	r2, [pc, #552]	; (4013b8 <pmc_sleep+0x28c>)
  40118e:	f8d2 a000 	ldr.w	sl, [r2]
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
  401192:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401196:	f8d2 9000 	ldr.w	r9, [r2]

	if (p_osc_setting) {
		*p_osc_setting = mor;
	}
	if (p_pll0_setting) {
		*p_pll0_setting = PMC->CKGR_PLLAR;
  40119a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
	}
	if (p_pll1_setting) {
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
  40119c:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
		*p_fmr_setting1 = fmr1;
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4011a0:	f448 125c 	orr.w	r2, r8, #3604480	; 0x370000
  4011a4:	f042 0208 	orr.w	r2, r2, #8
  4011a8:	621a      	str	r2, [r3, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4011aa:	f005 0603 	and.w	r6, r5, #3
  4011ae:	2e01      	cmp	r6, #1
  4011b0:	d90a      	bls.n	4011c8 <pmc_sleep+0x9c>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4011b2:	f025 0103 	bic.w	r1, r5, #3
  4011b6:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4011ba:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011bc:	461a      	mov	r2, r3
  4011be:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011c0:	f013 0f08 	tst.w	r3, #8
  4011c4:	d0fb      	beq.n	4011be <pmc_sleep+0x92>
  4011c6:	e000      	b.n	4011ca <pmc_sleep+0x9e>
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
	uint32_t mckr = PMC->PMC_MCKR;
  4011c8:	4629      	mov	r1, r5
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
		PMC->PMC_MCKR = mckr;
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  4011ca:	f011 0f70 	tst.w	r1, #112	; 0x70
  4011ce:	d008      	beq.n	4011e2 <pmc_sleep+0xb6>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4011d0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4011d4:	4b77      	ldr	r3, [pc, #476]	; (4013b4 <pmc_sleep+0x288>)
  4011d6:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011d8:	461a      	mov	r2, r3
  4011da:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011dc:	f013 0f08 	tst.w	r3, #8
  4011e0:	d0fb      	beq.n	4011da <pmc_sleep+0xae>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  4011e2:	4b76      	ldr	r3, [pc, #472]	; (4013bc <pmc_sleep+0x290>)
  4011e4:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
  4011e6:	4b76      	ldr	r3, [pc, #472]	; (4013c0 <pmc_sleep+0x294>)
  4011e8:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011ea:	4a72      	ldr	r2, [pc, #456]	; (4013b4 <pmc_sleep+0x288>)
  4011ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4011f2:	d0fb      	beq.n	4011ec <pmc_sleep+0xc0>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4011f4:	4a6f      	ldr	r2, [pc, #444]	; (4013b4 <pmc_sleep+0x288>)
  4011f6:	6a13      	ldr	r3, [r2, #32]
  4011f8:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4011fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401200:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401204:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401206:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401208:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40120c:	d0fb      	beq.n	401206 <pmc_sleep+0xda>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40120e:	f42a 6370 	bic.w	r3, sl, #3840	; 0xf00
  401212:	4a69      	ldr	r2, [pc, #420]	; (4013b8 <pmc_sleep+0x28c>)
  401214:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
  401216:	f429 6370 	bic.w	r3, r9, #3840	; 0xf00
  40121a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40121e:	6013      	str	r3, [r2, #0]
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  401220:	2c04      	cmp	r4, #4
  401222:	d109      	bne.n	401238 <pmc_sleep+0x10c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401224:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
  401228:	6a13      	ldr	r3, [r2, #32]
  40122a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40122e:	f023 0301 	bic.w	r3, r3, #1
  401232:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401236:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401238:	4c5b      	ldr	r4, [pc, #364]	; (4013a8 <pmc_sleep+0x27c>)
  40123a:	2301      	movs	r3, #1
  40123c:	7023      	strb	r3, [r4, #0]
  40123e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  401242:	b662      	cpsie	i

		pmc_enable_waitmode();
  401244:	4b5f      	ldr	r3, [pc, #380]	; (4013c4 <pmc_sleep+0x298>)
  401246:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401248:	b672      	cpsid	i
  40124a:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40124e:	2300      	movs	r3, #0
  401250:	7023      	strb	r3, [r4, #0]
{
	uint32_t mckr;
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401252:	f018 0f02 	tst.w	r8, #2
  401256:	d00f      	beq.n	401278 <pmc_sleep+0x14c>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401258:	4a56      	ldr	r2, [pc, #344]	; (4013b4 <pmc_sleep+0x288>)
  40125a:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40125c:	495a      	ldr	r1, [pc, #360]	; (4013c8 <pmc_sleep+0x29c>)
  40125e:	4019      	ands	r1, r3
  401260:	4b5a      	ldr	r3, [pc, #360]	; (4013cc <pmc_sleep+0x2a0>)
  401262:	430b      	orrs	r3, r1
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401264:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401266:	6a13      	ldr	r3, [r2, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  401268:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40126c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  401270:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401274:	6213      	str	r3, [r2, #32]
  401276:	e02f      	b.n	4012d8 <pmc_sleep+0x1ac>
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401278:	f018 0f01 	tst.w	r8, #1
  40127c:	d02c      	beq.n	4012d8 <pmc_sleep+0x1ac>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40127e:	4b4d      	ldr	r3, [pc, #308]	; (4013b4 <pmc_sleep+0x288>)
  401280:	6a1b      	ldr	r3, [r3, #32]
  401282:	f013 0f01 	tst.w	r3, #1
  401286:	d10e      	bne.n	4012a6 <pmc_sleep+0x17a>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401288:	4a4a      	ldr	r2, [pc, #296]	; (4013b4 <pmc_sleep+0x288>)
  40128a:	6a13      	ldr	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  40128c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401290:	f023 0303 	bic.w	r3, r3, #3
  401294:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401298:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40129c:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40129e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012a0:	f013 0f01 	tst.w	r3, #1
  4012a4:	d0fb      	beq.n	40129e <pmc_sleep+0x172>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4012a6:	4b43      	ldr	r3, [pc, #268]	; (4013b4 <pmc_sleep+0x288>)
  4012a8:	6a1b      	ldr	r3, [r3, #32]
  4012aa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012ae:	d10a      	bne.n	4012c6 <pmc_sleep+0x19a>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4012b0:	4a40      	ldr	r2, [pc, #256]	; (4013b4 <pmc_sleep+0x288>)
  4012b2:	6a13      	ldr	r3, [r2, #32]
  4012b4:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4012b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4012bc:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4012be:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012c0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4012c4:	d0fb      	beq.n	4012be <pmc_sleep+0x192>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012c6:	4a3b      	ldr	r2, [pc, #236]	; (4013b4 <pmc_sleep+0x288>)
  4012c8:	6a13      	ldr	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  4012ca:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4012ce:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  4012d2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012d6:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  4012d8:	4b3d      	ldr	r3, [pc, #244]	; (4013d0 <pmc_sleep+0x2a4>)
  4012da:	403b      	ands	r3, r7
  4012dc:	b12b      	cbz	r3, 4012ea <pmc_sleep+0x1be>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4012de:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
  4012e2:	4b34      	ldr	r3, [pc, #208]	; (4013b4 <pmc_sleep+0x288>)
  4012e4:	629f      	str	r7, [r3, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  4012e6:	2202      	movs	r2, #2
  4012e8:	e000      	b.n	4012ec <pmc_sleep+0x1c0>
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  4012ea:	2200      	movs	r2, #0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
#endif
		pll_sr |= PMC_SR_LOCKA;
	}
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  4012ec:	4b38      	ldr	r3, [pc, #224]	; (4013d0 <pmc_sleep+0x2a4>)
  4012ee:	ea0b 0303 	and.w	r3, fp, r3
  4012f2:	b123      	cbz	r3, 4012fe <pmc_sleep+0x1d2>
		PMC->CKGR_PLLBR = pll1_setting;
  4012f4:	4b2f      	ldr	r3, [pc, #188]	; (4013b4 <pmc_sleep+0x288>)
  4012f6:	f8c3 b02c 	str.w	fp, [r3, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  4012fa:	f042 0204 	orr.w	r2, r2, #4
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4012fe:	2e02      	cmp	r6, #2
  401300:	d002      	beq.n	401308 <pmc_sleep+0x1dc>
  401302:	2e03      	cmp	r6, #3
  401304:	d006      	beq.n	401314 <pmc_sleep+0x1e8>
  401306:	e00a      	b.n	40131e <pmc_sleep+0x1f2>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401308:	492a      	ldr	r1, [pc, #168]	; (4013b4 <pmc_sleep+0x288>)
  40130a:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40130c:	f013 0f02 	tst.w	r3, #2
  401310:	d0fb      	beq.n	40130a <pmc_sleep+0x1de>
  401312:	e004      	b.n	40131e <pmc_sleep+0x1f2>
		break;
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  401314:	4927      	ldr	r1, [pc, #156]	; (4013b4 <pmc_sleep+0x288>)
  401316:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401318:	f013 0f04 	tst.w	r3, #4
  40131c:	d0fb      	beq.n	401316 <pmc_sleep+0x1ea>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  40131e:	4825      	ldr	r0, [pc, #148]	; (4013b4 <pmc_sleep+0x288>)
  401320:	6b01      	ldr	r1, [r0, #48]	; 0x30

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401322:	f005 0370 	and.w	r3, r5, #112	; 0x70

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401326:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  40132a:	430b      	orrs	r3, r1

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40132c:	6303      	str	r3, [r0, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40132e:	4601      	mov	r1, r0
  401330:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401332:	f013 0f08 	tst.w	r3, #8
  401336:	d0fb      	beq.n	401330 <pmc_sleep+0x204>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  401338:	4b1f      	ldr	r3, [pc, #124]	; (4013b8 <pmc_sleep+0x28c>)
  40133a:	f8c3 a000 	str.w	sl, [r3]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
  40133e:	f503 7300 	add.w	r3, r3, #512	; 0x200
  401342:	f8c3 9000 	str.w	r9, [r3]
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  401346:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
  40134a:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40134c:	4619      	mov	r1, r3
  40134e:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  401350:	f013 0f08 	tst.w	r3, #8
  401354:	d0fb      	beq.n	40134e <pmc_sleep+0x222>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  401356:	4917      	ldr	r1, [pc, #92]	; (4013b4 <pmc_sleep+0x288>)
  401358:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  40135a:	421a      	tst	r2, r3
  40135c:	d0fc      	beq.n	401358 <pmc_sleep+0x22c>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40135e:	2200      	movs	r2, #0
  401360:	4b13      	ldr	r3, [pc, #76]	; (4013b0 <pmc_sleep+0x284>)
  401362:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  401364:	4b1b      	ldr	r3, [pc, #108]	; (4013d4 <pmc_sleep+0x2a8>)
  401366:	681b      	ldr	r3, [r3, #0]
  401368:	b11b      	cbz	r3, 401372 <pmc_sleep+0x246>
			callback_clocks_restored();
  40136a:	4798      	blx	r3
			callback_clocks_restored = NULL;
  40136c:	2200      	movs	r2, #0
  40136e:	4b19      	ldr	r3, [pc, #100]	; (4013d4 <pmc_sleep+0x2a8>)
  401370:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401372:	2201      	movs	r2, #1
  401374:	4b0c      	ldr	r3, [pc, #48]	; (4013a8 <pmc_sleep+0x27c>)
  401376:	701a      	strb	r2, [r3, #0]
  401378:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40137c:	b662      	cpsie	i
  40137e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401382:	4a08      	ldr	r2, [pc, #32]	; (4013a4 <pmc_sleep+0x278>)
  401384:	6913      	ldr	r3, [r2, #16]
  401386:	f043 0304 	orr.w	r3, r3, #4
  40138a:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40138c:	4a12      	ldr	r2, [pc, #72]	; (4013d8 <pmc_sleep+0x2ac>)
  40138e:	4b13      	ldr	r3, [pc, #76]	; (4013dc <pmc_sleep+0x2b0>)
  401390:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401392:	2201      	movs	r2, #1
  401394:	4b04      	ldr	r3, [pc, #16]	; (4013a8 <pmc_sleep+0x27c>)
  401396:	701a      	strb	r2, [r3, #0]
  401398:	f3bf 8f5f 	dmb	sy
  40139c:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  40139e:	bf30      	wfi
  4013a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4013a4:	e000ed00 	.word	0xe000ed00
  4013a8:	20000000 	.word	0x20000000
  4013ac:	004010d1 	.word	0x004010d1
  4013b0:	20000ce8 	.word	0x20000ce8
  4013b4:	400e0400 	.word	0x400e0400
  4013b8:	400e0a00 	.word	0x400e0a00
  4013bc:	00401051 	.word	0x00401051
  4013c0:	00401071 	.word	0x00401071
  4013c4:	004010dd 	.word	0x004010dd
  4013c8:	fec8fffc 	.word	0xfec8fffc
  4013cc:	01370002 	.word	0x01370002
  4013d0:	07ff0000 	.word	0x07ff0000
  4013d4:	20000ce4 	.word	0x20000ce4
  4013d8:	a5000004 	.word	0xa5000004
  4013dc:	400e1410 	.word	0x400e1410

004013e0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4013e0:	b410      	push	{r4}
  4013e2:	0189      	lsls	r1, r1, #6
  4013e4:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4013e6:	2402      	movs	r4, #2
  4013e8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4013ea:	f04f 31ff 	mov.w	r1, #4294967295
  4013ee:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4013f0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4013f2:	605a      	str	r2, [r3, #4]
}
  4013f4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4013f8:	4770      	bx	lr
  4013fa:	bf00      	nop

004013fc <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4013fc:	0189      	lsls	r1, r1, #6
  4013fe:	2305      	movs	r3, #5
  401400:	5043      	str	r3, [r0, r1]
  401402:	4770      	bx	lr

00401404 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401404:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401408:	61ca      	str	r2, [r1, #28]
  40140a:	4770      	bx	lr

0040140c <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  40140c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401410:	624a      	str	r2, [r1, #36]	; 0x24
  401412:	4770      	bx	lr

00401414 <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  401414:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401418:	6a08      	ldr	r0, [r1, #32]
}
  40141a:	4770      	bx	lr

0040141c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40141c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40141e:	23ac      	movs	r3, #172	; 0xac
  401420:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401422:	680b      	ldr	r3, [r1, #0]
  401424:	684a      	ldr	r2, [r1, #4]
  401426:	fbb3 f3f2 	udiv	r3, r3, r2
  40142a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40142c:	1e5c      	subs	r4, r3, #1
  40142e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401432:	4294      	cmp	r4, r2
  401434:	d80a      	bhi.n	40144c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  401436:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401438:	688b      	ldr	r3, [r1, #8]
  40143a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40143c:	f240 2302 	movw	r3, #514	; 0x202
  401440:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401444:	2350      	movs	r3, #80	; 0x50
  401446:	6003      	str	r3, [r0, #0]

	return 0;
  401448:	2000      	movs	r0, #0
  40144a:	e000      	b.n	40144e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  40144c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  40144e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401452:	4770      	bx	lr

00401454 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401454:	6943      	ldr	r3, [r0, #20]
  401456:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40145a:	bf1a      	itte	ne
  40145c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40145e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401460:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401462:	4770      	bx	lr

00401464 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401464:	6943      	ldr	r3, [r0, #20]
  401466:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40146a:	bf1d      	ittte	ne
  40146c:	6983      	ldrne	r3, [r0, #24]
  40146e:	700b      	strbne	r3, [r1, #0]
	return 0;
  401470:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401472:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401474:	4770      	bx	lr
  401476:	bf00      	nop

00401478 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401478:	6943      	ldr	r3, [r0, #20]
  40147a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40147e:	bf1d      	ittte	ne
  401480:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  401484:	61c1      	strne	r1, [r0, #28]
	return 0;
  401486:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401488:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  40148a:	4770      	bx	lr

0040148c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40148c:	6943      	ldr	r3, [r0, #20]
  40148e:	f013 0f01 	tst.w	r3, #1
  401492:	d005      	beq.n	4014a0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401494:	6983      	ldr	r3, [r0, #24]
  401496:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40149a:	600b      	str	r3, [r1, #0]

	return 0;
  40149c:	2000      	movs	r0, #0
  40149e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4014a0:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4014a2:	4770      	bx	lr

004014a4 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  4014a4:	e7fe      	b.n	4014a4 <Dummy_Handler>
  4014a6:	bf00      	nop

004014a8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4014a8:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4014aa:	4b20      	ldr	r3, [pc, #128]	; (40152c <Reset_Handler+0x84>)
  4014ac:	4a20      	ldr	r2, [pc, #128]	; (401530 <Reset_Handler+0x88>)
  4014ae:	429a      	cmp	r2, r3
  4014b0:	d913      	bls.n	4014da <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4014b2:	4b20      	ldr	r3, [pc, #128]	; (401534 <Reset_Handler+0x8c>)
  4014b4:	4a1d      	ldr	r2, [pc, #116]	; (40152c <Reset_Handler+0x84>)
  4014b6:	429a      	cmp	r2, r3
  4014b8:	d21f      	bcs.n	4014fa <Reset_Handler+0x52>
  4014ba:	4611      	mov	r1, r2
  4014bc:	3204      	adds	r2, #4
  4014be:	3303      	adds	r3, #3
  4014c0:	1a9b      	subs	r3, r3, r2
  4014c2:	f023 0303 	bic.w	r3, r3, #3
  4014c6:	3304      	adds	r3, #4
  4014c8:	4a19      	ldr	r2, [pc, #100]	; (401530 <Reset_Handler+0x88>)
  4014ca:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  4014cc:	f852 0b04 	ldr.w	r0, [r2], #4
  4014d0:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4014d4:	429a      	cmp	r2, r3
  4014d6:	d1f9      	bne.n	4014cc <Reset_Handler+0x24>
  4014d8:	e00f      	b.n	4014fa <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4014da:	4b14      	ldr	r3, [pc, #80]	; (40152c <Reset_Handler+0x84>)
  4014dc:	4a14      	ldr	r2, [pc, #80]	; (401530 <Reset_Handler+0x88>)
  4014de:	429a      	cmp	r2, r3
  4014e0:	d20b      	bcs.n	4014fa <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4014e2:	4b14      	ldr	r3, [pc, #80]	; (401534 <Reset_Handler+0x8c>)
  4014e4:	4a11      	ldr	r2, [pc, #68]	; (40152c <Reset_Handler+0x84>)
  4014e6:	1a9a      	subs	r2, r3, r2
  4014e8:	4813      	ldr	r0, [pc, #76]	; (401538 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4014ea:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4014ec:	b12a      	cbz	r2, 4014fa <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  4014ee:	f851 2904 	ldr.w	r2, [r1], #-4
  4014f2:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4014f6:	4281      	cmp	r1, r0
  4014f8:	d1f9      	bne.n	4014ee <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4014fa:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4014fc:	4b0f      	ldr	r3, [pc, #60]	; (40153c <Reset_Handler+0x94>)
  4014fe:	4a10      	ldr	r2, [pc, #64]	; (401540 <Reset_Handler+0x98>)
  401500:	429a      	cmp	r2, r3
  401502:	d20b      	bcs.n	40151c <Reset_Handler+0x74>
  401504:	1d13      	adds	r3, r2, #4
  401506:	4a0f      	ldr	r2, [pc, #60]	; (401544 <Reset_Handler+0x9c>)
  401508:	1ad2      	subs	r2, r2, r3
  40150a:	f022 0203 	bic.w	r2, r2, #3
  40150e:	441a      	add	r2, r3
  401510:	3b04      	subs	r3, #4
		*pDest++ = 0;
  401512:	2100      	movs	r1, #0
  401514:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401518:	4293      	cmp	r3, r2
  40151a:	d1fb      	bne.n	401514 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  40151c:	4b0a      	ldr	r3, [pc, #40]	; (401548 <Reset_Handler+0xa0>)
  40151e:	4a0b      	ldr	r2, [pc, #44]	; (40154c <Reset_Handler+0xa4>)
  401520:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  401522:	4b0b      	ldr	r3, [pc, #44]	; (401550 <Reset_Handler+0xa8>)
  401524:	4798      	blx	r3

	/* Branch to main function */
	main();
  401526:	4b0b      	ldr	r3, [pc, #44]	; (401554 <Reset_Handler+0xac>)
  401528:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40152a:	e7fe      	b.n	40152a <Reset_Handler+0x82>
  40152c:	20000000 	.word	0x20000000
  401530:	0040765c 	.word	0x0040765c
  401534:	2000088c 	.word	0x2000088c
  401538:	00407658 	.word	0x00407658
  40153c:	20000d70 	.word	0x20000d70
  401540:	2000088c 	.word	0x2000088c
  401544:	20000d73 	.word	0x20000d73
  401548:	e000ed00 	.word	0xe000ed00
  40154c:	00400000 	.word	0x00400000
  401550:	00401c0d 	.word	0x00401c0d
  401554:	00401975 	.word	0x00401975

00401558 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401558:	4b3d      	ldr	r3, [pc, #244]	; (401650 <SystemCoreClockUpdate+0xf8>)
  40155a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40155c:	f003 0303 	and.w	r3, r3, #3
  401560:	2b03      	cmp	r3, #3
  401562:	d85d      	bhi.n	401620 <SystemCoreClockUpdate+0xc8>
  401564:	e8df f003 	tbb	[pc, r3]
  401568:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40156c:	4b39      	ldr	r3, [pc, #228]	; (401654 <SystemCoreClockUpdate+0xfc>)
  40156e:	695b      	ldr	r3, [r3, #20]
  401570:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401574:	bf14      	ite	ne
  401576:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40157a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40157e:	4b36      	ldr	r3, [pc, #216]	; (401658 <SystemCoreClockUpdate+0x100>)
  401580:	601a      	str	r2, [r3, #0]
  401582:	e04d      	b.n	401620 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401584:	4b32      	ldr	r3, [pc, #200]	; (401650 <SystemCoreClockUpdate+0xf8>)
  401586:	6a1b      	ldr	r3, [r3, #32]
  401588:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40158c:	d003      	beq.n	401596 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40158e:	4a33      	ldr	r2, [pc, #204]	; (40165c <SystemCoreClockUpdate+0x104>)
  401590:	4b31      	ldr	r3, [pc, #196]	; (401658 <SystemCoreClockUpdate+0x100>)
  401592:	601a      	str	r2, [r3, #0]
  401594:	e044      	b.n	401620 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401596:	4a32      	ldr	r2, [pc, #200]	; (401660 <SystemCoreClockUpdate+0x108>)
  401598:	4b2f      	ldr	r3, [pc, #188]	; (401658 <SystemCoreClockUpdate+0x100>)
  40159a:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40159c:	4b2c      	ldr	r3, [pc, #176]	; (401650 <SystemCoreClockUpdate+0xf8>)
  40159e:	6a1b      	ldr	r3, [r3, #32]
  4015a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015a4:	2b10      	cmp	r3, #16
  4015a6:	d002      	beq.n	4015ae <SystemCoreClockUpdate+0x56>
  4015a8:	2b20      	cmp	r3, #32
  4015aa:	d004      	beq.n	4015b6 <SystemCoreClockUpdate+0x5e>
  4015ac:	e038      	b.n	401620 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4015ae:	4a2d      	ldr	r2, [pc, #180]	; (401664 <SystemCoreClockUpdate+0x10c>)
  4015b0:	4b29      	ldr	r3, [pc, #164]	; (401658 <SystemCoreClockUpdate+0x100>)
  4015b2:	601a      	str	r2, [r3, #0]
			break;
  4015b4:	e034      	b.n	401620 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4015b6:	4a29      	ldr	r2, [pc, #164]	; (40165c <SystemCoreClockUpdate+0x104>)
  4015b8:	4b27      	ldr	r3, [pc, #156]	; (401658 <SystemCoreClockUpdate+0x100>)
  4015ba:	601a      	str	r2, [r3, #0]
			break;
  4015bc:	e030      	b.n	401620 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4015be:	4b24      	ldr	r3, [pc, #144]	; (401650 <SystemCoreClockUpdate+0xf8>)
  4015c0:	6a1b      	ldr	r3, [r3, #32]
  4015c2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4015c6:	d003      	beq.n	4015d0 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4015c8:	4a24      	ldr	r2, [pc, #144]	; (40165c <SystemCoreClockUpdate+0x104>)
  4015ca:	4b23      	ldr	r3, [pc, #140]	; (401658 <SystemCoreClockUpdate+0x100>)
  4015cc:	601a      	str	r2, [r3, #0]
  4015ce:	e012      	b.n	4015f6 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4015d0:	4a23      	ldr	r2, [pc, #140]	; (401660 <SystemCoreClockUpdate+0x108>)
  4015d2:	4b21      	ldr	r3, [pc, #132]	; (401658 <SystemCoreClockUpdate+0x100>)
  4015d4:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4015d6:	4b1e      	ldr	r3, [pc, #120]	; (401650 <SystemCoreClockUpdate+0xf8>)
  4015d8:	6a1b      	ldr	r3, [r3, #32]
  4015da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015de:	2b10      	cmp	r3, #16
  4015e0:	d002      	beq.n	4015e8 <SystemCoreClockUpdate+0x90>
  4015e2:	2b20      	cmp	r3, #32
  4015e4:	d004      	beq.n	4015f0 <SystemCoreClockUpdate+0x98>
  4015e6:	e006      	b.n	4015f6 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4015e8:	4a1e      	ldr	r2, [pc, #120]	; (401664 <SystemCoreClockUpdate+0x10c>)
  4015ea:	4b1b      	ldr	r3, [pc, #108]	; (401658 <SystemCoreClockUpdate+0x100>)
  4015ec:	601a      	str	r2, [r3, #0]
					break;
  4015ee:	e002      	b.n	4015f6 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4015f0:	4a1a      	ldr	r2, [pc, #104]	; (40165c <SystemCoreClockUpdate+0x104>)
  4015f2:	4b19      	ldr	r3, [pc, #100]	; (401658 <SystemCoreClockUpdate+0x100>)
  4015f4:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  4015f6:	4b16      	ldr	r3, [pc, #88]	; (401650 <SystemCoreClockUpdate+0xf8>)
  4015f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015fa:	f003 0303 	and.w	r3, r3, #3
  4015fe:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401600:	4a13      	ldr	r2, [pc, #76]	; (401650 <SystemCoreClockUpdate+0xf8>)
  401602:	bf07      	ittee	eq
  401604:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401606:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401608:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40160a:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40160c:	4812      	ldr	r0, [pc, #72]	; (401658 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40160e:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401612:	6803      	ldr	r3, [r0, #0]
  401614:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  401618:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40161a:	fbb3 f3f2 	udiv	r3, r3, r2
  40161e:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401620:	4b0b      	ldr	r3, [pc, #44]	; (401650 <SystemCoreClockUpdate+0xf8>)
  401622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401624:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401628:	2b70      	cmp	r3, #112	; 0x70
  40162a:	d107      	bne.n	40163c <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  40162c:	4a0a      	ldr	r2, [pc, #40]	; (401658 <SystemCoreClockUpdate+0x100>)
  40162e:	6813      	ldr	r3, [r2, #0]
  401630:	490d      	ldr	r1, [pc, #52]	; (401668 <SystemCoreClockUpdate+0x110>)
  401632:	fba1 1303 	umull	r1, r3, r1, r3
  401636:	085b      	lsrs	r3, r3, #1
  401638:	6013      	str	r3, [r2, #0]
  40163a:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40163c:	4b04      	ldr	r3, [pc, #16]	; (401650 <SystemCoreClockUpdate+0xf8>)
  40163e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401640:	4905      	ldr	r1, [pc, #20]	; (401658 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401642:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401646:	680b      	ldr	r3, [r1, #0]
  401648:	40d3      	lsrs	r3, r2
  40164a:	600b      	str	r3, [r1, #0]
  40164c:	4770      	bx	lr
  40164e:	bf00      	nop
  401650:	400e0400 	.word	0x400e0400
  401654:	400e1410 	.word	0x400e1410
  401658:	20000010 	.word	0x20000010
  40165c:	00b71b00 	.word	0x00b71b00
  401660:	003d0900 	.word	0x003d0900
  401664:	007a1200 	.word	0x007a1200
  401668:	aaaaaaab 	.word	0xaaaaaaab

0040166c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40166c:	4b1a      	ldr	r3, [pc, #104]	; (4016d8 <system_init_flash+0x6c>)
  40166e:	4298      	cmp	r0, r3
  401670:	d807      	bhi.n	401682 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401672:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  401676:	4a19      	ldr	r2, [pc, #100]	; (4016dc <system_init_flash+0x70>)
  401678:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40167a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40167e:	6013      	str	r3, [r2, #0]
  401680:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401682:	4b17      	ldr	r3, [pc, #92]	; (4016e0 <system_init_flash+0x74>)
  401684:	4298      	cmp	r0, r3
  401686:	d806      	bhi.n	401696 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401688:	4b16      	ldr	r3, [pc, #88]	; (4016e4 <system_init_flash+0x78>)
  40168a:	4a14      	ldr	r2, [pc, #80]	; (4016dc <system_init_flash+0x70>)
  40168c:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40168e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401692:	6013      	str	r3, [r2, #0]
  401694:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401696:	4b14      	ldr	r3, [pc, #80]	; (4016e8 <system_init_flash+0x7c>)
  401698:	4298      	cmp	r0, r3
  40169a:	d806      	bhi.n	4016aa <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40169c:	4b13      	ldr	r3, [pc, #76]	; (4016ec <system_init_flash+0x80>)
  40169e:	4a0f      	ldr	r2, [pc, #60]	; (4016dc <system_init_flash+0x70>)
  4016a0:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4016a2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4016a6:	6013      	str	r3, [r2, #0]
  4016a8:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4016aa:	4b11      	ldr	r3, [pc, #68]	; (4016f0 <system_init_flash+0x84>)
  4016ac:	4298      	cmp	r0, r3
  4016ae:	d806      	bhi.n	4016be <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4016b0:	4b10      	ldr	r3, [pc, #64]	; (4016f4 <system_init_flash+0x88>)
  4016b2:	4a0a      	ldr	r2, [pc, #40]	; (4016dc <system_init_flash+0x70>)
  4016b4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4016b6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4016ba:	6013      	str	r3, [r2, #0]
  4016bc:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4016be:	4b0e      	ldr	r3, [pc, #56]	; (4016f8 <system_init_flash+0x8c>)
  4016c0:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4016c2:	bf94      	ite	ls
  4016c4:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4016c8:	4b0c      	ldrhi	r3, [pc, #48]	; (4016fc <system_init_flash+0x90>)
  4016ca:	4a04      	ldr	r2, [pc, #16]	; (4016dc <system_init_flash+0x70>)
  4016cc:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4016ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4016d2:	6013      	str	r3, [r2, #0]
  4016d4:	4770      	bx	lr
  4016d6:	bf00      	nop
  4016d8:	01312cff 	.word	0x01312cff
  4016dc:	400e0a00 	.word	0x400e0a00
  4016e0:	026259ff 	.word	0x026259ff
  4016e4:	04000100 	.word	0x04000100
  4016e8:	039386ff 	.word	0x039386ff
  4016ec:	04000200 	.word	0x04000200
  4016f0:	04c4b3ff 	.word	0x04c4b3ff
  4016f4:	04000300 	.word	0x04000300
  4016f8:	05f5e0ff 	.word	0x05f5e0ff
  4016fc:	04000500 	.word	0x04000500

00401700 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401700:	4b09      	ldr	r3, [pc, #36]	; (401728 <_sbrk+0x28>)
  401702:	681b      	ldr	r3, [r3, #0]
  401704:	b913      	cbnz	r3, 40170c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401706:	4a09      	ldr	r2, [pc, #36]	; (40172c <_sbrk+0x2c>)
  401708:	4b07      	ldr	r3, [pc, #28]	; (401728 <_sbrk+0x28>)
  40170a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40170c:	4b06      	ldr	r3, [pc, #24]	; (401728 <_sbrk+0x28>)
  40170e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401710:	181a      	adds	r2, r3, r0
  401712:	4907      	ldr	r1, [pc, #28]	; (401730 <_sbrk+0x30>)
  401714:	4291      	cmp	r1, r2
  401716:	db04      	blt.n	401722 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401718:	4610      	mov	r0, r2
  40171a:	4a03      	ldr	r2, [pc, #12]	; (401728 <_sbrk+0x28>)
  40171c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40171e:	4618      	mov	r0, r3
  401720:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401722:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401726:	4770      	bx	lr
  401728:	20000cec 	.word	0x20000cec
  40172c:	20003d70 	.word	0x20003d70
  401730:	20027ffc 	.word	0x20027ffc

00401734 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401734:	f04f 30ff 	mov.w	r0, #4294967295
  401738:	4770      	bx	lr
  40173a:	bf00      	nop

0040173c <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40173c:	2000      	movs	r0, #0
  40173e:	4770      	bx	lr

00401740 <Button2_Handler>:
/**
 *  Handle Interrupcao botao 2.
 */
 
static void Button2_Handler(uint32_t id, uint32_t mask)
{	
  401740:	b570      	push	{r4, r5, r6, lr}
	sprintf(vet, "Contador: %d", --num);
  401742:	4b0d      	ldr	r3, [pc, #52]	; (401778 <Button2_Handler+0x38>)
  401744:	681a      	ldr	r2, [r3, #0]
  401746:	3a01      	subs	r2, #1
  401748:	601a      	str	r2, [r3, #0]
  40174a:	4c0c      	ldr	r4, [pc, #48]	; (40177c <Button2_Handler+0x3c>)
  40174c:	4620      	mov	r0, r4
  40174e:	490c      	ldr	r1, [pc, #48]	; (401780 <Button2_Handler+0x40>)
  401750:	4b0c      	ldr	r3, [pc, #48]	; (401784 <Button2_Handler+0x44>)
  401752:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_WHITE);
  401754:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401758:	4d0b      	ldr	r5, [pc, #44]	; (401788 <Button2_Handler+0x48>)
  40175a:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(10, 119, ILI93XX_LCD_WIDTH,150);
  40175c:	200a      	movs	r0, #10
  40175e:	2177      	movs	r1, #119	; 0x77
  401760:	22f0      	movs	r2, #240	; 0xf0
  401762:	2396      	movs	r3, #150	; 0x96
  401764:	4e09      	ldr	r6, [pc, #36]	; (40178c <Button2_Handler+0x4c>)
  401766:	47b0      	blx	r6
	ili93xx_set_foreground_color(COLOR_BLACK);
  401768:	2000      	movs	r0, #0
  40176a:	47a8      	blx	r5
	ili93xx_draw_string(10, 120, vet);
  40176c:	200a      	movs	r0, #10
  40176e:	2178      	movs	r1, #120	; 0x78
  401770:	4622      	mov	r2, r4
  401772:	4b07      	ldr	r3, [pc, #28]	; (401790 <Button2_Handler+0x50>)
  401774:	4798      	blx	r3
  401776:	bd70      	pop	{r4, r5, r6, pc}
  401778:	20000cf4 	.word	0x20000cf4
  40177c:	20000d4c 	.word	0x20000d4c
  401780:	0040745c 	.word	0x0040745c
  401784:	00401e01 	.word	0x00401e01
  401788:	00400585 	.word	0x00400585
  40178c:	004009c5 	.word	0x004009c5
  401790:	00400a89 	.word	0x00400a89

00401794 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{	
  401794:	b570      	push	{r4, r5, r6, lr}
	sprintf(vet,"Contador: %d", ++num);
  401796:	4b0d      	ldr	r3, [pc, #52]	; (4017cc <Button1_Handler+0x38>)
  401798:	681a      	ldr	r2, [r3, #0]
  40179a:	3201      	adds	r2, #1
  40179c:	601a      	str	r2, [r3, #0]
  40179e:	4c0c      	ldr	r4, [pc, #48]	; (4017d0 <Button1_Handler+0x3c>)
  4017a0:	4620      	mov	r0, r4
  4017a2:	490c      	ldr	r1, [pc, #48]	; (4017d4 <Button1_Handler+0x40>)
  4017a4:	4b0c      	ldr	r3, [pc, #48]	; (4017d8 <Button1_Handler+0x44>)
  4017a6:	4798      	blx	r3
	ili93xx_set_foreground_color(COLOR_WHITE);
  4017a8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4017ac:	4d0b      	ldr	r5, [pc, #44]	; (4017dc <Button1_Handler+0x48>)
  4017ae:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(10, 119, ILI93XX_LCD_WIDTH,150);
  4017b0:	200a      	movs	r0, #10
  4017b2:	2177      	movs	r1, #119	; 0x77
  4017b4:	22f0      	movs	r2, #240	; 0xf0
  4017b6:	2396      	movs	r3, #150	; 0x96
  4017b8:	4e09      	ldr	r6, [pc, #36]	; (4017e0 <Button1_Handler+0x4c>)
  4017ba:	47b0      	blx	r6
	ili93xx_set_foreground_color(COLOR_BLACK);
  4017bc:	2000      	movs	r0, #0
  4017be:	47a8      	blx	r5
	ili93xx_draw_string(10, 120, vet);
  4017c0:	200a      	movs	r0, #10
  4017c2:	2178      	movs	r1, #120	; 0x78
  4017c4:	4622      	mov	r2, r4
  4017c6:	4b07      	ldr	r3, [pc, #28]	; (4017e4 <Button1_Handler+0x50>)
  4017c8:	4798      	blx	r3
  4017ca:	bd70      	pop	{r4, r5, r6, pc}
  4017cc:	20000cf4 	.word	0x20000cf4
  4017d0:	20000d4c 	.word	0x20000d4c
  4017d4:	0040745c 	.word	0x0040745c
  4017d8:	00401e01 	.word	0x00401e01
  4017dc:	00400585 	.word	0x00400585
  4017e0:	004009c5 	.word	0x004009c5
  4017e4:	00400a89 	.word	0x00400a89

004017e8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4017e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4017ea:	b083      	sub	sp, #12
  4017ec:	4605      	mov	r5, r0
  4017ee:	460c      	mov	r4, r1
	uint32_t val = 0;
  4017f0:	2300      	movs	r3, #0
  4017f2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4017f4:	4b18      	ldr	r3, [pc, #96]	; (401858 <usart_serial_getchar+0x70>)
  4017f6:	4298      	cmp	r0, r3
  4017f8:	d107      	bne.n	40180a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4017fa:	461f      	mov	r7, r3
  4017fc:	4e17      	ldr	r6, [pc, #92]	; (40185c <usart_serial_getchar+0x74>)
  4017fe:	4638      	mov	r0, r7
  401800:	4621      	mov	r1, r4
  401802:	47b0      	blx	r6
  401804:	2800      	cmp	r0, #0
  401806:	d1fa      	bne.n	4017fe <usart_serial_getchar+0x16>
  401808:	e017      	b.n	40183a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40180a:	4b15      	ldr	r3, [pc, #84]	; (401860 <usart_serial_getchar+0x78>)
  40180c:	4298      	cmp	r0, r3
  40180e:	d107      	bne.n	401820 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401810:	461e      	mov	r6, r3
  401812:	4d12      	ldr	r5, [pc, #72]	; (40185c <usart_serial_getchar+0x74>)
  401814:	4630      	mov	r0, r6
  401816:	4621      	mov	r1, r4
  401818:	47a8      	blx	r5
  40181a:	2800      	cmp	r0, #0
  40181c:	d1fa      	bne.n	401814 <usart_serial_getchar+0x2c>
  40181e:	e018      	b.n	401852 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401820:	4b10      	ldr	r3, [pc, #64]	; (401864 <usart_serial_getchar+0x7c>)
  401822:	4298      	cmp	r0, r3
  401824:	d109      	bne.n	40183a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  401826:	461e      	mov	r6, r3
  401828:	4d0f      	ldr	r5, [pc, #60]	; (401868 <usart_serial_getchar+0x80>)
  40182a:	4630      	mov	r0, r6
  40182c:	a901      	add	r1, sp, #4
  40182e:	47a8      	blx	r5
  401830:	2800      	cmp	r0, #0
  401832:	d1fa      	bne.n	40182a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401834:	9b01      	ldr	r3, [sp, #4]
  401836:	7023      	strb	r3, [r4, #0]
  401838:	e00b      	b.n	401852 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40183a:	4b0c      	ldr	r3, [pc, #48]	; (40186c <usart_serial_getchar+0x84>)
  40183c:	429d      	cmp	r5, r3
  40183e:	d108      	bne.n	401852 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401840:	461e      	mov	r6, r3
  401842:	4d09      	ldr	r5, [pc, #36]	; (401868 <usart_serial_getchar+0x80>)
  401844:	4630      	mov	r0, r6
  401846:	a901      	add	r1, sp, #4
  401848:	47a8      	blx	r5
  40184a:	2800      	cmp	r0, #0
  40184c:	d1fa      	bne.n	401844 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  40184e:	9b01      	ldr	r3, [sp, #4]
  401850:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401852:	b003      	add	sp, #12
  401854:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401856:	bf00      	nop
  401858:	400e0600 	.word	0x400e0600
  40185c:	00401465 	.word	0x00401465
  401860:	400e0800 	.word	0x400e0800
  401864:	40024000 	.word	0x40024000
  401868:	0040148d 	.word	0x0040148d
  40186c:	40028000 	.word	0x40028000

00401870 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401870:	b570      	push	{r4, r5, r6, lr}
  401872:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401874:	4b18      	ldr	r3, [pc, #96]	; (4018d8 <usart_serial_putchar+0x68>)
  401876:	4298      	cmp	r0, r3
  401878:	d108      	bne.n	40188c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40187a:	461e      	mov	r6, r3
  40187c:	4d17      	ldr	r5, [pc, #92]	; (4018dc <usart_serial_putchar+0x6c>)
  40187e:	4630      	mov	r0, r6
  401880:	4621      	mov	r1, r4
  401882:	47a8      	blx	r5
  401884:	2800      	cmp	r0, #0
  401886:	d1fa      	bne.n	40187e <usart_serial_putchar+0xe>
		return 1;
  401888:	2001      	movs	r0, #1
  40188a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40188c:	4b14      	ldr	r3, [pc, #80]	; (4018e0 <usart_serial_putchar+0x70>)
  40188e:	4298      	cmp	r0, r3
  401890:	d108      	bne.n	4018a4 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  401892:	461e      	mov	r6, r3
  401894:	4d11      	ldr	r5, [pc, #68]	; (4018dc <usart_serial_putchar+0x6c>)
  401896:	4630      	mov	r0, r6
  401898:	4621      	mov	r1, r4
  40189a:	47a8      	blx	r5
  40189c:	2800      	cmp	r0, #0
  40189e:	d1fa      	bne.n	401896 <usart_serial_putchar+0x26>
		return 1;
  4018a0:	2001      	movs	r0, #1
  4018a2:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4018a4:	4b0f      	ldr	r3, [pc, #60]	; (4018e4 <usart_serial_putchar+0x74>)
  4018a6:	4298      	cmp	r0, r3
  4018a8:	d108      	bne.n	4018bc <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  4018aa:	461e      	mov	r6, r3
  4018ac:	4d0e      	ldr	r5, [pc, #56]	; (4018e8 <usart_serial_putchar+0x78>)
  4018ae:	4630      	mov	r0, r6
  4018b0:	4621      	mov	r1, r4
  4018b2:	47a8      	blx	r5
  4018b4:	2800      	cmp	r0, #0
  4018b6:	d1fa      	bne.n	4018ae <usart_serial_putchar+0x3e>
		return 1;
  4018b8:	2001      	movs	r0, #1
  4018ba:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4018bc:	4b0b      	ldr	r3, [pc, #44]	; (4018ec <usart_serial_putchar+0x7c>)
  4018be:	4298      	cmp	r0, r3
  4018c0:	d108      	bne.n	4018d4 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  4018c2:	461e      	mov	r6, r3
  4018c4:	4d08      	ldr	r5, [pc, #32]	; (4018e8 <usart_serial_putchar+0x78>)
  4018c6:	4630      	mov	r0, r6
  4018c8:	4621      	mov	r1, r4
  4018ca:	47a8      	blx	r5
  4018cc:	2800      	cmp	r0, #0
  4018ce:	d1fa      	bne.n	4018c6 <usart_serial_putchar+0x56>
		return 1;
  4018d0:	2001      	movs	r0, #1
  4018d2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4018d4:	2000      	movs	r0, #0
}
  4018d6:	bd70      	pop	{r4, r5, r6, pc}
  4018d8:	400e0600 	.word	0x400e0600
  4018dc:	00401455 	.word	0x00401455
  4018e0:	400e0800 	.word	0x400e0800
  4018e4:	40024000 	.word	0x40024000
  4018e8:	00401479 	.word	0x00401479
  4018ec:	40028000 	.word	0x40028000

004018f0 <TC0_Handler>:
/**
 *  Interrupt handler for TC0 interrupt. 
 */
 
void TC0_Handler(void)
{		static b = 0;
  4018f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018f2:	b083      	sub	sp, #12
		volatile uint32_t ul_dummy;
		ul_dummy = tc_get_status(TC0,0);
  4018f4:	4815      	ldr	r0, [pc, #84]	; (40194c <TC0_Handler+0x5c>)
  4018f6:	2100      	movs	r1, #0
  4018f8:	4b15      	ldr	r3, [pc, #84]	; (401950 <TC0_Handler+0x60>)
  4018fa:	4798      	blx	r3
  4018fc:	9001      	str	r0, [sp, #4]
		ili93xx_set_foreground_color(COLOR_BLACK);
  4018fe:	2000      	movs	r0, #0
  401900:	4d14      	ldr	r5, [pc, #80]	; (401954 <TC0_Handler+0x64>)
  401902:	47a8      	blx	r5
		ili93xx_draw_string(10,120, (uint8_t *)"Contador:");
  401904:	200a      	movs	r0, #10
  401906:	2178      	movs	r1, #120	; 0x78
  401908:	4a13      	ldr	r2, [pc, #76]	; (401958 <TC0_Handler+0x68>)
  40190a:	4e14      	ldr	r6, [pc, #80]	; (40195c <TC0_Handler+0x6c>)
  40190c:	47b0      	blx	r6
		sprintf(vet, "Timer: %d", b);
  40190e:	4f14      	ldr	r7, [pc, #80]	; (401960 <TC0_Handler+0x70>)
  401910:	4c14      	ldr	r4, [pc, #80]	; (401964 <TC0_Handler+0x74>)
  401912:	4638      	mov	r0, r7
  401914:	4914      	ldr	r1, [pc, #80]	; (401968 <TC0_Handler+0x78>)
  401916:	6822      	ldr	r2, [r4, #0]
  401918:	4b14      	ldr	r3, [pc, #80]	; (40196c <TC0_Handler+0x7c>)
  40191a:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  40191c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401920:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(119, 299, ILI93XX_LCD_WIDTH,319);
  401922:	2077      	movs	r0, #119	; 0x77
  401924:	f240 112b 	movw	r1, #299	; 0x12b
  401928:	22f0      	movs	r2, #240	; 0xf0
  40192a:	f240 133f 	movw	r3, #319	; 0x13f
  40192e:	f8df c040 	ldr.w	ip, [pc, #64]	; 401970 <TC0_Handler+0x80>
  401932:	47e0      	blx	ip
		ili93xx_set_foreground_color(COLOR_BLACK);
  401934:	2000      	movs	r0, #0
  401936:	47a8      	blx	r5
		ili93xx_draw_string(120, 300, vet);
  401938:	2078      	movs	r0, #120	; 0x78
  40193a:	f44f 7196 	mov.w	r1, #300	; 0x12c
  40193e:	463a      	mov	r2, r7
  401940:	47b0      	blx	r6
		b++;
  401942:	6823      	ldr	r3, [r4, #0]
  401944:	3301      	adds	r3, #1
  401946:	6023      	str	r3, [r4, #0]
}
  401948:	b003      	add	sp, #12
  40194a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40194c:	40010000 	.word	0x40010000
  401950:	00401415 	.word	0x00401415
  401954:	00400585 	.word	0x00400585
  401958:	0040746c 	.word	0x0040746c
  40195c:	00400a89 	.word	0x00400a89
  401960:	20000d4c 	.word	0x20000d4c
  401964:	20000cf0 	.word	0x20000cf0
  401968:	00407478 	.word	0x00407478
  40196c:	00401e01 	.word	0x00401e01
  401970:	004009c5 	.word	0x004009c5

00401974 <main>:
 * \brief Application entry point for smc_lcd example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  401974:	b580      	push	{r7, lr}
  401976:	b086      	sub	sp, #24
	sysclk_init();
  401978:	4b74      	ldr	r3, [pc, #464]	; (401b4c <main+0x1d8>)
  40197a:	4798      	blx	r3
	board_init();
  40197c:	4b74      	ldr	r3, [pc, #464]	; (401b50 <main+0x1dc>)
  40197e:	4798      	blx	r3
  401980:	2008      	movs	r0, #8
  401982:	4c74      	ldr	r4, [pc, #464]	; (401b54 <main+0x1e0>)
  401984:	47a0      	blx	r4
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401986:	4d74      	ldr	r5, [pc, #464]	; (401b58 <main+0x1e4>)
  401988:	4b74      	ldr	r3, [pc, #464]	; (401b5c <main+0x1e8>)
  40198a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40198c:	4a74      	ldr	r2, [pc, #464]	; (401b60 <main+0x1ec>)
  40198e:	4b75      	ldr	r3, [pc, #468]	; (401b64 <main+0x1f0>)
  401990:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401992:	4a75      	ldr	r2, [pc, #468]	; (401b68 <main+0x1f4>)
  401994:	4b75      	ldr	r3, [pc, #468]	; (401b6c <main+0x1f8>)
  401996:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401998:	4b75      	ldr	r3, [pc, #468]	; (401b70 <main+0x1fc>)
  40199a:	9303      	str	r3, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  40199c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4019a0:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  4019a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4019a6:	9305      	str	r3, [sp, #20]
  4019a8:	2008      	movs	r0, #8
  4019aa:	47a0      	blx	r4
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4019ac:	4628      	mov	r0, r5
  4019ae:	a903      	add	r1, sp, #12
  4019b0:	4b70      	ldr	r3, [pc, #448]	; (401b74 <main+0x200>)
  4019b2:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4019b4:	4e70      	ldr	r6, [pc, #448]	; (401b78 <main+0x204>)
  4019b6:	6833      	ldr	r3, [r6, #0]
  4019b8:	6898      	ldr	r0, [r3, #8]
  4019ba:	2100      	movs	r1, #0
  4019bc:	4d6f      	ldr	r5, [pc, #444]	; (401b7c <main+0x208>)
  4019be:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4019c0:	6833      	ldr	r3, [r6, #0]
  4019c2:	6858      	ldr	r0, [r3, #4]
  4019c4:	2100      	movs	r1, #0
  4019c6:	47a8      	blx	r5
    * Parametros : 
    *  1 - ID do periferico
    * 
	*
	*****************************************************************/
	pmc_enable_periph_clk(ID_TC0);
  4019c8:	2017      	movs	r0, #23
  4019ca:	47a0      	blx	r4
	*	    TC_CMR_TCCLKS_TIMER_CLOCK3 : Clock selected: internal MCK/32 clock signal 
	*	    TC_CMR_TCCLKS_TIMER_CLOCK4 : Clock selected: internal MCK/128 clock signal
	*	    TC_CMR_TCCLKS_TIMER_CLOCK5 : Clock selected: internal SLCK clock signal 
	*
	*****************************************************************/
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5);
  4019cc:	4e6c      	ldr	r6, [pc, #432]	; (401b80 <main+0x20c>)
  4019ce:	4630      	mov	r0, r6
  4019d0:	2100      	movs	r1, #0
  4019d2:	f244 0204 	movw	r2, #16388	; 0x4004
  4019d6:	4b6b      	ldr	r3, [pc, #428]	; (401b84 <main+0x210>)
  4019d8:	4798      	blx	r3
    * Parametros :
    *   1 - TC a ser configurado (TC0,TC1, ...)
    *   2 - Canal a ser configurado (0,1,2)
    *   3 - Valor para trigger do contador (RC)
    *****************************************************************/
    tc_write_rc(TC0,0,32768);
  4019da:	4630      	mov	r0, r6
  4019dc:	2100      	movs	r1, #0
  4019de:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4019e2:	4b69      	ldr	r3, [pc, #420]	; (401b88 <main+0x214>)
  4019e4:	4798      	blx	r3
	*	        TC_IER_CPCS  : 	RC Compare 
	*	        TC_IER_LDRAS : 	RA Loading 
	*	        TC_IER_LDRBS : 	RB Loading 
	*	        TC_IER_ETRGS : 	External Trigger 
	*****************************************************************/
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
  4019e6:	4630      	mov	r0, r6
  4019e8:	2100      	movs	r1, #0
  4019ea:	2210      	movs	r2, #16
  4019ec:	4b67      	ldr	r3, [pc, #412]	; (401b8c <main+0x218>)
  4019ee:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019f0:	4d67      	ldr	r5, [pc, #412]	; (401b90 <main+0x21c>)
  4019f2:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  4019f6:	602b      	str	r3, [r5, #0]
    *
    * Parametros :
    *   1 - TC
    *   2 - Canal
	*****************************************************************/
    tc_start(TC0,0);
  4019f8:	4630      	mov	r0, r6
  4019fa:	2100      	movs	r1, #0
  4019fc:	4b65      	ldr	r3, [pc, #404]	; (401b94 <main+0x220>)
  4019fe:	4798      	blx	r3
 *  Configure the PIO as inputs and generate corresponding interrupt when
 *  pressed or released.
 */
static void configure_buttons(void)
{	
	pmc_enable_periph_clk(ID_BUT_2);
  401a00:	200c      	movs	r0, #12
  401a02:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_BUT_1);
  401a04:	200d      	movs	r0, #13
  401a06:	47a0      	blx	r4
	pio_set_input(PORT_BUT_2, MASK_BUT_2, PIO_PULLUP | PIO_DEBOUNCE);
  401a08:	4f63      	ldr	r7, [pc, #396]	; (401b98 <main+0x224>)
  401a0a:	4638      	mov	r0, r7
  401a0c:	2108      	movs	r1, #8
  401a0e:	2209      	movs	r2, #9
  401a10:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 401bfc <main+0x288>
  401a14:	47c0      	blx	r8
	pio_set_input(PORT_BUT_1, MASK_BUT_1, PIO_PULLUP | PIO_DEBOUNCE);
  401a16:	f506 2651 	add.w	r6, r6, #856064	; 0xd1000
  401a1a:	f506 7600 	add.w	r6, r6, #512	; 0x200
  401a1e:	4630      	mov	r0, r6
  401a20:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401a24:	2209      	movs	r2, #9
  401a26:	47c0      	blx	r8
	pio_set_debounce_filter(PORT_BUT_2, MASK_BUT_2, 20);
  401a28:	4638      	mov	r0, r7
  401a2a:	2108      	movs	r1, #8
  401a2c:	2214      	movs	r2, #20
  401a2e:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 401c00 <main+0x28c>
  401a32:	47c0      	blx	r8
	pio_set_debounce_filter(PORT_BUT_1, MASK_BUT_1, 20);
  401a34:	4630      	mov	r0, r6
  401a36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401a3a:	2214      	movs	r2, #20
  401a3c:	47c0      	blx	r8
	pio_handler_set(PORT_BUT_2, ID_BUT_2, MASK_BUT_2, PIO_IT_FALL_EDGE , Button1_Handler );
  401a3e:	4b57      	ldr	r3, [pc, #348]	; (401b9c <main+0x228>)
  401a40:	9300      	str	r3, [sp, #0]
  401a42:	4638      	mov	r0, r7
  401a44:	210c      	movs	r1, #12
  401a46:	2208      	movs	r2, #8
  401a48:	2350      	movs	r3, #80	; 0x50
  401a4a:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 401c04 <main+0x290>
  401a4e:	47c0      	blx	r8
	pio_handler_set(PORT_BUT_1, ID_BUT_1, MASK_BUT_1, PIO_IT_FALL_EDGE , Button2_Handler );
  401a50:	4b53      	ldr	r3, [pc, #332]	; (401ba0 <main+0x22c>)
  401a52:	9300      	str	r3, [sp, #0]
  401a54:	4630      	mov	r0, r6
  401a56:	210d      	movs	r1, #13
  401a58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401a5c:	2350      	movs	r3, #80	; 0x50
  401a5e:	47c0      	blx	r8
	pio_enable_interrupt(PORT_BUT_2, MASK_BUT_2);
  401a60:	4638      	mov	r0, r7
  401a62:	2108      	movs	r1, #8
  401a64:	4f4f      	ldr	r7, [pc, #316]	; (401ba4 <main+0x230>)
  401a66:	47b8      	blx	r7
	pio_enable_interrupt(PORT_BUT_1, MASK_BUT_1);
  401a68:	4630      	mov	r0, r6
  401a6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401a6e:	47b8      	blx	r7
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401a70:	2320      	movs	r3, #32
  401a72:	f885 330c 	strb.w	r3, [r5, #780]	; 0x30c
  401a76:	f885 330d 	strb.w	r3, [r5, #781]	; 0x30d
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401a7e:	602b      	str	r3, [r5, #0]
  401a80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401a84:	602b      	str	r3, [r5, #0]
	
	/* Configura os botes */
	configure_buttons();

	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401a86:	200a      	movs	r0, #10
  401a88:	47a0      	blx	r4

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401a8a:	4c47      	ldr	r4, [pc, #284]	; (401ba8 <main+0x234>)
  401a8c:	4620      	mov	r0, r4
  401a8e:	2101      	movs	r1, #1
  401a90:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401a94:	4b45      	ldr	r3, [pc, #276]	; (401bac <main+0x238>)
  401a96:	4798      	blx	r3
			| SMC_SETUP_NCS_WR_SETUP(2)
			| SMC_SETUP_NRD_SETUP(2)
			| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401a98:	4620      	mov	r0, r4
  401a9a:	2101      	movs	r1, #1
  401a9c:	4a44      	ldr	r2, [pc, #272]	; (401bb0 <main+0x23c>)
  401a9e:	4b45      	ldr	r3, [pc, #276]	; (401bb4 <main+0x240>)
  401aa0:	4798      	blx	r3
			| SMC_PULSE_NCS_WR_PULSE(4)
			| SMC_PULSE_NRD_PULSE(10)
			| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401aa2:	4620      	mov	r0, r4
  401aa4:	2101      	movs	r1, #1
  401aa6:	4a44      	ldr	r2, [pc, #272]	; (401bb8 <main+0x244>)
  401aa8:	4b44      	ldr	r3, [pc, #272]	; (401bbc <main+0x248>)
  401aaa:	4798      	blx	r3
#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
			| SMC_MODE_WRITE_MODE
			| SMC_MODE_DBW_8_BIT);
#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401aac:	4620      	mov	r0, r4
  401aae:	2101      	movs	r1, #1
  401ab0:	2203      	movs	r2, #3
  401ab2:	4b43      	ldr	r3, [pc, #268]	; (401bc0 <main+0x24c>)
  401ab4:	4798      	blx	r3
			| SMC_MODE_WRITE_MODE);
#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401ab6:	4d43      	ldr	r5, [pc, #268]	; (401bc4 <main+0x250>)
  401ab8:	26f0      	movs	r6, #240	; 0xf0
  401aba:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401abc:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401ac0:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401ac2:	2400      	movs	r4, #0
  401ac4:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401ac6:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401aca:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401ace:	4b3e      	ldr	r3, [pc, #248]	; (401bc8 <main+0x254>)
  401ad0:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401ad2:	4628      	mov	r0, r5
  401ad4:	4b3d      	ldr	r3, [pc, #244]	; (401bcc <main+0x258>)
  401ad6:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401ad8:	2008      	movs	r0, #8
  401ada:	4b3d      	ldr	r3, [pc, #244]	; (401bd0 <main+0x25c>)
  401adc:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401ade:	4640      	mov	r0, r8
  401ae0:	4d3c      	ldr	r5, [pc, #240]	; (401bd4 <main+0x260>)
  401ae2:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401ae4:	4620      	mov	r0, r4
  401ae6:	4621      	mov	r1, r4
  401ae8:	4632      	mov	r2, r6
  401aea:	463b      	mov	r3, r7
  401aec:	f8df 8118 	ldr.w	r8, [pc, #280]	; 401c08 <main+0x294>
  401af0:	47c0      	blx	r8
			ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401af2:	4b39      	ldr	r3, [pc, #228]	; (401bd8 <main+0x264>)
  401af4:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401af6:	4620      	mov	r0, r4
  401af8:	4621      	mov	r1, r4
  401afa:	4b38      	ldr	r3, [pc, #224]	; (401bdc <main+0x268>)
  401afc:	4798      	blx	r3

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  401afe:	4620      	mov	r0, r4
  401b00:	47a8      	blx	r5
	ili93xx_draw_string(80, 10, (uint8_t *)"13 - LCD");
  401b02:	2050      	movs	r0, #80	; 0x50
  401b04:	210a      	movs	r1, #10
  401b06:	4a36      	ldr	r2, [pc, #216]	; (401be0 <main+0x26c>)
  401b08:	4f36      	ldr	r7, [pc, #216]	; (401be4 <main+0x270>)
  401b0a:	47b8      	blx	r7
	ili93xx_draw_string(10, 40, (uint8_t *)"Andre");
  401b0c:	200a      	movs	r0, #10
  401b0e:	2128      	movs	r1, #40	; 0x28
  401b10:	4a35      	ldr	r2, [pc, #212]	; (401be8 <main+0x274>)
  401b12:	47b8      	blx	r7
	ili93xx_draw_string(10, 60, (uint8_t *)"Thales");
  401b14:	200a      	movs	r0, #10
  401b16:	213c      	movs	r1, #60	; 0x3c
  401b18:	4a34      	ldr	r2, [pc, #208]	; (401bec <main+0x278>)
  401b1a:	47b8      	blx	r7
	ili93xx_draw_string(10, 80, (uint8_t *)"Tete");
  401b1c:	200a      	movs	r0, #10
  401b1e:	2150      	movs	r1, #80	; 0x50
  401b20:	4a33      	ldr	r2, [pc, #204]	; (401bf0 <main+0x27c>)
  401b22:	47b8      	blx	r7
	ili93xx_set_foreground_color(COLOR_ORANGE);
  401b24:	4833      	ldr	r0, [pc, #204]	; (401bf4 <main+0x280>)
  401b26:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(0, 100, ILI93XX_LCD_WIDTH,105);
  401b28:	4620      	mov	r0, r4
  401b2a:	2164      	movs	r1, #100	; 0x64
  401b2c:	4632      	mov	r2, r6
  401b2e:	2369      	movs	r3, #105	; 0x69
  401b30:	47c0      	blx	r8
	ili93xx_set_foreground_color(COLOR_GREEN);
  401b32:	f44f 407f 	mov.w	r0, #65280	; 0xff00
  401b36:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(0, 106, ILI93XX_LCD_WIDTH,111);
  401b38:	4620      	mov	r0, r4
  401b3a:	216a      	movs	r1, #106	; 0x6a
  401b3c:	4632      	mov	r2, r6
  401b3e:	236f      	movs	r3, #111	; 0x6f
  401b40:	47c0      	blx	r8
	
	while (1) {
		/* Entra em modo sleep */
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401b42:	2502      	movs	r5, #2
  401b44:	4c2c      	ldr	r4, [pc, #176]	; (401bf8 <main+0x284>)
  401b46:	4628      	mov	r0, r5
  401b48:	47a0      	blx	r4
	}
  401b4a:	e7fc      	b.n	401b46 <main+0x1d2>
  401b4c:	00400129 	.word	0x00400129
  401b50:	00400219 	.word	0x00400219
  401b54:	0040107d 	.word	0x0040107d
  401b58:	400e0600 	.word	0x400e0600
  401b5c:	20000d34 	.word	0x20000d34
  401b60:	00401871 	.word	0x00401871
  401b64:	20000d30 	.word	0x20000d30
  401b68:	004017e9 	.word	0x004017e9
  401b6c:	20000d2c 	.word	0x20000d2c
  401b70:	07270e00 	.word	0x07270e00
  401b74:	0040141d 	.word	0x0040141d
  401b78:	20000440 	.word	0x20000440
  401b7c:	00401cf9 	.word	0x00401cf9
  401b80:	40010000 	.word	0x40010000
  401b84:	004013e1 	.word	0x004013e1
  401b88:	00401405 	.word	0x00401405
  401b8c:	0040140d 	.word	0x0040140d
  401b90:	e000e100 	.word	0xe000e100
  401b94:	004013fd 	.word	0x004013fd
  401b98:	400e1000 	.word	0x400e1000
  401b9c:	00401795 	.word	0x00401795
  401ba0:	00401741 	.word	0x00401741
  401ba4:	00400c91 	.word	0x00400c91
  401ba8:	400e0000 	.word	0x400e0000
  401bac:	00400b35 	.word	0x00400b35
  401bb0:	0a0a0404 	.word	0x0a0a0404
  401bb4:	00400b3d 	.word	0x00400b3d
  401bb8:	0016000a 	.word	0x0016000a
  401bbc:	00400b45 	.word	0x00400b45
  401bc0:	00400b4d 	.word	0x00400b4d
  401bc4:	20000d3c 	.word	0x20000d3c
  401bc8:	0040032d 	.word	0x0040032d
  401bcc:	00400665 	.word	0x00400665
  401bd0:	004002d1 	.word	0x004002d1
  401bd4:	00400585 	.word	0x00400585
  401bd8:	00400551 	.word	0x00400551
  401bdc:	00400641 	.word	0x00400641
  401be0:	00407484 	.word	0x00407484
  401be4:	00400a89 	.word	0x00400a89
  401be8:	00407490 	.word	0x00407490
  401bec:	00407498 	.word	0x00407498
  401bf0:	004074a0 	.word	0x004074a0
  401bf4:	00ffa500 	.word	0x00ffa500
  401bf8:	0040112d 	.word	0x0040112d
  401bfc:	00400c05 	.word	0x00400c05
  401c00:	00400b55 	.word	0x00400b55
  401c04:	00400f09 	.word	0x00400f09
  401c08:	004009c5 	.word	0x004009c5

00401c0c <__libc_init_array>:
  401c0c:	b570      	push	{r4, r5, r6, lr}
  401c0e:	4e0f      	ldr	r6, [pc, #60]	; (401c4c <__libc_init_array+0x40>)
  401c10:	4d0f      	ldr	r5, [pc, #60]	; (401c50 <__libc_init_array+0x44>)
  401c12:	1b76      	subs	r6, r6, r5
  401c14:	10b6      	asrs	r6, r6, #2
  401c16:	bf18      	it	ne
  401c18:	2400      	movne	r4, #0
  401c1a:	d005      	beq.n	401c28 <__libc_init_array+0x1c>
  401c1c:	3401      	adds	r4, #1
  401c1e:	f855 3b04 	ldr.w	r3, [r5], #4
  401c22:	4798      	blx	r3
  401c24:	42a6      	cmp	r6, r4
  401c26:	d1f9      	bne.n	401c1c <__libc_init_array+0x10>
  401c28:	4e0a      	ldr	r6, [pc, #40]	; (401c54 <__libc_init_array+0x48>)
  401c2a:	4d0b      	ldr	r5, [pc, #44]	; (401c58 <__libc_init_array+0x4c>)
  401c2c:	1b76      	subs	r6, r6, r5
  401c2e:	f005 fcff 	bl	407630 <_init>
  401c32:	10b6      	asrs	r6, r6, #2
  401c34:	bf18      	it	ne
  401c36:	2400      	movne	r4, #0
  401c38:	d006      	beq.n	401c48 <__libc_init_array+0x3c>
  401c3a:	3401      	adds	r4, #1
  401c3c:	f855 3b04 	ldr.w	r3, [r5], #4
  401c40:	4798      	blx	r3
  401c42:	42a6      	cmp	r6, r4
  401c44:	d1f9      	bne.n	401c3a <__libc_init_array+0x2e>
  401c46:	bd70      	pop	{r4, r5, r6, pc}
  401c48:	bd70      	pop	{r4, r5, r6, pc}
  401c4a:	bf00      	nop
  401c4c:	0040763c 	.word	0x0040763c
  401c50:	0040763c 	.word	0x0040763c
  401c54:	00407644 	.word	0x00407644
  401c58:	0040763c 	.word	0x0040763c

00401c5c <memset>:
  401c5c:	b470      	push	{r4, r5, r6}
  401c5e:	0784      	lsls	r4, r0, #30
  401c60:	d046      	beq.n	401cf0 <memset+0x94>
  401c62:	1e54      	subs	r4, r2, #1
  401c64:	2a00      	cmp	r2, #0
  401c66:	d041      	beq.n	401cec <memset+0x90>
  401c68:	b2cd      	uxtb	r5, r1
  401c6a:	4603      	mov	r3, r0
  401c6c:	e002      	b.n	401c74 <memset+0x18>
  401c6e:	1e62      	subs	r2, r4, #1
  401c70:	b3e4      	cbz	r4, 401cec <memset+0x90>
  401c72:	4614      	mov	r4, r2
  401c74:	f803 5b01 	strb.w	r5, [r3], #1
  401c78:	079a      	lsls	r2, r3, #30
  401c7a:	d1f8      	bne.n	401c6e <memset+0x12>
  401c7c:	2c03      	cmp	r4, #3
  401c7e:	d92e      	bls.n	401cde <memset+0x82>
  401c80:	b2cd      	uxtb	r5, r1
  401c82:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401c86:	2c0f      	cmp	r4, #15
  401c88:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401c8c:	d919      	bls.n	401cc2 <memset+0x66>
  401c8e:	f103 0210 	add.w	r2, r3, #16
  401c92:	4626      	mov	r6, r4
  401c94:	3e10      	subs	r6, #16
  401c96:	2e0f      	cmp	r6, #15
  401c98:	f842 5c10 	str.w	r5, [r2, #-16]
  401c9c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401ca0:	f842 5c08 	str.w	r5, [r2, #-8]
  401ca4:	f842 5c04 	str.w	r5, [r2, #-4]
  401ca8:	f102 0210 	add.w	r2, r2, #16
  401cac:	d8f2      	bhi.n	401c94 <memset+0x38>
  401cae:	f1a4 0210 	sub.w	r2, r4, #16
  401cb2:	f022 020f 	bic.w	r2, r2, #15
  401cb6:	f004 040f 	and.w	r4, r4, #15
  401cba:	3210      	adds	r2, #16
  401cbc:	2c03      	cmp	r4, #3
  401cbe:	4413      	add	r3, r2
  401cc0:	d90d      	bls.n	401cde <memset+0x82>
  401cc2:	461e      	mov	r6, r3
  401cc4:	4622      	mov	r2, r4
  401cc6:	3a04      	subs	r2, #4
  401cc8:	2a03      	cmp	r2, #3
  401cca:	f846 5b04 	str.w	r5, [r6], #4
  401cce:	d8fa      	bhi.n	401cc6 <memset+0x6a>
  401cd0:	1f22      	subs	r2, r4, #4
  401cd2:	f022 0203 	bic.w	r2, r2, #3
  401cd6:	3204      	adds	r2, #4
  401cd8:	4413      	add	r3, r2
  401cda:	f004 0403 	and.w	r4, r4, #3
  401cde:	b12c      	cbz	r4, 401cec <memset+0x90>
  401ce0:	b2c9      	uxtb	r1, r1
  401ce2:	441c      	add	r4, r3
  401ce4:	f803 1b01 	strb.w	r1, [r3], #1
  401ce8:	42a3      	cmp	r3, r4
  401cea:	d1fb      	bne.n	401ce4 <memset+0x88>
  401cec:	bc70      	pop	{r4, r5, r6}
  401cee:	4770      	bx	lr
  401cf0:	4614      	mov	r4, r2
  401cf2:	4603      	mov	r3, r0
  401cf4:	e7c2      	b.n	401c7c <memset+0x20>
  401cf6:	bf00      	nop

00401cf8 <setbuf>:
  401cf8:	2900      	cmp	r1, #0
  401cfa:	bf0c      	ite	eq
  401cfc:	2202      	moveq	r2, #2
  401cfe:	2200      	movne	r2, #0
  401d00:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d04:	f000 b800 	b.w	401d08 <setvbuf>

00401d08 <setvbuf>:
  401d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401d0c:	4c3a      	ldr	r4, [pc, #232]	; (401df8 <setvbuf+0xf0>)
  401d0e:	6826      	ldr	r6, [r4, #0]
  401d10:	460d      	mov	r5, r1
  401d12:	4604      	mov	r4, r0
  401d14:	4690      	mov	r8, r2
  401d16:	461f      	mov	r7, r3
  401d18:	b116      	cbz	r6, 401d20 <setvbuf+0x18>
  401d1a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401d1c:	2b00      	cmp	r3, #0
  401d1e:	d03c      	beq.n	401d9a <setvbuf+0x92>
  401d20:	f1b8 0f02 	cmp.w	r8, #2
  401d24:	d82f      	bhi.n	401d86 <setvbuf+0x7e>
  401d26:	2f00      	cmp	r7, #0
  401d28:	db2d      	blt.n	401d86 <setvbuf+0x7e>
  401d2a:	4621      	mov	r1, r4
  401d2c:	4630      	mov	r0, r6
  401d2e:	f002 fb73 	bl	404418 <_fflush_r>
  401d32:	89a1      	ldrh	r1, [r4, #12]
  401d34:	2300      	movs	r3, #0
  401d36:	6063      	str	r3, [r4, #4]
  401d38:	61a3      	str	r3, [r4, #24]
  401d3a:	060b      	lsls	r3, r1, #24
  401d3c:	d427      	bmi.n	401d8e <setvbuf+0x86>
  401d3e:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  401d42:	b289      	uxth	r1, r1
  401d44:	f1b8 0f02 	cmp.w	r8, #2
  401d48:	81a1      	strh	r1, [r4, #12]
  401d4a:	d02a      	beq.n	401da2 <setvbuf+0x9a>
  401d4c:	2d00      	cmp	r5, #0
  401d4e:	d036      	beq.n	401dbe <setvbuf+0xb6>
  401d50:	f1b8 0f01 	cmp.w	r8, #1
  401d54:	d011      	beq.n	401d7a <setvbuf+0x72>
  401d56:	b289      	uxth	r1, r1
  401d58:	f001 0008 	and.w	r0, r1, #8
  401d5c:	4b27      	ldr	r3, [pc, #156]	; (401dfc <setvbuf+0xf4>)
  401d5e:	63f3      	str	r3, [r6, #60]	; 0x3c
  401d60:	b280      	uxth	r0, r0
  401d62:	6025      	str	r5, [r4, #0]
  401d64:	6125      	str	r5, [r4, #16]
  401d66:	6167      	str	r7, [r4, #20]
  401d68:	b178      	cbz	r0, 401d8a <setvbuf+0x82>
  401d6a:	f011 0f03 	tst.w	r1, #3
  401d6e:	bf18      	it	ne
  401d70:	2700      	movne	r7, #0
  401d72:	60a7      	str	r7, [r4, #8]
  401d74:	2000      	movs	r0, #0
  401d76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d7a:	f041 0101 	orr.w	r1, r1, #1
  401d7e:	427b      	negs	r3, r7
  401d80:	81a1      	strh	r1, [r4, #12]
  401d82:	61a3      	str	r3, [r4, #24]
  401d84:	e7e7      	b.n	401d56 <setvbuf+0x4e>
  401d86:	f04f 30ff 	mov.w	r0, #4294967295
  401d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401d8e:	6921      	ldr	r1, [r4, #16]
  401d90:	4630      	mov	r0, r6
  401d92:	f002 fc43 	bl	40461c <_free_r>
  401d96:	89a1      	ldrh	r1, [r4, #12]
  401d98:	e7d1      	b.n	401d3e <setvbuf+0x36>
  401d9a:	4630      	mov	r0, r6
  401d9c:	f002 fbd0 	bl	404540 <__sinit>
  401da0:	e7be      	b.n	401d20 <setvbuf+0x18>
  401da2:	2000      	movs	r0, #0
  401da4:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401da8:	f041 0102 	orr.w	r1, r1, #2
  401dac:	2500      	movs	r5, #0
  401dae:	2201      	movs	r2, #1
  401db0:	81a1      	strh	r1, [r4, #12]
  401db2:	60a5      	str	r5, [r4, #8]
  401db4:	6023      	str	r3, [r4, #0]
  401db6:	6123      	str	r3, [r4, #16]
  401db8:	6162      	str	r2, [r4, #20]
  401dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401dbe:	2f00      	cmp	r7, #0
  401dc0:	bf08      	it	eq
  401dc2:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401dc6:	4638      	mov	r0, r7
  401dc8:	f002 fd2e 	bl	404828 <malloc>
  401dcc:	4605      	mov	r5, r0
  401dce:	b128      	cbz	r0, 401ddc <setvbuf+0xd4>
  401dd0:	89a1      	ldrh	r1, [r4, #12]
  401dd2:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401dd6:	b289      	uxth	r1, r1
  401dd8:	81a1      	strh	r1, [r4, #12]
  401dda:	e7b9      	b.n	401d50 <setvbuf+0x48>
  401ddc:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401de0:	f002 fd22 	bl	404828 <malloc>
  401de4:	4605      	mov	r5, r0
  401de6:	b918      	cbnz	r0, 401df0 <setvbuf+0xe8>
  401de8:	89a1      	ldrh	r1, [r4, #12]
  401dea:	f04f 30ff 	mov.w	r0, #4294967295
  401dee:	e7d9      	b.n	401da4 <setvbuf+0x9c>
  401df0:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401df4:	e7ec      	b.n	401dd0 <setvbuf+0xc8>
  401df6:	bf00      	nop
  401df8:	20000440 	.word	0x20000440
  401dfc:	00404445 	.word	0x00404445

00401e00 <sprintf>:
  401e00:	b40e      	push	{r1, r2, r3}
  401e02:	b5f0      	push	{r4, r5, r6, r7, lr}
  401e04:	b09c      	sub	sp, #112	; 0x70
  401e06:	ab21      	add	r3, sp, #132	; 0x84
  401e08:	490f      	ldr	r1, [pc, #60]	; (401e48 <sprintf+0x48>)
  401e0a:	f853 2b04 	ldr.w	r2, [r3], #4
  401e0e:	9301      	str	r3, [sp, #4]
  401e10:	4605      	mov	r5, r0
  401e12:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401e16:	6808      	ldr	r0, [r1, #0]
  401e18:	9502      	str	r5, [sp, #8]
  401e1a:	f44f 7702 	mov.w	r7, #520	; 0x208
  401e1e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401e22:	a902      	add	r1, sp, #8
  401e24:	9506      	str	r5, [sp, #24]
  401e26:	f8ad 7014 	strh.w	r7, [sp, #20]
  401e2a:	9404      	str	r4, [sp, #16]
  401e2c:	9407      	str	r4, [sp, #28]
  401e2e:	f8ad 6016 	strh.w	r6, [sp, #22]
  401e32:	f000 f80b 	bl	401e4c <_svfprintf_r>
  401e36:	9b02      	ldr	r3, [sp, #8]
  401e38:	2200      	movs	r2, #0
  401e3a:	701a      	strb	r2, [r3, #0]
  401e3c:	b01c      	add	sp, #112	; 0x70
  401e3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401e42:	b003      	add	sp, #12
  401e44:	4770      	bx	lr
  401e46:	bf00      	nop
  401e48:	20000440 	.word	0x20000440

00401e4c <_svfprintf_r>:
  401e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e50:	b0c1      	sub	sp, #260	; 0x104
  401e52:	4689      	mov	r9, r1
  401e54:	920a      	str	r2, [sp, #40]	; 0x28
  401e56:	930e      	str	r3, [sp, #56]	; 0x38
  401e58:	9008      	str	r0, [sp, #32]
  401e5a:	f002 fce1 	bl	404820 <_localeconv_r>
  401e5e:	6803      	ldr	r3, [r0, #0]
  401e60:	9317      	str	r3, [sp, #92]	; 0x5c
  401e62:	4618      	mov	r0, r3
  401e64:	f003 fe30 	bl	405ac8 <strlen>
  401e68:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  401e6c:	9018      	str	r0, [sp, #96]	; 0x60
  401e6e:	061a      	lsls	r2, r3, #24
  401e70:	d504      	bpl.n	401e7c <_svfprintf_r+0x30>
  401e72:	f8d9 3010 	ldr.w	r3, [r9, #16]
  401e76:	2b00      	cmp	r3, #0
  401e78:	f001 808c 	beq.w	402f94 <_svfprintf_r+0x1148>
  401e7c:	2300      	movs	r3, #0
  401e7e:	af30      	add	r7, sp, #192	; 0xc0
  401e80:	9313      	str	r3, [sp, #76]	; 0x4c
  401e82:	9325      	str	r3, [sp, #148]	; 0x94
  401e84:	9324      	str	r3, [sp, #144]	; 0x90
  401e86:	9316      	str	r3, [sp, #88]	; 0x58
  401e88:	9319      	str	r3, [sp, #100]	; 0x64
  401e8a:	930b      	str	r3, [sp, #44]	; 0x2c
  401e8c:	9723      	str	r7, [sp, #140]	; 0x8c
  401e8e:	9314      	str	r3, [sp, #80]	; 0x50
  401e90:	9315      	str	r3, [sp, #84]	; 0x54
  401e92:	463c      	mov	r4, r7
  401e94:	464e      	mov	r6, r9
  401e96:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401e98:	782b      	ldrb	r3, [r5, #0]
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	f000 80a9 	beq.w	401ff2 <_svfprintf_r+0x1a6>
  401ea0:	2b25      	cmp	r3, #37	; 0x25
  401ea2:	d102      	bne.n	401eaa <_svfprintf_r+0x5e>
  401ea4:	e0a5      	b.n	401ff2 <_svfprintf_r+0x1a6>
  401ea6:	2b25      	cmp	r3, #37	; 0x25
  401ea8:	d003      	beq.n	401eb2 <_svfprintf_r+0x66>
  401eaa:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  401eae:	2b00      	cmp	r3, #0
  401eb0:	d1f9      	bne.n	401ea6 <_svfprintf_r+0x5a>
  401eb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401eb4:	1aeb      	subs	r3, r5, r3
  401eb6:	b173      	cbz	r3, 401ed6 <_svfprintf_r+0x8a>
  401eb8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  401eba:	9925      	ldr	r1, [sp, #148]	; 0x94
  401ebc:	980a      	ldr	r0, [sp, #40]	; 0x28
  401ebe:	6020      	str	r0, [r4, #0]
  401ec0:	3201      	adds	r2, #1
  401ec2:	4419      	add	r1, r3
  401ec4:	2a07      	cmp	r2, #7
  401ec6:	6063      	str	r3, [r4, #4]
  401ec8:	9125      	str	r1, [sp, #148]	; 0x94
  401eca:	9224      	str	r2, [sp, #144]	; 0x90
  401ecc:	dc72      	bgt.n	401fb4 <_svfprintf_r+0x168>
  401ece:	3408      	adds	r4, #8
  401ed0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401ed2:	441a      	add	r2, r3
  401ed4:	920b      	str	r2, [sp, #44]	; 0x2c
  401ed6:	782b      	ldrb	r3, [r5, #0]
  401ed8:	2b00      	cmp	r3, #0
  401eda:	f000 87b5 	beq.w	402e48 <_svfprintf_r+0xffc>
  401ede:	2300      	movs	r3, #0
  401ee0:	1c69      	adds	r1, r5, #1
  401ee2:	786d      	ldrb	r5, [r5, #1]
  401ee4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  401ee8:	461a      	mov	r2, r3
  401eea:	930c      	str	r3, [sp, #48]	; 0x30
  401eec:	9307      	str	r3, [sp, #28]
  401eee:	f04f 3aff 	mov.w	sl, #4294967295
  401ef2:	1c4b      	adds	r3, r1, #1
  401ef4:	f1a5 0120 	sub.w	r1, r5, #32
  401ef8:	2958      	cmp	r1, #88	; 0x58
  401efa:	f200 83d9 	bhi.w	4026b0 <_svfprintf_r+0x864>
  401efe:	e8df f011 	tbh	[pc, r1, lsl #1]
  401f02:	0270      	.short	0x0270
  401f04:	03d703d7 	.word	0x03d703d7
  401f08:	03d70374 	.word	0x03d70374
  401f0c:	03d703d7 	.word	0x03d703d7
  401f10:	03d703d7 	.word	0x03d703d7
  401f14:	02f003d7 	.word	0x02f003d7
  401f18:	03d7020d 	.word	0x03d7020d
  401f1c:	021101f4 	.word	0x021101f4
  401f20:	037b03d7 	.word	0x037b03d7
  401f24:	02ba02ba 	.word	0x02ba02ba
  401f28:	02ba02ba 	.word	0x02ba02ba
  401f2c:	02ba02ba 	.word	0x02ba02ba
  401f30:	02ba02ba 	.word	0x02ba02ba
  401f34:	03d702ba 	.word	0x03d702ba
  401f38:	03d703d7 	.word	0x03d703d7
  401f3c:	03d703d7 	.word	0x03d703d7
  401f40:	03d703d7 	.word	0x03d703d7
  401f44:	03d703d7 	.word	0x03d703d7
  401f48:	02c903d7 	.word	0x02c903d7
  401f4c:	03d7038b 	.word	0x03d7038b
  401f50:	03d7038b 	.word	0x03d7038b
  401f54:	03d703d7 	.word	0x03d703d7
  401f58:	036d03d7 	.word	0x036d03d7
  401f5c:	03d703d7 	.word	0x03d703d7
  401f60:	03d70305 	.word	0x03d70305
  401f64:	03d703d7 	.word	0x03d703d7
  401f68:	03d703d7 	.word	0x03d703d7
  401f6c:	03d70323 	.word	0x03d70323
  401f70:	033d03d7 	.word	0x033d03d7
  401f74:	03d703d7 	.word	0x03d703d7
  401f78:	03d703d7 	.word	0x03d703d7
  401f7c:	03d703d7 	.word	0x03d703d7
  401f80:	03d703d7 	.word	0x03d703d7
  401f84:	03d703d7 	.word	0x03d703d7
  401f88:	022c0358 	.word	0x022c0358
  401f8c:	038b038b 	.word	0x038b038b
  401f90:	02fe038b 	.word	0x02fe038b
  401f94:	03d7022c 	.word	0x03d7022c
  401f98:	02e603d7 	.word	0x02e603d7
  401f9c:	027e03d7 	.word	0x027e03d7
  401fa0:	03c001fb 	.word	0x03c001fb
  401fa4:	03d70277 	.word	0x03d70277
  401fa8:	03d70292 	.word	0x03d70292
  401fac:	03d7007a 	.word	0x03d7007a
  401fb0:	024a03d7 	.word	0x024a03d7
  401fb4:	9808      	ldr	r0, [sp, #32]
  401fb6:	9307      	str	r3, [sp, #28]
  401fb8:	4631      	mov	r1, r6
  401fba:	aa23      	add	r2, sp, #140	; 0x8c
  401fbc:	f003 fdb2 	bl	405b24 <__ssprint_r>
  401fc0:	b950      	cbnz	r0, 401fd8 <_svfprintf_r+0x18c>
  401fc2:	463c      	mov	r4, r7
  401fc4:	9b07      	ldr	r3, [sp, #28]
  401fc6:	e783      	b.n	401ed0 <_svfprintf_r+0x84>
  401fc8:	9808      	ldr	r0, [sp, #32]
  401fca:	4631      	mov	r1, r6
  401fcc:	aa23      	add	r2, sp, #140	; 0x8c
  401fce:	f003 fda9 	bl	405b24 <__ssprint_r>
  401fd2:	2800      	cmp	r0, #0
  401fd4:	f000 8185 	beq.w	4022e2 <_svfprintf_r+0x496>
  401fd8:	46b1      	mov	r9, r6
  401fda:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  401fde:	f013 0f40 	tst.w	r3, #64	; 0x40
  401fe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401fe4:	bf18      	it	ne
  401fe6:	f04f 33ff 	movne.w	r3, #4294967295
  401fea:	4618      	mov	r0, r3
  401fec:	b041      	add	sp, #260	; 0x104
  401fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ff2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401ff4:	e76f      	b.n	401ed6 <_svfprintf_r+0x8a>
  401ff6:	930a      	str	r3, [sp, #40]	; 0x28
  401ff8:	9b07      	ldr	r3, [sp, #28]
  401ffa:	0698      	lsls	r0, r3, #26
  401ffc:	f140 82ad 	bpl.w	40255a <_svfprintf_r+0x70e>
  402000:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402002:	f103 0907 	add.w	r9, r3, #7
  402006:	f029 0307 	bic.w	r3, r9, #7
  40200a:	f103 0208 	add.w	r2, r3, #8
  40200e:	e9d3 8900 	ldrd	r8, r9, [r3]
  402012:	920e      	str	r2, [sp, #56]	; 0x38
  402014:	2301      	movs	r3, #1
  402016:	f04f 0c00 	mov.w	ip, #0
  40201a:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40201e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402022:	f1ba 0f00 	cmp.w	sl, #0
  402026:	db03      	blt.n	402030 <_svfprintf_r+0x1e4>
  402028:	9a07      	ldr	r2, [sp, #28]
  40202a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40202e:	9207      	str	r2, [sp, #28]
  402030:	ea58 0209 	orrs.w	r2, r8, r9
  402034:	f040 834c 	bne.w	4026d0 <_svfprintf_r+0x884>
  402038:	f1ba 0f00 	cmp.w	sl, #0
  40203c:	f000 8451 	beq.w	4028e2 <_svfprintf_r+0xa96>
  402040:	2b01      	cmp	r3, #1
  402042:	f000 834f 	beq.w	4026e4 <_svfprintf_r+0x898>
  402046:	2b02      	cmp	r3, #2
  402048:	f000 8490 	beq.w	40296c <_svfprintf_r+0xb20>
  40204c:	4639      	mov	r1, r7
  40204e:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  402052:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  402056:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  40205a:	f008 0307 	and.w	r3, r8, #7
  40205e:	4681      	mov	r9, r0
  402060:	4690      	mov	r8, r2
  402062:	3330      	adds	r3, #48	; 0x30
  402064:	ea58 0209 	orrs.w	r2, r8, r9
  402068:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40206c:	d1ef      	bne.n	40204e <_svfprintf_r+0x202>
  40206e:	9a07      	ldr	r2, [sp, #28]
  402070:	9110      	str	r1, [sp, #64]	; 0x40
  402072:	07d2      	lsls	r2, r2, #31
  402074:	f100 8544 	bmi.w	402b00 <_svfprintf_r+0xcb4>
  402078:	1a7b      	subs	r3, r7, r1
  40207a:	930d      	str	r3, [sp, #52]	; 0x34
  40207c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40207e:	4592      	cmp	sl, r2
  402080:	4653      	mov	r3, sl
  402082:	bfb8      	it	lt
  402084:	4613      	movlt	r3, r2
  402086:	9309      	str	r3, [sp, #36]	; 0x24
  402088:	2300      	movs	r3, #0
  40208a:	9312      	str	r3, [sp, #72]	; 0x48
  40208c:	f1bc 0f00 	cmp.w	ip, #0
  402090:	d002      	beq.n	402098 <_svfprintf_r+0x24c>
  402092:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402094:	3301      	adds	r3, #1
  402096:	9309      	str	r3, [sp, #36]	; 0x24
  402098:	9b07      	ldr	r3, [sp, #28]
  40209a:	f013 0302 	ands.w	r3, r3, #2
  40209e:	930f      	str	r3, [sp, #60]	; 0x3c
  4020a0:	d002      	beq.n	4020a8 <_svfprintf_r+0x25c>
  4020a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020a4:	3302      	adds	r3, #2
  4020a6:	9309      	str	r3, [sp, #36]	; 0x24
  4020a8:	9b07      	ldr	r3, [sp, #28]
  4020aa:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  4020ae:	f040 830c 	bne.w	4026ca <_svfprintf_r+0x87e>
  4020b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4020b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4020b6:	ebc2 0803 	rsb	r8, r2, r3
  4020ba:	f1b8 0f00 	cmp.w	r8, #0
  4020be:	f340 8304 	ble.w	4026ca <_svfprintf_r+0x87e>
  4020c2:	f1b8 0f10 	cmp.w	r8, #16
  4020c6:	9925      	ldr	r1, [sp, #148]	; 0x94
  4020c8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4020ca:	f8df a544 	ldr.w	sl, [pc, #1348]	; 402610 <_svfprintf_r+0x7c4>
  4020ce:	dd29      	ble.n	402124 <_svfprintf_r+0x2d8>
  4020d0:	4653      	mov	r3, sl
  4020d2:	f04f 0b10 	mov.w	fp, #16
  4020d6:	46c2      	mov	sl, r8
  4020d8:	46a8      	mov	r8, r5
  4020da:	461d      	mov	r5, r3
  4020dc:	e006      	b.n	4020ec <_svfprintf_r+0x2a0>
  4020de:	f1aa 0a10 	sub.w	sl, sl, #16
  4020e2:	f1ba 0f10 	cmp.w	sl, #16
  4020e6:	f104 0408 	add.w	r4, r4, #8
  4020ea:	dd17      	ble.n	40211c <_svfprintf_r+0x2d0>
  4020ec:	3201      	adds	r2, #1
  4020ee:	3110      	adds	r1, #16
  4020f0:	2a07      	cmp	r2, #7
  4020f2:	9125      	str	r1, [sp, #148]	; 0x94
  4020f4:	9224      	str	r2, [sp, #144]	; 0x90
  4020f6:	e884 0820 	stmia.w	r4, {r5, fp}
  4020fa:	ddf0      	ble.n	4020de <_svfprintf_r+0x292>
  4020fc:	9808      	ldr	r0, [sp, #32]
  4020fe:	4631      	mov	r1, r6
  402100:	aa23      	add	r2, sp, #140	; 0x8c
  402102:	f003 fd0f 	bl	405b24 <__ssprint_r>
  402106:	2800      	cmp	r0, #0
  402108:	f47f af66 	bne.w	401fd8 <_svfprintf_r+0x18c>
  40210c:	f1aa 0a10 	sub.w	sl, sl, #16
  402110:	f1ba 0f10 	cmp.w	sl, #16
  402114:	9925      	ldr	r1, [sp, #148]	; 0x94
  402116:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402118:	463c      	mov	r4, r7
  40211a:	dce7      	bgt.n	4020ec <_svfprintf_r+0x2a0>
  40211c:	462b      	mov	r3, r5
  40211e:	4645      	mov	r5, r8
  402120:	46d0      	mov	r8, sl
  402122:	469a      	mov	sl, r3
  402124:	3201      	adds	r2, #1
  402126:	eb08 0b01 	add.w	fp, r8, r1
  40212a:	2a07      	cmp	r2, #7
  40212c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402130:	9224      	str	r2, [sp, #144]	; 0x90
  402132:	f8c4 a000 	str.w	sl, [r4]
  402136:	f8c4 8004 	str.w	r8, [r4, #4]
  40213a:	f300 847b 	bgt.w	402a34 <_svfprintf_r+0xbe8>
  40213e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402142:	3408      	adds	r4, #8
  402144:	f1bc 0f00 	cmp.w	ip, #0
  402148:	d00f      	beq.n	40216a <_svfprintf_r+0x31e>
  40214a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40214c:	3301      	adds	r3, #1
  40214e:	f10b 0b01 	add.w	fp, fp, #1
  402152:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  402156:	2201      	movs	r2, #1
  402158:	2b07      	cmp	r3, #7
  40215a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40215e:	9324      	str	r3, [sp, #144]	; 0x90
  402160:	e884 0006 	stmia.w	r4, {r1, r2}
  402164:	f300 83da 	bgt.w	40291c <_svfprintf_r+0xad0>
  402168:	3408      	adds	r4, #8
  40216a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40216c:	b173      	cbz	r3, 40218c <_svfprintf_r+0x340>
  40216e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402170:	3301      	adds	r3, #1
  402172:	f10b 0b02 	add.w	fp, fp, #2
  402176:	a91c      	add	r1, sp, #112	; 0x70
  402178:	2202      	movs	r2, #2
  40217a:	2b07      	cmp	r3, #7
  40217c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402180:	9324      	str	r3, [sp, #144]	; 0x90
  402182:	e884 0006 	stmia.w	r4, {r1, r2}
  402186:	f300 83d5 	bgt.w	402934 <_svfprintf_r+0xae8>
  40218a:	3408      	adds	r4, #8
  40218c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  402190:	f000 8311 	beq.w	4027b6 <_svfprintf_r+0x96a>
  402194:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402196:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402198:	ebc2 0a03 	rsb	sl, r2, r3
  40219c:	f1ba 0f00 	cmp.w	sl, #0
  4021a0:	dd3c      	ble.n	40221c <_svfprintf_r+0x3d0>
  4021a2:	f1ba 0f10 	cmp.w	sl, #16
  4021a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4021a8:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 402614 <_svfprintf_r+0x7c8>
  4021ac:	dd2b      	ble.n	402206 <_svfprintf_r+0x3ba>
  4021ae:	4649      	mov	r1, r9
  4021b0:	465b      	mov	r3, fp
  4021b2:	46a9      	mov	r9, r5
  4021b4:	f04f 0810 	mov.w	r8, #16
  4021b8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4021bc:	460d      	mov	r5, r1
  4021be:	e006      	b.n	4021ce <_svfprintf_r+0x382>
  4021c0:	f1aa 0a10 	sub.w	sl, sl, #16
  4021c4:	f1ba 0f10 	cmp.w	sl, #16
  4021c8:	f104 0408 	add.w	r4, r4, #8
  4021cc:	dd17      	ble.n	4021fe <_svfprintf_r+0x3b2>
  4021ce:	3201      	adds	r2, #1
  4021d0:	3310      	adds	r3, #16
  4021d2:	2a07      	cmp	r2, #7
  4021d4:	9325      	str	r3, [sp, #148]	; 0x94
  4021d6:	9224      	str	r2, [sp, #144]	; 0x90
  4021d8:	e884 0120 	stmia.w	r4, {r5, r8}
  4021dc:	ddf0      	ble.n	4021c0 <_svfprintf_r+0x374>
  4021de:	4658      	mov	r0, fp
  4021e0:	4631      	mov	r1, r6
  4021e2:	aa23      	add	r2, sp, #140	; 0x8c
  4021e4:	f003 fc9e 	bl	405b24 <__ssprint_r>
  4021e8:	2800      	cmp	r0, #0
  4021ea:	f47f aef5 	bne.w	401fd8 <_svfprintf_r+0x18c>
  4021ee:	f1aa 0a10 	sub.w	sl, sl, #16
  4021f2:	f1ba 0f10 	cmp.w	sl, #16
  4021f6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4021f8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4021fa:	463c      	mov	r4, r7
  4021fc:	dce7      	bgt.n	4021ce <_svfprintf_r+0x382>
  4021fe:	469b      	mov	fp, r3
  402200:	462b      	mov	r3, r5
  402202:	464d      	mov	r5, r9
  402204:	4699      	mov	r9, r3
  402206:	3201      	adds	r2, #1
  402208:	44d3      	add	fp, sl
  40220a:	2a07      	cmp	r2, #7
  40220c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402210:	9224      	str	r2, [sp, #144]	; 0x90
  402212:	e884 0600 	stmia.w	r4, {r9, sl}
  402216:	f300 8375 	bgt.w	402904 <_svfprintf_r+0xab8>
  40221a:	3408      	adds	r4, #8
  40221c:	9b07      	ldr	r3, [sp, #28]
  40221e:	05d9      	lsls	r1, r3, #23
  402220:	f100 826c 	bmi.w	4026fc <_svfprintf_r+0x8b0>
  402224:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402226:	990d      	ldr	r1, [sp, #52]	; 0x34
  402228:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40222a:	6022      	str	r2, [r4, #0]
  40222c:	3301      	adds	r3, #1
  40222e:	448b      	add	fp, r1
  402230:	2b07      	cmp	r3, #7
  402232:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402236:	6061      	str	r1, [r4, #4]
  402238:	9324      	str	r3, [sp, #144]	; 0x90
  40223a:	f300 8346 	bgt.w	4028ca <_svfprintf_r+0xa7e>
  40223e:	3408      	adds	r4, #8
  402240:	9b07      	ldr	r3, [sp, #28]
  402242:	075a      	lsls	r2, r3, #29
  402244:	d541      	bpl.n	4022ca <_svfprintf_r+0x47e>
  402246:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402248:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40224a:	1a9d      	subs	r5, r3, r2
  40224c:	2d00      	cmp	r5, #0
  40224e:	dd3c      	ble.n	4022ca <_svfprintf_r+0x47e>
  402250:	2d10      	cmp	r5, #16
  402252:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402254:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 402610 <_svfprintf_r+0x7c4>
  402258:	dd23      	ble.n	4022a2 <_svfprintf_r+0x456>
  40225a:	f04f 0810 	mov.w	r8, #16
  40225e:	465a      	mov	r2, fp
  402260:	f8dd 9020 	ldr.w	r9, [sp, #32]
  402264:	e004      	b.n	402270 <_svfprintf_r+0x424>
  402266:	3d10      	subs	r5, #16
  402268:	2d10      	cmp	r5, #16
  40226a:	f104 0408 	add.w	r4, r4, #8
  40226e:	dd17      	ble.n	4022a0 <_svfprintf_r+0x454>
  402270:	3301      	adds	r3, #1
  402272:	3210      	adds	r2, #16
  402274:	2b07      	cmp	r3, #7
  402276:	9225      	str	r2, [sp, #148]	; 0x94
  402278:	9324      	str	r3, [sp, #144]	; 0x90
  40227a:	f8c4 a000 	str.w	sl, [r4]
  40227e:	f8c4 8004 	str.w	r8, [r4, #4]
  402282:	ddf0      	ble.n	402266 <_svfprintf_r+0x41a>
  402284:	4648      	mov	r0, r9
  402286:	4631      	mov	r1, r6
  402288:	aa23      	add	r2, sp, #140	; 0x8c
  40228a:	f003 fc4b 	bl	405b24 <__ssprint_r>
  40228e:	2800      	cmp	r0, #0
  402290:	f47f aea2 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402294:	3d10      	subs	r5, #16
  402296:	2d10      	cmp	r5, #16
  402298:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40229a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40229c:	463c      	mov	r4, r7
  40229e:	dce7      	bgt.n	402270 <_svfprintf_r+0x424>
  4022a0:	4693      	mov	fp, r2
  4022a2:	3301      	adds	r3, #1
  4022a4:	44ab      	add	fp, r5
  4022a6:	2b07      	cmp	r3, #7
  4022a8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4022ac:	9324      	str	r3, [sp, #144]	; 0x90
  4022ae:	f8c4 a000 	str.w	sl, [r4]
  4022b2:	6065      	str	r5, [r4, #4]
  4022b4:	dd09      	ble.n	4022ca <_svfprintf_r+0x47e>
  4022b6:	9808      	ldr	r0, [sp, #32]
  4022b8:	4631      	mov	r1, r6
  4022ba:	aa23      	add	r2, sp, #140	; 0x8c
  4022bc:	f003 fc32 	bl	405b24 <__ssprint_r>
  4022c0:	2800      	cmp	r0, #0
  4022c2:	f47f ae89 	bne.w	401fd8 <_svfprintf_r+0x18c>
  4022c6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4022ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4022cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4022ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4022d0:	428a      	cmp	r2, r1
  4022d2:	bfac      	ite	ge
  4022d4:	189b      	addge	r3, r3, r2
  4022d6:	185b      	addlt	r3, r3, r1
  4022d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4022da:	f1bb 0f00 	cmp.w	fp, #0
  4022de:	f47f ae73 	bne.w	401fc8 <_svfprintf_r+0x17c>
  4022e2:	2300      	movs	r3, #0
  4022e4:	9324      	str	r3, [sp, #144]	; 0x90
  4022e6:	463c      	mov	r4, r7
  4022e8:	e5d5      	b.n	401e96 <_svfprintf_r+0x4a>
  4022ea:	4619      	mov	r1, r3
  4022ec:	9807      	ldr	r0, [sp, #28]
  4022ee:	781d      	ldrb	r5, [r3, #0]
  4022f0:	f040 0004 	orr.w	r0, r0, #4
  4022f4:	9007      	str	r0, [sp, #28]
  4022f6:	e5fc      	b.n	401ef2 <_svfprintf_r+0xa6>
  4022f8:	930a      	str	r3, [sp, #40]	; 0x28
  4022fa:	9b07      	ldr	r3, [sp, #28]
  4022fc:	f013 0320 	ands.w	r3, r3, #32
  402300:	f000 810e 	beq.w	402520 <_svfprintf_r+0x6d4>
  402304:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402306:	f103 0907 	add.w	r9, r3, #7
  40230a:	f029 0307 	bic.w	r3, r9, #7
  40230e:	f103 0208 	add.w	r2, r3, #8
  402312:	e9d3 8900 	ldrd	r8, r9, [r3]
  402316:	920e      	str	r2, [sp, #56]	; 0x38
  402318:	2300      	movs	r3, #0
  40231a:	e67c      	b.n	402016 <_svfprintf_r+0x1ca>
  40231c:	781d      	ldrb	r5, [r3, #0]
  40231e:	4619      	mov	r1, r3
  402320:	222b      	movs	r2, #43	; 0x2b
  402322:	e5e6      	b.n	401ef2 <_svfprintf_r+0xa6>
  402324:	781d      	ldrb	r5, [r3, #0]
  402326:	2d2a      	cmp	r5, #42	; 0x2a
  402328:	f103 0101 	add.w	r1, r3, #1
  40232c:	f000 87ad 	beq.w	40328a <_svfprintf_r+0x143e>
  402330:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402334:	2809      	cmp	r0, #9
  402336:	460b      	mov	r3, r1
  402338:	f04f 0a00 	mov.w	sl, #0
  40233c:	f63f adda 	bhi.w	401ef4 <_svfprintf_r+0xa8>
  402340:	f813 5b01 	ldrb.w	r5, [r3], #1
  402344:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  402348:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  40234c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402350:	2809      	cmp	r0, #9
  402352:	d9f5      	bls.n	402340 <_svfprintf_r+0x4f4>
  402354:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  402358:	e5cc      	b.n	401ef4 <_svfprintf_r+0xa8>
  40235a:	930a      	str	r3, [sp, #40]	; 0x28
  40235c:	9b07      	ldr	r3, [sp, #28]
  40235e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402362:	069b      	lsls	r3, r3, #26
  402364:	f140 80a1 	bpl.w	4024aa <_svfprintf_r+0x65e>
  402368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40236a:	f103 0907 	add.w	r9, r3, #7
  40236e:	f029 0907 	bic.w	r9, r9, #7
  402372:	e9d9 2300 	ldrd	r2, r3, [r9]
  402376:	f109 0108 	add.w	r1, r9, #8
  40237a:	910e      	str	r1, [sp, #56]	; 0x38
  40237c:	4690      	mov	r8, r2
  40237e:	4699      	mov	r9, r3
  402380:	2a00      	cmp	r2, #0
  402382:	f173 0300 	sbcs.w	r3, r3, #0
  402386:	f2c0 840b 	blt.w	402ba0 <_svfprintf_r+0xd54>
  40238a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40238e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402392:	2301      	movs	r3, #1
  402394:	e645      	b.n	402022 <_svfprintf_r+0x1d6>
  402396:	930a      	str	r3, [sp, #40]	; 0x28
  402398:	4b9b      	ldr	r3, [pc, #620]	; (402608 <_svfprintf_r+0x7bc>)
  40239a:	9316      	str	r3, [sp, #88]	; 0x58
  40239c:	9b07      	ldr	r3, [sp, #28]
  40239e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4023a2:	069b      	lsls	r3, r3, #26
  4023a4:	f140 80f3 	bpl.w	40258e <_svfprintf_r+0x742>
  4023a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4023aa:	f103 0907 	add.w	r9, r3, #7
  4023ae:	f029 0307 	bic.w	r3, r9, #7
  4023b2:	e9d3 8900 	ldrd	r8, r9, [r3]
  4023b6:	f103 0208 	add.w	r2, r3, #8
  4023ba:	920e      	str	r2, [sp, #56]	; 0x38
  4023bc:	9b07      	ldr	r3, [sp, #28]
  4023be:	07d9      	lsls	r1, r3, #31
  4023c0:	f140 80f5 	bpl.w	4025ae <_svfprintf_r+0x762>
  4023c4:	ea58 0309 	orrs.w	r3, r8, r9
  4023c8:	f000 80f1 	beq.w	4025ae <_svfprintf_r+0x762>
  4023cc:	9a07      	ldr	r2, [sp, #28]
  4023ce:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4023d2:	2330      	movs	r3, #48	; 0x30
  4023d4:	f042 0202 	orr.w	r2, r2, #2
  4023d8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4023dc:	9207      	str	r2, [sp, #28]
  4023de:	2302      	movs	r3, #2
  4023e0:	e619      	b.n	402016 <_svfprintf_r+0x1ca>
  4023e2:	781d      	ldrb	r5, [r3, #0]
  4023e4:	4619      	mov	r1, r3
  4023e6:	2a00      	cmp	r2, #0
  4023e8:	f47f ad83 	bne.w	401ef2 <_svfprintf_r+0xa6>
  4023ec:	2220      	movs	r2, #32
  4023ee:	e580      	b.n	401ef2 <_svfprintf_r+0xa6>
  4023f0:	9907      	ldr	r1, [sp, #28]
  4023f2:	f041 0120 	orr.w	r1, r1, #32
  4023f6:	9107      	str	r1, [sp, #28]
  4023f8:	781d      	ldrb	r5, [r3, #0]
  4023fa:	4619      	mov	r1, r3
  4023fc:	e579      	b.n	401ef2 <_svfprintf_r+0xa6>
  4023fe:	930a      	str	r3, [sp, #40]	; 0x28
  402400:	9b07      	ldr	r3, [sp, #28]
  402402:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402406:	069a      	lsls	r2, r3, #26
  402408:	f140 84a1 	bpl.w	402d4e <_svfprintf_r+0xf02>
  40240c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40240e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402410:	ea4f 79e1 	mov.w	r9, r1, asr #31
  402414:	6813      	ldr	r3, [r2, #0]
  402416:	4608      	mov	r0, r1
  402418:	4688      	mov	r8, r1
  40241a:	3204      	adds	r2, #4
  40241c:	4649      	mov	r1, r9
  40241e:	920e      	str	r2, [sp, #56]	; 0x38
  402420:	e9c3 0100 	strd	r0, r1, [r3]
  402424:	e537      	b.n	401e96 <_svfprintf_r+0x4a>
  402426:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402428:	930a      	str	r3, [sp, #40]	; 0x28
  40242a:	6813      	ldr	r3, [r2, #0]
  40242c:	9310      	str	r3, [sp, #64]	; 0x40
  40242e:	f04f 0b00 	mov.w	fp, #0
  402432:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  402436:	f102 0904 	add.w	r9, r2, #4
  40243a:	2b00      	cmp	r3, #0
  40243c:	f000 863b 	beq.w	4030b6 <_svfprintf_r+0x126a>
  402440:	f1ba 0f00 	cmp.w	sl, #0
  402444:	9810      	ldr	r0, [sp, #64]	; 0x40
  402446:	f2c0 85e9 	blt.w	40301c <_svfprintf_r+0x11d0>
  40244a:	4659      	mov	r1, fp
  40244c:	4652      	mov	r2, sl
  40244e:	f002 fc85 	bl	404d5c <memchr>
  402452:	2800      	cmp	r0, #0
  402454:	f000 866c 	beq.w	403130 <_svfprintf_r+0x12e4>
  402458:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40245a:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40245e:	1ac3      	subs	r3, r0, r3
  402460:	930d      	str	r3, [sp, #52]	; 0x34
  402462:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402466:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40246a:	9309      	str	r3, [sp, #36]	; 0x24
  40246c:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  402470:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402474:	e60a      	b.n	40208c <_svfprintf_r+0x240>
  402476:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40247a:	2100      	movs	r1, #0
  40247c:	f813 5b01 	ldrb.w	r5, [r3], #1
  402480:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  402484:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402488:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40248c:	2809      	cmp	r0, #9
  40248e:	d9f5      	bls.n	40247c <_svfprintf_r+0x630>
  402490:	910c      	str	r1, [sp, #48]	; 0x30
  402492:	e52f      	b.n	401ef4 <_svfprintf_r+0xa8>
  402494:	930a      	str	r3, [sp, #40]	; 0x28
  402496:	9b07      	ldr	r3, [sp, #28]
  402498:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40249c:	f043 0310 	orr.w	r3, r3, #16
  4024a0:	9307      	str	r3, [sp, #28]
  4024a2:	9b07      	ldr	r3, [sp, #28]
  4024a4:	069b      	lsls	r3, r3, #26
  4024a6:	f53f af5f 	bmi.w	402368 <_svfprintf_r+0x51c>
  4024aa:	9b07      	ldr	r3, [sp, #28]
  4024ac:	06d8      	lsls	r0, r3, #27
  4024ae:	f100 8368 	bmi.w	402b82 <_svfprintf_r+0xd36>
  4024b2:	9b07      	ldr	r3, [sp, #28]
  4024b4:	0659      	lsls	r1, r3, #25
  4024b6:	f140 8364 	bpl.w	402b82 <_svfprintf_r+0xd36>
  4024ba:	990e      	ldr	r1, [sp, #56]	; 0x38
  4024bc:	f9b1 8000 	ldrsh.w	r8, [r1]
  4024c0:	3104      	adds	r1, #4
  4024c2:	ea4f 79e8 	mov.w	r9, r8, asr #31
  4024c6:	4642      	mov	r2, r8
  4024c8:	464b      	mov	r3, r9
  4024ca:	910e      	str	r1, [sp, #56]	; 0x38
  4024cc:	e758      	b.n	402380 <_svfprintf_r+0x534>
  4024ce:	781d      	ldrb	r5, [r3, #0]
  4024d0:	9907      	ldr	r1, [sp, #28]
  4024d2:	2d6c      	cmp	r5, #108	; 0x6c
  4024d4:	f000 84cb 	beq.w	402e6e <_svfprintf_r+0x1022>
  4024d8:	f041 0110 	orr.w	r1, r1, #16
  4024dc:	9107      	str	r1, [sp, #28]
  4024de:	4619      	mov	r1, r3
  4024e0:	e507      	b.n	401ef2 <_svfprintf_r+0xa6>
  4024e2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4024e4:	6829      	ldr	r1, [r5, #0]
  4024e6:	910c      	str	r1, [sp, #48]	; 0x30
  4024e8:	4608      	mov	r0, r1
  4024ea:	2800      	cmp	r0, #0
  4024ec:	4629      	mov	r1, r5
  4024ee:	f101 0104 	add.w	r1, r1, #4
  4024f2:	f2c0 84b5 	blt.w	402e60 <_svfprintf_r+0x1014>
  4024f6:	910e      	str	r1, [sp, #56]	; 0x38
  4024f8:	781d      	ldrb	r5, [r3, #0]
  4024fa:	4619      	mov	r1, r3
  4024fc:	e4f9      	b.n	401ef2 <_svfprintf_r+0xa6>
  4024fe:	9907      	ldr	r1, [sp, #28]
  402500:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  402504:	9107      	str	r1, [sp, #28]
  402506:	781d      	ldrb	r5, [r3, #0]
  402508:	4619      	mov	r1, r3
  40250a:	e4f2      	b.n	401ef2 <_svfprintf_r+0xa6>
  40250c:	930a      	str	r3, [sp, #40]	; 0x28
  40250e:	9b07      	ldr	r3, [sp, #28]
  402510:	f043 0310 	orr.w	r3, r3, #16
  402514:	9307      	str	r3, [sp, #28]
  402516:	9b07      	ldr	r3, [sp, #28]
  402518:	f013 0320 	ands.w	r3, r3, #32
  40251c:	f47f aef2 	bne.w	402304 <_svfprintf_r+0x4b8>
  402520:	9a07      	ldr	r2, [sp, #28]
  402522:	f012 0210 	ands.w	r2, r2, #16
  402526:	f040 8319 	bne.w	402b5c <_svfprintf_r+0xd10>
  40252a:	9b07      	ldr	r3, [sp, #28]
  40252c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  402530:	f000 8314 	beq.w	402b5c <_svfprintf_r+0xd10>
  402534:	990e      	ldr	r1, [sp, #56]	; 0x38
  402536:	4613      	mov	r3, r2
  402538:	460a      	mov	r2, r1
  40253a:	3204      	adds	r2, #4
  40253c:	f8b1 8000 	ldrh.w	r8, [r1]
  402540:	920e      	str	r2, [sp, #56]	; 0x38
  402542:	f04f 0900 	mov.w	r9, #0
  402546:	e566      	b.n	402016 <_svfprintf_r+0x1ca>
  402548:	930a      	str	r3, [sp, #40]	; 0x28
  40254a:	9b07      	ldr	r3, [sp, #28]
  40254c:	f043 0310 	orr.w	r3, r3, #16
  402550:	9307      	str	r3, [sp, #28]
  402552:	9b07      	ldr	r3, [sp, #28]
  402554:	0698      	lsls	r0, r3, #26
  402556:	f53f ad53 	bmi.w	402000 <_svfprintf_r+0x1b4>
  40255a:	9b07      	ldr	r3, [sp, #28]
  40255c:	06d9      	lsls	r1, r3, #27
  40255e:	f100 8306 	bmi.w	402b6e <_svfprintf_r+0xd22>
  402562:	9b07      	ldr	r3, [sp, #28]
  402564:	065a      	lsls	r2, r3, #25
  402566:	f140 8302 	bpl.w	402b6e <_svfprintf_r+0xd22>
  40256a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40256c:	f8b2 8000 	ldrh.w	r8, [r2]
  402570:	3204      	adds	r2, #4
  402572:	f04f 0900 	mov.w	r9, #0
  402576:	2301      	movs	r3, #1
  402578:	920e      	str	r2, [sp, #56]	; 0x38
  40257a:	e54c      	b.n	402016 <_svfprintf_r+0x1ca>
  40257c:	930a      	str	r3, [sp, #40]	; 0x28
  40257e:	4b23      	ldr	r3, [pc, #140]	; (40260c <_svfprintf_r+0x7c0>)
  402580:	9316      	str	r3, [sp, #88]	; 0x58
  402582:	9b07      	ldr	r3, [sp, #28]
  402584:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402588:	069b      	lsls	r3, r3, #26
  40258a:	f53f af0d 	bmi.w	4023a8 <_svfprintf_r+0x55c>
  40258e:	9b07      	ldr	r3, [sp, #28]
  402590:	06d8      	lsls	r0, r3, #27
  402592:	f140 83cd 	bpl.w	402d30 <_svfprintf_r+0xee4>
  402596:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402598:	4613      	mov	r3, r2
  40259a:	681b      	ldr	r3, [r3, #0]
  40259c:	4698      	mov	r8, r3
  40259e:	9b07      	ldr	r3, [sp, #28]
  4025a0:	3204      	adds	r2, #4
  4025a2:	07d9      	lsls	r1, r3, #31
  4025a4:	920e      	str	r2, [sp, #56]	; 0x38
  4025a6:	f04f 0900 	mov.w	r9, #0
  4025aa:	f53f af0b 	bmi.w	4023c4 <_svfprintf_r+0x578>
  4025ae:	2302      	movs	r3, #2
  4025b0:	e531      	b.n	402016 <_svfprintf_r+0x1ca>
  4025b2:	990e      	ldr	r1, [sp, #56]	; 0x38
  4025b4:	930a      	str	r3, [sp, #40]	; 0x28
  4025b6:	680a      	ldr	r2, [r1, #0]
  4025b8:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  4025bc:	2300      	movs	r3, #0
  4025be:	2201      	movs	r2, #1
  4025c0:	3104      	adds	r1, #4
  4025c2:	469c      	mov	ip, r3
  4025c4:	9209      	str	r2, [sp, #36]	; 0x24
  4025c6:	910e      	str	r1, [sp, #56]	; 0x38
  4025c8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4025cc:	ab26      	add	r3, sp, #152	; 0x98
  4025ce:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4025d2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4025d6:	920d      	str	r2, [sp, #52]	; 0x34
  4025d8:	9310      	str	r3, [sp, #64]	; 0x40
  4025da:	e55d      	b.n	402098 <_svfprintf_r+0x24c>
  4025dc:	9907      	ldr	r1, [sp, #28]
  4025de:	f041 0108 	orr.w	r1, r1, #8
  4025e2:	9107      	str	r1, [sp, #28]
  4025e4:	781d      	ldrb	r5, [r3, #0]
  4025e6:	4619      	mov	r1, r3
  4025e8:	e483      	b.n	401ef2 <_svfprintf_r+0xa6>
  4025ea:	9907      	ldr	r1, [sp, #28]
  4025ec:	f041 0101 	orr.w	r1, r1, #1
  4025f0:	9107      	str	r1, [sp, #28]
  4025f2:	781d      	ldrb	r5, [r3, #0]
  4025f4:	4619      	mov	r1, r3
  4025f6:	e47c      	b.n	401ef2 <_svfprintf_r+0xa6>
  4025f8:	9907      	ldr	r1, [sp, #28]
  4025fa:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4025fe:	9107      	str	r1, [sp, #28]
  402600:	781d      	ldrb	r5, [r3, #0]
  402602:	4619      	mov	r1, r3
  402604:	e475      	b.n	401ef2 <_svfprintf_r+0xa6>
  402606:	bf00      	nop
  402608:	004074f4 	.word	0x004074f4
  40260c:	004074e0 	.word	0x004074e0
  402610:	004074c0 	.word	0x004074c0
  402614:	004074b0 	.word	0x004074b0
  402618:	930a      	str	r3, [sp, #40]	; 0x28
  40261a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40261c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402620:	f103 0907 	add.w	r9, r3, #7
  402624:	f029 0307 	bic.w	r3, r9, #7
  402628:	f103 0208 	add.w	r2, r3, #8
  40262c:	920e      	str	r2, [sp, #56]	; 0x38
  40262e:	681a      	ldr	r2, [r3, #0]
  402630:	9214      	str	r2, [sp, #80]	; 0x50
  402632:	685b      	ldr	r3, [r3, #4]
  402634:	9315      	str	r3, [sp, #84]	; 0x54
  402636:	9915      	ldr	r1, [sp, #84]	; 0x54
  402638:	9814      	ldr	r0, [sp, #80]	; 0x50
  40263a:	f003 f9c5 	bl	4059c8 <__fpclassifyd>
  40263e:	2801      	cmp	r0, #1
  402640:	46d3      	mov	fp, sl
  402642:	9814      	ldr	r0, [sp, #80]	; 0x50
  402644:	9915      	ldr	r1, [sp, #84]	; 0x54
  402646:	f040 8359 	bne.w	402cfc <_svfprintf_r+0xeb0>
  40264a:	2200      	movs	r2, #0
  40264c:	2300      	movs	r3, #0
  40264e:	f004 f827 	bl	4066a0 <__aeabi_dcmplt>
  402652:	2800      	cmp	r0, #0
  402654:	f040 8564 	bne.w	403120 <_svfprintf_r+0x12d4>
  402658:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40265c:	9b07      	ldr	r3, [sp, #28]
  40265e:	4abe      	ldr	r2, [pc, #760]	; (402958 <_svfprintf_r+0xb0c>)
  402660:	f8df e300 	ldr.w	lr, [pc, #768]	; 402964 <_svfprintf_r+0xb18>
  402664:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402668:	9307      	str	r3, [sp, #28]
  40266a:	4613      	mov	r3, r2
  40266c:	2103      	movs	r1, #3
  40266e:	2000      	movs	r0, #0
  402670:	2d47      	cmp	r5, #71	; 0x47
  402672:	bfd8      	it	le
  402674:	4673      	movle	r3, lr
  402676:	9109      	str	r1, [sp, #36]	; 0x24
  402678:	9011      	str	r0, [sp, #68]	; 0x44
  40267a:	9310      	str	r3, [sp, #64]	; 0x40
  40267c:	910d      	str	r1, [sp, #52]	; 0x34
  40267e:	9012      	str	r0, [sp, #72]	; 0x48
  402680:	e504      	b.n	40208c <_svfprintf_r+0x240>
  402682:	980e      	ldr	r0, [sp, #56]	; 0x38
  402684:	9907      	ldr	r1, [sp, #28]
  402686:	930a      	str	r3, [sp, #40]	; 0x28
  402688:	2230      	movs	r2, #48	; 0x30
  40268a:	6803      	ldr	r3, [r0, #0]
  40268c:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  402690:	4602      	mov	r2, r0
  402692:	2578      	movs	r5, #120	; 0x78
  402694:	f041 0102 	orr.w	r1, r1, #2
  402698:	3204      	adds	r2, #4
  40269a:	4698      	mov	r8, r3
  40269c:	4baf      	ldr	r3, [pc, #700]	; (40295c <_svfprintf_r+0xb10>)
  40269e:	9316      	str	r3, [sp, #88]	; 0x58
  4026a0:	9107      	str	r1, [sp, #28]
  4026a2:	920e      	str	r2, [sp, #56]	; 0x38
  4026a4:	f04f 0900 	mov.w	r9, #0
  4026a8:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  4026ac:	2302      	movs	r3, #2
  4026ae:	e4b2      	b.n	402016 <_svfprintf_r+0x1ca>
  4026b0:	930a      	str	r3, [sp, #40]	; 0x28
  4026b2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4026b6:	2d00      	cmp	r5, #0
  4026b8:	f000 83c6 	beq.w	402e48 <_svfprintf_r+0xffc>
  4026bc:	2300      	movs	r3, #0
  4026be:	2201      	movs	r2, #1
  4026c0:	469c      	mov	ip, r3
  4026c2:	9209      	str	r2, [sp, #36]	; 0x24
  4026c4:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  4026c8:	e77e      	b.n	4025c8 <_svfprintf_r+0x77c>
  4026ca:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4026ce:	e539      	b.n	402144 <_svfprintf_r+0x2f8>
  4026d0:	2b01      	cmp	r3, #1
  4026d2:	f47f acb8 	bne.w	402046 <_svfprintf_r+0x1fa>
  4026d6:	f1b9 0f00 	cmp.w	r9, #0
  4026da:	bf08      	it	eq
  4026dc:	f1b8 0f0a 	cmpeq.w	r8, #10
  4026e0:	f080 821c 	bcs.w	402b1c <_svfprintf_r+0xcd0>
  4026e4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4026e8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4026ec:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  4026f0:	ebcb 0307 	rsb	r3, fp, r7
  4026f4:	930d      	str	r3, [sp, #52]	; 0x34
  4026f6:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4026fa:	e4bf      	b.n	40207c <_svfprintf_r+0x230>
  4026fc:	2d65      	cmp	r5, #101	; 0x65
  4026fe:	f340 80a0 	ble.w	402842 <_svfprintf_r+0x9f6>
  402702:	9814      	ldr	r0, [sp, #80]	; 0x50
  402704:	9915      	ldr	r1, [sp, #84]	; 0x54
  402706:	2200      	movs	r2, #0
  402708:	2300      	movs	r3, #0
  40270a:	f003 ffbf 	bl	40668c <__aeabi_dcmpeq>
  40270e:	2800      	cmp	r0, #0
  402710:	f000 8145 	beq.w	40299e <_svfprintf_r+0xb52>
  402714:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402716:	4a92      	ldr	r2, [pc, #584]	; (402960 <_svfprintf_r+0xb14>)
  402718:	6022      	str	r2, [r4, #0]
  40271a:	3301      	adds	r3, #1
  40271c:	f10b 0b01 	add.w	fp, fp, #1
  402720:	2201      	movs	r2, #1
  402722:	2b07      	cmp	r3, #7
  402724:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402728:	9324      	str	r3, [sp, #144]	; 0x90
  40272a:	6062      	str	r2, [r4, #4]
  40272c:	f300 8334 	bgt.w	402d98 <_svfprintf_r+0xf4c>
  402730:	3408      	adds	r4, #8
  402732:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402734:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402736:	4293      	cmp	r3, r2
  402738:	db03      	blt.n	402742 <_svfprintf_r+0x8f6>
  40273a:	9b07      	ldr	r3, [sp, #28]
  40273c:	07da      	lsls	r2, r3, #31
  40273e:	f57f ad7f 	bpl.w	402240 <_svfprintf_r+0x3f4>
  402742:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402744:	9918      	ldr	r1, [sp, #96]	; 0x60
  402746:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402748:	6022      	str	r2, [r4, #0]
  40274a:	3301      	adds	r3, #1
  40274c:	448b      	add	fp, r1
  40274e:	2b07      	cmp	r3, #7
  402750:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402754:	6061      	str	r1, [r4, #4]
  402756:	9324      	str	r3, [sp, #144]	; 0x90
  402758:	f300 8390 	bgt.w	402e7c <_svfprintf_r+0x1030>
  40275c:	3408      	adds	r4, #8
  40275e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402760:	1e5d      	subs	r5, r3, #1
  402762:	2d00      	cmp	r5, #0
  402764:	f77f ad6c 	ble.w	402240 <_svfprintf_r+0x3f4>
  402768:	2d10      	cmp	r5, #16
  40276a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40276c:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 402968 <_svfprintf_r+0xb1c>
  402770:	f340 81ba 	ble.w	402ae8 <_svfprintf_r+0xc9c>
  402774:	f04f 0810 	mov.w	r8, #16
  402778:	465a      	mov	r2, fp
  40277a:	f8dd a020 	ldr.w	sl, [sp, #32]
  40277e:	e004      	b.n	40278a <_svfprintf_r+0x93e>
  402780:	3408      	adds	r4, #8
  402782:	3d10      	subs	r5, #16
  402784:	2d10      	cmp	r5, #16
  402786:	f340 81ae 	ble.w	402ae6 <_svfprintf_r+0xc9a>
  40278a:	3301      	adds	r3, #1
  40278c:	3210      	adds	r2, #16
  40278e:	2b07      	cmp	r3, #7
  402790:	9225      	str	r2, [sp, #148]	; 0x94
  402792:	9324      	str	r3, [sp, #144]	; 0x90
  402794:	f8c4 9000 	str.w	r9, [r4]
  402798:	f8c4 8004 	str.w	r8, [r4, #4]
  40279c:	ddf0      	ble.n	402780 <_svfprintf_r+0x934>
  40279e:	4650      	mov	r0, sl
  4027a0:	4631      	mov	r1, r6
  4027a2:	aa23      	add	r2, sp, #140	; 0x8c
  4027a4:	f003 f9be 	bl	405b24 <__ssprint_r>
  4027a8:	2800      	cmp	r0, #0
  4027aa:	f47f ac15 	bne.w	401fd8 <_svfprintf_r+0x18c>
  4027ae:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4027b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4027b2:	463c      	mov	r4, r7
  4027b4:	e7e5      	b.n	402782 <_svfprintf_r+0x936>
  4027b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4027b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4027ba:	ebc2 0a03 	rsb	sl, r2, r3
  4027be:	f1ba 0f00 	cmp.w	sl, #0
  4027c2:	f77f ace7 	ble.w	402194 <_svfprintf_r+0x348>
  4027c6:	f1ba 0f10 	cmp.w	sl, #16
  4027ca:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4027cc:	f8df 9198 	ldr.w	r9, [pc, #408]	; 402968 <_svfprintf_r+0xb1c>
  4027d0:	dd2b      	ble.n	40282a <_svfprintf_r+0x9de>
  4027d2:	4649      	mov	r1, r9
  4027d4:	465b      	mov	r3, fp
  4027d6:	46a9      	mov	r9, r5
  4027d8:	f04f 0810 	mov.w	r8, #16
  4027dc:	f8dd b020 	ldr.w	fp, [sp, #32]
  4027e0:	460d      	mov	r5, r1
  4027e2:	e006      	b.n	4027f2 <_svfprintf_r+0x9a6>
  4027e4:	f1aa 0a10 	sub.w	sl, sl, #16
  4027e8:	f1ba 0f10 	cmp.w	sl, #16
  4027ec:	f104 0408 	add.w	r4, r4, #8
  4027f0:	dd17      	ble.n	402822 <_svfprintf_r+0x9d6>
  4027f2:	3201      	adds	r2, #1
  4027f4:	3310      	adds	r3, #16
  4027f6:	2a07      	cmp	r2, #7
  4027f8:	9325      	str	r3, [sp, #148]	; 0x94
  4027fa:	9224      	str	r2, [sp, #144]	; 0x90
  4027fc:	e884 0120 	stmia.w	r4, {r5, r8}
  402800:	ddf0      	ble.n	4027e4 <_svfprintf_r+0x998>
  402802:	4658      	mov	r0, fp
  402804:	4631      	mov	r1, r6
  402806:	aa23      	add	r2, sp, #140	; 0x8c
  402808:	f003 f98c 	bl	405b24 <__ssprint_r>
  40280c:	2800      	cmp	r0, #0
  40280e:	f47f abe3 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402812:	f1aa 0a10 	sub.w	sl, sl, #16
  402816:	f1ba 0f10 	cmp.w	sl, #16
  40281a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40281c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40281e:	463c      	mov	r4, r7
  402820:	dce7      	bgt.n	4027f2 <_svfprintf_r+0x9a6>
  402822:	469b      	mov	fp, r3
  402824:	462b      	mov	r3, r5
  402826:	464d      	mov	r5, r9
  402828:	4699      	mov	r9, r3
  40282a:	3201      	adds	r2, #1
  40282c:	44d3      	add	fp, sl
  40282e:	2a07      	cmp	r2, #7
  402830:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402834:	9224      	str	r2, [sp, #144]	; 0x90
  402836:	e884 0600 	stmia.w	r4, {r9, sl}
  40283a:	f300 8252 	bgt.w	402ce2 <_svfprintf_r+0xe96>
  40283e:	3408      	adds	r4, #8
  402840:	e4a8      	b.n	402194 <_svfprintf_r+0x348>
  402842:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402844:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402846:	2b01      	cmp	r3, #1
  402848:	f340 8220 	ble.w	402c8c <_svfprintf_r+0xe40>
  40284c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40284e:	6023      	str	r3, [r4, #0]
  402850:	3501      	adds	r5, #1
  402852:	f10b 0301 	add.w	r3, fp, #1
  402856:	2201      	movs	r2, #1
  402858:	2d07      	cmp	r5, #7
  40285a:	9325      	str	r3, [sp, #148]	; 0x94
  40285c:	9524      	str	r5, [sp, #144]	; 0x90
  40285e:	6062      	str	r2, [r4, #4]
  402860:	f300 8226 	bgt.w	402cb0 <_svfprintf_r+0xe64>
  402864:	3408      	adds	r4, #8
  402866:	9918      	ldr	r1, [sp, #96]	; 0x60
  402868:	6061      	str	r1, [r4, #4]
  40286a:	3501      	adds	r5, #1
  40286c:	eb03 0b01 	add.w	fp, r3, r1
  402870:	2d07      	cmp	r5, #7
  402872:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402874:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402878:	9524      	str	r5, [sp, #144]	; 0x90
  40287a:	6023      	str	r3, [r4, #0]
  40287c:	f300 8224 	bgt.w	402cc8 <_svfprintf_r+0xe7c>
  402880:	3408      	adds	r4, #8
  402882:	2300      	movs	r3, #0
  402884:	9814      	ldr	r0, [sp, #80]	; 0x50
  402886:	9915      	ldr	r1, [sp, #84]	; 0x54
  402888:	2200      	movs	r2, #0
  40288a:	f003 feff 	bl	40668c <__aeabi_dcmpeq>
  40288e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402890:	2800      	cmp	r0, #0
  402892:	f040 80de 	bne.w	402a52 <_svfprintf_r+0xc06>
  402896:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402898:	3b01      	subs	r3, #1
  40289a:	3501      	adds	r5, #1
  40289c:	3201      	adds	r2, #1
  40289e:	449b      	add	fp, r3
  4028a0:	2d07      	cmp	r5, #7
  4028a2:	9524      	str	r5, [sp, #144]	; 0x90
  4028a4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4028a8:	6022      	str	r2, [r4, #0]
  4028aa:	6063      	str	r3, [r4, #4]
  4028ac:	f300 810e 	bgt.w	402acc <_svfprintf_r+0xc80>
  4028b0:	3408      	adds	r4, #8
  4028b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4028b4:	6062      	str	r2, [r4, #4]
  4028b6:	3501      	adds	r5, #1
  4028b8:	4493      	add	fp, r2
  4028ba:	ab1f      	add	r3, sp, #124	; 0x7c
  4028bc:	2d07      	cmp	r5, #7
  4028be:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4028c2:	9524      	str	r5, [sp, #144]	; 0x90
  4028c4:	6023      	str	r3, [r4, #0]
  4028c6:	f77f acba 	ble.w	40223e <_svfprintf_r+0x3f2>
  4028ca:	9808      	ldr	r0, [sp, #32]
  4028cc:	4631      	mov	r1, r6
  4028ce:	aa23      	add	r2, sp, #140	; 0x8c
  4028d0:	f003 f928 	bl	405b24 <__ssprint_r>
  4028d4:	2800      	cmp	r0, #0
  4028d6:	f47f ab7f 	bne.w	401fd8 <_svfprintf_r+0x18c>
  4028da:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4028de:	463c      	mov	r4, r7
  4028e0:	e4ae      	b.n	402240 <_svfprintf_r+0x3f4>
  4028e2:	2b00      	cmp	r3, #0
  4028e4:	d132      	bne.n	40294c <_svfprintf_r+0xb00>
  4028e6:	9b07      	ldr	r3, [sp, #28]
  4028e8:	07d8      	lsls	r0, r3, #31
  4028ea:	d52f      	bpl.n	40294c <_svfprintf_r+0xb00>
  4028ec:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  4028f0:	2330      	movs	r3, #48	; 0x30
  4028f2:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4028f6:	ebcb 0307 	rsb	r3, fp, r7
  4028fa:	930d      	str	r3, [sp, #52]	; 0x34
  4028fc:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402900:	f7ff bbbc 	b.w	40207c <_svfprintf_r+0x230>
  402904:	9808      	ldr	r0, [sp, #32]
  402906:	4631      	mov	r1, r6
  402908:	aa23      	add	r2, sp, #140	; 0x8c
  40290a:	f003 f90b 	bl	405b24 <__ssprint_r>
  40290e:	2800      	cmp	r0, #0
  402910:	f47f ab62 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402914:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402918:	463c      	mov	r4, r7
  40291a:	e47f      	b.n	40221c <_svfprintf_r+0x3d0>
  40291c:	9808      	ldr	r0, [sp, #32]
  40291e:	4631      	mov	r1, r6
  402920:	aa23      	add	r2, sp, #140	; 0x8c
  402922:	f003 f8ff 	bl	405b24 <__ssprint_r>
  402926:	2800      	cmp	r0, #0
  402928:	f47f ab56 	bne.w	401fd8 <_svfprintf_r+0x18c>
  40292c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402930:	463c      	mov	r4, r7
  402932:	e41a      	b.n	40216a <_svfprintf_r+0x31e>
  402934:	9808      	ldr	r0, [sp, #32]
  402936:	4631      	mov	r1, r6
  402938:	aa23      	add	r2, sp, #140	; 0x8c
  40293a:	f003 f8f3 	bl	405b24 <__ssprint_r>
  40293e:	2800      	cmp	r0, #0
  402940:	f47f ab4a 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402944:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402948:	463c      	mov	r4, r7
  40294a:	e41f      	b.n	40218c <_svfprintf_r+0x340>
  40294c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402950:	9710      	str	r7, [sp, #64]	; 0x40
  402952:	f7ff bb93 	b.w	40207c <_svfprintf_r+0x230>
  402956:	bf00      	nop
  402958:	004074d4 	.word	0x004074d4
  40295c:	004074f4 	.word	0x004074f4
  402960:	00407510 	.word	0x00407510
  402964:	004074d0 	.word	0x004074d0
  402968:	004074b0 	.word	0x004074b0
  40296c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40296e:	46bb      	mov	fp, r7
  402970:	ea4f 1318 	mov.w	r3, r8, lsr #4
  402974:	f008 010f 	and.w	r1, r8, #15
  402978:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  40297c:	ea4f 1219 	mov.w	r2, r9, lsr #4
  402980:	4698      	mov	r8, r3
  402982:	4691      	mov	r9, r2
  402984:	5c43      	ldrb	r3, [r0, r1]
  402986:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40298a:	ea58 0309 	orrs.w	r3, r8, r9
  40298e:	d1ef      	bne.n	402970 <_svfprintf_r+0xb24>
  402990:	465b      	mov	r3, fp
  402992:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402996:	1afb      	subs	r3, r7, r3
  402998:	930d      	str	r3, [sp, #52]	; 0x34
  40299a:	f7ff bb6f 	b.w	40207c <_svfprintf_r+0x230>
  40299e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4029a0:	2d00      	cmp	r5, #0
  4029a2:	f340 8205 	ble.w	402db0 <_svfprintf_r+0xf64>
  4029a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4029a8:	9912      	ldr	r1, [sp, #72]	; 0x48
  4029aa:	428a      	cmp	r2, r1
  4029ac:	4613      	mov	r3, r2
  4029ae:	bfa8      	it	ge
  4029b0:	460b      	movge	r3, r1
  4029b2:	461d      	mov	r5, r3
  4029b4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4029b6:	2d00      	cmp	r5, #0
  4029b8:	eb01 0a02 	add.w	sl, r1, r2
  4029bc:	dd0b      	ble.n	4029d6 <_svfprintf_r+0xb8a>
  4029be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029c0:	6021      	str	r1, [r4, #0]
  4029c2:	3301      	adds	r3, #1
  4029c4:	44ab      	add	fp, r5
  4029c6:	2b07      	cmp	r3, #7
  4029c8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4029cc:	6065      	str	r5, [r4, #4]
  4029ce:	9324      	str	r3, [sp, #144]	; 0x90
  4029d0:	f300 834d 	bgt.w	40306e <_svfprintf_r+0x1222>
  4029d4:	3408      	adds	r4, #8
  4029d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4029d8:	2d00      	cmp	r5, #0
  4029da:	bfa8      	it	ge
  4029dc:	1b5b      	subge	r3, r3, r5
  4029de:	2b00      	cmp	r3, #0
  4029e0:	461d      	mov	r5, r3
  4029e2:	f340 80f5 	ble.w	402bd0 <_svfprintf_r+0xd84>
  4029e6:	2d10      	cmp	r5, #16
  4029e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4029ea:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 402fe0 <_svfprintf_r+0x1194>
  4029ee:	f340 81c6 	ble.w	402d7e <_svfprintf_r+0xf32>
  4029f2:	465a      	mov	r2, fp
  4029f4:	f04f 0810 	mov.w	r8, #16
  4029f8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4029fc:	e004      	b.n	402a08 <_svfprintf_r+0xbbc>
  4029fe:	3408      	adds	r4, #8
  402a00:	3d10      	subs	r5, #16
  402a02:	2d10      	cmp	r5, #16
  402a04:	f340 81ba 	ble.w	402d7c <_svfprintf_r+0xf30>
  402a08:	3301      	adds	r3, #1
  402a0a:	3210      	adds	r2, #16
  402a0c:	2b07      	cmp	r3, #7
  402a0e:	9225      	str	r2, [sp, #148]	; 0x94
  402a10:	9324      	str	r3, [sp, #144]	; 0x90
  402a12:	f8c4 9000 	str.w	r9, [r4]
  402a16:	f8c4 8004 	str.w	r8, [r4, #4]
  402a1a:	ddf0      	ble.n	4029fe <_svfprintf_r+0xbb2>
  402a1c:	4658      	mov	r0, fp
  402a1e:	4631      	mov	r1, r6
  402a20:	aa23      	add	r2, sp, #140	; 0x8c
  402a22:	f003 f87f 	bl	405b24 <__ssprint_r>
  402a26:	2800      	cmp	r0, #0
  402a28:	f47f aad6 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402a2c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402a2e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a30:	463c      	mov	r4, r7
  402a32:	e7e5      	b.n	402a00 <_svfprintf_r+0xbb4>
  402a34:	9808      	ldr	r0, [sp, #32]
  402a36:	4631      	mov	r1, r6
  402a38:	aa23      	add	r2, sp, #140	; 0x8c
  402a3a:	f003 f873 	bl	405b24 <__ssprint_r>
  402a3e:	2800      	cmp	r0, #0
  402a40:	f47f aaca 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402a44:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402a48:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402a4c:	463c      	mov	r4, r7
  402a4e:	f7ff bb79 	b.w	402144 <_svfprintf_r+0x2f8>
  402a52:	f103 38ff 	add.w	r8, r3, #4294967295
  402a56:	f1b8 0f00 	cmp.w	r8, #0
  402a5a:	f77f af2a 	ble.w	4028b2 <_svfprintf_r+0xa66>
  402a5e:	f1b8 0f10 	cmp.w	r8, #16
  402a62:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 402fe0 <_svfprintf_r+0x1194>
  402a66:	dd25      	ble.n	402ab4 <_svfprintf_r+0xc68>
  402a68:	465b      	mov	r3, fp
  402a6a:	f04f 0a10 	mov.w	sl, #16
  402a6e:	f8dd b020 	ldr.w	fp, [sp, #32]
  402a72:	e006      	b.n	402a82 <_svfprintf_r+0xc36>
  402a74:	f1a8 0810 	sub.w	r8, r8, #16
  402a78:	f1b8 0f10 	cmp.w	r8, #16
  402a7c:	f104 0408 	add.w	r4, r4, #8
  402a80:	dd17      	ble.n	402ab2 <_svfprintf_r+0xc66>
  402a82:	3501      	adds	r5, #1
  402a84:	3310      	adds	r3, #16
  402a86:	2d07      	cmp	r5, #7
  402a88:	9325      	str	r3, [sp, #148]	; 0x94
  402a8a:	9524      	str	r5, [sp, #144]	; 0x90
  402a8c:	e884 0600 	stmia.w	r4, {r9, sl}
  402a90:	ddf0      	ble.n	402a74 <_svfprintf_r+0xc28>
  402a92:	4658      	mov	r0, fp
  402a94:	4631      	mov	r1, r6
  402a96:	aa23      	add	r2, sp, #140	; 0x8c
  402a98:	f003 f844 	bl	405b24 <__ssprint_r>
  402a9c:	2800      	cmp	r0, #0
  402a9e:	f47f aa9b 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402aa2:	f1a8 0810 	sub.w	r8, r8, #16
  402aa6:	f1b8 0f10 	cmp.w	r8, #16
  402aaa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402aac:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402aae:	463c      	mov	r4, r7
  402ab0:	dce7      	bgt.n	402a82 <_svfprintf_r+0xc36>
  402ab2:	469b      	mov	fp, r3
  402ab4:	3501      	adds	r5, #1
  402ab6:	44c3      	add	fp, r8
  402ab8:	2d07      	cmp	r5, #7
  402aba:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402abe:	9524      	str	r5, [sp, #144]	; 0x90
  402ac0:	f8c4 9000 	str.w	r9, [r4]
  402ac4:	f8c4 8004 	str.w	r8, [r4, #4]
  402ac8:	f77f aef2 	ble.w	4028b0 <_svfprintf_r+0xa64>
  402acc:	9808      	ldr	r0, [sp, #32]
  402ace:	4631      	mov	r1, r6
  402ad0:	aa23      	add	r2, sp, #140	; 0x8c
  402ad2:	f003 f827 	bl	405b24 <__ssprint_r>
  402ad6:	2800      	cmp	r0, #0
  402ad8:	f47f aa7e 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402adc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402ae0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402ae2:	463c      	mov	r4, r7
  402ae4:	e6e5      	b.n	4028b2 <_svfprintf_r+0xa66>
  402ae6:	4693      	mov	fp, r2
  402ae8:	3301      	adds	r3, #1
  402aea:	44ab      	add	fp, r5
  402aec:	2b07      	cmp	r3, #7
  402aee:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402af2:	9324      	str	r3, [sp, #144]	; 0x90
  402af4:	f8c4 9000 	str.w	r9, [r4]
  402af8:	6065      	str	r5, [r4, #4]
  402afa:	f77f aba0 	ble.w	40223e <_svfprintf_r+0x3f2>
  402afe:	e6e4      	b.n	4028ca <_svfprintf_r+0xa7e>
  402b00:	2b30      	cmp	r3, #48	; 0x30
  402b02:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402b04:	f43f af47 	beq.w	402996 <_svfprintf_r+0xb4a>
  402b08:	3b01      	subs	r3, #1
  402b0a:	461a      	mov	r2, r3
  402b0c:	9310      	str	r3, [sp, #64]	; 0x40
  402b0e:	1aba      	subs	r2, r7, r2
  402b10:	2330      	movs	r3, #48	; 0x30
  402b12:	920d      	str	r2, [sp, #52]	; 0x34
  402b14:	f801 3c01 	strb.w	r3, [r1, #-1]
  402b18:	f7ff bab0 	b.w	40207c <_svfprintf_r+0x230>
  402b1c:	46bb      	mov	fp, r7
  402b1e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  402b22:	4640      	mov	r0, r8
  402b24:	4649      	mov	r1, r9
  402b26:	220a      	movs	r2, #10
  402b28:	2300      	movs	r3, #0
  402b2a:	f003 fe09 	bl	406740 <__aeabi_uldivmod>
  402b2e:	3230      	adds	r2, #48	; 0x30
  402b30:	4640      	mov	r0, r8
  402b32:	4649      	mov	r1, r9
  402b34:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402b38:	2300      	movs	r3, #0
  402b3a:	220a      	movs	r2, #10
  402b3c:	f003 fe00 	bl	406740 <__aeabi_uldivmod>
  402b40:	4680      	mov	r8, r0
  402b42:	4689      	mov	r9, r1
  402b44:	ea58 0309 	orrs.w	r3, r8, r9
  402b48:	d1eb      	bne.n	402b22 <_svfprintf_r+0xcd6>
  402b4a:	465b      	mov	r3, fp
  402b4c:	1afb      	subs	r3, r7, r3
  402b4e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  402b52:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  402b56:	930d      	str	r3, [sp, #52]	; 0x34
  402b58:	f7ff ba90 	b.w	40207c <_svfprintf_r+0x230>
  402b5c:	990e      	ldr	r1, [sp, #56]	; 0x38
  402b5e:	680a      	ldr	r2, [r1, #0]
  402b60:	3104      	adds	r1, #4
  402b62:	910e      	str	r1, [sp, #56]	; 0x38
  402b64:	4690      	mov	r8, r2
  402b66:	f04f 0900 	mov.w	r9, #0
  402b6a:	f7ff ba54 	b.w	402016 <_svfprintf_r+0x1ca>
  402b6e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402b70:	680a      	ldr	r2, [r1, #0]
  402b72:	3104      	adds	r1, #4
  402b74:	2301      	movs	r3, #1
  402b76:	910e      	str	r1, [sp, #56]	; 0x38
  402b78:	4690      	mov	r8, r2
  402b7a:	f04f 0900 	mov.w	r9, #0
  402b7e:	f7ff ba4a 	b.w	402016 <_svfprintf_r+0x1ca>
  402b82:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b84:	6813      	ldr	r3, [r2, #0]
  402b86:	4698      	mov	r8, r3
  402b88:	ea4f 79e3 	mov.w	r9, r3, asr #31
  402b8c:	4613      	mov	r3, r2
  402b8e:	3304      	adds	r3, #4
  402b90:	4642      	mov	r2, r8
  402b92:	930e      	str	r3, [sp, #56]	; 0x38
  402b94:	2a00      	cmp	r2, #0
  402b96:	464b      	mov	r3, r9
  402b98:	f173 0300 	sbcs.w	r3, r3, #0
  402b9c:	f6bf abf5 	bge.w	40238a <_svfprintf_r+0x53e>
  402ba0:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  402ba4:	f1d8 0800 	rsbs	r8, r8, #0
  402ba8:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  402bac:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402bb0:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402bb4:	2301      	movs	r3, #1
  402bb6:	f7ff ba34 	b.w	402022 <_svfprintf_r+0x1d6>
  402bba:	9808      	ldr	r0, [sp, #32]
  402bbc:	4631      	mov	r1, r6
  402bbe:	aa23      	add	r2, sp, #140	; 0x8c
  402bc0:	f002 ffb0 	bl	405b24 <__ssprint_r>
  402bc4:	2800      	cmp	r0, #0
  402bc6:	f47f aa07 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402bca:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402bce:	463c      	mov	r4, r7
  402bd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402bd2:	9912      	ldr	r1, [sp, #72]	; 0x48
  402bd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402bd6:	440a      	add	r2, r1
  402bd8:	4690      	mov	r8, r2
  402bda:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402bdc:	4293      	cmp	r3, r2
  402bde:	db46      	blt.n	402c6e <_svfprintf_r+0xe22>
  402be0:	9a07      	ldr	r2, [sp, #28]
  402be2:	07d0      	lsls	r0, r2, #31
  402be4:	d443      	bmi.n	402c6e <_svfprintf_r+0xe22>
  402be6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402be8:	ebc8 050a 	rsb	r5, r8, sl
  402bec:	1ad3      	subs	r3, r2, r3
  402bee:	429d      	cmp	r5, r3
  402bf0:	bfa8      	it	ge
  402bf2:	461d      	movge	r5, r3
  402bf4:	2d00      	cmp	r5, #0
  402bf6:	dd0c      	ble.n	402c12 <_svfprintf_r+0xdc6>
  402bf8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402bfa:	f8c4 8000 	str.w	r8, [r4]
  402bfe:	3201      	adds	r2, #1
  402c00:	44ab      	add	fp, r5
  402c02:	2a07      	cmp	r2, #7
  402c04:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402c08:	6065      	str	r5, [r4, #4]
  402c0a:	9224      	str	r2, [sp, #144]	; 0x90
  402c0c:	f300 8267 	bgt.w	4030de <_svfprintf_r+0x1292>
  402c10:	3408      	adds	r4, #8
  402c12:	2d00      	cmp	r5, #0
  402c14:	bfac      	ite	ge
  402c16:	1b5d      	subge	r5, r3, r5
  402c18:	461d      	movlt	r5, r3
  402c1a:	2d00      	cmp	r5, #0
  402c1c:	f77f ab10 	ble.w	402240 <_svfprintf_r+0x3f4>
  402c20:	2d10      	cmp	r5, #16
  402c22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c24:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 402fe0 <_svfprintf_r+0x1194>
  402c28:	f77f af5e 	ble.w	402ae8 <_svfprintf_r+0xc9c>
  402c2c:	f04f 0810 	mov.w	r8, #16
  402c30:	465a      	mov	r2, fp
  402c32:	f8dd a020 	ldr.w	sl, [sp, #32]
  402c36:	e004      	b.n	402c42 <_svfprintf_r+0xdf6>
  402c38:	3408      	adds	r4, #8
  402c3a:	3d10      	subs	r5, #16
  402c3c:	2d10      	cmp	r5, #16
  402c3e:	f77f af52 	ble.w	402ae6 <_svfprintf_r+0xc9a>
  402c42:	3301      	adds	r3, #1
  402c44:	3210      	adds	r2, #16
  402c46:	2b07      	cmp	r3, #7
  402c48:	9225      	str	r2, [sp, #148]	; 0x94
  402c4a:	9324      	str	r3, [sp, #144]	; 0x90
  402c4c:	f8c4 9000 	str.w	r9, [r4]
  402c50:	f8c4 8004 	str.w	r8, [r4, #4]
  402c54:	ddf0      	ble.n	402c38 <_svfprintf_r+0xdec>
  402c56:	4650      	mov	r0, sl
  402c58:	4631      	mov	r1, r6
  402c5a:	aa23      	add	r2, sp, #140	; 0x8c
  402c5c:	f002 ff62 	bl	405b24 <__ssprint_r>
  402c60:	2800      	cmp	r0, #0
  402c62:	f47f a9b9 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402c66:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402c68:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402c6a:	463c      	mov	r4, r7
  402c6c:	e7e5      	b.n	402c3a <_svfprintf_r+0xdee>
  402c6e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402c70:	9818      	ldr	r0, [sp, #96]	; 0x60
  402c72:	9917      	ldr	r1, [sp, #92]	; 0x5c
  402c74:	6021      	str	r1, [r4, #0]
  402c76:	3201      	adds	r2, #1
  402c78:	4483      	add	fp, r0
  402c7a:	2a07      	cmp	r2, #7
  402c7c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402c80:	6060      	str	r0, [r4, #4]
  402c82:	9224      	str	r2, [sp, #144]	; 0x90
  402c84:	f300 820a 	bgt.w	40309c <_svfprintf_r+0x1250>
  402c88:	3408      	adds	r4, #8
  402c8a:	e7ac      	b.n	402be6 <_svfprintf_r+0xd9a>
  402c8c:	9b07      	ldr	r3, [sp, #28]
  402c8e:	07d9      	lsls	r1, r3, #31
  402c90:	f53f addc 	bmi.w	40284c <_svfprintf_r+0xa00>
  402c94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402c96:	6023      	str	r3, [r4, #0]
  402c98:	3501      	adds	r5, #1
  402c9a:	f10b 0b01 	add.w	fp, fp, #1
  402c9e:	2301      	movs	r3, #1
  402ca0:	2d07      	cmp	r5, #7
  402ca2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402ca6:	9524      	str	r5, [sp, #144]	; 0x90
  402ca8:	6063      	str	r3, [r4, #4]
  402caa:	f77f ae01 	ble.w	4028b0 <_svfprintf_r+0xa64>
  402cae:	e70d      	b.n	402acc <_svfprintf_r+0xc80>
  402cb0:	9808      	ldr	r0, [sp, #32]
  402cb2:	4631      	mov	r1, r6
  402cb4:	aa23      	add	r2, sp, #140	; 0x8c
  402cb6:	f002 ff35 	bl	405b24 <__ssprint_r>
  402cba:	2800      	cmp	r0, #0
  402cbc:	f47f a98c 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402cc0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402cc2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402cc4:	463c      	mov	r4, r7
  402cc6:	e5ce      	b.n	402866 <_svfprintf_r+0xa1a>
  402cc8:	9808      	ldr	r0, [sp, #32]
  402cca:	4631      	mov	r1, r6
  402ccc:	aa23      	add	r2, sp, #140	; 0x8c
  402cce:	f002 ff29 	bl	405b24 <__ssprint_r>
  402cd2:	2800      	cmp	r0, #0
  402cd4:	f47f a980 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402cd8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402cdc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  402cde:	463c      	mov	r4, r7
  402ce0:	e5cf      	b.n	402882 <_svfprintf_r+0xa36>
  402ce2:	9808      	ldr	r0, [sp, #32]
  402ce4:	4631      	mov	r1, r6
  402ce6:	aa23      	add	r2, sp, #140	; 0x8c
  402ce8:	f002 ff1c 	bl	405b24 <__ssprint_r>
  402cec:	2800      	cmp	r0, #0
  402cee:	f47f a973 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402cf2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402cf6:	463c      	mov	r4, r7
  402cf8:	f7ff ba4c 	b.w	402194 <_svfprintf_r+0x348>
  402cfc:	f002 fe64 	bl	4059c8 <__fpclassifyd>
  402d00:	2800      	cmp	r0, #0
  402d02:	f040 80c7 	bne.w	402e94 <_svfprintf_r+0x1048>
  402d06:	4686      	mov	lr, r0
  402d08:	4ab2      	ldr	r2, [pc, #712]	; (402fd4 <_svfprintf_r+0x1188>)
  402d0a:	4bb3      	ldr	r3, [pc, #716]	; (402fd8 <_svfprintf_r+0x118c>)
  402d0c:	9011      	str	r0, [sp, #68]	; 0x44
  402d0e:	9807      	ldr	r0, [sp, #28]
  402d10:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402d14:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  402d18:	2103      	movs	r1, #3
  402d1a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  402d1e:	2d47      	cmp	r5, #71	; 0x47
  402d20:	bfd8      	it	le
  402d22:	461a      	movle	r2, r3
  402d24:	9109      	str	r1, [sp, #36]	; 0x24
  402d26:	9007      	str	r0, [sp, #28]
  402d28:	9210      	str	r2, [sp, #64]	; 0x40
  402d2a:	910d      	str	r1, [sp, #52]	; 0x34
  402d2c:	f7ff b9ae 	b.w	40208c <_svfprintf_r+0x240>
  402d30:	9b07      	ldr	r3, [sp, #28]
  402d32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d34:	f013 0f40 	tst.w	r3, #64	; 0x40
  402d38:	4613      	mov	r3, r2
  402d3a:	f43f ac2e 	beq.w	40259a <_svfprintf_r+0x74e>
  402d3e:	3304      	adds	r3, #4
  402d40:	f8b2 8000 	ldrh.w	r8, [r2]
  402d44:	930e      	str	r3, [sp, #56]	; 0x38
  402d46:	f04f 0900 	mov.w	r9, #0
  402d4a:	f7ff bb37 	b.w	4023bc <_svfprintf_r+0x570>
  402d4e:	9b07      	ldr	r3, [sp, #28]
  402d50:	06db      	lsls	r3, r3, #27
  402d52:	d40b      	bmi.n	402d6c <_svfprintf_r+0xf20>
  402d54:	9b07      	ldr	r3, [sp, #28]
  402d56:	065d      	lsls	r5, r3, #25
  402d58:	d508      	bpl.n	402d6c <_svfprintf_r+0xf20>
  402d5a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d5c:	6813      	ldr	r3, [r2, #0]
  402d5e:	3204      	adds	r2, #4
  402d60:	920e      	str	r2, [sp, #56]	; 0x38
  402d62:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  402d66:	801a      	strh	r2, [r3, #0]
  402d68:	f7ff b895 	b.w	401e96 <_svfprintf_r+0x4a>
  402d6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402d6e:	6813      	ldr	r3, [r2, #0]
  402d70:	3204      	adds	r2, #4
  402d72:	920e      	str	r2, [sp, #56]	; 0x38
  402d74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402d76:	601a      	str	r2, [r3, #0]
  402d78:	f7ff b88d 	b.w	401e96 <_svfprintf_r+0x4a>
  402d7c:	4693      	mov	fp, r2
  402d7e:	3301      	adds	r3, #1
  402d80:	44ab      	add	fp, r5
  402d82:	2b07      	cmp	r3, #7
  402d84:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402d88:	9324      	str	r3, [sp, #144]	; 0x90
  402d8a:	f8c4 9000 	str.w	r9, [r4]
  402d8e:	6065      	str	r5, [r4, #4]
  402d90:	f73f af13 	bgt.w	402bba <_svfprintf_r+0xd6e>
  402d94:	3408      	adds	r4, #8
  402d96:	e71b      	b.n	402bd0 <_svfprintf_r+0xd84>
  402d98:	9808      	ldr	r0, [sp, #32]
  402d9a:	4631      	mov	r1, r6
  402d9c:	aa23      	add	r2, sp, #140	; 0x8c
  402d9e:	f002 fec1 	bl	405b24 <__ssprint_r>
  402da2:	2800      	cmp	r0, #0
  402da4:	f47f a918 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402da8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402dac:	463c      	mov	r4, r7
  402dae:	e4c0      	b.n	402732 <_svfprintf_r+0x8e6>
  402db0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402db2:	4a8a      	ldr	r2, [pc, #552]	; (402fdc <_svfprintf_r+0x1190>)
  402db4:	6022      	str	r2, [r4, #0]
  402db6:	3301      	adds	r3, #1
  402db8:	f10b 0b01 	add.w	fp, fp, #1
  402dbc:	2201      	movs	r2, #1
  402dbe:	2b07      	cmp	r3, #7
  402dc0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402dc4:	9324      	str	r3, [sp, #144]	; 0x90
  402dc6:	6062      	str	r2, [r4, #4]
  402dc8:	f300 80f4 	bgt.w	402fb4 <_svfprintf_r+0x1168>
  402dcc:	3408      	adds	r4, #8
  402dce:	b92d      	cbnz	r5, 402ddc <_svfprintf_r+0xf90>
  402dd0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dd2:	b91b      	cbnz	r3, 402ddc <_svfprintf_r+0xf90>
  402dd4:	9b07      	ldr	r3, [sp, #28]
  402dd6:	07db      	lsls	r3, r3, #31
  402dd8:	f57f aa32 	bpl.w	402240 <_svfprintf_r+0x3f4>
  402ddc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dde:	9818      	ldr	r0, [sp, #96]	; 0x60
  402de0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  402de2:	6022      	str	r2, [r4, #0]
  402de4:	3301      	adds	r3, #1
  402de6:	eb0b 0100 	add.w	r1, fp, r0
  402dea:	2b07      	cmp	r3, #7
  402dec:	9125      	str	r1, [sp, #148]	; 0x94
  402dee:	6060      	str	r0, [r4, #4]
  402df0:	9324      	str	r3, [sp, #144]	; 0x90
  402df2:	f300 81f3 	bgt.w	4031dc <_svfprintf_r+0x1390>
  402df6:	f104 0208 	add.w	r2, r4, #8
  402dfa:	426d      	negs	r5, r5
  402dfc:	2d00      	cmp	r5, #0
  402dfe:	f340 80fc 	ble.w	402ffa <_svfprintf_r+0x11ae>
  402e02:	2d10      	cmp	r5, #16
  402e04:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 402fe0 <_svfprintf_r+0x1194>
  402e08:	f340 813d 	ble.w	403086 <_svfprintf_r+0x123a>
  402e0c:	2410      	movs	r4, #16
  402e0e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  402e12:	e004      	b.n	402e1e <_svfprintf_r+0xfd2>
  402e14:	3208      	adds	r2, #8
  402e16:	3d10      	subs	r5, #16
  402e18:	2d10      	cmp	r5, #16
  402e1a:	f340 8134 	ble.w	403086 <_svfprintf_r+0x123a>
  402e1e:	3301      	adds	r3, #1
  402e20:	3110      	adds	r1, #16
  402e22:	2b07      	cmp	r3, #7
  402e24:	9125      	str	r1, [sp, #148]	; 0x94
  402e26:	9324      	str	r3, [sp, #144]	; 0x90
  402e28:	f8c2 9000 	str.w	r9, [r2]
  402e2c:	6054      	str	r4, [r2, #4]
  402e2e:	ddf1      	ble.n	402e14 <_svfprintf_r+0xfc8>
  402e30:	4640      	mov	r0, r8
  402e32:	4631      	mov	r1, r6
  402e34:	aa23      	add	r2, sp, #140	; 0x8c
  402e36:	f002 fe75 	bl	405b24 <__ssprint_r>
  402e3a:	2800      	cmp	r0, #0
  402e3c:	f47f a8cc 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402e40:	9925      	ldr	r1, [sp, #148]	; 0x94
  402e42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e44:	463a      	mov	r2, r7
  402e46:	e7e6      	b.n	402e16 <_svfprintf_r+0xfca>
  402e48:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402e4a:	46b1      	mov	r9, r6
  402e4c:	2b00      	cmp	r3, #0
  402e4e:	f43f a8c4 	beq.w	401fda <_svfprintf_r+0x18e>
  402e52:	9808      	ldr	r0, [sp, #32]
  402e54:	4631      	mov	r1, r6
  402e56:	aa23      	add	r2, sp, #140	; 0x8c
  402e58:	f002 fe64 	bl	405b24 <__ssprint_r>
  402e5c:	f7ff b8bd 	b.w	401fda <_svfprintf_r+0x18e>
  402e60:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e62:	910e      	str	r1, [sp, #56]	; 0x38
  402e64:	4240      	negs	r0, r0
  402e66:	900c      	str	r0, [sp, #48]	; 0x30
  402e68:	4619      	mov	r1, r3
  402e6a:	f7ff ba3f 	b.w	4022ec <_svfprintf_r+0x4a0>
  402e6e:	f041 0120 	orr.w	r1, r1, #32
  402e72:	9107      	str	r1, [sp, #28]
  402e74:	785d      	ldrb	r5, [r3, #1]
  402e76:	1c59      	adds	r1, r3, #1
  402e78:	f7ff b83b 	b.w	401ef2 <_svfprintf_r+0xa6>
  402e7c:	9808      	ldr	r0, [sp, #32]
  402e7e:	4631      	mov	r1, r6
  402e80:	aa23      	add	r2, sp, #140	; 0x8c
  402e82:	f002 fe4f 	bl	405b24 <__ssprint_r>
  402e86:	2800      	cmp	r0, #0
  402e88:	f47f a8a6 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402e8c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402e90:	463c      	mov	r4, r7
  402e92:	e464      	b.n	40275e <_svfprintf_r+0x912>
  402e94:	f025 0320 	bic.w	r3, r5, #32
  402e98:	f1ba 3fff 	cmp.w	sl, #4294967295
  402e9c:	930d      	str	r3, [sp, #52]	; 0x34
  402e9e:	f000 8096 	beq.w	402fce <_svfprintf_r+0x1182>
  402ea2:	2b47      	cmp	r3, #71	; 0x47
  402ea4:	d105      	bne.n	402eb2 <_svfprintf_r+0x1066>
  402ea6:	f1ba 0f00 	cmp.w	sl, #0
  402eaa:	bf14      	ite	ne
  402eac:	46d3      	movne	fp, sl
  402eae:	f04f 0b01 	moveq.w	fp, #1
  402eb2:	9b07      	ldr	r3, [sp, #28]
  402eb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  402eb8:	9311      	str	r3, [sp, #68]	; 0x44
  402eba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402ebc:	f1b3 0a00 	subs.w	sl, r3, #0
  402ec0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402ec2:	9309      	str	r3, [sp, #36]	; 0x24
  402ec4:	bfbb      	ittet	lt
  402ec6:	4653      	movlt	r3, sl
  402ec8:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  402ecc:	2300      	movge	r3, #0
  402ece:	232d      	movlt	r3, #45	; 0x2d
  402ed0:	2d66      	cmp	r5, #102	; 0x66
  402ed2:	930f      	str	r3, [sp, #60]	; 0x3c
  402ed4:	f000 80ac 	beq.w	403030 <_svfprintf_r+0x11e4>
  402ed8:	2d46      	cmp	r5, #70	; 0x46
  402eda:	f000 80a9 	beq.w	403030 <_svfprintf_r+0x11e4>
  402ede:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402ee0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402ee2:	2b45      	cmp	r3, #69	; 0x45
  402ee4:	bf0c      	ite	eq
  402ee6:	f10b 0901 	addeq.w	r9, fp, #1
  402eea:	46d9      	movne	r9, fp
  402eec:	2002      	movs	r0, #2
  402eee:	a91d      	add	r1, sp, #116	; 0x74
  402ef0:	e88d 0201 	stmia.w	sp, {r0, r9}
  402ef4:	9102      	str	r1, [sp, #8]
  402ef6:	a81e      	add	r0, sp, #120	; 0x78
  402ef8:	a921      	add	r1, sp, #132	; 0x84
  402efa:	9003      	str	r0, [sp, #12]
  402efc:	4653      	mov	r3, sl
  402efe:	9104      	str	r1, [sp, #16]
  402f00:	9808      	ldr	r0, [sp, #32]
  402f02:	f000 fa95 	bl	403430 <_dtoa_r>
  402f06:	2d67      	cmp	r5, #103	; 0x67
  402f08:	9010      	str	r0, [sp, #64]	; 0x40
  402f0a:	d002      	beq.n	402f12 <_svfprintf_r+0x10c6>
  402f0c:	2d47      	cmp	r5, #71	; 0x47
  402f0e:	f040 809f 	bne.w	403050 <_svfprintf_r+0x1204>
  402f12:	9b07      	ldr	r3, [sp, #28]
  402f14:	07db      	lsls	r3, r3, #31
  402f16:	f140 8189 	bpl.w	40322c <_svfprintf_r+0x13e0>
  402f1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402f1c:	eb03 0809 	add.w	r8, r3, r9
  402f20:	9809      	ldr	r0, [sp, #36]	; 0x24
  402f22:	4651      	mov	r1, sl
  402f24:	2200      	movs	r2, #0
  402f26:	2300      	movs	r3, #0
  402f28:	f003 fbb0 	bl	40668c <__aeabi_dcmpeq>
  402f2c:	2800      	cmp	r0, #0
  402f2e:	f040 80fd 	bne.w	40312c <_svfprintf_r+0x12e0>
  402f32:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f34:	4598      	cmp	r8, r3
  402f36:	d906      	bls.n	402f46 <_svfprintf_r+0x10fa>
  402f38:	2130      	movs	r1, #48	; 0x30
  402f3a:	1c5a      	adds	r2, r3, #1
  402f3c:	9221      	str	r2, [sp, #132]	; 0x84
  402f3e:	7019      	strb	r1, [r3, #0]
  402f40:	9b21      	ldr	r3, [sp, #132]	; 0x84
  402f42:	4598      	cmp	r8, r3
  402f44:	d8f9      	bhi.n	402f3a <_svfprintf_r+0x10ee>
  402f46:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402f48:	1a9b      	subs	r3, r3, r2
  402f4a:	9313      	str	r3, [sp, #76]	; 0x4c
  402f4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402f4e:	2b47      	cmp	r3, #71	; 0x47
  402f50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  402f52:	f000 80de 	beq.w	403112 <_svfprintf_r+0x12c6>
  402f56:	2d65      	cmp	r5, #101	; 0x65
  402f58:	f340 80f8 	ble.w	40314c <_svfprintf_r+0x1300>
  402f5c:	2d66      	cmp	r5, #102	; 0x66
  402f5e:	9312      	str	r3, [sp, #72]	; 0x48
  402f60:	f000 8157 	beq.w	403212 <_svfprintf_r+0x13c6>
  402f64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f66:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f68:	4293      	cmp	r3, r2
  402f6a:	f300 8144 	bgt.w	4031f6 <_svfprintf_r+0x13aa>
  402f6e:	9b07      	ldr	r3, [sp, #28]
  402f70:	07d9      	lsls	r1, r3, #31
  402f72:	f100 8173 	bmi.w	40325c <_svfprintf_r+0x1410>
  402f76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402f7a:	920d      	str	r2, [sp, #52]	; 0x34
  402f7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f7e:	2a00      	cmp	r2, #0
  402f80:	f040 80bc 	bne.w	4030fc <_svfprintf_r+0x12b0>
  402f84:	9309      	str	r3, [sp, #36]	; 0x24
  402f86:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f88:	9307      	str	r3, [sp, #28]
  402f8a:	9211      	str	r2, [sp, #68]	; 0x44
  402f8c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402f90:	f7ff b87c 	b.w	40208c <_svfprintf_r+0x240>
  402f94:	9808      	ldr	r0, [sp, #32]
  402f96:	2140      	movs	r1, #64	; 0x40
  402f98:	f001 fc4e 	bl	404838 <_malloc_r>
  402f9c:	f8c9 0000 	str.w	r0, [r9]
  402fa0:	f8c9 0010 	str.w	r0, [r9, #16]
  402fa4:	2800      	cmp	r0, #0
  402fa6:	f000 818c 	beq.w	4032c2 <_svfprintf_r+0x1476>
  402faa:	2340      	movs	r3, #64	; 0x40
  402fac:	f8c9 3014 	str.w	r3, [r9, #20]
  402fb0:	f7fe bf64 	b.w	401e7c <_svfprintf_r+0x30>
  402fb4:	9808      	ldr	r0, [sp, #32]
  402fb6:	4631      	mov	r1, r6
  402fb8:	aa23      	add	r2, sp, #140	; 0x8c
  402fba:	f002 fdb3 	bl	405b24 <__ssprint_r>
  402fbe:	2800      	cmp	r0, #0
  402fc0:	f47f a80a 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402fc4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  402fc6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402fca:	463c      	mov	r4, r7
  402fcc:	e6ff      	b.n	402dce <_svfprintf_r+0xf82>
  402fce:	f04f 0b06 	mov.w	fp, #6
  402fd2:	e76e      	b.n	402eb2 <_svfprintf_r+0x1066>
  402fd4:	004074dc 	.word	0x004074dc
  402fd8:	004074d8 	.word	0x004074d8
  402fdc:	00407510 	.word	0x00407510
  402fe0:	004074b0 	.word	0x004074b0
  402fe4:	9808      	ldr	r0, [sp, #32]
  402fe6:	4631      	mov	r1, r6
  402fe8:	aa23      	add	r2, sp, #140	; 0x8c
  402fea:	f002 fd9b 	bl	405b24 <__ssprint_r>
  402fee:	2800      	cmp	r0, #0
  402ff0:	f47e aff2 	bne.w	401fd8 <_svfprintf_r+0x18c>
  402ff4:	9925      	ldr	r1, [sp, #148]	; 0x94
  402ff6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ff8:	463a      	mov	r2, r7
  402ffa:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  402ffc:	6054      	str	r4, [r2, #4]
  402ffe:	3301      	adds	r3, #1
  403000:	eb01 0b04 	add.w	fp, r1, r4
  403004:	2b07      	cmp	r3, #7
  403006:	9910      	ldr	r1, [sp, #64]	; 0x40
  403008:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40300c:	9324      	str	r3, [sp, #144]	; 0x90
  40300e:	6011      	str	r1, [r2, #0]
  403010:	f73f ac5b 	bgt.w	4028ca <_svfprintf_r+0xa7e>
  403014:	f102 0408 	add.w	r4, r2, #8
  403018:	f7ff b912 	b.w	402240 <_svfprintf_r+0x3f4>
  40301c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  403020:	f002 fd52 	bl	405ac8 <strlen>
  403024:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403028:	900d      	str	r0, [sp, #52]	; 0x34
  40302a:	4603      	mov	r3, r0
  40302c:	f7ff ba1b 	b.w	402466 <_svfprintf_r+0x61a>
  403030:	2003      	movs	r0, #3
  403032:	a91d      	add	r1, sp, #116	; 0x74
  403034:	e88d 0801 	stmia.w	sp, {r0, fp}
  403038:	9102      	str	r1, [sp, #8]
  40303a:	a81e      	add	r0, sp, #120	; 0x78
  40303c:	a921      	add	r1, sp, #132	; 0x84
  40303e:	9003      	str	r0, [sp, #12]
  403040:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403042:	9104      	str	r1, [sp, #16]
  403044:	4653      	mov	r3, sl
  403046:	9808      	ldr	r0, [sp, #32]
  403048:	f000 f9f2 	bl	403430 <_dtoa_r>
  40304c:	46d9      	mov	r9, fp
  40304e:	9010      	str	r0, [sp, #64]	; 0x40
  403050:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403052:	eb03 0809 	add.w	r8, r3, r9
  403056:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403058:	2b46      	cmp	r3, #70	; 0x46
  40305a:	f47f af61 	bne.w	402f20 <_svfprintf_r+0x10d4>
  40305e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403060:	781b      	ldrb	r3, [r3, #0]
  403062:	2b30      	cmp	r3, #48	; 0x30
  403064:	f000 80e4 	beq.w	403230 <_svfprintf_r+0x13e4>
  403068:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40306a:	4498      	add	r8, r3
  40306c:	e758      	b.n	402f20 <_svfprintf_r+0x10d4>
  40306e:	9808      	ldr	r0, [sp, #32]
  403070:	4631      	mov	r1, r6
  403072:	aa23      	add	r2, sp, #140	; 0x8c
  403074:	f002 fd56 	bl	405b24 <__ssprint_r>
  403078:	2800      	cmp	r0, #0
  40307a:	f47e afad 	bne.w	401fd8 <_svfprintf_r+0x18c>
  40307e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403082:	463c      	mov	r4, r7
  403084:	e4a7      	b.n	4029d6 <_svfprintf_r+0xb8a>
  403086:	3301      	adds	r3, #1
  403088:	4429      	add	r1, r5
  40308a:	2b07      	cmp	r3, #7
  40308c:	9125      	str	r1, [sp, #148]	; 0x94
  40308e:	9324      	str	r3, [sp, #144]	; 0x90
  403090:	f8c2 9000 	str.w	r9, [r2]
  403094:	6055      	str	r5, [r2, #4]
  403096:	dca5      	bgt.n	402fe4 <_svfprintf_r+0x1198>
  403098:	3208      	adds	r2, #8
  40309a:	e7ae      	b.n	402ffa <_svfprintf_r+0x11ae>
  40309c:	9808      	ldr	r0, [sp, #32]
  40309e:	4631      	mov	r1, r6
  4030a0:	aa23      	add	r2, sp, #140	; 0x8c
  4030a2:	f002 fd3f 	bl	405b24 <__ssprint_r>
  4030a6:	2800      	cmp	r0, #0
  4030a8:	f47e af96 	bne.w	401fd8 <_svfprintf_r+0x18c>
  4030ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4030ae:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4030b2:	463c      	mov	r4, r7
  4030b4:	e597      	b.n	402be6 <_svfprintf_r+0xd9a>
  4030b6:	4653      	mov	r3, sl
  4030b8:	2b06      	cmp	r3, #6
  4030ba:	bf28      	it	cs
  4030bc:	2306      	movcs	r3, #6
  4030be:	930d      	str	r3, [sp, #52]	; 0x34
  4030c0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4030c4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4030c8:	9309      	str	r3, [sp, #36]	; 0x24
  4030ca:	4b83      	ldr	r3, [pc, #524]	; (4032d8 <_svfprintf_r+0x148c>)
  4030cc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  4030d0:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  4030d4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4030d8:	9310      	str	r3, [sp, #64]	; 0x40
  4030da:	f7fe bfd7 	b.w	40208c <_svfprintf_r+0x240>
  4030de:	9808      	ldr	r0, [sp, #32]
  4030e0:	4631      	mov	r1, r6
  4030e2:	aa23      	add	r2, sp, #140	; 0x8c
  4030e4:	f002 fd1e 	bl	405b24 <__ssprint_r>
  4030e8:	2800      	cmp	r0, #0
  4030ea:	f47e af75 	bne.w	401fd8 <_svfprintf_r+0x18c>
  4030ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4030f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4030f2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4030f6:	1ad3      	subs	r3, r2, r3
  4030f8:	463c      	mov	r4, r7
  4030fa:	e58a      	b.n	402c12 <_svfprintf_r+0xdc6>
  4030fc:	9309      	str	r3, [sp, #36]	; 0x24
  4030fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403100:	9307      	str	r3, [sp, #28]
  403102:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403106:	2300      	movs	r3, #0
  403108:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40310c:	9311      	str	r3, [sp, #68]	; 0x44
  40310e:	f7fe bfc0 	b.w	402092 <_svfprintf_r+0x246>
  403112:	1cda      	adds	r2, r3, #3
  403114:	db19      	blt.n	40314a <_svfprintf_r+0x12fe>
  403116:	459b      	cmp	fp, r3
  403118:	db17      	blt.n	40314a <_svfprintf_r+0x12fe>
  40311a:	9312      	str	r3, [sp, #72]	; 0x48
  40311c:	2567      	movs	r5, #103	; 0x67
  40311e:	e721      	b.n	402f64 <_svfprintf_r+0x1118>
  403120:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403124:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403128:	f7ff ba98 	b.w	40265c <_svfprintf_r+0x810>
  40312c:	4643      	mov	r3, r8
  40312e:	e70a      	b.n	402f46 <_svfprintf_r+0x10fa>
  403130:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  403134:	9011      	str	r0, [sp, #68]	; 0x44
  403136:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40313a:	9012      	str	r0, [sp, #72]	; 0x48
  40313c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403140:	9309      	str	r3, [sp, #36]	; 0x24
  403142:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  403146:	f7fe bfa1 	b.w	40208c <_svfprintf_r+0x240>
  40314a:	3d02      	subs	r5, #2
  40314c:	3b01      	subs	r3, #1
  40314e:	2b00      	cmp	r3, #0
  403150:	931d      	str	r3, [sp, #116]	; 0x74
  403152:	bfba      	itte	lt
  403154:	425b      	neglt	r3, r3
  403156:	222d      	movlt	r2, #45	; 0x2d
  403158:	222b      	movge	r2, #43	; 0x2b
  40315a:	2b09      	cmp	r3, #9
  40315c:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  403160:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  403164:	dd72      	ble.n	40324c <_svfprintf_r+0x1400>
  403166:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  40316a:	4670      	mov	r0, lr
  40316c:	4a5b      	ldr	r2, [pc, #364]	; (4032dc <_svfprintf_r+0x1490>)
  40316e:	fb82 2103 	smull	r2, r1, r2, r3
  403172:	17da      	asrs	r2, r3, #31
  403174:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  403178:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40317c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  403180:	f103 0130 	add.w	r1, r3, #48	; 0x30
  403184:	2a09      	cmp	r2, #9
  403186:	4613      	mov	r3, r2
  403188:	f800 1d01 	strb.w	r1, [r0, #-1]!
  40318c:	dcee      	bgt.n	40316c <_svfprintf_r+0x1320>
  40318e:	4602      	mov	r2, r0
  403190:	3330      	adds	r3, #48	; 0x30
  403192:	b2d9      	uxtb	r1, r3
  403194:	f802 1d01 	strb.w	r1, [r2, #-1]!
  403198:	4596      	cmp	lr, r2
  40319a:	f240 8099 	bls.w	4032d0 <_svfprintf_r+0x1484>
  40319e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4031a2:	4603      	mov	r3, r0
  4031a4:	e001      	b.n	4031aa <_svfprintf_r+0x135e>
  4031a6:	f813 1b01 	ldrb.w	r1, [r3], #1
  4031aa:	f802 1b01 	strb.w	r1, [r2], #1
  4031ae:	4573      	cmp	r3, lr
  4031b0:	d1f9      	bne.n	4031a6 <_svfprintf_r+0x135a>
  4031b2:	ab23      	add	r3, sp, #140	; 0x8c
  4031b4:	1a1b      	subs	r3, r3, r0
  4031b6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4031ba:	4413      	add	r3, r2
  4031bc:	aa1f      	add	r2, sp, #124	; 0x7c
  4031be:	1a9b      	subs	r3, r3, r2
  4031c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4031c2:	9319      	str	r3, [sp, #100]	; 0x64
  4031c4:	2a01      	cmp	r2, #1
  4031c6:	4413      	add	r3, r2
  4031c8:	930d      	str	r3, [sp, #52]	; 0x34
  4031ca:	dd6b      	ble.n	4032a4 <_svfprintf_r+0x1458>
  4031cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4031ce:	2200      	movs	r2, #0
  4031d0:	3301      	adds	r3, #1
  4031d2:	930d      	str	r3, [sp, #52]	; 0x34
  4031d4:	9212      	str	r2, [sp, #72]	; 0x48
  4031d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031da:	e6cf      	b.n	402f7c <_svfprintf_r+0x1130>
  4031dc:	9808      	ldr	r0, [sp, #32]
  4031de:	4631      	mov	r1, r6
  4031e0:	aa23      	add	r2, sp, #140	; 0x8c
  4031e2:	f002 fc9f 	bl	405b24 <__ssprint_r>
  4031e6:	2800      	cmp	r0, #0
  4031e8:	f47e aef6 	bne.w	401fd8 <_svfprintf_r+0x18c>
  4031ec:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4031ee:	9925      	ldr	r1, [sp, #148]	; 0x94
  4031f0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4031f2:	463a      	mov	r2, r7
  4031f4:	e601      	b.n	402dfa <_svfprintf_r+0xfae>
  4031f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031f8:	2b00      	cmp	r3, #0
  4031fa:	bfd8      	it	le
  4031fc:	f1c3 0802 	rsble	r8, r3, #2
  403200:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403202:	bfc8      	it	gt
  403204:	f04f 0801 	movgt.w	r8, #1
  403208:	4443      	add	r3, r8
  40320a:	930d      	str	r3, [sp, #52]	; 0x34
  40320c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403210:	e6b4      	b.n	402f7c <_svfprintf_r+0x1130>
  403212:	2b00      	cmp	r3, #0
  403214:	dd30      	ble.n	403278 <_svfprintf_r+0x142c>
  403216:	f1bb 0f00 	cmp.w	fp, #0
  40321a:	d125      	bne.n	403268 <_svfprintf_r+0x141c>
  40321c:	9b07      	ldr	r3, [sp, #28]
  40321e:	07db      	lsls	r3, r3, #31
  403220:	d422      	bmi.n	403268 <_svfprintf_r+0x141c>
  403222:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403224:	920d      	str	r2, [sp, #52]	; 0x34
  403226:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40322a:	e6a7      	b.n	402f7c <_svfprintf_r+0x1130>
  40322c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40322e:	e68a      	b.n	402f46 <_svfprintf_r+0x10fa>
  403230:	9809      	ldr	r0, [sp, #36]	; 0x24
  403232:	4651      	mov	r1, sl
  403234:	2200      	movs	r2, #0
  403236:	2300      	movs	r3, #0
  403238:	f003 fa28 	bl	40668c <__aeabi_dcmpeq>
  40323c:	2800      	cmp	r0, #0
  40323e:	f47f af13 	bne.w	403068 <_svfprintf_r+0x121c>
  403242:	f1c9 0301 	rsb	r3, r9, #1
  403246:	931d      	str	r3, [sp, #116]	; 0x74
  403248:	4498      	add	r8, r3
  40324a:	e669      	b.n	402f20 <_svfprintf_r+0x10d4>
  40324c:	3330      	adds	r3, #48	; 0x30
  40324e:	2230      	movs	r2, #48	; 0x30
  403250:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  403254:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  403258:	ab20      	add	r3, sp, #128	; 0x80
  40325a:	e7af      	b.n	4031bc <_svfprintf_r+0x1370>
  40325c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40325e:	3301      	adds	r3, #1
  403260:	930d      	str	r3, [sp, #52]	; 0x34
  403262:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403266:	e689      	b.n	402f7c <_svfprintf_r+0x1130>
  403268:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40326a:	f10b 0801 	add.w	r8, fp, #1
  40326e:	4443      	add	r3, r8
  403270:	930d      	str	r3, [sp, #52]	; 0x34
  403272:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403276:	e681      	b.n	402f7c <_svfprintf_r+0x1130>
  403278:	f1bb 0f00 	cmp.w	fp, #0
  40327c:	d11b      	bne.n	4032b6 <_svfprintf_r+0x146a>
  40327e:	9b07      	ldr	r3, [sp, #28]
  403280:	07d8      	lsls	r0, r3, #31
  403282:	d418      	bmi.n	4032b6 <_svfprintf_r+0x146a>
  403284:	2301      	movs	r3, #1
  403286:	930d      	str	r3, [sp, #52]	; 0x34
  403288:	e678      	b.n	402f7c <_svfprintf_r+0x1130>
  40328a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40328c:	f8d5 a000 	ldr.w	sl, [r5]
  403290:	4628      	mov	r0, r5
  403292:	3004      	adds	r0, #4
  403294:	f1ba 0f00 	cmp.w	sl, #0
  403298:	785d      	ldrb	r5, [r3, #1]
  40329a:	900e      	str	r0, [sp, #56]	; 0x38
  40329c:	f6be ae29 	bge.w	401ef2 <_svfprintf_r+0xa6>
  4032a0:	f7fe be25 	b.w	401eee <_svfprintf_r+0xa2>
  4032a4:	9b07      	ldr	r3, [sp, #28]
  4032a6:	f013 0301 	ands.w	r3, r3, #1
  4032aa:	d18f      	bne.n	4031cc <_svfprintf_r+0x1380>
  4032ac:	9312      	str	r3, [sp, #72]	; 0x48
  4032ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4032b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032b4:	e662      	b.n	402f7c <_svfprintf_r+0x1130>
  4032b6:	f10b 0302 	add.w	r3, fp, #2
  4032ba:	930d      	str	r3, [sp, #52]	; 0x34
  4032bc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032c0:	e65c      	b.n	402f7c <_svfprintf_r+0x1130>
  4032c2:	9a08      	ldr	r2, [sp, #32]
  4032c4:	230c      	movs	r3, #12
  4032c6:	6013      	str	r3, [r2, #0]
  4032c8:	f04f 30ff 	mov.w	r0, #4294967295
  4032cc:	f7fe be8e 	b.w	401fec <_svfprintf_r+0x1a0>
  4032d0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4032d4:	e772      	b.n	4031bc <_svfprintf_r+0x1370>
  4032d6:	bf00      	nop
  4032d8:	00407508 	.word	0x00407508
  4032dc:	66666667 	.word	0x66666667

004032e0 <register_fini>:
  4032e0:	4b02      	ldr	r3, [pc, #8]	; (4032ec <register_fini+0xc>)
  4032e2:	b113      	cbz	r3, 4032ea <register_fini+0xa>
  4032e4:	4802      	ldr	r0, [pc, #8]	; (4032f0 <register_fini+0x10>)
  4032e6:	f000 b805 	b.w	4032f4 <atexit>
  4032ea:	4770      	bx	lr
  4032ec:	00000000 	.word	0x00000000
  4032f0:	00404555 	.word	0x00404555

004032f4 <atexit>:
  4032f4:	4601      	mov	r1, r0
  4032f6:	2000      	movs	r0, #0
  4032f8:	4602      	mov	r2, r0
  4032fa:	4603      	mov	r3, r0
  4032fc:	f002 bca8 	b.w	405c50 <__register_exitproc>

00403300 <quorem>:
  403300:	6902      	ldr	r2, [r0, #16]
  403302:	690b      	ldr	r3, [r1, #16]
  403304:	4293      	cmp	r3, r2
  403306:	f300 808f 	bgt.w	403428 <quorem+0x128>
  40330a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40330e:	f103 38ff 	add.w	r8, r3, #4294967295
  403312:	f101 0714 	add.w	r7, r1, #20
  403316:	f100 0b14 	add.w	fp, r0, #20
  40331a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40331e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403322:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403326:	b083      	sub	sp, #12
  403328:	3201      	adds	r2, #1
  40332a:	fbb3 f9f2 	udiv	r9, r3, r2
  40332e:	eb0b 0304 	add.w	r3, fp, r4
  403332:	9400      	str	r4, [sp, #0]
  403334:	eb07 0a04 	add.w	sl, r7, r4
  403338:	9301      	str	r3, [sp, #4]
  40333a:	f1b9 0f00 	cmp.w	r9, #0
  40333e:	d03b      	beq.n	4033b8 <quorem+0xb8>
  403340:	2600      	movs	r6, #0
  403342:	4632      	mov	r2, r6
  403344:	46bc      	mov	ip, r7
  403346:	46de      	mov	lr, fp
  403348:	4634      	mov	r4, r6
  40334a:	f85c 6b04 	ldr.w	r6, [ip], #4
  40334e:	f8de 5000 	ldr.w	r5, [lr]
  403352:	b2b3      	uxth	r3, r6
  403354:	0c36      	lsrs	r6, r6, #16
  403356:	fb03 4409 	mla	r4, r3, r9, r4
  40335a:	fb06 f609 	mul.w	r6, r6, r9
  40335e:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  403362:	b2a3      	uxth	r3, r4
  403364:	1ad3      	subs	r3, r2, r3
  403366:	b2b4      	uxth	r4, r6
  403368:	fa13 f385 	uxtah	r3, r3, r5
  40336c:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  403370:	eb04 4423 	add.w	r4, r4, r3, asr #16
  403374:	b29b      	uxth	r3, r3
  403376:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  40337a:	45e2      	cmp	sl, ip
  40337c:	ea4f 4224 	mov.w	r2, r4, asr #16
  403380:	f84e 3b04 	str.w	r3, [lr], #4
  403384:	ea4f 4416 	mov.w	r4, r6, lsr #16
  403388:	d2df      	bcs.n	40334a <quorem+0x4a>
  40338a:	9b00      	ldr	r3, [sp, #0]
  40338c:	f85b 3003 	ldr.w	r3, [fp, r3]
  403390:	b993      	cbnz	r3, 4033b8 <quorem+0xb8>
  403392:	9c01      	ldr	r4, [sp, #4]
  403394:	1f23      	subs	r3, r4, #4
  403396:	459b      	cmp	fp, r3
  403398:	d20c      	bcs.n	4033b4 <quorem+0xb4>
  40339a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40339e:	b94b      	cbnz	r3, 4033b4 <quorem+0xb4>
  4033a0:	f1a4 0308 	sub.w	r3, r4, #8
  4033a4:	e002      	b.n	4033ac <quorem+0xac>
  4033a6:	681a      	ldr	r2, [r3, #0]
  4033a8:	3b04      	subs	r3, #4
  4033aa:	b91a      	cbnz	r2, 4033b4 <quorem+0xb4>
  4033ac:	459b      	cmp	fp, r3
  4033ae:	f108 38ff 	add.w	r8, r8, #4294967295
  4033b2:	d3f8      	bcc.n	4033a6 <quorem+0xa6>
  4033b4:	f8c0 8010 	str.w	r8, [r0, #16]
  4033b8:	4604      	mov	r4, r0
  4033ba:	f002 f825 	bl	405408 <__mcmp>
  4033be:	2800      	cmp	r0, #0
  4033c0:	db2e      	blt.n	403420 <quorem+0x120>
  4033c2:	f109 0901 	add.w	r9, r9, #1
  4033c6:	465d      	mov	r5, fp
  4033c8:	2300      	movs	r3, #0
  4033ca:	f857 1b04 	ldr.w	r1, [r7], #4
  4033ce:	6828      	ldr	r0, [r5, #0]
  4033d0:	b28a      	uxth	r2, r1
  4033d2:	1a9a      	subs	r2, r3, r2
  4033d4:	0c09      	lsrs	r1, r1, #16
  4033d6:	fa12 f280 	uxtah	r2, r2, r0
  4033da:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  4033de:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4033e2:	b291      	uxth	r1, r2
  4033e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4033e8:	45ba      	cmp	sl, r7
  4033ea:	f845 1b04 	str.w	r1, [r5], #4
  4033ee:	ea4f 4323 	mov.w	r3, r3, asr #16
  4033f2:	d2ea      	bcs.n	4033ca <quorem+0xca>
  4033f4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4033f8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4033fc:	b982      	cbnz	r2, 403420 <quorem+0x120>
  4033fe:	1f1a      	subs	r2, r3, #4
  403400:	4593      	cmp	fp, r2
  403402:	d20b      	bcs.n	40341c <quorem+0x11c>
  403404:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403408:	b942      	cbnz	r2, 40341c <quorem+0x11c>
  40340a:	3b08      	subs	r3, #8
  40340c:	e002      	b.n	403414 <quorem+0x114>
  40340e:	681a      	ldr	r2, [r3, #0]
  403410:	3b04      	subs	r3, #4
  403412:	b91a      	cbnz	r2, 40341c <quorem+0x11c>
  403414:	459b      	cmp	fp, r3
  403416:	f108 38ff 	add.w	r8, r8, #4294967295
  40341a:	d3f8      	bcc.n	40340e <quorem+0x10e>
  40341c:	f8c4 8010 	str.w	r8, [r4, #16]
  403420:	4648      	mov	r0, r9
  403422:	b003      	add	sp, #12
  403424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403428:	2000      	movs	r0, #0
  40342a:	4770      	bx	lr
  40342c:	0000      	movs	r0, r0
	...

00403430 <_dtoa_r>:
  403430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403434:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403436:	b097      	sub	sp, #92	; 0x5c
  403438:	4604      	mov	r4, r0
  40343a:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  40343c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403440:	b141      	cbz	r1, 403454 <_dtoa_r+0x24>
  403442:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403444:	604a      	str	r2, [r1, #4]
  403446:	2301      	movs	r3, #1
  403448:	4093      	lsls	r3, r2
  40344a:	608b      	str	r3, [r1, #8]
  40344c:	f001 fdf8 	bl	405040 <_Bfree>
  403450:	2300      	movs	r3, #0
  403452:	6423      	str	r3, [r4, #64]	; 0x40
  403454:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403458:	2b00      	cmp	r3, #0
  40345a:	4699      	mov	r9, r3
  40345c:	db36      	blt.n	4034cc <_dtoa_r+0x9c>
  40345e:	2300      	movs	r3, #0
  403460:	602b      	str	r3, [r5, #0]
  403462:	4ba5      	ldr	r3, [pc, #660]	; (4036f8 <_dtoa_r+0x2c8>)
  403464:	461a      	mov	r2, r3
  403466:	ea09 0303 	and.w	r3, r9, r3
  40346a:	4293      	cmp	r3, r2
  40346c:	d017      	beq.n	40349e <_dtoa_r+0x6e>
  40346e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403472:	2200      	movs	r2, #0
  403474:	4630      	mov	r0, r6
  403476:	4639      	mov	r1, r7
  403478:	2300      	movs	r3, #0
  40347a:	f003 f907 	bl	40668c <__aeabi_dcmpeq>
  40347e:	4680      	mov	r8, r0
  403480:	2800      	cmp	r0, #0
  403482:	d02b      	beq.n	4034dc <_dtoa_r+0xac>
  403484:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403486:	2301      	movs	r3, #1
  403488:	6013      	str	r3, [r2, #0]
  40348a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40348c:	2b00      	cmp	r3, #0
  40348e:	f000 80cb 	beq.w	403628 <_dtoa_r+0x1f8>
  403492:	489a      	ldr	r0, [pc, #616]	; (4036fc <_dtoa_r+0x2cc>)
  403494:	6018      	str	r0, [r3, #0]
  403496:	3801      	subs	r0, #1
  403498:	b017      	add	sp, #92	; 0x5c
  40349a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40349e:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4034a0:	f242 730f 	movw	r3, #9999	; 0x270f
  4034a4:	6013      	str	r3, [r2, #0]
  4034a6:	9b02      	ldr	r3, [sp, #8]
  4034a8:	2b00      	cmp	r3, #0
  4034aa:	f000 80a6 	beq.w	4035fa <_dtoa_r+0x1ca>
  4034ae:	4894      	ldr	r0, [pc, #592]	; (403700 <_dtoa_r+0x2d0>)
  4034b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034b2:	2b00      	cmp	r3, #0
  4034b4:	d0f0      	beq.n	403498 <_dtoa_r+0x68>
  4034b6:	78c3      	ldrb	r3, [r0, #3]
  4034b8:	2b00      	cmp	r3, #0
  4034ba:	f000 80b7 	beq.w	40362c <_dtoa_r+0x1fc>
  4034be:	f100 0308 	add.w	r3, r0, #8
  4034c2:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4034c4:	6013      	str	r3, [r2, #0]
  4034c6:	b017      	add	sp, #92	; 0x5c
  4034c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034cc:	9a03      	ldr	r2, [sp, #12]
  4034ce:	2301      	movs	r3, #1
  4034d0:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  4034d4:	602b      	str	r3, [r5, #0]
  4034d6:	f8cd 900c 	str.w	r9, [sp, #12]
  4034da:	e7c2      	b.n	403462 <_dtoa_r+0x32>
  4034dc:	aa15      	add	r2, sp, #84	; 0x54
  4034de:	ab14      	add	r3, sp, #80	; 0x50
  4034e0:	e88d 000c 	stmia.w	sp, {r2, r3}
  4034e4:	4620      	mov	r0, r4
  4034e6:	4632      	mov	r2, r6
  4034e8:	463b      	mov	r3, r7
  4034ea:	f002 f81b 	bl	405524 <__d2b>
  4034ee:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4034f2:	4683      	mov	fp, r0
  4034f4:	f040 808a 	bne.w	40360c <_dtoa_r+0x1dc>
  4034f8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4034fc:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4034fe:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  403502:	4445      	add	r5, r8
  403504:	429d      	cmp	r5, r3
  403506:	f2c0 8297 	blt.w	403a38 <_dtoa_r+0x608>
  40350a:	4a7e      	ldr	r2, [pc, #504]	; (403704 <_dtoa_r+0x2d4>)
  40350c:	1b52      	subs	r2, r2, r5
  40350e:	fa09 f902 	lsl.w	r9, r9, r2
  403512:	9a02      	ldr	r2, [sp, #8]
  403514:	f205 4312 	addw	r3, r5, #1042	; 0x412
  403518:	fa22 f003 	lsr.w	r0, r2, r3
  40351c:	ea49 0000 	orr.w	r0, r9, r0
  403520:	f002 fdd6 	bl	4060d0 <__aeabi_ui2d>
  403524:	2301      	movs	r3, #1
  403526:	3d01      	subs	r5, #1
  403528:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40352c:	930d      	str	r3, [sp, #52]	; 0x34
  40352e:	2200      	movs	r2, #0
  403530:	4b75      	ldr	r3, [pc, #468]	; (403708 <_dtoa_r+0x2d8>)
  403532:	f002 fc8f 	bl	405e54 <__aeabi_dsub>
  403536:	a36a      	add	r3, pc, #424	; (adr r3, 4036e0 <_dtoa_r+0x2b0>)
  403538:	e9d3 2300 	ldrd	r2, r3, [r3]
  40353c:	f002 fe3e 	bl	4061bc <__aeabi_dmul>
  403540:	a369      	add	r3, pc, #420	; (adr r3, 4036e8 <_dtoa_r+0x2b8>)
  403542:	e9d3 2300 	ldrd	r2, r3, [r3]
  403546:	f002 fc87 	bl	405e58 <__adddf3>
  40354a:	4606      	mov	r6, r0
  40354c:	4628      	mov	r0, r5
  40354e:	460f      	mov	r7, r1
  403550:	f002 fdce 	bl	4060f0 <__aeabi_i2d>
  403554:	a366      	add	r3, pc, #408	; (adr r3, 4036f0 <_dtoa_r+0x2c0>)
  403556:	e9d3 2300 	ldrd	r2, r3, [r3]
  40355a:	f002 fe2f 	bl	4061bc <__aeabi_dmul>
  40355e:	4602      	mov	r2, r0
  403560:	460b      	mov	r3, r1
  403562:	4630      	mov	r0, r6
  403564:	4639      	mov	r1, r7
  403566:	f002 fc77 	bl	405e58 <__adddf3>
  40356a:	4606      	mov	r6, r0
  40356c:	460f      	mov	r7, r1
  40356e:	f003 f8bf 	bl	4066f0 <__aeabi_d2iz>
  403572:	4639      	mov	r1, r7
  403574:	9004      	str	r0, [sp, #16]
  403576:	2200      	movs	r2, #0
  403578:	4630      	mov	r0, r6
  40357a:	2300      	movs	r3, #0
  40357c:	f003 f890 	bl	4066a0 <__aeabi_dcmplt>
  403580:	2800      	cmp	r0, #0
  403582:	f040 81a6 	bne.w	4038d2 <_dtoa_r+0x4a2>
  403586:	9b04      	ldr	r3, [sp, #16]
  403588:	2b16      	cmp	r3, #22
  40358a:	f200 819f 	bhi.w	4038cc <_dtoa_r+0x49c>
  40358e:	9a04      	ldr	r2, [sp, #16]
  403590:	4b5e      	ldr	r3, [pc, #376]	; (40370c <_dtoa_r+0x2dc>)
  403592:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403596:	e9d3 0100 	ldrd	r0, r1, [r3]
  40359a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40359e:	f003 f89d 	bl	4066dc <__aeabi_dcmpgt>
  4035a2:	2800      	cmp	r0, #0
  4035a4:	f000 824e 	beq.w	403a44 <_dtoa_r+0x614>
  4035a8:	9b04      	ldr	r3, [sp, #16]
  4035aa:	3b01      	subs	r3, #1
  4035ac:	9304      	str	r3, [sp, #16]
  4035ae:	2300      	movs	r3, #0
  4035b0:	930b      	str	r3, [sp, #44]	; 0x2c
  4035b2:	ebc5 0508 	rsb	r5, r5, r8
  4035b6:	f1b5 0a01 	subs.w	sl, r5, #1
  4035ba:	f100 81a1 	bmi.w	403900 <_dtoa_r+0x4d0>
  4035be:	2300      	movs	r3, #0
  4035c0:	9305      	str	r3, [sp, #20]
  4035c2:	9b04      	ldr	r3, [sp, #16]
  4035c4:	2b00      	cmp	r3, #0
  4035c6:	f2c0 8192 	blt.w	4038ee <_dtoa_r+0x4be>
  4035ca:	449a      	add	sl, r3
  4035cc:	930a      	str	r3, [sp, #40]	; 0x28
  4035ce:	2300      	movs	r3, #0
  4035d0:	9308      	str	r3, [sp, #32]
  4035d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4035d4:	2b09      	cmp	r3, #9
  4035d6:	d82b      	bhi.n	403630 <_dtoa_r+0x200>
  4035d8:	2b05      	cmp	r3, #5
  4035da:	f340 8670 	ble.w	4042be <_dtoa_r+0xe8e>
  4035de:	3b04      	subs	r3, #4
  4035e0:	9320      	str	r3, [sp, #128]	; 0x80
  4035e2:	2500      	movs	r5, #0
  4035e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4035e6:	3b02      	subs	r3, #2
  4035e8:	2b03      	cmp	r3, #3
  4035ea:	f200 864e 	bhi.w	40428a <_dtoa_r+0xe5a>
  4035ee:	e8df f013 	tbh	[pc, r3, lsl #1]
  4035f2:	03cc      	.short	0x03cc
  4035f4:	02b203be 	.word	0x02b203be
  4035f8:	0663      	.short	0x0663
  4035fa:	4b41      	ldr	r3, [pc, #260]	; (403700 <_dtoa_r+0x2d0>)
  4035fc:	4a44      	ldr	r2, [pc, #272]	; (403710 <_dtoa_r+0x2e0>)
  4035fe:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403602:	2800      	cmp	r0, #0
  403604:	bf14      	ite	ne
  403606:	4618      	movne	r0, r3
  403608:	4610      	moveq	r0, r2
  40360a:	e751      	b.n	4034b0 <_dtoa_r+0x80>
  40360c:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403610:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403614:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  403618:	4630      	mov	r0, r6
  40361a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40361e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403622:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  403626:	e782      	b.n	40352e <_dtoa_r+0xfe>
  403628:	483a      	ldr	r0, [pc, #232]	; (403714 <_dtoa_r+0x2e4>)
  40362a:	e735      	b.n	403498 <_dtoa_r+0x68>
  40362c:	1cc3      	adds	r3, r0, #3
  40362e:	e748      	b.n	4034c2 <_dtoa_r+0x92>
  403630:	2100      	movs	r1, #0
  403632:	6461      	str	r1, [r4, #68]	; 0x44
  403634:	4620      	mov	r0, r4
  403636:	9120      	str	r1, [sp, #128]	; 0x80
  403638:	f001 fcdc 	bl	404ff4 <_Balloc>
  40363c:	f04f 33ff 	mov.w	r3, #4294967295
  403640:	9306      	str	r3, [sp, #24]
  403642:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403644:	930c      	str	r3, [sp, #48]	; 0x30
  403646:	2301      	movs	r3, #1
  403648:	9007      	str	r0, [sp, #28]
  40364a:	9221      	str	r2, [sp, #132]	; 0x84
  40364c:	6420      	str	r0, [r4, #64]	; 0x40
  40364e:	9309      	str	r3, [sp, #36]	; 0x24
  403650:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403652:	2b00      	cmp	r3, #0
  403654:	f2c0 80d2 	blt.w	4037fc <_dtoa_r+0x3cc>
  403658:	9a04      	ldr	r2, [sp, #16]
  40365a:	2a0e      	cmp	r2, #14
  40365c:	f300 80ce 	bgt.w	4037fc <_dtoa_r+0x3cc>
  403660:	4b2a      	ldr	r3, [pc, #168]	; (40370c <_dtoa_r+0x2dc>)
  403662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403666:	e9d3 8900 	ldrd	r8, r9, [r3]
  40366a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40366c:	2b00      	cmp	r3, #0
  40366e:	f2c0 838f 	blt.w	403d90 <_dtoa_r+0x960>
  403672:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403676:	4642      	mov	r2, r8
  403678:	464b      	mov	r3, r9
  40367a:	4630      	mov	r0, r6
  40367c:	4639      	mov	r1, r7
  40367e:	f002 fec7 	bl	406410 <__aeabi_ddiv>
  403682:	f003 f835 	bl	4066f0 <__aeabi_d2iz>
  403686:	4682      	mov	sl, r0
  403688:	f002 fd32 	bl	4060f0 <__aeabi_i2d>
  40368c:	4642      	mov	r2, r8
  40368e:	464b      	mov	r3, r9
  403690:	f002 fd94 	bl	4061bc <__aeabi_dmul>
  403694:	460b      	mov	r3, r1
  403696:	4602      	mov	r2, r0
  403698:	4639      	mov	r1, r7
  40369a:	4630      	mov	r0, r6
  40369c:	f002 fbda 	bl	405e54 <__aeabi_dsub>
  4036a0:	9d07      	ldr	r5, [sp, #28]
  4036a2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  4036a6:	702b      	strb	r3, [r5, #0]
  4036a8:	9b06      	ldr	r3, [sp, #24]
  4036aa:	2b01      	cmp	r3, #1
  4036ac:	4606      	mov	r6, r0
  4036ae:	460f      	mov	r7, r1
  4036b0:	f105 0501 	add.w	r5, r5, #1
  4036b4:	d062      	beq.n	40377c <_dtoa_r+0x34c>
  4036b6:	2200      	movs	r2, #0
  4036b8:	4b17      	ldr	r3, [pc, #92]	; (403718 <_dtoa_r+0x2e8>)
  4036ba:	f002 fd7f 	bl	4061bc <__aeabi_dmul>
  4036be:	2200      	movs	r2, #0
  4036c0:	2300      	movs	r3, #0
  4036c2:	4606      	mov	r6, r0
  4036c4:	460f      	mov	r7, r1
  4036c6:	f002 ffe1 	bl	40668c <__aeabi_dcmpeq>
  4036ca:	2800      	cmp	r0, #0
  4036cc:	f040 8083 	bne.w	4037d6 <_dtoa_r+0x3a6>
  4036d0:	f8cd b008 	str.w	fp, [sp, #8]
  4036d4:	9405      	str	r4, [sp, #20]
  4036d6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4036da:	9c06      	ldr	r4, [sp, #24]
  4036dc:	e029      	b.n	403732 <_dtoa_r+0x302>
  4036de:	bf00      	nop
  4036e0:	636f4361 	.word	0x636f4361
  4036e4:	3fd287a7 	.word	0x3fd287a7
  4036e8:	8b60c8b3 	.word	0x8b60c8b3
  4036ec:	3fc68a28 	.word	0x3fc68a28
  4036f0:	509f79fb 	.word	0x509f79fb
  4036f4:	3fd34413 	.word	0x3fd34413
  4036f8:	7ff00000 	.word	0x7ff00000
  4036fc:	00407511 	.word	0x00407511
  403700:	00407520 	.word	0x00407520
  403704:	fffffc0e 	.word	0xfffffc0e
  403708:	3ff80000 	.word	0x3ff80000
  40370c:	00407530 	.word	0x00407530
  403710:	00407514 	.word	0x00407514
  403714:	00407510 	.word	0x00407510
  403718:	40240000 	.word	0x40240000
  40371c:	f002 fd4e 	bl	4061bc <__aeabi_dmul>
  403720:	2200      	movs	r2, #0
  403722:	2300      	movs	r3, #0
  403724:	4606      	mov	r6, r0
  403726:	460f      	mov	r7, r1
  403728:	f002 ffb0 	bl	40668c <__aeabi_dcmpeq>
  40372c:	2800      	cmp	r0, #0
  40372e:	f040 83de 	bne.w	403eee <_dtoa_r+0xabe>
  403732:	4642      	mov	r2, r8
  403734:	464b      	mov	r3, r9
  403736:	4630      	mov	r0, r6
  403738:	4639      	mov	r1, r7
  40373a:	f002 fe69 	bl	406410 <__aeabi_ddiv>
  40373e:	f002 ffd7 	bl	4066f0 <__aeabi_d2iz>
  403742:	4682      	mov	sl, r0
  403744:	f002 fcd4 	bl	4060f0 <__aeabi_i2d>
  403748:	4642      	mov	r2, r8
  40374a:	464b      	mov	r3, r9
  40374c:	f002 fd36 	bl	4061bc <__aeabi_dmul>
  403750:	4602      	mov	r2, r0
  403752:	460b      	mov	r3, r1
  403754:	4630      	mov	r0, r6
  403756:	4639      	mov	r1, r7
  403758:	f002 fb7c 	bl	405e54 <__aeabi_dsub>
  40375c:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  403760:	f805 eb01 	strb.w	lr, [r5], #1
  403764:	ebcb 0e05 	rsb	lr, fp, r5
  403768:	4574      	cmp	r4, lr
  40376a:	4606      	mov	r6, r0
  40376c:	460f      	mov	r7, r1
  40376e:	f04f 0200 	mov.w	r2, #0
  403772:	4bb5      	ldr	r3, [pc, #724]	; (403a48 <_dtoa_r+0x618>)
  403774:	d1d2      	bne.n	40371c <_dtoa_r+0x2ec>
  403776:	f8dd b008 	ldr.w	fp, [sp, #8]
  40377a:	9c05      	ldr	r4, [sp, #20]
  40377c:	4632      	mov	r2, r6
  40377e:	463b      	mov	r3, r7
  403780:	4630      	mov	r0, r6
  403782:	4639      	mov	r1, r7
  403784:	f002 fb68 	bl	405e58 <__adddf3>
  403788:	4606      	mov	r6, r0
  40378a:	460f      	mov	r7, r1
  40378c:	4640      	mov	r0, r8
  40378e:	4649      	mov	r1, r9
  403790:	4632      	mov	r2, r6
  403792:	463b      	mov	r3, r7
  403794:	f002 ff84 	bl	4066a0 <__aeabi_dcmplt>
  403798:	b948      	cbnz	r0, 4037ae <_dtoa_r+0x37e>
  40379a:	4640      	mov	r0, r8
  40379c:	4649      	mov	r1, r9
  40379e:	4632      	mov	r2, r6
  4037a0:	463b      	mov	r3, r7
  4037a2:	f002 ff73 	bl	40668c <__aeabi_dcmpeq>
  4037a6:	b1b0      	cbz	r0, 4037d6 <_dtoa_r+0x3a6>
  4037a8:	f01a 0f01 	tst.w	sl, #1
  4037ac:	d013      	beq.n	4037d6 <_dtoa_r+0x3a6>
  4037ae:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4037b2:	9907      	ldr	r1, [sp, #28]
  4037b4:	1e6b      	subs	r3, r5, #1
  4037b6:	e004      	b.n	4037c2 <_dtoa_r+0x392>
  4037b8:	428b      	cmp	r3, r1
  4037ba:	f000 8440 	beq.w	40403e <_dtoa_r+0xc0e>
  4037be:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4037c2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4037c6:	f103 0501 	add.w	r5, r3, #1
  4037ca:	461a      	mov	r2, r3
  4037cc:	d0f4      	beq.n	4037b8 <_dtoa_r+0x388>
  4037ce:	f108 0301 	add.w	r3, r8, #1
  4037d2:	b2db      	uxtb	r3, r3
  4037d4:	7013      	strb	r3, [r2, #0]
  4037d6:	4620      	mov	r0, r4
  4037d8:	4659      	mov	r1, fp
  4037da:	f001 fc31 	bl	405040 <_Bfree>
  4037de:	2200      	movs	r2, #0
  4037e0:	9b04      	ldr	r3, [sp, #16]
  4037e2:	702a      	strb	r2, [r5, #0]
  4037e4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4037e6:	3301      	adds	r3, #1
  4037e8:	6013      	str	r3, [r2, #0]
  4037ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037ec:	2b00      	cmp	r3, #0
  4037ee:	f000 8345 	beq.w	403e7c <_dtoa_r+0xa4c>
  4037f2:	9807      	ldr	r0, [sp, #28]
  4037f4:	601d      	str	r5, [r3, #0]
  4037f6:	b017      	add	sp, #92	; 0x5c
  4037f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4037fe:	2a00      	cmp	r2, #0
  403800:	f000 8084 	beq.w	40390c <_dtoa_r+0x4dc>
  403804:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403806:	2a01      	cmp	r2, #1
  403808:	f340 8304 	ble.w	403e14 <_dtoa_r+0x9e4>
  40380c:	9b06      	ldr	r3, [sp, #24]
  40380e:	1e5f      	subs	r7, r3, #1
  403810:	9b08      	ldr	r3, [sp, #32]
  403812:	42bb      	cmp	r3, r7
  403814:	f2c0 83a9 	blt.w	403f6a <_dtoa_r+0xb3a>
  403818:	1bdf      	subs	r7, r3, r7
  40381a:	9b06      	ldr	r3, [sp, #24]
  40381c:	2b00      	cmp	r3, #0
  40381e:	f2c0 849c 	blt.w	40415a <_dtoa_r+0xd2a>
  403822:	9d05      	ldr	r5, [sp, #20]
  403824:	9b06      	ldr	r3, [sp, #24]
  403826:	9a05      	ldr	r2, [sp, #20]
  403828:	4620      	mov	r0, r4
  40382a:	441a      	add	r2, r3
  40382c:	2101      	movs	r1, #1
  40382e:	9205      	str	r2, [sp, #20]
  403830:	449a      	add	sl, r3
  403832:	f001 fc9f 	bl	405174 <__i2b>
  403836:	4606      	mov	r6, r0
  403838:	b165      	cbz	r5, 403854 <_dtoa_r+0x424>
  40383a:	f1ba 0f00 	cmp.w	sl, #0
  40383e:	dd09      	ble.n	403854 <_dtoa_r+0x424>
  403840:	45aa      	cmp	sl, r5
  403842:	9a05      	ldr	r2, [sp, #20]
  403844:	4653      	mov	r3, sl
  403846:	bfa8      	it	ge
  403848:	462b      	movge	r3, r5
  40384a:	1ad2      	subs	r2, r2, r3
  40384c:	9205      	str	r2, [sp, #20]
  40384e:	1aed      	subs	r5, r5, r3
  403850:	ebc3 0a0a 	rsb	sl, r3, sl
  403854:	9b08      	ldr	r3, [sp, #32]
  403856:	2b00      	cmp	r3, #0
  403858:	dd1a      	ble.n	403890 <_dtoa_r+0x460>
  40385a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40385c:	2b00      	cmp	r3, #0
  40385e:	f000 837d 	beq.w	403f5c <_dtoa_r+0xb2c>
  403862:	2f00      	cmp	r7, #0
  403864:	dd10      	ble.n	403888 <_dtoa_r+0x458>
  403866:	4631      	mov	r1, r6
  403868:	463a      	mov	r2, r7
  40386a:	4620      	mov	r0, r4
  40386c:	f001 fd26 	bl	4052bc <__pow5mult>
  403870:	4606      	mov	r6, r0
  403872:	465a      	mov	r2, fp
  403874:	4631      	mov	r1, r6
  403876:	4620      	mov	r0, r4
  403878:	f001 fc86 	bl	405188 <__multiply>
  40387c:	4659      	mov	r1, fp
  40387e:	4680      	mov	r8, r0
  403880:	4620      	mov	r0, r4
  403882:	f001 fbdd 	bl	405040 <_Bfree>
  403886:	46c3      	mov	fp, r8
  403888:	9b08      	ldr	r3, [sp, #32]
  40388a:	1bda      	subs	r2, r3, r7
  40388c:	f040 82a2 	bne.w	403dd4 <_dtoa_r+0x9a4>
  403890:	4620      	mov	r0, r4
  403892:	2101      	movs	r1, #1
  403894:	f001 fc6e 	bl	405174 <__i2b>
  403898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40389a:	2b00      	cmp	r3, #0
  40389c:	4680      	mov	r8, r0
  40389e:	dd39      	ble.n	403914 <_dtoa_r+0x4e4>
  4038a0:	4601      	mov	r1, r0
  4038a2:	461a      	mov	r2, r3
  4038a4:	4620      	mov	r0, r4
  4038a6:	f001 fd09 	bl	4052bc <__pow5mult>
  4038aa:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4038ac:	2b01      	cmp	r3, #1
  4038ae:	4680      	mov	r8, r0
  4038b0:	f340 8296 	ble.w	403de0 <_dtoa_r+0x9b0>
  4038b4:	f04f 0900 	mov.w	r9, #0
  4038b8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4038bc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4038c0:	6918      	ldr	r0, [r3, #16]
  4038c2:	f001 fc09 	bl	4050d8 <__hi0bits>
  4038c6:	f1c0 0020 	rsb	r0, r0, #32
  4038ca:	e02d      	b.n	403928 <_dtoa_r+0x4f8>
  4038cc:	2301      	movs	r3, #1
  4038ce:	930b      	str	r3, [sp, #44]	; 0x2c
  4038d0:	e66f      	b.n	4035b2 <_dtoa_r+0x182>
  4038d2:	9804      	ldr	r0, [sp, #16]
  4038d4:	f002 fc0c 	bl	4060f0 <__aeabi_i2d>
  4038d8:	4632      	mov	r2, r6
  4038da:	463b      	mov	r3, r7
  4038dc:	f002 fed6 	bl	40668c <__aeabi_dcmpeq>
  4038e0:	2800      	cmp	r0, #0
  4038e2:	f47f ae50 	bne.w	403586 <_dtoa_r+0x156>
  4038e6:	9b04      	ldr	r3, [sp, #16]
  4038e8:	3b01      	subs	r3, #1
  4038ea:	9304      	str	r3, [sp, #16]
  4038ec:	e64b      	b.n	403586 <_dtoa_r+0x156>
  4038ee:	9a05      	ldr	r2, [sp, #20]
  4038f0:	9b04      	ldr	r3, [sp, #16]
  4038f2:	1ad2      	subs	r2, r2, r3
  4038f4:	425b      	negs	r3, r3
  4038f6:	9308      	str	r3, [sp, #32]
  4038f8:	2300      	movs	r3, #0
  4038fa:	9205      	str	r2, [sp, #20]
  4038fc:	930a      	str	r3, [sp, #40]	; 0x28
  4038fe:	e668      	b.n	4035d2 <_dtoa_r+0x1a2>
  403900:	f1ca 0300 	rsb	r3, sl, #0
  403904:	9305      	str	r3, [sp, #20]
  403906:	f04f 0a00 	mov.w	sl, #0
  40390a:	e65a      	b.n	4035c2 <_dtoa_r+0x192>
  40390c:	9f08      	ldr	r7, [sp, #32]
  40390e:	9d05      	ldr	r5, [sp, #20]
  403910:	9e09      	ldr	r6, [sp, #36]	; 0x24
  403912:	e791      	b.n	403838 <_dtoa_r+0x408>
  403914:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403916:	2b01      	cmp	r3, #1
  403918:	f340 82b3 	ble.w	403e82 <_dtoa_r+0xa52>
  40391c:	f04f 0900 	mov.w	r9, #0
  403920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403922:	2b00      	cmp	r3, #0
  403924:	d1c8      	bne.n	4038b8 <_dtoa_r+0x488>
  403926:	2001      	movs	r0, #1
  403928:	4450      	add	r0, sl
  40392a:	f010 001f 	ands.w	r0, r0, #31
  40392e:	f000 8081 	beq.w	403a34 <_dtoa_r+0x604>
  403932:	f1c0 0320 	rsb	r3, r0, #32
  403936:	2b04      	cmp	r3, #4
  403938:	f340 84b8 	ble.w	4042ac <_dtoa_r+0xe7c>
  40393c:	f1c0 001c 	rsb	r0, r0, #28
  403940:	9b05      	ldr	r3, [sp, #20]
  403942:	4403      	add	r3, r0
  403944:	9305      	str	r3, [sp, #20]
  403946:	4405      	add	r5, r0
  403948:	4482      	add	sl, r0
  40394a:	9b05      	ldr	r3, [sp, #20]
  40394c:	2b00      	cmp	r3, #0
  40394e:	dd05      	ble.n	40395c <_dtoa_r+0x52c>
  403950:	4659      	mov	r1, fp
  403952:	461a      	mov	r2, r3
  403954:	4620      	mov	r0, r4
  403956:	f001 fd01 	bl	40535c <__lshift>
  40395a:	4683      	mov	fp, r0
  40395c:	f1ba 0f00 	cmp.w	sl, #0
  403960:	dd05      	ble.n	40396e <_dtoa_r+0x53e>
  403962:	4641      	mov	r1, r8
  403964:	4652      	mov	r2, sl
  403966:	4620      	mov	r0, r4
  403968:	f001 fcf8 	bl	40535c <__lshift>
  40396c:	4680      	mov	r8, r0
  40396e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403970:	2b00      	cmp	r3, #0
  403972:	f040 8268 	bne.w	403e46 <_dtoa_r+0xa16>
  403976:	9b06      	ldr	r3, [sp, #24]
  403978:	2b00      	cmp	r3, #0
  40397a:	f340 8295 	ble.w	403ea8 <_dtoa_r+0xa78>
  40397e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403980:	2b00      	cmp	r3, #0
  403982:	d171      	bne.n	403a68 <_dtoa_r+0x638>
  403984:	f8dd 901c 	ldr.w	r9, [sp, #28]
  403988:	9f06      	ldr	r7, [sp, #24]
  40398a:	464d      	mov	r5, r9
  40398c:	e002      	b.n	403994 <_dtoa_r+0x564>
  40398e:	f001 fb61 	bl	405054 <__multadd>
  403992:	4683      	mov	fp, r0
  403994:	4641      	mov	r1, r8
  403996:	4658      	mov	r0, fp
  403998:	f7ff fcb2 	bl	403300 <quorem>
  40399c:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4039a0:	f805 cb01 	strb.w	ip, [r5], #1
  4039a4:	ebc9 0305 	rsb	r3, r9, r5
  4039a8:	42bb      	cmp	r3, r7
  4039aa:	4620      	mov	r0, r4
  4039ac:	4659      	mov	r1, fp
  4039ae:	f04f 020a 	mov.w	r2, #10
  4039b2:	f04f 0300 	mov.w	r3, #0
  4039b6:	dbea      	blt.n	40398e <_dtoa_r+0x55e>
  4039b8:	9b07      	ldr	r3, [sp, #28]
  4039ba:	9a06      	ldr	r2, [sp, #24]
  4039bc:	2a01      	cmp	r2, #1
  4039be:	bfac      	ite	ge
  4039c0:	189b      	addge	r3, r3, r2
  4039c2:	3301      	addlt	r3, #1
  4039c4:	461d      	mov	r5, r3
  4039c6:	f04f 0a00 	mov.w	sl, #0
  4039ca:	4659      	mov	r1, fp
  4039cc:	2201      	movs	r2, #1
  4039ce:	4620      	mov	r0, r4
  4039d0:	f8cd c008 	str.w	ip, [sp, #8]
  4039d4:	f001 fcc2 	bl	40535c <__lshift>
  4039d8:	4641      	mov	r1, r8
  4039da:	4683      	mov	fp, r0
  4039dc:	f001 fd14 	bl	405408 <__mcmp>
  4039e0:	2800      	cmp	r0, #0
  4039e2:	f8dd c008 	ldr.w	ip, [sp, #8]
  4039e6:	f340 82f6 	ble.w	403fd6 <_dtoa_r+0xba6>
  4039ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4039ee:	9907      	ldr	r1, [sp, #28]
  4039f0:	1e6b      	subs	r3, r5, #1
  4039f2:	e004      	b.n	4039fe <_dtoa_r+0x5ce>
  4039f4:	428b      	cmp	r3, r1
  4039f6:	f000 8273 	beq.w	403ee0 <_dtoa_r+0xab0>
  4039fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4039fe:	2a39      	cmp	r2, #57	; 0x39
  403a00:	f103 0501 	add.w	r5, r3, #1
  403a04:	d0f6      	beq.n	4039f4 <_dtoa_r+0x5c4>
  403a06:	3201      	adds	r2, #1
  403a08:	701a      	strb	r2, [r3, #0]
  403a0a:	4641      	mov	r1, r8
  403a0c:	4620      	mov	r0, r4
  403a0e:	f001 fb17 	bl	405040 <_Bfree>
  403a12:	2e00      	cmp	r6, #0
  403a14:	f43f aedf 	beq.w	4037d6 <_dtoa_r+0x3a6>
  403a18:	f1ba 0f00 	cmp.w	sl, #0
  403a1c:	d005      	beq.n	403a2a <_dtoa_r+0x5fa>
  403a1e:	45b2      	cmp	sl, r6
  403a20:	d003      	beq.n	403a2a <_dtoa_r+0x5fa>
  403a22:	4651      	mov	r1, sl
  403a24:	4620      	mov	r0, r4
  403a26:	f001 fb0b 	bl	405040 <_Bfree>
  403a2a:	4631      	mov	r1, r6
  403a2c:	4620      	mov	r0, r4
  403a2e:	f001 fb07 	bl	405040 <_Bfree>
  403a32:	e6d0      	b.n	4037d6 <_dtoa_r+0x3a6>
  403a34:	201c      	movs	r0, #28
  403a36:	e783      	b.n	403940 <_dtoa_r+0x510>
  403a38:	4b04      	ldr	r3, [pc, #16]	; (403a4c <_dtoa_r+0x61c>)
  403a3a:	9a02      	ldr	r2, [sp, #8]
  403a3c:	1b5b      	subs	r3, r3, r5
  403a3e:	fa02 f003 	lsl.w	r0, r2, r3
  403a42:	e56d      	b.n	403520 <_dtoa_r+0xf0>
  403a44:	900b      	str	r0, [sp, #44]	; 0x2c
  403a46:	e5b4      	b.n	4035b2 <_dtoa_r+0x182>
  403a48:	40240000 	.word	0x40240000
  403a4c:	fffffbee 	.word	0xfffffbee
  403a50:	4631      	mov	r1, r6
  403a52:	2300      	movs	r3, #0
  403a54:	4620      	mov	r0, r4
  403a56:	220a      	movs	r2, #10
  403a58:	f001 fafc 	bl	405054 <__multadd>
  403a5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a5e:	2b00      	cmp	r3, #0
  403a60:	4606      	mov	r6, r0
  403a62:	f340 840c 	ble.w	40427e <_dtoa_r+0xe4e>
  403a66:	9306      	str	r3, [sp, #24]
  403a68:	2d00      	cmp	r5, #0
  403a6a:	dd05      	ble.n	403a78 <_dtoa_r+0x648>
  403a6c:	4631      	mov	r1, r6
  403a6e:	462a      	mov	r2, r5
  403a70:	4620      	mov	r0, r4
  403a72:	f001 fc73 	bl	40535c <__lshift>
  403a76:	4606      	mov	r6, r0
  403a78:	f1b9 0f00 	cmp.w	r9, #0
  403a7c:	f040 82e9 	bne.w	404052 <_dtoa_r+0xc22>
  403a80:	46b1      	mov	r9, r6
  403a82:	9b06      	ldr	r3, [sp, #24]
  403a84:	9a07      	ldr	r2, [sp, #28]
  403a86:	3b01      	subs	r3, #1
  403a88:	18d3      	adds	r3, r2, r3
  403a8a:	9308      	str	r3, [sp, #32]
  403a8c:	9b02      	ldr	r3, [sp, #8]
  403a8e:	f003 0301 	and.w	r3, r3, #1
  403a92:	9309      	str	r3, [sp, #36]	; 0x24
  403a94:	4617      	mov	r7, r2
  403a96:	4641      	mov	r1, r8
  403a98:	4658      	mov	r0, fp
  403a9a:	f7ff fc31 	bl	403300 <quorem>
  403a9e:	4631      	mov	r1, r6
  403aa0:	4605      	mov	r5, r0
  403aa2:	4658      	mov	r0, fp
  403aa4:	f001 fcb0 	bl	405408 <__mcmp>
  403aa8:	464a      	mov	r2, r9
  403aaa:	4682      	mov	sl, r0
  403aac:	4641      	mov	r1, r8
  403aae:	4620      	mov	r0, r4
  403ab0:	f001 fcce 	bl	405450 <__mdiff>
  403ab4:	68c2      	ldr	r2, [r0, #12]
  403ab6:	4603      	mov	r3, r0
  403ab8:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  403abc:	2a00      	cmp	r2, #0
  403abe:	f040 81b8 	bne.w	403e32 <_dtoa_r+0xa02>
  403ac2:	4619      	mov	r1, r3
  403ac4:	4658      	mov	r0, fp
  403ac6:	f8cd c018 	str.w	ip, [sp, #24]
  403aca:	9305      	str	r3, [sp, #20]
  403acc:	f001 fc9c 	bl	405408 <__mcmp>
  403ad0:	9b05      	ldr	r3, [sp, #20]
  403ad2:	9002      	str	r0, [sp, #8]
  403ad4:	4619      	mov	r1, r3
  403ad6:	4620      	mov	r0, r4
  403ad8:	f001 fab2 	bl	405040 <_Bfree>
  403adc:	9a02      	ldr	r2, [sp, #8]
  403ade:	f8dd c018 	ldr.w	ip, [sp, #24]
  403ae2:	b92a      	cbnz	r2, 403af0 <_dtoa_r+0x6c0>
  403ae4:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403ae6:	b91b      	cbnz	r3, 403af0 <_dtoa_r+0x6c0>
  403ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403aea:	2b00      	cmp	r3, #0
  403aec:	f000 83a7 	beq.w	40423e <_dtoa_r+0xe0e>
  403af0:	f1ba 0f00 	cmp.w	sl, #0
  403af4:	f2c0 8251 	blt.w	403f9a <_dtoa_r+0xb6a>
  403af8:	d105      	bne.n	403b06 <_dtoa_r+0x6d6>
  403afa:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403afc:	b91b      	cbnz	r3, 403b06 <_dtoa_r+0x6d6>
  403afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b00:	2b00      	cmp	r3, #0
  403b02:	f000 824a 	beq.w	403f9a <_dtoa_r+0xb6a>
  403b06:	2a00      	cmp	r2, #0
  403b08:	f300 82b7 	bgt.w	40407a <_dtoa_r+0xc4a>
  403b0c:	9b08      	ldr	r3, [sp, #32]
  403b0e:	f887 c000 	strb.w	ip, [r7]
  403b12:	f107 0a01 	add.w	sl, r7, #1
  403b16:	429f      	cmp	r7, r3
  403b18:	4655      	mov	r5, sl
  403b1a:	f000 82ba 	beq.w	404092 <_dtoa_r+0xc62>
  403b1e:	4659      	mov	r1, fp
  403b20:	220a      	movs	r2, #10
  403b22:	2300      	movs	r3, #0
  403b24:	4620      	mov	r0, r4
  403b26:	f001 fa95 	bl	405054 <__multadd>
  403b2a:	454e      	cmp	r6, r9
  403b2c:	4683      	mov	fp, r0
  403b2e:	4631      	mov	r1, r6
  403b30:	4620      	mov	r0, r4
  403b32:	f04f 020a 	mov.w	r2, #10
  403b36:	f04f 0300 	mov.w	r3, #0
  403b3a:	f000 8174 	beq.w	403e26 <_dtoa_r+0x9f6>
  403b3e:	f001 fa89 	bl	405054 <__multadd>
  403b42:	4649      	mov	r1, r9
  403b44:	4606      	mov	r6, r0
  403b46:	220a      	movs	r2, #10
  403b48:	4620      	mov	r0, r4
  403b4a:	2300      	movs	r3, #0
  403b4c:	f001 fa82 	bl	405054 <__multadd>
  403b50:	4657      	mov	r7, sl
  403b52:	4681      	mov	r9, r0
  403b54:	e79f      	b.n	403a96 <_dtoa_r+0x666>
  403b56:	2301      	movs	r3, #1
  403b58:	9309      	str	r3, [sp, #36]	; 0x24
  403b5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403b5c:	2b00      	cmp	r3, #0
  403b5e:	f340 8213 	ble.w	403f88 <_dtoa_r+0xb58>
  403b62:	461f      	mov	r7, r3
  403b64:	461e      	mov	r6, r3
  403b66:	930c      	str	r3, [sp, #48]	; 0x30
  403b68:	9306      	str	r3, [sp, #24]
  403b6a:	2100      	movs	r1, #0
  403b6c:	2f17      	cmp	r7, #23
  403b6e:	6461      	str	r1, [r4, #68]	; 0x44
  403b70:	d90a      	bls.n	403b88 <_dtoa_r+0x758>
  403b72:	2201      	movs	r2, #1
  403b74:	2304      	movs	r3, #4
  403b76:	005b      	lsls	r3, r3, #1
  403b78:	f103 0014 	add.w	r0, r3, #20
  403b7c:	4287      	cmp	r7, r0
  403b7e:	4611      	mov	r1, r2
  403b80:	f102 0201 	add.w	r2, r2, #1
  403b84:	d2f7      	bcs.n	403b76 <_dtoa_r+0x746>
  403b86:	6461      	str	r1, [r4, #68]	; 0x44
  403b88:	4620      	mov	r0, r4
  403b8a:	f001 fa33 	bl	404ff4 <_Balloc>
  403b8e:	2e0e      	cmp	r6, #14
  403b90:	9007      	str	r0, [sp, #28]
  403b92:	6420      	str	r0, [r4, #64]	; 0x40
  403b94:	f63f ad5c 	bhi.w	403650 <_dtoa_r+0x220>
  403b98:	2d00      	cmp	r5, #0
  403b9a:	f43f ad59 	beq.w	403650 <_dtoa_r+0x220>
  403b9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ba2:	9904      	ldr	r1, [sp, #16]
  403ba4:	2900      	cmp	r1, #0
  403ba6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  403baa:	f340 8221 	ble.w	403ff0 <_dtoa_r+0xbc0>
  403bae:	4bb7      	ldr	r3, [pc, #732]	; (403e8c <_dtoa_r+0xa5c>)
  403bb0:	f001 020f 	and.w	r2, r1, #15
  403bb4:	110d      	asrs	r5, r1, #4
  403bb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bba:	06e9      	lsls	r1, r5, #27
  403bbc:	e9d3 6700 	ldrd	r6, r7, [r3]
  403bc0:	f140 81db 	bpl.w	403f7a <_dtoa_r+0xb4a>
  403bc4:	4bb2      	ldr	r3, [pc, #712]	; (403e90 <_dtoa_r+0xa60>)
  403bc6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403bca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403bce:	f002 fc1f 	bl	406410 <__aeabi_ddiv>
  403bd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403bd6:	f005 050f 	and.w	r5, r5, #15
  403bda:	f04f 0803 	mov.w	r8, #3
  403bde:	b18d      	cbz	r5, 403c04 <_dtoa_r+0x7d4>
  403be0:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 403e90 <_dtoa_r+0xa60>
  403be4:	4630      	mov	r0, r6
  403be6:	4639      	mov	r1, r7
  403be8:	07ea      	lsls	r2, r5, #31
  403bea:	d505      	bpl.n	403bf8 <_dtoa_r+0x7c8>
  403bec:	e9d9 2300 	ldrd	r2, r3, [r9]
  403bf0:	f108 0801 	add.w	r8, r8, #1
  403bf4:	f002 fae2 	bl	4061bc <__aeabi_dmul>
  403bf8:	106d      	asrs	r5, r5, #1
  403bfa:	f109 0908 	add.w	r9, r9, #8
  403bfe:	d1f3      	bne.n	403be8 <_dtoa_r+0x7b8>
  403c00:	4606      	mov	r6, r0
  403c02:	460f      	mov	r7, r1
  403c04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403c08:	4632      	mov	r2, r6
  403c0a:	463b      	mov	r3, r7
  403c0c:	f002 fc00 	bl	406410 <__aeabi_ddiv>
  403c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c16:	b143      	cbz	r3, 403c2a <_dtoa_r+0x7fa>
  403c18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403c1c:	2200      	movs	r2, #0
  403c1e:	4b9d      	ldr	r3, [pc, #628]	; (403e94 <_dtoa_r+0xa64>)
  403c20:	f002 fd3e 	bl	4066a0 <__aeabi_dcmplt>
  403c24:	2800      	cmp	r0, #0
  403c26:	f040 82ac 	bne.w	404182 <_dtoa_r+0xd52>
  403c2a:	4640      	mov	r0, r8
  403c2c:	f002 fa60 	bl	4060f0 <__aeabi_i2d>
  403c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403c34:	f002 fac2 	bl	4061bc <__aeabi_dmul>
  403c38:	4b97      	ldr	r3, [pc, #604]	; (403e98 <_dtoa_r+0xa68>)
  403c3a:	2200      	movs	r2, #0
  403c3c:	f002 f90c 	bl	405e58 <__adddf3>
  403c40:	9b06      	ldr	r3, [sp, #24]
  403c42:	4606      	mov	r6, r0
  403c44:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403c48:	2b00      	cmp	r3, #0
  403c4a:	f000 8162 	beq.w	403f12 <_dtoa_r+0xae2>
  403c4e:	9b04      	ldr	r3, [sp, #16]
  403c50:	f8dd 9018 	ldr.w	r9, [sp, #24]
  403c54:	9312      	str	r3, [sp, #72]	; 0x48
  403c56:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403c58:	2b00      	cmp	r3, #0
  403c5a:	f000 8221 	beq.w	4040a0 <_dtoa_r+0xc70>
  403c5e:	4b8b      	ldr	r3, [pc, #556]	; (403e8c <_dtoa_r+0xa5c>)
  403c60:	498e      	ldr	r1, [pc, #568]	; (403e9c <_dtoa_r+0xa6c>)
  403c62:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  403c66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403c6a:	2000      	movs	r0, #0
  403c6c:	f002 fbd0 	bl	406410 <__aeabi_ddiv>
  403c70:	4632      	mov	r2, r6
  403c72:	463b      	mov	r3, r7
  403c74:	f002 f8ee 	bl	405e54 <__aeabi_dsub>
  403c78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403c7c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  403c80:	4639      	mov	r1, r7
  403c82:	4630      	mov	r0, r6
  403c84:	f002 fd34 	bl	4066f0 <__aeabi_d2iz>
  403c88:	4605      	mov	r5, r0
  403c8a:	f002 fa31 	bl	4060f0 <__aeabi_i2d>
  403c8e:	3530      	adds	r5, #48	; 0x30
  403c90:	4602      	mov	r2, r0
  403c92:	460b      	mov	r3, r1
  403c94:	4630      	mov	r0, r6
  403c96:	4639      	mov	r1, r7
  403c98:	f002 f8dc 	bl	405e54 <__aeabi_dsub>
  403c9c:	fa5f f885 	uxtb.w	r8, r5
  403ca0:	9d07      	ldr	r5, [sp, #28]
  403ca2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403ca6:	f885 8000 	strb.w	r8, [r5]
  403caa:	4606      	mov	r6, r0
  403cac:	460f      	mov	r7, r1
  403cae:	3501      	adds	r5, #1
  403cb0:	f002 fcf6 	bl	4066a0 <__aeabi_dcmplt>
  403cb4:	2800      	cmp	r0, #0
  403cb6:	f040 82b2 	bne.w	40421e <_dtoa_r+0xdee>
  403cba:	4632      	mov	r2, r6
  403cbc:	463b      	mov	r3, r7
  403cbe:	2000      	movs	r0, #0
  403cc0:	4974      	ldr	r1, [pc, #464]	; (403e94 <_dtoa_r+0xa64>)
  403cc2:	f002 f8c7 	bl	405e54 <__aeabi_dsub>
  403cc6:	4602      	mov	r2, r0
  403cc8:	460b      	mov	r3, r1
  403cca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403cce:	f002 fd05 	bl	4066dc <__aeabi_dcmpgt>
  403cd2:	2800      	cmp	r0, #0
  403cd4:	f040 82ac 	bne.w	404230 <_dtoa_r+0xe00>
  403cd8:	f1b9 0f01 	cmp.w	r9, #1
  403cdc:	f340 8138 	ble.w	403f50 <_dtoa_r+0xb20>
  403ce0:	9b07      	ldr	r3, [sp, #28]
  403ce2:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  403ce6:	f8cd b008 	str.w	fp, [sp, #8]
  403cea:	4499      	add	r9, r3
  403cec:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403cf0:	46a0      	mov	r8, r4
  403cf2:	e00d      	b.n	403d10 <_dtoa_r+0x8e0>
  403cf4:	2000      	movs	r0, #0
  403cf6:	4967      	ldr	r1, [pc, #412]	; (403e94 <_dtoa_r+0xa64>)
  403cf8:	f002 f8ac 	bl	405e54 <__aeabi_dsub>
  403cfc:	4652      	mov	r2, sl
  403cfe:	465b      	mov	r3, fp
  403d00:	f002 fcce 	bl	4066a0 <__aeabi_dcmplt>
  403d04:	2800      	cmp	r0, #0
  403d06:	f040 828e 	bne.w	404226 <_dtoa_r+0xdf6>
  403d0a:	454d      	cmp	r5, r9
  403d0c:	f000 811b 	beq.w	403f46 <_dtoa_r+0xb16>
  403d10:	4650      	mov	r0, sl
  403d12:	4659      	mov	r1, fp
  403d14:	2200      	movs	r2, #0
  403d16:	4b62      	ldr	r3, [pc, #392]	; (403ea0 <_dtoa_r+0xa70>)
  403d18:	f002 fa50 	bl	4061bc <__aeabi_dmul>
  403d1c:	2200      	movs	r2, #0
  403d1e:	4b60      	ldr	r3, [pc, #384]	; (403ea0 <_dtoa_r+0xa70>)
  403d20:	4682      	mov	sl, r0
  403d22:	468b      	mov	fp, r1
  403d24:	4630      	mov	r0, r6
  403d26:	4639      	mov	r1, r7
  403d28:	f002 fa48 	bl	4061bc <__aeabi_dmul>
  403d2c:	460f      	mov	r7, r1
  403d2e:	4606      	mov	r6, r0
  403d30:	f002 fcde 	bl	4066f0 <__aeabi_d2iz>
  403d34:	4604      	mov	r4, r0
  403d36:	f002 f9db 	bl	4060f0 <__aeabi_i2d>
  403d3a:	4602      	mov	r2, r0
  403d3c:	460b      	mov	r3, r1
  403d3e:	4630      	mov	r0, r6
  403d40:	4639      	mov	r1, r7
  403d42:	f002 f887 	bl	405e54 <__aeabi_dsub>
  403d46:	3430      	adds	r4, #48	; 0x30
  403d48:	b2e4      	uxtb	r4, r4
  403d4a:	4652      	mov	r2, sl
  403d4c:	465b      	mov	r3, fp
  403d4e:	f805 4b01 	strb.w	r4, [r5], #1
  403d52:	4606      	mov	r6, r0
  403d54:	460f      	mov	r7, r1
  403d56:	f002 fca3 	bl	4066a0 <__aeabi_dcmplt>
  403d5a:	4632      	mov	r2, r6
  403d5c:	463b      	mov	r3, r7
  403d5e:	2800      	cmp	r0, #0
  403d60:	d0c8      	beq.n	403cf4 <_dtoa_r+0x8c4>
  403d62:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d64:	f8dd b008 	ldr.w	fp, [sp, #8]
  403d68:	9304      	str	r3, [sp, #16]
  403d6a:	4644      	mov	r4, r8
  403d6c:	e533      	b.n	4037d6 <_dtoa_r+0x3a6>
  403d6e:	2300      	movs	r3, #0
  403d70:	9309      	str	r3, [sp, #36]	; 0x24
  403d72:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403d74:	9a04      	ldr	r2, [sp, #16]
  403d76:	4413      	add	r3, r2
  403d78:	930c      	str	r3, [sp, #48]	; 0x30
  403d7a:	3301      	adds	r3, #1
  403d7c:	2b00      	cmp	r3, #0
  403d7e:	9306      	str	r3, [sp, #24]
  403d80:	f340 8109 	ble.w	403f96 <_dtoa_r+0xb66>
  403d84:	9e06      	ldr	r6, [sp, #24]
  403d86:	4637      	mov	r7, r6
  403d88:	e6ef      	b.n	403b6a <_dtoa_r+0x73a>
  403d8a:	2300      	movs	r3, #0
  403d8c:	9309      	str	r3, [sp, #36]	; 0x24
  403d8e:	e6e4      	b.n	403b5a <_dtoa_r+0x72a>
  403d90:	9b06      	ldr	r3, [sp, #24]
  403d92:	2b00      	cmp	r3, #0
  403d94:	f73f ac6d 	bgt.w	403672 <_dtoa_r+0x242>
  403d98:	f040 8262 	bne.w	404260 <_dtoa_r+0xe30>
  403d9c:	4640      	mov	r0, r8
  403d9e:	2200      	movs	r2, #0
  403da0:	4b40      	ldr	r3, [pc, #256]	; (403ea4 <_dtoa_r+0xa74>)
  403da2:	4649      	mov	r1, r9
  403da4:	f002 fa0a 	bl	4061bc <__aeabi_dmul>
  403da8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403dac:	f002 fc8c 	bl	4066c8 <__aeabi_dcmpge>
  403db0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403db4:	4646      	mov	r6, r8
  403db6:	2800      	cmp	r0, #0
  403db8:	f000 808a 	beq.w	403ed0 <_dtoa_r+0xaa0>
  403dbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403dbe:	9d07      	ldr	r5, [sp, #28]
  403dc0:	43db      	mvns	r3, r3
  403dc2:	9304      	str	r3, [sp, #16]
  403dc4:	4641      	mov	r1, r8
  403dc6:	4620      	mov	r0, r4
  403dc8:	f001 f93a 	bl	405040 <_Bfree>
  403dcc:	2e00      	cmp	r6, #0
  403dce:	f47f ae2c 	bne.w	403a2a <_dtoa_r+0x5fa>
  403dd2:	e500      	b.n	4037d6 <_dtoa_r+0x3a6>
  403dd4:	4659      	mov	r1, fp
  403dd6:	4620      	mov	r0, r4
  403dd8:	f001 fa70 	bl	4052bc <__pow5mult>
  403ddc:	4683      	mov	fp, r0
  403dde:	e557      	b.n	403890 <_dtoa_r+0x460>
  403de0:	9b02      	ldr	r3, [sp, #8]
  403de2:	2b00      	cmp	r3, #0
  403de4:	f47f ad66 	bne.w	4038b4 <_dtoa_r+0x484>
  403de8:	9b03      	ldr	r3, [sp, #12]
  403dea:	f3c3 0313 	ubfx	r3, r3, #0, #20
  403dee:	2b00      	cmp	r3, #0
  403df0:	f47f ad94 	bne.w	40391c <_dtoa_r+0x4ec>
  403df4:	9b03      	ldr	r3, [sp, #12]
  403df6:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  403dfa:	0d3f      	lsrs	r7, r7, #20
  403dfc:	053f      	lsls	r7, r7, #20
  403dfe:	2f00      	cmp	r7, #0
  403e00:	f000 821a 	beq.w	404238 <_dtoa_r+0xe08>
  403e04:	9b05      	ldr	r3, [sp, #20]
  403e06:	3301      	adds	r3, #1
  403e08:	9305      	str	r3, [sp, #20]
  403e0a:	f10a 0a01 	add.w	sl, sl, #1
  403e0e:	f04f 0901 	mov.w	r9, #1
  403e12:	e585      	b.n	403920 <_dtoa_r+0x4f0>
  403e14:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403e16:	2a00      	cmp	r2, #0
  403e18:	f000 81a5 	beq.w	404166 <_dtoa_r+0xd36>
  403e1c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403e20:	9f08      	ldr	r7, [sp, #32]
  403e22:	9d05      	ldr	r5, [sp, #20]
  403e24:	e4ff      	b.n	403826 <_dtoa_r+0x3f6>
  403e26:	f001 f915 	bl	405054 <__multadd>
  403e2a:	4657      	mov	r7, sl
  403e2c:	4606      	mov	r6, r0
  403e2e:	4681      	mov	r9, r0
  403e30:	e631      	b.n	403a96 <_dtoa_r+0x666>
  403e32:	4601      	mov	r1, r0
  403e34:	4620      	mov	r0, r4
  403e36:	f8cd c008 	str.w	ip, [sp, #8]
  403e3a:	f001 f901 	bl	405040 <_Bfree>
  403e3e:	2201      	movs	r2, #1
  403e40:	f8dd c008 	ldr.w	ip, [sp, #8]
  403e44:	e654      	b.n	403af0 <_dtoa_r+0x6c0>
  403e46:	4658      	mov	r0, fp
  403e48:	4641      	mov	r1, r8
  403e4a:	f001 fadd 	bl	405408 <__mcmp>
  403e4e:	2800      	cmp	r0, #0
  403e50:	f6bf ad91 	bge.w	403976 <_dtoa_r+0x546>
  403e54:	9f04      	ldr	r7, [sp, #16]
  403e56:	4659      	mov	r1, fp
  403e58:	2300      	movs	r3, #0
  403e5a:	4620      	mov	r0, r4
  403e5c:	220a      	movs	r2, #10
  403e5e:	3f01      	subs	r7, #1
  403e60:	9704      	str	r7, [sp, #16]
  403e62:	f001 f8f7 	bl	405054 <__multadd>
  403e66:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e68:	4683      	mov	fp, r0
  403e6a:	2b00      	cmp	r3, #0
  403e6c:	f47f adf0 	bne.w	403a50 <_dtoa_r+0x620>
  403e70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e72:	2b00      	cmp	r3, #0
  403e74:	f340 81f8 	ble.w	404268 <_dtoa_r+0xe38>
  403e78:	9306      	str	r3, [sp, #24]
  403e7a:	e583      	b.n	403984 <_dtoa_r+0x554>
  403e7c:	9807      	ldr	r0, [sp, #28]
  403e7e:	f7ff bb0b 	b.w	403498 <_dtoa_r+0x68>
  403e82:	9b02      	ldr	r3, [sp, #8]
  403e84:	2b00      	cmp	r3, #0
  403e86:	f47f ad49 	bne.w	40391c <_dtoa_r+0x4ec>
  403e8a:	e7ad      	b.n	403de8 <_dtoa_r+0x9b8>
  403e8c:	00407530 	.word	0x00407530
  403e90:	00407608 	.word	0x00407608
  403e94:	3ff00000 	.word	0x3ff00000
  403e98:	401c0000 	.word	0x401c0000
  403e9c:	3fe00000 	.word	0x3fe00000
  403ea0:	40240000 	.word	0x40240000
  403ea4:	40140000 	.word	0x40140000
  403ea8:	9b20      	ldr	r3, [sp, #128]	; 0x80
  403eaa:	2b02      	cmp	r3, #2
  403eac:	f77f ad67 	ble.w	40397e <_dtoa_r+0x54e>
  403eb0:	9b06      	ldr	r3, [sp, #24]
  403eb2:	2b00      	cmp	r3, #0
  403eb4:	d182      	bne.n	403dbc <_dtoa_r+0x98c>
  403eb6:	4641      	mov	r1, r8
  403eb8:	2205      	movs	r2, #5
  403eba:	4620      	mov	r0, r4
  403ebc:	f001 f8ca 	bl	405054 <__multadd>
  403ec0:	4680      	mov	r8, r0
  403ec2:	4641      	mov	r1, r8
  403ec4:	4658      	mov	r0, fp
  403ec6:	f001 fa9f 	bl	405408 <__mcmp>
  403eca:	2800      	cmp	r0, #0
  403ecc:	f77f af76 	ble.w	403dbc <_dtoa_r+0x98c>
  403ed0:	9a04      	ldr	r2, [sp, #16]
  403ed2:	9907      	ldr	r1, [sp, #28]
  403ed4:	2331      	movs	r3, #49	; 0x31
  403ed6:	3201      	adds	r2, #1
  403ed8:	9204      	str	r2, [sp, #16]
  403eda:	700b      	strb	r3, [r1, #0]
  403edc:	1c4d      	adds	r5, r1, #1
  403ede:	e771      	b.n	403dc4 <_dtoa_r+0x994>
  403ee0:	9a04      	ldr	r2, [sp, #16]
  403ee2:	3201      	adds	r2, #1
  403ee4:	9204      	str	r2, [sp, #16]
  403ee6:	9a07      	ldr	r2, [sp, #28]
  403ee8:	2331      	movs	r3, #49	; 0x31
  403eea:	7013      	strb	r3, [r2, #0]
  403eec:	e58d      	b.n	403a0a <_dtoa_r+0x5da>
  403eee:	f8dd b008 	ldr.w	fp, [sp, #8]
  403ef2:	9c05      	ldr	r4, [sp, #20]
  403ef4:	e46f      	b.n	4037d6 <_dtoa_r+0x3a6>
  403ef6:	4640      	mov	r0, r8
  403ef8:	f002 f8fa 	bl	4060f0 <__aeabi_i2d>
  403efc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f00:	f002 f95c 	bl	4061bc <__aeabi_dmul>
  403f04:	2200      	movs	r2, #0
  403f06:	4bbc      	ldr	r3, [pc, #752]	; (4041f8 <_dtoa_r+0xdc8>)
  403f08:	f001 ffa6 	bl	405e58 <__adddf3>
  403f0c:	4606      	mov	r6, r0
  403f0e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  403f12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f16:	2200      	movs	r2, #0
  403f18:	4bb8      	ldr	r3, [pc, #736]	; (4041fc <_dtoa_r+0xdcc>)
  403f1a:	f001 ff9b 	bl	405e54 <__aeabi_dsub>
  403f1e:	4632      	mov	r2, r6
  403f20:	463b      	mov	r3, r7
  403f22:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f26:	f002 fbd9 	bl	4066dc <__aeabi_dcmpgt>
  403f2a:	4680      	mov	r8, r0
  403f2c:	2800      	cmp	r0, #0
  403f2e:	f040 80b3 	bne.w	404098 <_dtoa_r+0xc68>
  403f32:	4632      	mov	r2, r6
  403f34:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  403f38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f3c:	f002 fbb0 	bl	4066a0 <__aeabi_dcmplt>
  403f40:	b130      	cbz	r0, 403f50 <_dtoa_r+0xb20>
  403f42:	4646      	mov	r6, r8
  403f44:	e73a      	b.n	403dbc <_dtoa_r+0x98c>
  403f46:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  403f4a:	f8dd b008 	ldr.w	fp, [sp, #8]
  403f4e:	4644      	mov	r4, r8
  403f50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403f54:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403f58:	f7ff bb7a 	b.w	403650 <_dtoa_r+0x220>
  403f5c:	4659      	mov	r1, fp
  403f5e:	9a08      	ldr	r2, [sp, #32]
  403f60:	4620      	mov	r0, r4
  403f62:	f001 f9ab 	bl	4052bc <__pow5mult>
  403f66:	4683      	mov	fp, r0
  403f68:	e492      	b.n	403890 <_dtoa_r+0x460>
  403f6a:	9b08      	ldr	r3, [sp, #32]
  403f6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f6e:	9708      	str	r7, [sp, #32]
  403f70:	1afb      	subs	r3, r7, r3
  403f72:	441a      	add	r2, r3
  403f74:	920a      	str	r2, [sp, #40]	; 0x28
  403f76:	2700      	movs	r7, #0
  403f78:	e44f      	b.n	40381a <_dtoa_r+0x3ea>
  403f7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  403f7e:	f04f 0802 	mov.w	r8, #2
  403f82:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403f86:	e62a      	b.n	403bde <_dtoa_r+0x7ae>
  403f88:	2601      	movs	r6, #1
  403f8a:	9621      	str	r6, [sp, #132]	; 0x84
  403f8c:	960c      	str	r6, [sp, #48]	; 0x30
  403f8e:	9606      	str	r6, [sp, #24]
  403f90:	2100      	movs	r1, #0
  403f92:	6461      	str	r1, [r4, #68]	; 0x44
  403f94:	e5f8      	b.n	403b88 <_dtoa_r+0x758>
  403f96:	461e      	mov	r6, r3
  403f98:	e7fa      	b.n	403f90 <_dtoa_r+0xb60>
  403f9a:	2a00      	cmp	r2, #0
  403f9c:	dd15      	ble.n	403fca <_dtoa_r+0xb9a>
  403f9e:	4659      	mov	r1, fp
  403fa0:	2201      	movs	r2, #1
  403fa2:	4620      	mov	r0, r4
  403fa4:	f8cd c008 	str.w	ip, [sp, #8]
  403fa8:	f001 f9d8 	bl	40535c <__lshift>
  403fac:	4641      	mov	r1, r8
  403fae:	4683      	mov	fp, r0
  403fb0:	f001 fa2a 	bl	405408 <__mcmp>
  403fb4:	2800      	cmp	r0, #0
  403fb6:	f8dd c008 	ldr.w	ip, [sp, #8]
  403fba:	f340 814a 	ble.w	404252 <_dtoa_r+0xe22>
  403fbe:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  403fc2:	f000 8106 	beq.w	4041d2 <_dtoa_r+0xda2>
  403fc6:	f10c 0c01 	add.w	ip, ip, #1
  403fca:	46b2      	mov	sl, r6
  403fcc:	f887 c000 	strb.w	ip, [r7]
  403fd0:	1c7d      	adds	r5, r7, #1
  403fd2:	464e      	mov	r6, r9
  403fd4:	e519      	b.n	403a0a <_dtoa_r+0x5da>
  403fd6:	d104      	bne.n	403fe2 <_dtoa_r+0xbb2>
  403fd8:	f01c 0f01 	tst.w	ip, #1
  403fdc:	d001      	beq.n	403fe2 <_dtoa_r+0xbb2>
  403fde:	e504      	b.n	4039ea <_dtoa_r+0x5ba>
  403fe0:	4615      	mov	r5, r2
  403fe2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403fe6:	2b30      	cmp	r3, #48	; 0x30
  403fe8:	f105 32ff 	add.w	r2, r5, #4294967295
  403fec:	d0f8      	beq.n	403fe0 <_dtoa_r+0xbb0>
  403fee:	e50c      	b.n	403a0a <_dtoa_r+0x5da>
  403ff0:	9b04      	ldr	r3, [sp, #16]
  403ff2:	425d      	negs	r5, r3
  403ff4:	2d00      	cmp	r5, #0
  403ff6:	f000 80bd 	beq.w	404174 <_dtoa_r+0xd44>
  403ffa:	4b81      	ldr	r3, [pc, #516]	; (404200 <_dtoa_r+0xdd0>)
  403ffc:	f005 020f 	and.w	r2, r5, #15
  404000:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404004:	e9d3 2300 	ldrd	r2, r3, [r3]
  404008:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  40400c:	f002 f8d6 	bl	4061bc <__aeabi_dmul>
  404010:	112d      	asrs	r5, r5, #4
  404012:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404016:	f000 812c 	beq.w	404272 <_dtoa_r+0xe42>
  40401a:	4e7a      	ldr	r6, [pc, #488]	; (404204 <_dtoa_r+0xdd4>)
  40401c:	f04f 0802 	mov.w	r8, #2
  404020:	07eb      	lsls	r3, r5, #31
  404022:	d505      	bpl.n	404030 <_dtoa_r+0xc00>
  404024:	e9d6 2300 	ldrd	r2, r3, [r6]
  404028:	f108 0801 	add.w	r8, r8, #1
  40402c:	f002 f8c6 	bl	4061bc <__aeabi_dmul>
  404030:	106d      	asrs	r5, r5, #1
  404032:	f106 0608 	add.w	r6, r6, #8
  404036:	d1f3      	bne.n	404020 <_dtoa_r+0xbf0>
  404038:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40403c:	e5ea      	b.n	403c14 <_dtoa_r+0x7e4>
  40403e:	9a04      	ldr	r2, [sp, #16]
  404040:	3201      	adds	r2, #1
  404042:	9204      	str	r2, [sp, #16]
  404044:	9a07      	ldr	r2, [sp, #28]
  404046:	2330      	movs	r3, #48	; 0x30
  404048:	7013      	strb	r3, [r2, #0]
  40404a:	2331      	movs	r3, #49	; 0x31
  40404c:	7013      	strb	r3, [r2, #0]
  40404e:	f7ff bbc2 	b.w	4037d6 <_dtoa_r+0x3a6>
  404052:	6871      	ldr	r1, [r6, #4]
  404054:	4620      	mov	r0, r4
  404056:	f000 ffcd 	bl	404ff4 <_Balloc>
  40405a:	6933      	ldr	r3, [r6, #16]
  40405c:	1c9a      	adds	r2, r3, #2
  40405e:	4605      	mov	r5, r0
  404060:	0092      	lsls	r2, r2, #2
  404062:	f106 010c 	add.w	r1, r6, #12
  404066:	300c      	adds	r0, #12
  404068:	f000 fec2 	bl	404df0 <memcpy>
  40406c:	4620      	mov	r0, r4
  40406e:	4629      	mov	r1, r5
  404070:	2201      	movs	r2, #1
  404072:	f001 f973 	bl	40535c <__lshift>
  404076:	4681      	mov	r9, r0
  404078:	e503      	b.n	403a82 <_dtoa_r+0x652>
  40407a:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40407e:	f000 80a8 	beq.w	4041d2 <_dtoa_r+0xda2>
  404082:	f10c 0c01 	add.w	ip, ip, #1
  404086:	46b2      	mov	sl, r6
  404088:	f887 c000 	strb.w	ip, [r7]
  40408c:	1c7d      	adds	r5, r7, #1
  40408e:	464e      	mov	r6, r9
  404090:	e4bb      	b.n	403a0a <_dtoa_r+0x5da>
  404092:	46b2      	mov	sl, r6
  404094:	464e      	mov	r6, r9
  404096:	e498      	b.n	4039ca <_dtoa_r+0x59a>
  404098:	f04f 0800 	mov.w	r8, #0
  40409c:	4646      	mov	r6, r8
  40409e:	e717      	b.n	403ed0 <_dtoa_r+0xaa0>
  4040a0:	4957      	ldr	r1, [pc, #348]	; (404200 <_dtoa_r+0xdd0>)
  4040a2:	f109 33ff 	add.w	r3, r9, #4294967295
  4040a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4040aa:	4632      	mov	r2, r6
  4040ac:	9313      	str	r3, [sp, #76]	; 0x4c
  4040ae:	e9d1 0100 	ldrd	r0, r1, [r1]
  4040b2:	463b      	mov	r3, r7
  4040b4:	f002 f882 	bl	4061bc <__aeabi_dmul>
  4040b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4040bc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4040c0:	4639      	mov	r1, r7
  4040c2:	4630      	mov	r0, r6
  4040c4:	f002 fb14 	bl	4066f0 <__aeabi_d2iz>
  4040c8:	4605      	mov	r5, r0
  4040ca:	f002 f811 	bl	4060f0 <__aeabi_i2d>
  4040ce:	4602      	mov	r2, r0
  4040d0:	460b      	mov	r3, r1
  4040d2:	4630      	mov	r0, r6
  4040d4:	4639      	mov	r1, r7
  4040d6:	f001 febd 	bl	405e54 <__aeabi_dsub>
  4040da:	9a07      	ldr	r2, [sp, #28]
  4040dc:	3530      	adds	r5, #48	; 0x30
  4040de:	f1b9 0f01 	cmp.w	r9, #1
  4040e2:	7015      	strb	r5, [r2, #0]
  4040e4:	4606      	mov	r6, r0
  4040e6:	460f      	mov	r7, r1
  4040e8:	f102 0501 	add.w	r5, r2, #1
  4040ec:	d023      	beq.n	404136 <_dtoa_r+0xd06>
  4040ee:	9b07      	ldr	r3, [sp, #28]
  4040f0:	f8cd a008 	str.w	sl, [sp, #8]
  4040f4:	444b      	add	r3, r9
  4040f6:	465e      	mov	r6, fp
  4040f8:	469a      	mov	sl, r3
  4040fa:	46ab      	mov	fp, r5
  4040fc:	2200      	movs	r2, #0
  4040fe:	4b42      	ldr	r3, [pc, #264]	; (404208 <_dtoa_r+0xdd8>)
  404100:	f002 f85c 	bl	4061bc <__aeabi_dmul>
  404104:	4689      	mov	r9, r1
  404106:	4680      	mov	r8, r0
  404108:	f002 faf2 	bl	4066f0 <__aeabi_d2iz>
  40410c:	4607      	mov	r7, r0
  40410e:	f001 ffef 	bl	4060f0 <__aeabi_i2d>
  404112:	3730      	adds	r7, #48	; 0x30
  404114:	4602      	mov	r2, r0
  404116:	460b      	mov	r3, r1
  404118:	4640      	mov	r0, r8
  40411a:	4649      	mov	r1, r9
  40411c:	f001 fe9a 	bl	405e54 <__aeabi_dsub>
  404120:	f80b 7b01 	strb.w	r7, [fp], #1
  404124:	45d3      	cmp	fp, sl
  404126:	d1e9      	bne.n	4040fc <_dtoa_r+0xccc>
  404128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40412a:	f8dd a008 	ldr.w	sl, [sp, #8]
  40412e:	46b3      	mov	fp, r6
  404130:	460f      	mov	r7, r1
  404132:	4606      	mov	r6, r0
  404134:	441d      	add	r5, r3
  404136:	2200      	movs	r2, #0
  404138:	4b34      	ldr	r3, [pc, #208]	; (40420c <_dtoa_r+0xddc>)
  40413a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40413e:	f001 fe8b 	bl	405e58 <__adddf3>
  404142:	4632      	mov	r2, r6
  404144:	463b      	mov	r3, r7
  404146:	f002 faab 	bl	4066a0 <__aeabi_dcmplt>
  40414a:	2800      	cmp	r0, #0
  40414c:	d047      	beq.n	4041de <_dtoa_r+0xdae>
  40414e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404150:	9304      	str	r3, [sp, #16]
  404152:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404156:	f7ff bb2c 	b.w	4037b2 <_dtoa_r+0x382>
  40415a:	9b05      	ldr	r3, [sp, #20]
  40415c:	9a06      	ldr	r2, [sp, #24]
  40415e:	1a9d      	subs	r5, r3, r2
  404160:	2300      	movs	r3, #0
  404162:	f7ff bb60 	b.w	403826 <_dtoa_r+0x3f6>
  404166:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404168:	9f08      	ldr	r7, [sp, #32]
  40416a:	9d05      	ldr	r5, [sp, #20]
  40416c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404170:	f7ff bb59 	b.w	403826 <_dtoa_r+0x3f6>
  404174:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404178:	f04f 0802 	mov.w	r8, #2
  40417c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404180:	e548      	b.n	403c14 <_dtoa_r+0x7e4>
  404182:	9b06      	ldr	r3, [sp, #24]
  404184:	2b00      	cmp	r3, #0
  404186:	f43f aeb6 	beq.w	403ef6 <_dtoa_r+0xac6>
  40418a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40418c:	2d00      	cmp	r5, #0
  40418e:	f77f aedf 	ble.w	403f50 <_dtoa_r+0xb20>
  404192:	2200      	movs	r2, #0
  404194:	4b1c      	ldr	r3, [pc, #112]	; (404208 <_dtoa_r+0xdd8>)
  404196:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40419a:	f002 f80f 	bl	4061bc <__aeabi_dmul>
  40419e:	4606      	mov	r6, r0
  4041a0:	460f      	mov	r7, r1
  4041a2:	f108 0001 	add.w	r0, r8, #1
  4041a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
  4041aa:	f001 ffa1 	bl	4060f0 <__aeabi_i2d>
  4041ae:	4602      	mov	r2, r0
  4041b0:	460b      	mov	r3, r1
  4041b2:	4630      	mov	r0, r6
  4041b4:	4639      	mov	r1, r7
  4041b6:	f002 f801 	bl	4061bc <__aeabi_dmul>
  4041ba:	4b0f      	ldr	r3, [pc, #60]	; (4041f8 <_dtoa_r+0xdc8>)
  4041bc:	2200      	movs	r2, #0
  4041be:	f001 fe4b 	bl	405e58 <__adddf3>
  4041c2:	9b04      	ldr	r3, [sp, #16]
  4041c4:	3b01      	subs	r3, #1
  4041c6:	4606      	mov	r6, r0
  4041c8:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4041cc:	9312      	str	r3, [sp, #72]	; 0x48
  4041ce:	46a9      	mov	r9, r5
  4041d0:	e541      	b.n	403c56 <_dtoa_r+0x826>
  4041d2:	2239      	movs	r2, #57	; 0x39
  4041d4:	46b2      	mov	sl, r6
  4041d6:	703a      	strb	r2, [r7, #0]
  4041d8:	464e      	mov	r6, r9
  4041da:	1c7d      	adds	r5, r7, #1
  4041dc:	e407      	b.n	4039ee <_dtoa_r+0x5be>
  4041de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4041e2:	2000      	movs	r0, #0
  4041e4:	4909      	ldr	r1, [pc, #36]	; (40420c <_dtoa_r+0xddc>)
  4041e6:	f001 fe35 	bl	405e54 <__aeabi_dsub>
  4041ea:	4632      	mov	r2, r6
  4041ec:	463b      	mov	r3, r7
  4041ee:	f002 fa75 	bl	4066dc <__aeabi_dcmpgt>
  4041f2:	b970      	cbnz	r0, 404212 <_dtoa_r+0xde2>
  4041f4:	e6ac      	b.n	403f50 <_dtoa_r+0xb20>
  4041f6:	bf00      	nop
  4041f8:	401c0000 	.word	0x401c0000
  4041fc:	40140000 	.word	0x40140000
  404200:	00407530 	.word	0x00407530
  404204:	00407608 	.word	0x00407608
  404208:	40240000 	.word	0x40240000
  40420c:	3fe00000 	.word	0x3fe00000
  404210:	4615      	mov	r5, r2
  404212:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404216:	2b30      	cmp	r3, #48	; 0x30
  404218:	f105 32ff 	add.w	r2, r5, #4294967295
  40421c:	d0f8      	beq.n	404210 <_dtoa_r+0xde0>
  40421e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404220:	9304      	str	r3, [sp, #16]
  404222:	f7ff bad8 	b.w	4037d6 <_dtoa_r+0x3a6>
  404226:	4643      	mov	r3, r8
  404228:	f8dd b008 	ldr.w	fp, [sp, #8]
  40422c:	46a0      	mov	r8, r4
  40422e:	461c      	mov	r4, r3
  404230:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404232:	9304      	str	r3, [sp, #16]
  404234:	f7ff babd 	b.w	4037b2 <_dtoa_r+0x382>
  404238:	46b9      	mov	r9, r7
  40423a:	f7ff bb71 	b.w	403920 <_dtoa_r+0x4f0>
  40423e:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404242:	d0c6      	beq.n	4041d2 <_dtoa_r+0xda2>
  404244:	f1ba 0f00 	cmp.w	sl, #0
  404248:	f77f aebf 	ble.w	403fca <_dtoa_r+0xb9a>
  40424c:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  404250:	e6bb      	b.n	403fca <_dtoa_r+0xb9a>
  404252:	f47f aeba 	bne.w	403fca <_dtoa_r+0xb9a>
  404256:	f01c 0f01 	tst.w	ip, #1
  40425a:	f43f aeb6 	beq.w	403fca <_dtoa_r+0xb9a>
  40425e:	e6ae      	b.n	403fbe <_dtoa_r+0xb8e>
  404260:	f04f 0800 	mov.w	r8, #0
  404264:	4646      	mov	r6, r8
  404266:	e5a9      	b.n	403dbc <_dtoa_r+0x98c>
  404268:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40426a:	2b02      	cmp	r3, #2
  40426c:	dc04      	bgt.n	404278 <_dtoa_r+0xe48>
  40426e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404270:	e602      	b.n	403e78 <_dtoa_r+0xa48>
  404272:	f04f 0802 	mov.w	r8, #2
  404276:	e4cd      	b.n	403c14 <_dtoa_r+0x7e4>
  404278:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40427a:	9306      	str	r3, [sp, #24]
  40427c:	e618      	b.n	403eb0 <_dtoa_r+0xa80>
  40427e:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404280:	2b02      	cmp	r3, #2
  404282:	dcf9      	bgt.n	404278 <_dtoa_r+0xe48>
  404284:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404286:	f7ff bbee 	b.w	403a66 <_dtoa_r+0x636>
  40428a:	2500      	movs	r5, #0
  40428c:	6465      	str	r5, [r4, #68]	; 0x44
  40428e:	4629      	mov	r1, r5
  404290:	4620      	mov	r0, r4
  404292:	f000 feaf 	bl	404ff4 <_Balloc>
  404296:	f04f 33ff 	mov.w	r3, #4294967295
  40429a:	9306      	str	r3, [sp, #24]
  40429c:	930c      	str	r3, [sp, #48]	; 0x30
  40429e:	2301      	movs	r3, #1
  4042a0:	9007      	str	r0, [sp, #28]
  4042a2:	9521      	str	r5, [sp, #132]	; 0x84
  4042a4:	6420      	str	r0, [r4, #64]	; 0x40
  4042a6:	9309      	str	r3, [sp, #36]	; 0x24
  4042a8:	f7ff b9d2 	b.w	403650 <_dtoa_r+0x220>
  4042ac:	f43f ab4d 	beq.w	40394a <_dtoa_r+0x51a>
  4042b0:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4042b4:	f7ff bb44 	b.w	403940 <_dtoa_r+0x510>
  4042b8:	2301      	movs	r3, #1
  4042ba:	9309      	str	r3, [sp, #36]	; 0x24
  4042bc:	e559      	b.n	403d72 <_dtoa_r+0x942>
  4042be:	2501      	movs	r5, #1
  4042c0:	f7ff b990 	b.w	4035e4 <_dtoa_r+0x1b4>

004042c4 <__sflush_r>:
  4042c4:	898b      	ldrh	r3, [r1, #12]
  4042c6:	b29a      	uxth	r2, r3
  4042c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4042cc:	460d      	mov	r5, r1
  4042ce:	0711      	lsls	r1, r2, #28
  4042d0:	4680      	mov	r8, r0
  4042d2:	d43c      	bmi.n	40434e <__sflush_r+0x8a>
  4042d4:	686a      	ldr	r2, [r5, #4]
  4042d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4042da:	2a00      	cmp	r2, #0
  4042dc:	81ab      	strh	r3, [r5, #12]
  4042de:	dd65      	ble.n	4043ac <__sflush_r+0xe8>
  4042e0:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4042e2:	2e00      	cmp	r6, #0
  4042e4:	d04b      	beq.n	40437e <__sflush_r+0xba>
  4042e6:	b29b      	uxth	r3, r3
  4042e8:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4042ec:	2100      	movs	r1, #0
  4042ee:	b292      	uxth	r2, r2
  4042f0:	f8d8 4000 	ldr.w	r4, [r8]
  4042f4:	f8c8 1000 	str.w	r1, [r8]
  4042f8:	2a00      	cmp	r2, #0
  4042fa:	d05b      	beq.n	4043b4 <__sflush_r+0xf0>
  4042fc:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4042fe:	075f      	lsls	r7, r3, #29
  404300:	d505      	bpl.n	40430e <__sflush_r+0x4a>
  404302:	6869      	ldr	r1, [r5, #4]
  404304:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404306:	1a52      	subs	r2, r2, r1
  404308:	b10b      	cbz	r3, 40430e <__sflush_r+0x4a>
  40430a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40430c:	1ad2      	subs	r2, r2, r3
  40430e:	4640      	mov	r0, r8
  404310:	69e9      	ldr	r1, [r5, #28]
  404312:	2300      	movs	r3, #0
  404314:	47b0      	blx	r6
  404316:	1c46      	adds	r6, r0, #1
  404318:	d056      	beq.n	4043c8 <__sflush_r+0x104>
  40431a:	89ab      	ldrh	r3, [r5, #12]
  40431c:	692a      	ldr	r2, [r5, #16]
  40431e:	602a      	str	r2, [r5, #0]
  404320:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404324:	b29b      	uxth	r3, r3
  404326:	2200      	movs	r2, #0
  404328:	606a      	str	r2, [r5, #4]
  40432a:	04da      	lsls	r2, r3, #19
  40432c:	81ab      	strh	r3, [r5, #12]
  40432e:	d43b      	bmi.n	4043a8 <__sflush_r+0xe4>
  404330:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404332:	f8c8 4000 	str.w	r4, [r8]
  404336:	b311      	cbz	r1, 40437e <__sflush_r+0xba>
  404338:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40433c:	4299      	cmp	r1, r3
  40433e:	d002      	beq.n	404346 <__sflush_r+0x82>
  404340:	4640      	mov	r0, r8
  404342:	f000 f96b 	bl	40461c <_free_r>
  404346:	2000      	movs	r0, #0
  404348:	6328      	str	r0, [r5, #48]	; 0x30
  40434a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40434e:	692e      	ldr	r6, [r5, #16]
  404350:	b1ae      	cbz	r6, 40437e <__sflush_r+0xba>
  404352:	682c      	ldr	r4, [r5, #0]
  404354:	602e      	str	r6, [r5, #0]
  404356:	0791      	lsls	r1, r2, #30
  404358:	bf0c      	ite	eq
  40435a:	696b      	ldreq	r3, [r5, #20]
  40435c:	2300      	movne	r3, #0
  40435e:	1ba4      	subs	r4, r4, r6
  404360:	60ab      	str	r3, [r5, #8]
  404362:	e00a      	b.n	40437a <__sflush_r+0xb6>
  404364:	4632      	mov	r2, r6
  404366:	4623      	mov	r3, r4
  404368:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40436a:	69e9      	ldr	r1, [r5, #28]
  40436c:	4640      	mov	r0, r8
  40436e:	47b8      	blx	r7
  404370:	2800      	cmp	r0, #0
  404372:	eba4 0400 	sub.w	r4, r4, r0
  404376:	4406      	add	r6, r0
  404378:	dd04      	ble.n	404384 <__sflush_r+0xc0>
  40437a:	2c00      	cmp	r4, #0
  40437c:	dcf2      	bgt.n	404364 <__sflush_r+0xa0>
  40437e:	2000      	movs	r0, #0
  404380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404384:	89ab      	ldrh	r3, [r5, #12]
  404386:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40438a:	81ab      	strh	r3, [r5, #12]
  40438c:	f04f 30ff 	mov.w	r0, #4294967295
  404390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404394:	89ab      	ldrh	r3, [r5, #12]
  404396:	692a      	ldr	r2, [r5, #16]
  404398:	6069      	str	r1, [r5, #4]
  40439a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40439e:	b29b      	uxth	r3, r3
  4043a0:	81ab      	strh	r3, [r5, #12]
  4043a2:	04db      	lsls	r3, r3, #19
  4043a4:	602a      	str	r2, [r5, #0]
  4043a6:	d5c3      	bpl.n	404330 <__sflush_r+0x6c>
  4043a8:	6528      	str	r0, [r5, #80]	; 0x50
  4043aa:	e7c1      	b.n	404330 <__sflush_r+0x6c>
  4043ac:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4043ae:	2a00      	cmp	r2, #0
  4043b0:	dc96      	bgt.n	4042e0 <__sflush_r+0x1c>
  4043b2:	e7e4      	b.n	40437e <__sflush_r+0xba>
  4043b4:	2301      	movs	r3, #1
  4043b6:	4640      	mov	r0, r8
  4043b8:	69e9      	ldr	r1, [r5, #28]
  4043ba:	47b0      	blx	r6
  4043bc:	1c43      	adds	r3, r0, #1
  4043be:	4602      	mov	r2, r0
  4043c0:	d019      	beq.n	4043f6 <__sflush_r+0x132>
  4043c2:	89ab      	ldrh	r3, [r5, #12]
  4043c4:	6aae      	ldr	r6, [r5, #40]	; 0x28
  4043c6:	e79a      	b.n	4042fe <__sflush_r+0x3a>
  4043c8:	f8d8 1000 	ldr.w	r1, [r8]
  4043cc:	2900      	cmp	r1, #0
  4043ce:	d0e1      	beq.n	404394 <__sflush_r+0xd0>
  4043d0:	291d      	cmp	r1, #29
  4043d2:	d007      	beq.n	4043e4 <__sflush_r+0x120>
  4043d4:	2916      	cmp	r1, #22
  4043d6:	d005      	beq.n	4043e4 <__sflush_r+0x120>
  4043d8:	89ab      	ldrh	r3, [r5, #12]
  4043da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4043de:	81ab      	strh	r3, [r5, #12]
  4043e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4043e4:	89ab      	ldrh	r3, [r5, #12]
  4043e6:	692a      	ldr	r2, [r5, #16]
  4043e8:	602a      	str	r2, [r5, #0]
  4043ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4043ee:	2200      	movs	r2, #0
  4043f0:	81ab      	strh	r3, [r5, #12]
  4043f2:	606a      	str	r2, [r5, #4]
  4043f4:	e79c      	b.n	404330 <__sflush_r+0x6c>
  4043f6:	f8d8 3000 	ldr.w	r3, [r8]
  4043fa:	2b00      	cmp	r3, #0
  4043fc:	d0e1      	beq.n	4043c2 <__sflush_r+0xfe>
  4043fe:	2b1d      	cmp	r3, #29
  404400:	d007      	beq.n	404412 <__sflush_r+0x14e>
  404402:	2b16      	cmp	r3, #22
  404404:	d005      	beq.n	404412 <__sflush_r+0x14e>
  404406:	89ab      	ldrh	r3, [r5, #12]
  404408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40440c:	81ab      	strh	r3, [r5, #12]
  40440e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404412:	f8c8 4000 	str.w	r4, [r8]
  404416:	e7b2      	b.n	40437e <__sflush_r+0xba>

00404418 <_fflush_r>:
  404418:	b510      	push	{r4, lr}
  40441a:	4604      	mov	r4, r0
  40441c:	b082      	sub	sp, #8
  40441e:	b108      	cbz	r0, 404424 <_fflush_r+0xc>
  404420:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404422:	b153      	cbz	r3, 40443a <_fflush_r+0x22>
  404424:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  404428:	b908      	cbnz	r0, 40442e <_fflush_r+0x16>
  40442a:	b002      	add	sp, #8
  40442c:	bd10      	pop	{r4, pc}
  40442e:	4620      	mov	r0, r4
  404430:	b002      	add	sp, #8
  404432:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404436:	f7ff bf45 	b.w	4042c4 <__sflush_r>
  40443a:	9101      	str	r1, [sp, #4]
  40443c:	f000 f880 	bl	404540 <__sinit>
  404440:	9901      	ldr	r1, [sp, #4]
  404442:	e7ef      	b.n	404424 <_fflush_r+0xc>

00404444 <_cleanup_r>:
  404444:	4901      	ldr	r1, [pc, #4]	; (40444c <_cleanup_r+0x8>)
  404446:	f000 b9c1 	b.w	4047cc <_fwalk_reent>
  40444a:	bf00      	nop
  40444c:	00405d79 	.word	0x00405d79

00404450 <__sinit.part.1>:
  404450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404454:	4b35      	ldr	r3, [pc, #212]	; (40452c <__sinit.part.1+0xdc>)
  404456:	6845      	ldr	r5, [r0, #4]
  404458:	63c3      	str	r3, [r0, #60]	; 0x3c
  40445a:	2400      	movs	r4, #0
  40445c:	4607      	mov	r7, r0
  40445e:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  404462:	2304      	movs	r3, #4
  404464:	2103      	movs	r1, #3
  404466:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40446a:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40446e:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  404472:	b083      	sub	sp, #12
  404474:	602c      	str	r4, [r5, #0]
  404476:	606c      	str	r4, [r5, #4]
  404478:	60ac      	str	r4, [r5, #8]
  40447a:	666c      	str	r4, [r5, #100]	; 0x64
  40447c:	81ec      	strh	r4, [r5, #14]
  40447e:	612c      	str	r4, [r5, #16]
  404480:	616c      	str	r4, [r5, #20]
  404482:	61ac      	str	r4, [r5, #24]
  404484:	81ab      	strh	r3, [r5, #12]
  404486:	4621      	mov	r1, r4
  404488:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40448c:	2208      	movs	r2, #8
  40448e:	f7fd fbe5 	bl	401c5c <memset>
  404492:	68be      	ldr	r6, [r7, #8]
  404494:	f8df b098 	ldr.w	fp, [pc, #152]	; 404530 <__sinit.part.1+0xe0>
  404498:	f8df a098 	ldr.w	sl, [pc, #152]	; 404534 <__sinit.part.1+0xe4>
  40449c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 404538 <__sinit.part.1+0xe8>
  4044a0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40453c <__sinit.part.1+0xec>
  4044a4:	f8c5 b020 	str.w	fp, [r5, #32]
  4044a8:	2301      	movs	r3, #1
  4044aa:	2209      	movs	r2, #9
  4044ac:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4044b0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4044b4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4044b8:	61ed      	str	r5, [r5, #28]
  4044ba:	4621      	mov	r1, r4
  4044bc:	81f3      	strh	r3, [r6, #14]
  4044be:	81b2      	strh	r2, [r6, #12]
  4044c0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4044c4:	6034      	str	r4, [r6, #0]
  4044c6:	6074      	str	r4, [r6, #4]
  4044c8:	60b4      	str	r4, [r6, #8]
  4044ca:	6674      	str	r4, [r6, #100]	; 0x64
  4044cc:	6134      	str	r4, [r6, #16]
  4044ce:	6174      	str	r4, [r6, #20]
  4044d0:	61b4      	str	r4, [r6, #24]
  4044d2:	2208      	movs	r2, #8
  4044d4:	9301      	str	r3, [sp, #4]
  4044d6:	f7fd fbc1 	bl	401c5c <memset>
  4044da:	68fd      	ldr	r5, [r7, #12]
  4044dc:	61f6      	str	r6, [r6, #28]
  4044de:	2012      	movs	r0, #18
  4044e0:	2202      	movs	r2, #2
  4044e2:	f8c6 b020 	str.w	fp, [r6, #32]
  4044e6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4044ea:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4044ee:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4044f2:	4621      	mov	r1, r4
  4044f4:	81a8      	strh	r0, [r5, #12]
  4044f6:	81ea      	strh	r2, [r5, #14]
  4044f8:	602c      	str	r4, [r5, #0]
  4044fa:	606c      	str	r4, [r5, #4]
  4044fc:	60ac      	str	r4, [r5, #8]
  4044fe:	666c      	str	r4, [r5, #100]	; 0x64
  404500:	612c      	str	r4, [r5, #16]
  404502:	616c      	str	r4, [r5, #20]
  404504:	61ac      	str	r4, [r5, #24]
  404506:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40450a:	2208      	movs	r2, #8
  40450c:	f7fd fba6 	bl	401c5c <memset>
  404510:	9b01      	ldr	r3, [sp, #4]
  404512:	61ed      	str	r5, [r5, #28]
  404514:	f8c5 b020 	str.w	fp, [r5, #32]
  404518:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40451c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  404520:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  404524:	63bb      	str	r3, [r7, #56]	; 0x38
  404526:	b003      	add	sp, #12
  404528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40452c:	00404445 	.word	0x00404445
  404530:	00405a45 	.word	0x00405a45
  404534:	00405a69 	.word	0x00405a69
  404538:	00405aa1 	.word	0x00405aa1
  40453c:	00405ac1 	.word	0x00405ac1

00404540 <__sinit>:
  404540:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404542:	b103      	cbz	r3, 404546 <__sinit+0x6>
  404544:	4770      	bx	lr
  404546:	f7ff bf83 	b.w	404450 <__sinit.part.1>
  40454a:	bf00      	nop

0040454c <__sfp_lock_acquire>:
  40454c:	4770      	bx	lr
  40454e:	bf00      	nop

00404550 <__sfp_lock_release>:
  404550:	4770      	bx	lr
  404552:	bf00      	nop

00404554 <__libc_fini_array>:
  404554:	b538      	push	{r3, r4, r5, lr}
  404556:	4b08      	ldr	r3, [pc, #32]	; (404578 <__libc_fini_array+0x24>)
  404558:	4d08      	ldr	r5, [pc, #32]	; (40457c <__libc_fini_array+0x28>)
  40455a:	1aed      	subs	r5, r5, r3
  40455c:	10ac      	asrs	r4, r5, #2
  40455e:	bf18      	it	ne
  404560:	18ed      	addne	r5, r5, r3
  404562:	d005      	beq.n	404570 <__libc_fini_array+0x1c>
  404564:	3c01      	subs	r4, #1
  404566:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40456a:	4798      	blx	r3
  40456c:	2c00      	cmp	r4, #0
  40456e:	d1f9      	bne.n	404564 <__libc_fini_array+0x10>
  404570:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404574:	f003 b866 	b.w	407644 <_fini>
  404578:	00407650 	.word	0x00407650
  40457c:	00407654 	.word	0x00407654

00404580 <_malloc_trim_r>:
  404580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404582:	4f23      	ldr	r7, [pc, #140]	; (404610 <_malloc_trim_r+0x90>)
  404584:	460c      	mov	r4, r1
  404586:	4606      	mov	r6, r0
  404588:	f000 fd30 	bl	404fec <__malloc_lock>
  40458c:	68bb      	ldr	r3, [r7, #8]
  40458e:	685d      	ldr	r5, [r3, #4]
  404590:	f025 0503 	bic.w	r5, r5, #3
  404594:	1b29      	subs	r1, r5, r4
  404596:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40459a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40459e:	f021 010f 	bic.w	r1, r1, #15
  4045a2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4045a6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4045aa:	db07      	blt.n	4045bc <_malloc_trim_r+0x3c>
  4045ac:	4630      	mov	r0, r6
  4045ae:	2100      	movs	r1, #0
  4045b0:	f001 fa36 	bl	405a20 <_sbrk_r>
  4045b4:	68bb      	ldr	r3, [r7, #8]
  4045b6:	442b      	add	r3, r5
  4045b8:	4298      	cmp	r0, r3
  4045ba:	d004      	beq.n	4045c6 <_malloc_trim_r+0x46>
  4045bc:	4630      	mov	r0, r6
  4045be:	f000 fd17 	bl	404ff0 <__malloc_unlock>
  4045c2:	2000      	movs	r0, #0
  4045c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4045c6:	4630      	mov	r0, r6
  4045c8:	4261      	negs	r1, r4
  4045ca:	f001 fa29 	bl	405a20 <_sbrk_r>
  4045ce:	3001      	adds	r0, #1
  4045d0:	d00d      	beq.n	4045ee <_malloc_trim_r+0x6e>
  4045d2:	4b10      	ldr	r3, [pc, #64]	; (404614 <_malloc_trim_r+0x94>)
  4045d4:	68ba      	ldr	r2, [r7, #8]
  4045d6:	6819      	ldr	r1, [r3, #0]
  4045d8:	1b2d      	subs	r5, r5, r4
  4045da:	f045 0501 	orr.w	r5, r5, #1
  4045de:	4630      	mov	r0, r6
  4045e0:	1b09      	subs	r1, r1, r4
  4045e2:	6055      	str	r5, [r2, #4]
  4045e4:	6019      	str	r1, [r3, #0]
  4045e6:	f000 fd03 	bl	404ff0 <__malloc_unlock>
  4045ea:	2001      	movs	r0, #1
  4045ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4045ee:	4630      	mov	r0, r6
  4045f0:	2100      	movs	r1, #0
  4045f2:	f001 fa15 	bl	405a20 <_sbrk_r>
  4045f6:	68ba      	ldr	r2, [r7, #8]
  4045f8:	1a83      	subs	r3, r0, r2
  4045fa:	2b0f      	cmp	r3, #15
  4045fc:	ddde      	ble.n	4045bc <_malloc_trim_r+0x3c>
  4045fe:	4c06      	ldr	r4, [pc, #24]	; (404618 <_malloc_trim_r+0x98>)
  404600:	4904      	ldr	r1, [pc, #16]	; (404614 <_malloc_trim_r+0x94>)
  404602:	6824      	ldr	r4, [r4, #0]
  404604:	f043 0301 	orr.w	r3, r3, #1
  404608:	1b00      	subs	r0, r0, r4
  40460a:	6053      	str	r3, [r2, #4]
  40460c:	6008      	str	r0, [r1, #0]
  40460e:	e7d5      	b.n	4045bc <_malloc_trim_r+0x3c>
  404610:	2000047c 	.word	0x2000047c
  404614:	20000d04 	.word	0x20000d04
  404618:	20000888 	.word	0x20000888

0040461c <_free_r>:
  40461c:	2900      	cmp	r1, #0
  40461e:	d04e      	beq.n	4046be <_free_r+0xa2>
  404620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404624:	460c      	mov	r4, r1
  404626:	4680      	mov	r8, r0
  404628:	f000 fce0 	bl	404fec <__malloc_lock>
  40462c:	f854 7c04 	ldr.w	r7, [r4, #-4]
  404630:	4962      	ldr	r1, [pc, #392]	; (4047bc <_free_r+0x1a0>)
  404632:	f027 0201 	bic.w	r2, r7, #1
  404636:	f1a4 0508 	sub.w	r5, r4, #8
  40463a:	18ab      	adds	r3, r5, r2
  40463c:	688e      	ldr	r6, [r1, #8]
  40463e:	6858      	ldr	r0, [r3, #4]
  404640:	429e      	cmp	r6, r3
  404642:	f020 0003 	bic.w	r0, r0, #3
  404646:	d05a      	beq.n	4046fe <_free_r+0xe2>
  404648:	07fe      	lsls	r6, r7, #31
  40464a:	6058      	str	r0, [r3, #4]
  40464c:	d40b      	bmi.n	404666 <_free_r+0x4a>
  40464e:	f854 7c08 	ldr.w	r7, [r4, #-8]
  404652:	1bed      	subs	r5, r5, r7
  404654:	f101 0e08 	add.w	lr, r1, #8
  404658:	68ac      	ldr	r4, [r5, #8]
  40465a:	4574      	cmp	r4, lr
  40465c:	443a      	add	r2, r7
  40465e:	d067      	beq.n	404730 <_free_r+0x114>
  404660:	68ef      	ldr	r7, [r5, #12]
  404662:	60e7      	str	r7, [r4, #12]
  404664:	60bc      	str	r4, [r7, #8]
  404666:	181c      	adds	r4, r3, r0
  404668:	6864      	ldr	r4, [r4, #4]
  40466a:	07e4      	lsls	r4, r4, #31
  40466c:	d40c      	bmi.n	404688 <_free_r+0x6c>
  40466e:	4f54      	ldr	r7, [pc, #336]	; (4047c0 <_free_r+0x1a4>)
  404670:	689c      	ldr	r4, [r3, #8]
  404672:	42bc      	cmp	r4, r7
  404674:	4402      	add	r2, r0
  404676:	d07c      	beq.n	404772 <_free_r+0x156>
  404678:	68d8      	ldr	r0, [r3, #12]
  40467a:	60e0      	str	r0, [r4, #12]
  40467c:	f042 0301 	orr.w	r3, r2, #1
  404680:	6084      	str	r4, [r0, #8]
  404682:	606b      	str	r3, [r5, #4]
  404684:	50aa      	str	r2, [r5, r2]
  404686:	e003      	b.n	404690 <_free_r+0x74>
  404688:	f042 0301 	orr.w	r3, r2, #1
  40468c:	606b      	str	r3, [r5, #4]
  40468e:	50aa      	str	r2, [r5, r2]
  404690:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404694:	d214      	bcs.n	4046c0 <_free_r+0xa4>
  404696:	08d2      	lsrs	r2, r2, #3
  404698:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  40469c:	6848      	ldr	r0, [r1, #4]
  40469e:	689f      	ldr	r7, [r3, #8]
  4046a0:	60af      	str	r7, [r5, #8]
  4046a2:	1092      	asrs	r2, r2, #2
  4046a4:	2401      	movs	r4, #1
  4046a6:	fa04 f202 	lsl.w	r2, r4, r2
  4046aa:	4310      	orrs	r0, r2
  4046ac:	60eb      	str	r3, [r5, #12]
  4046ae:	6048      	str	r0, [r1, #4]
  4046b0:	609d      	str	r5, [r3, #8]
  4046b2:	60fd      	str	r5, [r7, #12]
  4046b4:	4640      	mov	r0, r8
  4046b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4046ba:	f000 bc99 	b.w	404ff0 <__malloc_unlock>
  4046be:	4770      	bx	lr
  4046c0:	0a53      	lsrs	r3, r2, #9
  4046c2:	2b04      	cmp	r3, #4
  4046c4:	d847      	bhi.n	404756 <_free_r+0x13a>
  4046c6:	0993      	lsrs	r3, r2, #6
  4046c8:	f103 0438 	add.w	r4, r3, #56	; 0x38
  4046cc:	0060      	lsls	r0, r4, #1
  4046ce:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  4046d2:	493a      	ldr	r1, [pc, #232]	; (4047bc <_free_r+0x1a0>)
  4046d4:	6883      	ldr	r3, [r0, #8]
  4046d6:	4283      	cmp	r3, r0
  4046d8:	d043      	beq.n	404762 <_free_r+0x146>
  4046da:	6859      	ldr	r1, [r3, #4]
  4046dc:	f021 0103 	bic.w	r1, r1, #3
  4046e0:	4291      	cmp	r1, r2
  4046e2:	d902      	bls.n	4046ea <_free_r+0xce>
  4046e4:	689b      	ldr	r3, [r3, #8]
  4046e6:	4298      	cmp	r0, r3
  4046e8:	d1f7      	bne.n	4046da <_free_r+0xbe>
  4046ea:	68da      	ldr	r2, [r3, #12]
  4046ec:	60ea      	str	r2, [r5, #12]
  4046ee:	60ab      	str	r3, [r5, #8]
  4046f0:	4640      	mov	r0, r8
  4046f2:	6095      	str	r5, [r2, #8]
  4046f4:	60dd      	str	r5, [r3, #12]
  4046f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4046fa:	f000 bc79 	b.w	404ff0 <__malloc_unlock>
  4046fe:	07ff      	lsls	r7, r7, #31
  404700:	4402      	add	r2, r0
  404702:	d407      	bmi.n	404714 <_free_r+0xf8>
  404704:	f854 3c08 	ldr.w	r3, [r4, #-8]
  404708:	1aed      	subs	r5, r5, r3
  40470a:	441a      	add	r2, r3
  40470c:	68a8      	ldr	r0, [r5, #8]
  40470e:	68eb      	ldr	r3, [r5, #12]
  404710:	60c3      	str	r3, [r0, #12]
  404712:	6098      	str	r0, [r3, #8]
  404714:	4b2b      	ldr	r3, [pc, #172]	; (4047c4 <_free_r+0x1a8>)
  404716:	681b      	ldr	r3, [r3, #0]
  404718:	f042 0001 	orr.w	r0, r2, #1
  40471c:	429a      	cmp	r2, r3
  40471e:	6068      	str	r0, [r5, #4]
  404720:	608d      	str	r5, [r1, #8]
  404722:	d3c7      	bcc.n	4046b4 <_free_r+0x98>
  404724:	4b28      	ldr	r3, [pc, #160]	; (4047c8 <_free_r+0x1ac>)
  404726:	4640      	mov	r0, r8
  404728:	6819      	ldr	r1, [r3, #0]
  40472a:	f7ff ff29 	bl	404580 <_malloc_trim_r>
  40472e:	e7c1      	b.n	4046b4 <_free_r+0x98>
  404730:	1819      	adds	r1, r3, r0
  404732:	6849      	ldr	r1, [r1, #4]
  404734:	07c9      	lsls	r1, r1, #31
  404736:	d409      	bmi.n	40474c <_free_r+0x130>
  404738:	68d9      	ldr	r1, [r3, #12]
  40473a:	689b      	ldr	r3, [r3, #8]
  40473c:	4402      	add	r2, r0
  40473e:	f042 0001 	orr.w	r0, r2, #1
  404742:	60d9      	str	r1, [r3, #12]
  404744:	608b      	str	r3, [r1, #8]
  404746:	6068      	str	r0, [r5, #4]
  404748:	50aa      	str	r2, [r5, r2]
  40474a:	e7b3      	b.n	4046b4 <_free_r+0x98>
  40474c:	f042 0301 	orr.w	r3, r2, #1
  404750:	606b      	str	r3, [r5, #4]
  404752:	50aa      	str	r2, [r5, r2]
  404754:	e7ae      	b.n	4046b4 <_free_r+0x98>
  404756:	2b14      	cmp	r3, #20
  404758:	d814      	bhi.n	404784 <_free_r+0x168>
  40475a:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  40475e:	0060      	lsls	r0, r4, #1
  404760:	e7b5      	b.n	4046ce <_free_r+0xb2>
  404762:	684a      	ldr	r2, [r1, #4]
  404764:	10a4      	asrs	r4, r4, #2
  404766:	2001      	movs	r0, #1
  404768:	40a0      	lsls	r0, r4
  40476a:	4302      	orrs	r2, r0
  40476c:	604a      	str	r2, [r1, #4]
  40476e:	461a      	mov	r2, r3
  404770:	e7bc      	b.n	4046ec <_free_r+0xd0>
  404772:	f042 0301 	orr.w	r3, r2, #1
  404776:	614d      	str	r5, [r1, #20]
  404778:	610d      	str	r5, [r1, #16]
  40477a:	60ec      	str	r4, [r5, #12]
  40477c:	60ac      	str	r4, [r5, #8]
  40477e:	606b      	str	r3, [r5, #4]
  404780:	50aa      	str	r2, [r5, r2]
  404782:	e797      	b.n	4046b4 <_free_r+0x98>
  404784:	2b54      	cmp	r3, #84	; 0x54
  404786:	d804      	bhi.n	404792 <_free_r+0x176>
  404788:	0b13      	lsrs	r3, r2, #12
  40478a:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  40478e:	0060      	lsls	r0, r4, #1
  404790:	e79d      	b.n	4046ce <_free_r+0xb2>
  404792:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404796:	d804      	bhi.n	4047a2 <_free_r+0x186>
  404798:	0bd3      	lsrs	r3, r2, #15
  40479a:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40479e:	0060      	lsls	r0, r4, #1
  4047a0:	e795      	b.n	4046ce <_free_r+0xb2>
  4047a2:	f240 5054 	movw	r0, #1364	; 0x554
  4047a6:	4283      	cmp	r3, r0
  4047a8:	d804      	bhi.n	4047b4 <_free_r+0x198>
  4047aa:	0c93      	lsrs	r3, r2, #18
  4047ac:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4047b0:	0060      	lsls	r0, r4, #1
  4047b2:	e78c      	b.n	4046ce <_free_r+0xb2>
  4047b4:	20fc      	movs	r0, #252	; 0xfc
  4047b6:	247e      	movs	r4, #126	; 0x7e
  4047b8:	e789      	b.n	4046ce <_free_r+0xb2>
  4047ba:	bf00      	nop
  4047bc:	2000047c 	.word	0x2000047c
  4047c0:	20000484 	.word	0x20000484
  4047c4:	20000884 	.word	0x20000884
  4047c8:	20000d00 	.word	0x20000d00

004047cc <_fwalk_reent>:
  4047cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4047d0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4047d4:	d01f      	beq.n	404816 <_fwalk_reent+0x4a>
  4047d6:	4688      	mov	r8, r1
  4047d8:	4606      	mov	r6, r0
  4047da:	f04f 0900 	mov.w	r9, #0
  4047de:	687d      	ldr	r5, [r7, #4]
  4047e0:	68bc      	ldr	r4, [r7, #8]
  4047e2:	3d01      	subs	r5, #1
  4047e4:	d411      	bmi.n	40480a <_fwalk_reent+0x3e>
  4047e6:	89a3      	ldrh	r3, [r4, #12]
  4047e8:	2b01      	cmp	r3, #1
  4047ea:	f105 35ff 	add.w	r5, r5, #4294967295
  4047ee:	d908      	bls.n	404802 <_fwalk_reent+0x36>
  4047f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4047f4:	3301      	adds	r3, #1
  4047f6:	4621      	mov	r1, r4
  4047f8:	4630      	mov	r0, r6
  4047fa:	d002      	beq.n	404802 <_fwalk_reent+0x36>
  4047fc:	47c0      	blx	r8
  4047fe:	ea49 0900 	orr.w	r9, r9, r0
  404802:	1c6b      	adds	r3, r5, #1
  404804:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404808:	d1ed      	bne.n	4047e6 <_fwalk_reent+0x1a>
  40480a:	683f      	ldr	r7, [r7, #0]
  40480c:	2f00      	cmp	r7, #0
  40480e:	d1e6      	bne.n	4047de <_fwalk_reent+0x12>
  404810:	4648      	mov	r0, r9
  404812:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404816:	46b9      	mov	r9, r7
  404818:	4648      	mov	r0, r9
  40481a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40481e:	bf00      	nop

00404820 <_localeconv_r>:
  404820:	4800      	ldr	r0, [pc, #0]	; (404824 <_localeconv_r+0x4>)
  404822:	4770      	bx	lr
  404824:	20000444 	.word	0x20000444

00404828 <malloc>:
  404828:	4b02      	ldr	r3, [pc, #8]	; (404834 <malloc+0xc>)
  40482a:	4601      	mov	r1, r0
  40482c:	6818      	ldr	r0, [r3, #0]
  40482e:	f000 b803 	b.w	404838 <_malloc_r>
  404832:	bf00      	nop
  404834:	20000440 	.word	0x20000440

00404838 <_malloc_r>:
  404838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40483c:	f101 050b 	add.w	r5, r1, #11
  404840:	2d16      	cmp	r5, #22
  404842:	b083      	sub	sp, #12
  404844:	4606      	mov	r6, r0
  404846:	d927      	bls.n	404898 <_malloc_r+0x60>
  404848:	f035 0507 	bics.w	r5, r5, #7
  40484c:	f100 80b6 	bmi.w	4049bc <_malloc_r+0x184>
  404850:	42a9      	cmp	r1, r5
  404852:	f200 80b3 	bhi.w	4049bc <_malloc_r+0x184>
  404856:	f000 fbc9 	bl	404fec <__malloc_lock>
  40485a:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40485e:	d222      	bcs.n	4048a6 <_malloc_r+0x6e>
  404860:	4fc2      	ldr	r7, [pc, #776]	; (404b6c <_malloc_r+0x334>)
  404862:	08e8      	lsrs	r0, r5, #3
  404864:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  404868:	68dc      	ldr	r4, [r3, #12]
  40486a:	429c      	cmp	r4, r3
  40486c:	f000 81c8 	beq.w	404c00 <_malloc_r+0x3c8>
  404870:	6863      	ldr	r3, [r4, #4]
  404872:	68e1      	ldr	r1, [r4, #12]
  404874:	68a5      	ldr	r5, [r4, #8]
  404876:	f023 0303 	bic.w	r3, r3, #3
  40487a:	4423      	add	r3, r4
  40487c:	4630      	mov	r0, r6
  40487e:	685a      	ldr	r2, [r3, #4]
  404880:	60e9      	str	r1, [r5, #12]
  404882:	f042 0201 	orr.w	r2, r2, #1
  404886:	608d      	str	r5, [r1, #8]
  404888:	605a      	str	r2, [r3, #4]
  40488a:	f000 fbb1 	bl	404ff0 <__malloc_unlock>
  40488e:	3408      	adds	r4, #8
  404890:	4620      	mov	r0, r4
  404892:	b003      	add	sp, #12
  404894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404898:	2910      	cmp	r1, #16
  40489a:	f200 808f 	bhi.w	4049bc <_malloc_r+0x184>
  40489e:	f000 fba5 	bl	404fec <__malloc_lock>
  4048a2:	2510      	movs	r5, #16
  4048a4:	e7dc      	b.n	404860 <_malloc_r+0x28>
  4048a6:	0a68      	lsrs	r0, r5, #9
  4048a8:	f000 808f 	beq.w	4049ca <_malloc_r+0x192>
  4048ac:	2804      	cmp	r0, #4
  4048ae:	f200 8154 	bhi.w	404b5a <_malloc_r+0x322>
  4048b2:	09a8      	lsrs	r0, r5, #6
  4048b4:	3038      	adds	r0, #56	; 0x38
  4048b6:	0041      	lsls	r1, r0, #1
  4048b8:	4fac      	ldr	r7, [pc, #688]	; (404b6c <_malloc_r+0x334>)
  4048ba:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  4048be:	68cc      	ldr	r4, [r1, #12]
  4048c0:	42a1      	cmp	r1, r4
  4048c2:	d106      	bne.n	4048d2 <_malloc_r+0x9a>
  4048c4:	e00c      	b.n	4048e0 <_malloc_r+0xa8>
  4048c6:	2a00      	cmp	r2, #0
  4048c8:	f280 8082 	bge.w	4049d0 <_malloc_r+0x198>
  4048cc:	68e4      	ldr	r4, [r4, #12]
  4048ce:	42a1      	cmp	r1, r4
  4048d0:	d006      	beq.n	4048e0 <_malloc_r+0xa8>
  4048d2:	6863      	ldr	r3, [r4, #4]
  4048d4:	f023 0303 	bic.w	r3, r3, #3
  4048d8:	1b5a      	subs	r2, r3, r5
  4048da:	2a0f      	cmp	r2, #15
  4048dc:	ddf3      	ble.n	4048c6 <_malloc_r+0x8e>
  4048de:	3801      	subs	r0, #1
  4048e0:	3001      	adds	r0, #1
  4048e2:	49a2      	ldr	r1, [pc, #648]	; (404b6c <_malloc_r+0x334>)
  4048e4:	693c      	ldr	r4, [r7, #16]
  4048e6:	f101 0e08 	add.w	lr, r1, #8
  4048ea:	4574      	cmp	r4, lr
  4048ec:	f000 817d 	beq.w	404bea <_malloc_r+0x3b2>
  4048f0:	6863      	ldr	r3, [r4, #4]
  4048f2:	f023 0303 	bic.w	r3, r3, #3
  4048f6:	1b5a      	subs	r2, r3, r5
  4048f8:	2a0f      	cmp	r2, #15
  4048fa:	f300 8163 	bgt.w	404bc4 <_malloc_r+0x38c>
  4048fe:	2a00      	cmp	r2, #0
  404900:	f8c1 e014 	str.w	lr, [r1, #20]
  404904:	f8c1 e010 	str.w	lr, [r1, #16]
  404908:	da73      	bge.n	4049f2 <_malloc_r+0x1ba>
  40490a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40490e:	f080 8139 	bcs.w	404b84 <_malloc_r+0x34c>
  404912:	08db      	lsrs	r3, r3, #3
  404914:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  404918:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  40491c:	684a      	ldr	r2, [r1, #4]
  40491e:	f8d8 9008 	ldr.w	r9, [r8, #8]
  404922:	f8c4 9008 	str.w	r9, [r4, #8]
  404926:	2301      	movs	r3, #1
  404928:	fa03 f30c 	lsl.w	r3, r3, ip
  40492c:	4313      	orrs	r3, r2
  40492e:	f8c4 800c 	str.w	r8, [r4, #12]
  404932:	604b      	str	r3, [r1, #4]
  404934:	f8c8 4008 	str.w	r4, [r8, #8]
  404938:	f8c9 400c 	str.w	r4, [r9, #12]
  40493c:	1082      	asrs	r2, r0, #2
  40493e:	2401      	movs	r4, #1
  404940:	4094      	lsls	r4, r2
  404942:	429c      	cmp	r4, r3
  404944:	d862      	bhi.n	404a0c <_malloc_r+0x1d4>
  404946:	4223      	tst	r3, r4
  404948:	d106      	bne.n	404958 <_malloc_r+0x120>
  40494a:	f020 0003 	bic.w	r0, r0, #3
  40494e:	0064      	lsls	r4, r4, #1
  404950:	4223      	tst	r3, r4
  404952:	f100 0004 	add.w	r0, r0, #4
  404956:	d0fa      	beq.n	40494e <_malloc_r+0x116>
  404958:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  40495c:	46c4      	mov	ip, r8
  40495e:	4681      	mov	r9, r0
  404960:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404964:	459c      	cmp	ip, r3
  404966:	d107      	bne.n	404978 <_malloc_r+0x140>
  404968:	e141      	b.n	404bee <_malloc_r+0x3b6>
  40496a:	2900      	cmp	r1, #0
  40496c:	f280 8151 	bge.w	404c12 <_malloc_r+0x3da>
  404970:	68db      	ldr	r3, [r3, #12]
  404972:	459c      	cmp	ip, r3
  404974:	f000 813b 	beq.w	404bee <_malloc_r+0x3b6>
  404978:	685a      	ldr	r2, [r3, #4]
  40497a:	f022 0203 	bic.w	r2, r2, #3
  40497e:	1b51      	subs	r1, r2, r5
  404980:	290f      	cmp	r1, #15
  404982:	ddf2      	ble.n	40496a <_malloc_r+0x132>
  404984:	461c      	mov	r4, r3
  404986:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40498a:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40498e:	195a      	adds	r2, r3, r5
  404990:	f045 0901 	orr.w	r9, r5, #1
  404994:	f041 0501 	orr.w	r5, r1, #1
  404998:	f8c3 9004 	str.w	r9, [r3, #4]
  40499c:	4630      	mov	r0, r6
  40499e:	f8c8 c00c 	str.w	ip, [r8, #12]
  4049a2:	f8cc 8008 	str.w	r8, [ip, #8]
  4049a6:	617a      	str	r2, [r7, #20]
  4049a8:	613a      	str	r2, [r7, #16]
  4049aa:	f8c2 e00c 	str.w	lr, [r2, #12]
  4049ae:	f8c2 e008 	str.w	lr, [r2, #8]
  4049b2:	6055      	str	r5, [r2, #4]
  4049b4:	5051      	str	r1, [r2, r1]
  4049b6:	f000 fb1b 	bl	404ff0 <__malloc_unlock>
  4049ba:	e769      	b.n	404890 <_malloc_r+0x58>
  4049bc:	2400      	movs	r4, #0
  4049be:	230c      	movs	r3, #12
  4049c0:	4620      	mov	r0, r4
  4049c2:	6033      	str	r3, [r6, #0]
  4049c4:	b003      	add	sp, #12
  4049c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049ca:	217e      	movs	r1, #126	; 0x7e
  4049cc:	203f      	movs	r0, #63	; 0x3f
  4049ce:	e773      	b.n	4048b8 <_malloc_r+0x80>
  4049d0:	4423      	add	r3, r4
  4049d2:	68e1      	ldr	r1, [r4, #12]
  4049d4:	685a      	ldr	r2, [r3, #4]
  4049d6:	68a5      	ldr	r5, [r4, #8]
  4049d8:	f042 0201 	orr.w	r2, r2, #1
  4049dc:	60e9      	str	r1, [r5, #12]
  4049de:	4630      	mov	r0, r6
  4049e0:	608d      	str	r5, [r1, #8]
  4049e2:	605a      	str	r2, [r3, #4]
  4049e4:	f000 fb04 	bl	404ff0 <__malloc_unlock>
  4049e8:	3408      	adds	r4, #8
  4049ea:	4620      	mov	r0, r4
  4049ec:	b003      	add	sp, #12
  4049ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049f2:	4423      	add	r3, r4
  4049f4:	4630      	mov	r0, r6
  4049f6:	685a      	ldr	r2, [r3, #4]
  4049f8:	f042 0201 	orr.w	r2, r2, #1
  4049fc:	605a      	str	r2, [r3, #4]
  4049fe:	f000 faf7 	bl	404ff0 <__malloc_unlock>
  404a02:	3408      	adds	r4, #8
  404a04:	4620      	mov	r0, r4
  404a06:	b003      	add	sp, #12
  404a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a0c:	68bc      	ldr	r4, [r7, #8]
  404a0e:	6863      	ldr	r3, [r4, #4]
  404a10:	f023 0803 	bic.w	r8, r3, #3
  404a14:	4545      	cmp	r5, r8
  404a16:	d804      	bhi.n	404a22 <_malloc_r+0x1ea>
  404a18:	ebc5 0308 	rsb	r3, r5, r8
  404a1c:	2b0f      	cmp	r3, #15
  404a1e:	f300 808c 	bgt.w	404b3a <_malloc_r+0x302>
  404a22:	4b53      	ldr	r3, [pc, #332]	; (404b70 <_malloc_r+0x338>)
  404a24:	f8df a158 	ldr.w	sl, [pc, #344]	; 404b80 <_malloc_r+0x348>
  404a28:	681a      	ldr	r2, [r3, #0]
  404a2a:	f8da 3000 	ldr.w	r3, [sl]
  404a2e:	3301      	adds	r3, #1
  404a30:	442a      	add	r2, r5
  404a32:	eb04 0b08 	add.w	fp, r4, r8
  404a36:	f000 8150 	beq.w	404cda <_malloc_r+0x4a2>
  404a3a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  404a3e:	320f      	adds	r2, #15
  404a40:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  404a44:	f022 020f 	bic.w	r2, r2, #15
  404a48:	4611      	mov	r1, r2
  404a4a:	4630      	mov	r0, r6
  404a4c:	9201      	str	r2, [sp, #4]
  404a4e:	f000 ffe7 	bl	405a20 <_sbrk_r>
  404a52:	f1b0 3fff 	cmp.w	r0, #4294967295
  404a56:	4681      	mov	r9, r0
  404a58:	9a01      	ldr	r2, [sp, #4]
  404a5a:	f000 8147 	beq.w	404cec <_malloc_r+0x4b4>
  404a5e:	4583      	cmp	fp, r0
  404a60:	f200 80ee 	bhi.w	404c40 <_malloc_r+0x408>
  404a64:	4b43      	ldr	r3, [pc, #268]	; (404b74 <_malloc_r+0x33c>)
  404a66:	6819      	ldr	r1, [r3, #0]
  404a68:	45cb      	cmp	fp, r9
  404a6a:	4411      	add	r1, r2
  404a6c:	6019      	str	r1, [r3, #0]
  404a6e:	f000 8142 	beq.w	404cf6 <_malloc_r+0x4be>
  404a72:	f8da 0000 	ldr.w	r0, [sl]
  404a76:	f8df e108 	ldr.w	lr, [pc, #264]	; 404b80 <_malloc_r+0x348>
  404a7a:	3001      	adds	r0, #1
  404a7c:	bf1b      	ittet	ne
  404a7e:	ebcb 0b09 	rsbne	fp, fp, r9
  404a82:	4459      	addne	r1, fp
  404a84:	f8ce 9000 	streq.w	r9, [lr]
  404a88:	6019      	strne	r1, [r3, #0]
  404a8a:	f019 0107 	ands.w	r1, r9, #7
  404a8e:	f000 8107 	beq.w	404ca0 <_malloc_r+0x468>
  404a92:	f1c1 0008 	rsb	r0, r1, #8
  404a96:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404a9a:	4481      	add	r9, r0
  404a9c:	3108      	adds	r1, #8
  404a9e:	444a      	add	r2, r9
  404aa0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  404aa4:	ebc2 0a01 	rsb	sl, r2, r1
  404aa8:	4651      	mov	r1, sl
  404aaa:	4630      	mov	r0, r6
  404aac:	9301      	str	r3, [sp, #4]
  404aae:	f000 ffb7 	bl	405a20 <_sbrk_r>
  404ab2:	1c43      	adds	r3, r0, #1
  404ab4:	9b01      	ldr	r3, [sp, #4]
  404ab6:	f000 812c 	beq.w	404d12 <_malloc_r+0x4da>
  404aba:	ebc9 0200 	rsb	r2, r9, r0
  404abe:	4452      	add	r2, sl
  404ac0:	f042 0201 	orr.w	r2, r2, #1
  404ac4:	6819      	ldr	r1, [r3, #0]
  404ac6:	f8c7 9008 	str.w	r9, [r7, #8]
  404aca:	4451      	add	r1, sl
  404acc:	42bc      	cmp	r4, r7
  404ace:	f8c9 2004 	str.w	r2, [r9, #4]
  404ad2:	6019      	str	r1, [r3, #0]
  404ad4:	f8df a09c 	ldr.w	sl, [pc, #156]	; 404b74 <_malloc_r+0x33c>
  404ad8:	d016      	beq.n	404b08 <_malloc_r+0x2d0>
  404ada:	f1b8 0f0f 	cmp.w	r8, #15
  404ade:	f240 80ee 	bls.w	404cbe <_malloc_r+0x486>
  404ae2:	6862      	ldr	r2, [r4, #4]
  404ae4:	f1a8 030c 	sub.w	r3, r8, #12
  404ae8:	f023 0307 	bic.w	r3, r3, #7
  404aec:	18e0      	adds	r0, r4, r3
  404aee:	f002 0201 	and.w	r2, r2, #1
  404af2:	f04f 0e05 	mov.w	lr, #5
  404af6:	431a      	orrs	r2, r3
  404af8:	2b0f      	cmp	r3, #15
  404afa:	6062      	str	r2, [r4, #4]
  404afc:	f8c0 e004 	str.w	lr, [r0, #4]
  404b00:	f8c0 e008 	str.w	lr, [r0, #8]
  404b04:	f200 8109 	bhi.w	404d1a <_malloc_r+0x4e2>
  404b08:	4b1b      	ldr	r3, [pc, #108]	; (404b78 <_malloc_r+0x340>)
  404b0a:	68bc      	ldr	r4, [r7, #8]
  404b0c:	681a      	ldr	r2, [r3, #0]
  404b0e:	4291      	cmp	r1, r2
  404b10:	bf88      	it	hi
  404b12:	6019      	strhi	r1, [r3, #0]
  404b14:	4b19      	ldr	r3, [pc, #100]	; (404b7c <_malloc_r+0x344>)
  404b16:	681a      	ldr	r2, [r3, #0]
  404b18:	4291      	cmp	r1, r2
  404b1a:	6862      	ldr	r2, [r4, #4]
  404b1c:	bf88      	it	hi
  404b1e:	6019      	strhi	r1, [r3, #0]
  404b20:	f022 0203 	bic.w	r2, r2, #3
  404b24:	4295      	cmp	r5, r2
  404b26:	eba2 0305 	sub.w	r3, r2, r5
  404b2a:	d801      	bhi.n	404b30 <_malloc_r+0x2f8>
  404b2c:	2b0f      	cmp	r3, #15
  404b2e:	dc04      	bgt.n	404b3a <_malloc_r+0x302>
  404b30:	4630      	mov	r0, r6
  404b32:	f000 fa5d 	bl	404ff0 <__malloc_unlock>
  404b36:	2400      	movs	r4, #0
  404b38:	e6aa      	b.n	404890 <_malloc_r+0x58>
  404b3a:	1962      	adds	r2, r4, r5
  404b3c:	f043 0301 	orr.w	r3, r3, #1
  404b40:	f045 0501 	orr.w	r5, r5, #1
  404b44:	6065      	str	r5, [r4, #4]
  404b46:	4630      	mov	r0, r6
  404b48:	60ba      	str	r2, [r7, #8]
  404b4a:	6053      	str	r3, [r2, #4]
  404b4c:	f000 fa50 	bl	404ff0 <__malloc_unlock>
  404b50:	3408      	adds	r4, #8
  404b52:	4620      	mov	r0, r4
  404b54:	b003      	add	sp, #12
  404b56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b5a:	2814      	cmp	r0, #20
  404b5c:	d968      	bls.n	404c30 <_malloc_r+0x3f8>
  404b5e:	2854      	cmp	r0, #84	; 0x54
  404b60:	f200 8097 	bhi.w	404c92 <_malloc_r+0x45a>
  404b64:	0b28      	lsrs	r0, r5, #12
  404b66:	306e      	adds	r0, #110	; 0x6e
  404b68:	0041      	lsls	r1, r0, #1
  404b6a:	e6a5      	b.n	4048b8 <_malloc_r+0x80>
  404b6c:	2000047c 	.word	0x2000047c
  404b70:	20000d00 	.word	0x20000d00
  404b74:	20000d04 	.word	0x20000d04
  404b78:	20000cfc 	.word	0x20000cfc
  404b7c:	20000cf8 	.word	0x20000cf8
  404b80:	20000888 	.word	0x20000888
  404b84:	0a5a      	lsrs	r2, r3, #9
  404b86:	2a04      	cmp	r2, #4
  404b88:	d955      	bls.n	404c36 <_malloc_r+0x3fe>
  404b8a:	2a14      	cmp	r2, #20
  404b8c:	f200 80a7 	bhi.w	404cde <_malloc_r+0x4a6>
  404b90:	325b      	adds	r2, #91	; 0x5b
  404b92:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404b96:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  404b9a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 404d58 <_malloc_r+0x520>
  404b9e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  404ba2:	4561      	cmp	r1, ip
  404ba4:	d07f      	beq.n	404ca6 <_malloc_r+0x46e>
  404ba6:	684a      	ldr	r2, [r1, #4]
  404ba8:	f022 0203 	bic.w	r2, r2, #3
  404bac:	4293      	cmp	r3, r2
  404bae:	d202      	bcs.n	404bb6 <_malloc_r+0x37e>
  404bb0:	6889      	ldr	r1, [r1, #8]
  404bb2:	458c      	cmp	ip, r1
  404bb4:	d1f7      	bne.n	404ba6 <_malloc_r+0x36e>
  404bb6:	68ca      	ldr	r2, [r1, #12]
  404bb8:	687b      	ldr	r3, [r7, #4]
  404bba:	60e2      	str	r2, [r4, #12]
  404bbc:	60a1      	str	r1, [r4, #8]
  404bbe:	6094      	str	r4, [r2, #8]
  404bc0:	60cc      	str	r4, [r1, #12]
  404bc2:	e6bb      	b.n	40493c <_malloc_r+0x104>
  404bc4:	1963      	adds	r3, r4, r5
  404bc6:	f042 0701 	orr.w	r7, r2, #1
  404bca:	f045 0501 	orr.w	r5, r5, #1
  404bce:	6065      	str	r5, [r4, #4]
  404bd0:	4630      	mov	r0, r6
  404bd2:	614b      	str	r3, [r1, #20]
  404bd4:	610b      	str	r3, [r1, #16]
  404bd6:	f8c3 e00c 	str.w	lr, [r3, #12]
  404bda:	f8c3 e008 	str.w	lr, [r3, #8]
  404bde:	605f      	str	r7, [r3, #4]
  404be0:	509a      	str	r2, [r3, r2]
  404be2:	3408      	adds	r4, #8
  404be4:	f000 fa04 	bl	404ff0 <__malloc_unlock>
  404be8:	e652      	b.n	404890 <_malloc_r+0x58>
  404bea:	684b      	ldr	r3, [r1, #4]
  404bec:	e6a6      	b.n	40493c <_malloc_r+0x104>
  404bee:	f109 0901 	add.w	r9, r9, #1
  404bf2:	f019 0f03 	tst.w	r9, #3
  404bf6:	f10c 0c08 	add.w	ip, ip, #8
  404bfa:	f47f aeb1 	bne.w	404960 <_malloc_r+0x128>
  404bfe:	e02c      	b.n	404c5a <_malloc_r+0x422>
  404c00:	f104 0308 	add.w	r3, r4, #8
  404c04:	6964      	ldr	r4, [r4, #20]
  404c06:	42a3      	cmp	r3, r4
  404c08:	bf08      	it	eq
  404c0a:	3002      	addeq	r0, #2
  404c0c:	f43f ae69 	beq.w	4048e2 <_malloc_r+0xaa>
  404c10:	e62e      	b.n	404870 <_malloc_r+0x38>
  404c12:	441a      	add	r2, r3
  404c14:	461c      	mov	r4, r3
  404c16:	6851      	ldr	r1, [r2, #4]
  404c18:	68db      	ldr	r3, [r3, #12]
  404c1a:	f854 5f08 	ldr.w	r5, [r4, #8]!
  404c1e:	f041 0101 	orr.w	r1, r1, #1
  404c22:	6051      	str	r1, [r2, #4]
  404c24:	4630      	mov	r0, r6
  404c26:	60eb      	str	r3, [r5, #12]
  404c28:	609d      	str	r5, [r3, #8]
  404c2a:	f000 f9e1 	bl	404ff0 <__malloc_unlock>
  404c2e:	e62f      	b.n	404890 <_malloc_r+0x58>
  404c30:	305b      	adds	r0, #91	; 0x5b
  404c32:	0041      	lsls	r1, r0, #1
  404c34:	e640      	b.n	4048b8 <_malloc_r+0x80>
  404c36:	099a      	lsrs	r2, r3, #6
  404c38:	3238      	adds	r2, #56	; 0x38
  404c3a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404c3e:	e7aa      	b.n	404b96 <_malloc_r+0x35e>
  404c40:	42bc      	cmp	r4, r7
  404c42:	4b45      	ldr	r3, [pc, #276]	; (404d58 <_malloc_r+0x520>)
  404c44:	f43f af0e 	beq.w	404a64 <_malloc_r+0x22c>
  404c48:	689c      	ldr	r4, [r3, #8]
  404c4a:	6862      	ldr	r2, [r4, #4]
  404c4c:	f022 0203 	bic.w	r2, r2, #3
  404c50:	e768      	b.n	404b24 <_malloc_r+0x2ec>
  404c52:	f8d8 8000 	ldr.w	r8, [r8]
  404c56:	4598      	cmp	r8, r3
  404c58:	d17c      	bne.n	404d54 <_malloc_r+0x51c>
  404c5a:	f010 0f03 	tst.w	r0, #3
  404c5e:	f1a8 0308 	sub.w	r3, r8, #8
  404c62:	f100 30ff 	add.w	r0, r0, #4294967295
  404c66:	d1f4      	bne.n	404c52 <_malloc_r+0x41a>
  404c68:	687b      	ldr	r3, [r7, #4]
  404c6a:	ea23 0304 	bic.w	r3, r3, r4
  404c6e:	607b      	str	r3, [r7, #4]
  404c70:	0064      	lsls	r4, r4, #1
  404c72:	429c      	cmp	r4, r3
  404c74:	f63f aeca 	bhi.w	404a0c <_malloc_r+0x1d4>
  404c78:	2c00      	cmp	r4, #0
  404c7a:	f43f aec7 	beq.w	404a0c <_malloc_r+0x1d4>
  404c7e:	4223      	tst	r3, r4
  404c80:	4648      	mov	r0, r9
  404c82:	f47f ae69 	bne.w	404958 <_malloc_r+0x120>
  404c86:	0064      	lsls	r4, r4, #1
  404c88:	4223      	tst	r3, r4
  404c8a:	f100 0004 	add.w	r0, r0, #4
  404c8e:	d0fa      	beq.n	404c86 <_malloc_r+0x44e>
  404c90:	e662      	b.n	404958 <_malloc_r+0x120>
  404c92:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  404c96:	d818      	bhi.n	404cca <_malloc_r+0x492>
  404c98:	0be8      	lsrs	r0, r5, #15
  404c9a:	3077      	adds	r0, #119	; 0x77
  404c9c:	0041      	lsls	r1, r0, #1
  404c9e:	e60b      	b.n	4048b8 <_malloc_r+0x80>
  404ca0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404ca4:	e6fb      	b.n	404a9e <_malloc_r+0x266>
  404ca6:	f8d8 3004 	ldr.w	r3, [r8, #4]
  404caa:	1092      	asrs	r2, r2, #2
  404cac:	f04f 0c01 	mov.w	ip, #1
  404cb0:	fa0c f202 	lsl.w	r2, ip, r2
  404cb4:	4313      	orrs	r3, r2
  404cb6:	f8c8 3004 	str.w	r3, [r8, #4]
  404cba:	460a      	mov	r2, r1
  404cbc:	e77d      	b.n	404bba <_malloc_r+0x382>
  404cbe:	2301      	movs	r3, #1
  404cc0:	f8c9 3004 	str.w	r3, [r9, #4]
  404cc4:	464c      	mov	r4, r9
  404cc6:	2200      	movs	r2, #0
  404cc8:	e72c      	b.n	404b24 <_malloc_r+0x2ec>
  404cca:	f240 5354 	movw	r3, #1364	; 0x554
  404cce:	4298      	cmp	r0, r3
  404cd0:	d81c      	bhi.n	404d0c <_malloc_r+0x4d4>
  404cd2:	0ca8      	lsrs	r0, r5, #18
  404cd4:	307c      	adds	r0, #124	; 0x7c
  404cd6:	0041      	lsls	r1, r0, #1
  404cd8:	e5ee      	b.n	4048b8 <_malloc_r+0x80>
  404cda:	3210      	adds	r2, #16
  404cdc:	e6b4      	b.n	404a48 <_malloc_r+0x210>
  404cde:	2a54      	cmp	r2, #84	; 0x54
  404ce0:	d823      	bhi.n	404d2a <_malloc_r+0x4f2>
  404ce2:	0b1a      	lsrs	r2, r3, #12
  404ce4:	326e      	adds	r2, #110	; 0x6e
  404ce6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404cea:	e754      	b.n	404b96 <_malloc_r+0x35e>
  404cec:	68bc      	ldr	r4, [r7, #8]
  404cee:	6862      	ldr	r2, [r4, #4]
  404cf0:	f022 0203 	bic.w	r2, r2, #3
  404cf4:	e716      	b.n	404b24 <_malloc_r+0x2ec>
  404cf6:	f3cb 000b 	ubfx	r0, fp, #0, #12
  404cfa:	2800      	cmp	r0, #0
  404cfc:	f47f aeb9 	bne.w	404a72 <_malloc_r+0x23a>
  404d00:	4442      	add	r2, r8
  404d02:	68bb      	ldr	r3, [r7, #8]
  404d04:	f042 0201 	orr.w	r2, r2, #1
  404d08:	605a      	str	r2, [r3, #4]
  404d0a:	e6fd      	b.n	404b08 <_malloc_r+0x2d0>
  404d0c:	21fc      	movs	r1, #252	; 0xfc
  404d0e:	207e      	movs	r0, #126	; 0x7e
  404d10:	e5d2      	b.n	4048b8 <_malloc_r+0x80>
  404d12:	2201      	movs	r2, #1
  404d14:	f04f 0a00 	mov.w	sl, #0
  404d18:	e6d4      	b.n	404ac4 <_malloc_r+0x28c>
  404d1a:	f104 0108 	add.w	r1, r4, #8
  404d1e:	4630      	mov	r0, r6
  404d20:	f7ff fc7c 	bl	40461c <_free_r>
  404d24:	f8da 1000 	ldr.w	r1, [sl]
  404d28:	e6ee      	b.n	404b08 <_malloc_r+0x2d0>
  404d2a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d2e:	d804      	bhi.n	404d3a <_malloc_r+0x502>
  404d30:	0bda      	lsrs	r2, r3, #15
  404d32:	3277      	adds	r2, #119	; 0x77
  404d34:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404d38:	e72d      	b.n	404b96 <_malloc_r+0x35e>
  404d3a:	f240 5154 	movw	r1, #1364	; 0x554
  404d3e:	428a      	cmp	r2, r1
  404d40:	d804      	bhi.n	404d4c <_malloc_r+0x514>
  404d42:	0c9a      	lsrs	r2, r3, #18
  404d44:	327c      	adds	r2, #124	; 0x7c
  404d46:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  404d4a:	e724      	b.n	404b96 <_malloc_r+0x35e>
  404d4c:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  404d50:	227e      	movs	r2, #126	; 0x7e
  404d52:	e720      	b.n	404b96 <_malloc_r+0x35e>
  404d54:	687b      	ldr	r3, [r7, #4]
  404d56:	e78b      	b.n	404c70 <_malloc_r+0x438>
  404d58:	2000047c 	.word	0x2000047c

00404d5c <memchr>:
  404d5c:	0783      	lsls	r3, r0, #30
  404d5e:	b470      	push	{r4, r5, r6}
  404d60:	b2c9      	uxtb	r1, r1
  404d62:	d040      	beq.n	404de6 <memchr+0x8a>
  404d64:	1e54      	subs	r4, r2, #1
  404d66:	2a00      	cmp	r2, #0
  404d68:	d03f      	beq.n	404dea <memchr+0x8e>
  404d6a:	7803      	ldrb	r3, [r0, #0]
  404d6c:	428b      	cmp	r3, r1
  404d6e:	bf18      	it	ne
  404d70:	1c43      	addne	r3, r0, #1
  404d72:	d106      	bne.n	404d82 <memchr+0x26>
  404d74:	e01d      	b.n	404db2 <memchr+0x56>
  404d76:	b1f4      	cbz	r4, 404db6 <memchr+0x5a>
  404d78:	7802      	ldrb	r2, [r0, #0]
  404d7a:	428a      	cmp	r2, r1
  404d7c:	f104 34ff 	add.w	r4, r4, #4294967295
  404d80:	d017      	beq.n	404db2 <memchr+0x56>
  404d82:	f013 0f03 	tst.w	r3, #3
  404d86:	4618      	mov	r0, r3
  404d88:	f103 0301 	add.w	r3, r3, #1
  404d8c:	d1f3      	bne.n	404d76 <memchr+0x1a>
  404d8e:	2c03      	cmp	r4, #3
  404d90:	d814      	bhi.n	404dbc <memchr+0x60>
  404d92:	b184      	cbz	r4, 404db6 <memchr+0x5a>
  404d94:	7803      	ldrb	r3, [r0, #0]
  404d96:	428b      	cmp	r3, r1
  404d98:	d00b      	beq.n	404db2 <memchr+0x56>
  404d9a:	1905      	adds	r5, r0, r4
  404d9c:	1c43      	adds	r3, r0, #1
  404d9e:	e002      	b.n	404da6 <memchr+0x4a>
  404da0:	7802      	ldrb	r2, [r0, #0]
  404da2:	428a      	cmp	r2, r1
  404da4:	d005      	beq.n	404db2 <memchr+0x56>
  404da6:	42ab      	cmp	r3, r5
  404da8:	4618      	mov	r0, r3
  404daa:	f103 0301 	add.w	r3, r3, #1
  404dae:	d1f7      	bne.n	404da0 <memchr+0x44>
  404db0:	2000      	movs	r0, #0
  404db2:	bc70      	pop	{r4, r5, r6}
  404db4:	4770      	bx	lr
  404db6:	4620      	mov	r0, r4
  404db8:	bc70      	pop	{r4, r5, r6}
  404dba:	4770      	bx	lr
  404dbc:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  404dc0:	4602      	mov	r2, r0
  404dc2:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  404dc6:	4610      	mov	r0, r2
  404dc8:	3204      	adds	r2, #4
  404dca:	6803      	ldr	r3, [r0, #0]
  404dcc:	4073      	eors	r3, r6
  404dce:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  404dd2:	ea25 0303 	bic.w	r3, r5, r3
  404dd6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  404dda:	d1da      	bne.n	404d92 <memchr+0x36>
  404ddc:	3c04      	subs	r4, #4
  404dde:	2c03      	cmp	r4, #3
  404de0:	4610      	mov	r0, r2
  404de2:	d8f0      	bhi.n	404dc6 <memchr+0x6a>
  404de4:	e7d5      	b.n	404d92 <memchr+0x36>
  404de6:	4614      	mov	r4, r2
  404de8:	e7d1      	b.n	404d8e <memchr+0x32>
  404dea:	4610      	mov	r0, r2
  404dec:	e7e1      	b.n	404db2 <memchr+0x56>
  404dee:	bf00      	nop

00404df0 <memcpy>:
  404df0:	4684      	mov	ip, r0
  404df2:	ea41 0300 	orr.w	r3, r1, r0
  404df6:	f013 0303 	ands.w	r3, r3, #3
  404dfa:	d16d      	bne.n	404ed8 <memcpy+0xe8>
  404dfc:	3a40      	subs	r2, #64	; 0x40
  404dfe:	d341      	bcc.n	404e84 <memcpy+0x94>
  404e00:	f851 3b04 	ldr.w	r3, [r1], #4
  404e04:	f840 3b04 	str.w	r3, [r0], #4
  404e08:	f851 3b04 	ldr.w	r3, [r1], #4
  404e0c:	f840 3b04 	str.w	r3, [r0], #4
  404e10:	f851 3b04 	ldr.w	r3, [r1], #4
  404e14:	f840 3b04 	str.w	r3, [r0], #4
  404e18:	f851 3b04 	ldr.w	r3, [r1], #4
  404e1c:	f840 3b04 	str.w	r3, [r0], #4
  404e20:	f851 3b04 	ldr.w	r3, [r1], #4
  404e24:	f840 3b04 	str.w	r3, [r0], #4
  404e28:	f851 3b04 	ldr.w	r3, [r1], #4
  404e2c:	f840 3b04 	str.w	r3, [r0], #4
  404e30:	f851 3b04 	ldr.w	r3, [r1], #4
  404e34:	f840 3b04 	str.w	r3, [r0], #4
  404e38:	f851 3b04 	ldr.w	r3, [r1], #4
  404e3c:	f840 3b04 	str.w	r3, [r0], #4
  404e40:	f851 3b04 	ldr.w	r3, [r1], #4
  404e44:	f840 3b04 	str.w	r3, [r0], #4
  404e48:	f851 3b04 	ldr.w	r3, [r1], #4
  404e4c:	f840 3b04 	str.w	r3, [r0], #4
  404e50:	f851 3b04 	ldr.w	r3, [r1], #4
  404e54:	f840 3b04 	str.w	r3, [r0], #4
  404e58:	f851 3b04 	ldr.w	r3, [r1], #4
  404e5c:	f840 3b04 	str.w	r3, [r0], #4
  404e60:	f851 3b04 	ldr.w	r3, [r1], #4
  404e64:	f840 3b04 	str.w	r3, [r0], #4
  404e68:	f851 3b04 	ldr.w	r3, [r1], #4
  404e6c:	f840 3b04 	str.w	r3, [r0], #4
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7c:	f840 3b04 	str.w	r3, [r0], #4
  404e80:	3a40      	subs	r2, #64	; 0x40
  404e82:	d2bd      	bcs.n	404e00 <memcpy+0x10>
  404e84:	3230      	adds	r2, #48	; 0x30
  404e86:	d311      	bcc.n	404eac <memcpy+0xbc>
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	3a10      	subs	r2, #16
  404eaa:	d2ed      	bcs.n	404e88 <memcpy+0x98>
  404eac:	320c      	adds	r2, #12
  404eae:	d305      	bcc.n	404ebc <memcpy+0xcc>
  404eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb4:	f840 3b04 	str.w	r3, [r0], #4
  404eb8:	3a04      	subs	r2, #4
  404eba:	d2f9      	bcs.n	404eb0 <memcpy+0xc0>
  404ebc:	3204      	adds	r2, #4
  404ebe:	d008      	beq.n	404ed2 <memcpy+0xe2>
  404ec0:	07d2      	lsls	r2, r2, #31
  404ec2:	bf1c      	itt	ne
  404ec4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ec8:	f800 3b01 	strbne.w	r3, [r0], #1
  404ecc:	d301      	bcc.n	404ed2 <memcpy+0xe2>
  404ece:	880b      	ldrh	r3, [r1, #0]
  404ed0:	8003      	strh	r3, [r0, #0]
  404ed2:	4660      	mov	r0, ip
  404ed4:	4770      	bx	lr
  404ed6:	bf00      	nop
  404ed8:	2a08      	cmp	r2, #8
  404eda:	d313      	bcc.n	404f04 <memcpy+0x114>
  404edc:	078b      	lsls	r3, r1, #30
  404ede:	d08d      	beq.n	404dfc <memcpy+0xc>
  404ee0:	f010 0303 	ands.w	r3, r0, #3
  404ee4:	d08a      	beq.n	404dfc <memcpy+0xc>
  404ee6:	f1c3 0304 	rsb	r3, r3, #4
  404eea:	1ad2      	subs	r2, r2, r3
  404eec:	07db      	lsls	r3, r3, #31
  404eee:	bf1c      	itt	ne
  404ef0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ef4:	f800 3b01 	strbne.w	r3, [r0], #1
  404ef8:	d380      	bcc.n	404dfc <memcpy+0xc>
  404efa:	f831 3b02 	ldrh.w	r3, [r1], #2
  404efe:	f820 3b02 	strh.w	r3, [r0], #2
  404f02:	e77b      	b.n	404dfc <memcpy+0xc>
  404f04:	3a04      	subs	r2, #4
  404f06:	d3d9      	bcc.n	404ebc <memcpy+0xcc>
  404f08:	3a01      	subs	r2, #1
  404f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f0e:	f800 3b01 	strb.w	r3, [r0], #1
  404f12:	d2f9      	bcs.n	404f08 <memcpy+0x118>
  404f14:	780b      	ldrb	r3, [r1, #0]
  404f16:	7003      	strb	r3, [r0, #0]
  404f18:	784b      	ldrb	r3, [r1, #1]
  404f1a:	7043      	strb	r3, [r0, #1]
  404f1c:	788b      	ldrb	r3, [r1, #2]
  404f1e:	7083      	strb	r3, [r0, #2]
  404f20:	4660      	mov	r0, ip
  404f22:	4770      	bx	lr

00404f24 <memmove>:
  404f24:	4288      	cmp	r0, r1
  404f26:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f28:	d90d      	bls.n	404f46 <memmove+0x22>
  404f2a:	188b      	adds	r3, r1, r2
  404f2c:	4298      	cmp	r0, r3
  404f2e:	d20a      	bcs.n	404f46 <memmove+0x22>
  404f30:	1881      	adds	r1, r0, r2
  404f32:	2a00      	cmp	r2, #0
  404f34:	d054      	beq.n	404fe0 <memmove+0xbc>
  404f36:	1a9a      	subs	r2, r3, r2
  404f38:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404f3c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  404f40:	4293      	cmp	r3, r2
  404f42:	d1f9      	bne.n	404f38 <memmove+0x14>
  404f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404f46:	2a0f      	cmp	r2, #15
  404f48:	d948      	bls.n	404fdc <memmove+0xb8>
  404f4a:	ea40 0301 	orr.w	r3, r0, r1
  404f4e:	079b      	lsls	r3, r3, #30
  404f50:	d147      	bne.n	404fe2 <memmove+0xbe>
  404f52:	f100 0410 	add.w	r4, r0, #16
  404f56:	f101 0310 	add.w	r3, r1, #16
  404f5a:	4615      	mov	r5, r2
  404f5c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404f60:	f844 6c10 	str.w	r6, [r4, #-16]
  404f64:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404f68:	f844 6c0c 	str.w	r6, [r4, #-12]
  404f6c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404f70:	f844 6c08 	str.w	r6, [r4, #-8]
  404f74:	3d10      	subs	r5, #16
  404f76:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404f7a:	f844 6c04 	str.w	r6, [r4, #-4]
  404f7e:	2d0f      	cmp	r5, #15
  404f80:	f103 0310 	add.w	r3, r3, #16
  404f84:	f104 0410 	add.w	r4, r4, #16
  404f88:	d8e8      	bhi.n	404f5c <memmove+0x38>
  404f8a:	f1a2 0310 	sub.w	r3, r2, #16
  404f8e:	f023 030f 	bic.w	r3, r3, #15
  404f92:	f002 0e0f 	and.w	lr, r2, #15
  404f96:	3310      	adds	r3, #16
  404f98:	f1be 0f03 	cmp.w	lr, #3
  404f9c:	4419      	add	r1, r3
  404f9e:	4403      	add	r3, r0
  404fa0:	d921      	bls.n	404fe6 <memmove+0xc2>
  404fa2:	1f1e      	subs	r6, r3, #4
  404fa4:	460d      	mov	r5, r1
  404fa6:	4674      	mov	r4, lr
  404fa8:	3c04      	subs	r4, #4
  404faa:	f855 7b04 	ldr.w	r7, [r5], #4
  404fae:	f846 7f04 	str.w	r7, [r6, #4]!
  404fb2:	2c03      	cmp	r4, #3
  404fb4:	d8f8      	bhi.n	404fa8 <memmove+0x84>
  404fb6:	f1ae 0404 	sub.w	r4, lr, #4
  404fba:	f024 0403 	bic.w	r4, r4, #3
  404fbe:	3404      	adds	r4, #4
  404fc0:	4423      	add	r3, r4
  404fc2:	4421      	add	r1, r4
  404fc4:	f002 0203 	and.w	r2, r2, #3
  404fc8:	b152      	cbz	r2, 404fe0 <memmove+0xbc>
  404fca:	3b01      	subs	r3, #1
  404fcc:	440a      	add	r2, r1
  404fce:	f811 4b01 	ldrb.w	r4, [r1], #1
  404fd2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404fd6:	4291      	cmp	r1, r2
  404fd8:	d1f9      	bne.n	404fce <memmove+0xaa>
  404fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fdc:	4603      	mov	r3, r0
  404fde:	e7f3      	b.n	404fc8 <memmove+0xa4>
  404fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fe2:	4603      	mov	r3, r0
  404fe4:	e7f1      	b.n	404fca <memmove+0xa6>
  404fe6:	4672      	mov	r2, lr
  404fe8:	e7ee      	b.n	404fc8 <memmove+0xa4>
  404fea:	bf00      	nop

00404fec <__malloc_lock>:
  404fec:	4770      	bx	lr
  404fee:	bf00      	nop

00404ff0 <__malloc_unlock>:
  404ff0:	4770      	bx	lr
  404ff2:	bf00      	nop

00404ff4 <_Balloc>:
  404ff4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404ff6:	b570      	push	{r4, r5, r6, lr}
  404ff8:	4605      	mov	r5, r0
  404ffa:	460c      	mov	r4, r1
  404ffc:	b14b      	cbz	r3, 405012 <_Balloc+0x1e>
  404ffe:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405002:	b180      	cbz	r0, 405026 <_Balloc+0x32>
  405004:	6802      	ldr	r2, [r0, #0]
  405006:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40500a:	2300      	movs	r3, #0
  40500c:	6103      	str	r3, [r0, #16]
  40500e:	60c3      	str	r3, [r0, #12]
  405010:	bd70      	pop	{r4, r5, r6, pc}
  405012:	2104      	movs	r1, #4
  405014:	2221      	movs	r2, #33	; 0x21
  405016:	f000 fe6d 	bl	405cf4 <_calloc_r>
  40501a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40501c:	4603      	mov	r3, r0
  40501e:	2800      	cmp	r0, #0
  405020:	d1ed      	bne.n	404ffe <_Balloc+0xa>
  405022:	2000      	movs	r0, #0
  405024:	bd70      	pop	{r4, r5, r6, pc}
  405026:	2101      	movs	r1, #1
  405028:	fa01 f604 	lsl.w	r6, r1, r4
  40502c:	1d72      	adds	r2, r6, #5
  40502e:	4628      	mov	r0, r5
  405030:	0092      	lsls	r2, r2, #2
  405032:	f000 fe5f 	bl	405cf4 <_calloc_r>
  405036:	2800      	cmp	r0, #0
  405038:	d0f3      	beq.n	405022 <_Balloc+0x2e>
  40503a:	6044      	str	r4, [r0, #4]
  40503c:	6086      	str	r6, [r0, #8]
  40503e:	e7e4      	b.n	40500a <_Balloc+0x16>

00405040 <_Bfree>:
  405040:	b131      	cbz	r1, 405050 <_Bfree+0x10>
  405042:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405044:	684a      	ldr	r2, [r1, #4]
  405046:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40504a:	6008      	str	r0, [r1, #0]
  40504c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405050:	4770      	bx	lr
  405052:	bf00      	nop

00405054 <__multadd>:
  405054:	b5f0      	push	{r4, r5, r6, r7, lr}
  405056:	690c      	ldr	r4, [r1, #16]
  405058:	b083      	sub	sp, #12
  40505a:	460d      	mov	r5, r1
  40505c:	4606      	mov	r6, r0
  40505e:	f101 0e14 	add.w	lr, r1, #20
  405062:	2700      	movs	r7, #0
  405064:	f8de 1000 	ldr.w	r1, [lr]
  405068:	b288      	uxth	r0, r1
  40506a:	0c09      	lsrs	r1, r1, #16
  40506c:	fb02 3300 	mla	r3, r2, r0, r3
  405070:	fb02 f101 	mul.w	r1, r2, r1
  405074:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405078:	3701      	adds	r7, #1
  40507a:	b29b      	uxth	r3, r3
  40507c:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405080:	42bc      	cmp	r4, r7
  405082:	f84e 3b04 	str.w	r3, [lr], #4
  405086:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40508a:	dceb      	bgt.n	405064 <__multadd+0x10>
  40508c:	b13b      	cbz	r3, 40509e <__multadd+0x4a>
  40508e:	68aa      	ldr	r2, [r5, #8]
  405090:	4294      	cmp	r4, r2
  405092:	da07      	bge.n	4050a4 <__multadd+0x50>
  405094:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405098:	3401      	adds	r4, #1
  40509a:	6153      	str	r3, [r2, #20]
  40509c:	612c      	str	r4, [r5, #16]
  40509e:	4628      	mov	r0, r5
  4050a0:	b003      	add	sp, #12
  4050a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050a4:	6869      	ldr	r1, [r5, #4]
  4050a6:	9301      	str	r3, [sp, #4]
  4050a8:	3101      	adds	r1, #1
  4050aa:	4630      	mov	r0, r6
  4050ac:	f7ff ffa2 	bl	404ff4 <_Balloc>
  4050b0:	692a      	ldr	r2, [r5, #16]
  4050b2:	3202      	adds	r2, #2
  4050b4:	f105 010c 	add.w	r1, r5, #12
  4050b8:	4607      	mov	r7, r0
  4050ba:	0092      	lsls	r2, r2, #2
  4050bc:	300c      	adds	r0, #12
  4050be:	f7ff fe97 	bl	404df0 <memcpy>
  4050c2:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4050c4:	6869      	ldr	r1, [r5, #4]
  4050c6:	9b01      	ldr	r3, [sp, #4]
  4050c8:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4050cc:	6028      	str	r0, [r5, #0]
  4050ce:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4050d2:	463d      	mov	r5, r7
  4050d4:	e7de      	b.n	405094 <__multadd+0x40>
  4050d6:	bf00      	nop

004050d8 <__hi0bits>:
  4050d8:	0c03      	lsrs	r3, r0, #16
  4050da:	041b      	lsls	r3, r3, #16
  4050dc:	b9b3      	cbnz	r3, 40510c <__hi0bits+0x34>
  4050de:	0400      	lsls	r0, r0, #16
  4050e0:	2310      	movs	r3, #16
  4050e2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4050e6:	bf04      	itt	eq
  4050e8:	0200      	lsleq	r0, r0, #8
  4050ea:	3308      	addeq	r3, #8
  4050ec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4050f0:	bf04      	itt	eq
  4050f2:	0100      	lsleq	r0, r0, #4
  4050f4:	3304      	addeq	r3, #4
  4050f6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4050fa:	bf04      	itt	eq
  4050fc:	0080      	lsleq	r0, r0, #2
  4050fe:	3302      	addeq	r3, #2
  405100:	2800      	cmp	r0, #0
  405102:	db07      	blt.n	405114 <__hi0bits+0x3c>
  405104:	0042      	lsls	r2, r0, #1
  405106:	d403      	bmi.n	405110 <__hi0bits+0x38>
  405108:	2020      	movs	r0, #32
  40510a:	4770      	bx	lr
  40510c:	2300      	movs	r3, #0
  40510e:	e7e8      	b.n	4050e2 <__hi0bits+0xa>
  405110:	1c58      	adds	r0, r3, #1
  405112:	4770      	bx	lr
  405114:	4618      	mov	r0, r3
  405116:	4770      	bx	lr

00405118 <__lo0bits>:
  405118:	6803      	ldr	r3, [r0, #0]
  40511a:	f013 0207 	ands.w	r2, r3, #7
  40511e:	d007      	beq.n	405130 <__lo0bits+0x18>
  405120:	07d9      	lsls	r1, r3, #31
  405122:	d420      	bmi.n	405166 <__lo0bits+0x4e>
  405124:	079a      	lsls	r2, r3, #30
  405126:	d420      	bmi.n	40516a <__lo0bits+0x52>
  405128:	089b      	lsrs	r3, r3, #2
  40512a:	6003      	str	r3, [r0, #0]
  40512c:	2002      	movs	r0, #2
  40512e:	4770      	bx	lr
  405130:	b299      	uxth	r1, r3
  405132:	b909      	cbnz	r1, 405138 <__lo0bits+0x20>
  405134:	0c1b      	lsrs	r3, r3, #16
  405136:	2210      	movs	r2, #16
  405138:	f013 0fff 	tst.w	r3, #255	; 0xff
  40513c:	bf04      	itt	eq
  40513e:	0a1b      	lsreq	r3, r3, #8
  405140:	3208      	addeq	r2, #8
  405142:	0719      	lsls	r1, r3, #28
  405144:	bf04      	itt	eq
  405146:	091b      	lsreq	r3, r3, #4
  405148:	3204      	addeq	r2, #4
  40514a:	0799      	lsls	r1, r3, #30
  40514c:	bf04      	itt	eq
  40514e:	089b      	lsreq	r3, r3, #2
  405150:	3202      	addeq	r2, #2
  405152:	07d9      	lsls	r1, r3, #31
  405154:	d404      	bmi.n	405160 <__lo0bits+0x48>
  405156:	085b      	lsrs	r3, r3, #1
  405158:	d101      	bne.n	40515e <__lo0bits+0x46>
  40515a:	2020      	movs	r0, #32
  40515c:	4770      	bx	lr
  40515e:	3201      	adds	r2, #1
  405160:	6003      	str	r3, [r0, #0]
  405162:	4610      	mov	r0, r2
  405164:	4770      	bx	lr
  405166:	2000      	movs	r0, #0
  405168:	4770      	bx	lr
  40516a:	085b      	lsrs	r3, r3, #1
  40516c:	6003      	str	r3, [r0, #0]
  40516e:	2001      	movs	r0, #1
  405170:	4770      	bx	lr
  405172:	bf00      	nop

00405174 <__i2b>:
  405174:	b510      	push	{r4, lr}
  405176:	460c      	mov	r4, r1
  405178:	2101      	movs	r1, #1
  40517a:	f7ff ff3b 	bl	404ff4 <_Balloc>
  40517e:	2201      	movs	r2, #1
  405180:	6144      	str	r4, [r0, #20]
  405182:	6102      	str	r2, [r0, #16]
  405184:	bd10      	pop	{r4, pc}
  405186:	bf00      	nop

00405188 <__multiply>:
  405188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40518c:	690f      	ldr	r7, [r1, #16]
  40518e:	6916      	ldr	r6, [r2, #16]
  405190:	42b7      	cmp	r7, r6
  405192:	b083      	sub	sp, #12
  405194:	460d      	mov	r5, r1
  405196:	4614      	mov	r4, r2
  405198:	f2c0 808d 	blt.w	4052b6 <__multiply+0x12e>
  40519c:	4633      	mov	r3, r6
  40519e:	463e      	mov	r6, r7
  4051a0:	461f      	mov	r7, r3
  4051a2:	68ab      	ldr	r3, [r5, #8]
  4051a4:	6869      	ldr	r1, [r5, #4]
  4051a6:	eb06 0807 	add.w	r8, r6, r7
  4051aa:	4598      	cmp	r8, r3
  4051ac:	bfc8      	it	gt
  4051ae:	3101      	addgt	r1, #1
  4051b0:	f7ff ff20 	bl	404ff4 <_Balloc>
  4051b4:	f100 0c14 	add.w	ip, r0, #20
  4051b8:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  4051bc:	45cc      	cmp	ip, r9
  4051be:	9000      	str	r0, [sp, #0]
  4051c0:	d205      	bcs.n	4051ce <__multiply+0x46>
  4051c2:	4663      	mov	r3, ip
  4051c4:	2100      	movs	r1, #0
  4051c6:	f843 1b04 	str.w	r1, [r3], #4
  4051ca:	4599      	cmp	r9, r3
  4051cc:	d8fb      	bhi.n	4051c6 <__multiply+0x3e>
  4051ce:	f104 0214 	add.w	r2, r4, #20
  4051d2:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  4051d6:	f105 0314 	add.w	r3, r5, #20
  4051da:	4552      	cmp	r2, sl
  4051dc:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  4051e0:	d254      	bcs.n	40528c <__multiply+0x104>
  4051e2:	f8cd 9004 	str.w	r9, [sp, #4]
  4051e6:	4699      	mov	r9, r3
  4051e8:	f852 3b04 	ldr.w	r3, [r2], #4
  4051ec:	fa1f fb83 	uxth.w	fp, r3
  4051f0:	f1bb 0f00 	cmp.w	fp, #0
  4051f4:	d020      	beq.n	405238 <__multiply+0xb0>
  4051f6:	2000      	movs	r0, #0
  4051f8:	464f      	mov	r7, r9
  4051fa:	4666      	mov	r6, ip
  4051fc:	4605      	mov	r5, r0
  4051fe:	e000      	b.n	405202 <__multiply+0x7a>
  405200:	461e      	mov	r6, r3
  405202:	f857 4b04 	ldr.w	r4, [r7], #4
  405206:	6830      	ldr	r0, [r6, #0]
  405208:	b2a1      	uxth	r1, r4
  40520a:	b283      	uxth	r3, r0
  40520c:	fb0b 3101 	mla	r1, fp, r1, r3
  405210:	0c24      	lsrs	r4, r4, #16
  405212:	0c00      	lsrs	r0, r0, #16
  405214:	194b      	adds	r3, r1, r5
  405216:	fb0b 0004 	mla	r0, fp, r4, r0
  40521a:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  40521e:	b299      	uxth	r1, r3
  405220:	4633      	mov	r3, r6
  405222:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  405226:	45be      	cmp	lr, r7
  405228:	ea4f 4510 	mov.w	r5, r0, lsr #16
  40522c:	f843 1b04 	str.w	r1, [r3], #4
  405230:	d8e6      	bhi.n	405200 <__multiply+0x78>
  405232:	6075      	str	r5, [r6, #4]
  405234:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405238:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  40523c:	d020      	beq.n	405280 <__multiply+0xf8>
  40523e:	f8dc 3000 	ldr.w	r3, [ip]
  405242:	4667      	mov	r7, ip
  405244:	4618      	mov	r0, r3
  405246:	464d      	mov	r5, r9
  405248:	2100      	movs	r1, #0
  40524a:	e000      	b.n	40524e <__multiply+0xc6>
  40524c:	4637      	mov	r7, r6
  40524e:	882c      	ldrh	r4, [r5, #0]
  405250:	0c00      	lsrs	r0, r0, #16
  405252:	fb0b 0004 	mla	r0, fp, r4, r0
  405256:	4401      	add	r1, r0
  405258:	b29c      	uxth	r4, r3
  40525a:	463e      	mov	r6, r7
  40525c:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  405260:	f846 3b04 	str.w	r3, [r6], #4
  405264:	6878      	ldr	r0, [r7, #4]
  405266:	f855 4b04 	ldr.w	r4, [r5], #4
  40526a:	b283      	uxth	r3, r0
  40526c:	0c24      	lsrs	r4, r4, #16
  40526e:	fb0b 3404 	mla	r4, fp, r4, r3
  405272:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  405276:	45ae      	cmp	lr, r5
  405278:	ea4f 4113 	mov.w	r1, r3, lsr #16
  40527c:	d8e6      	bhi.n	40524c <__multiply+0xc4>
  40527e:	607b      	str	r3, [r7, #4]
  405280:	4592      	cmp	sl, r2
  405282:	f10c 0c04 	add.w	ip, ip, #4
  405286:	d8af      	bhi.n	4051e8 <__multiply+0x60>
  405288:	f8dd 9004 	ldr.w	r9, [sp, #4]
  40528c:	f1b8 0f00 	cmp.w	r8, #0
  405290:	dd0b      	ble.n	4052aa <__multiply+0x122>
  405292:	f859 3c04 	ldr.w	r3, [r9, #-4]
  405296:	f1a9 0904 	sub.w	r9, r9, #4
  40529a:	b11b      	cbz	r3, 4052a4 <__multiply+0x11c>
  40529c:	e005      	b.n	4052aa <__multiply+0x122>
  40529e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  4052a2:	b913      	cbnz	r3, 4052aa <__multiply+0x122>
  4052a4:	f1b8 0801 	subs.w	r8, r8, #1
  4052a8:	d1f9      	bne.n	40529e <__multiply+0x116>
  4052aa:	9800      	ldr	r0, [sp, #0]
  4052ac:	f8c0 8010 	str.w	r8, [r0, #16]
  4052b0:	b003      	add	sp, #12
  4052b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052b6:	4615      	mov	r5, r2
  4052b8:	460c      	mov	r4, r1
  4052ba:	e772      	b.n	4051a2 <__multiply+0x1a>

004052bc <__pow5mult>:
  4052bc:	f012 0303 	ands.w	r3, r2, #3
  4052c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052c4:	4614      	mov	r4, r2
  4052c6:	4607      	mov	r7, r0
  4052c8:	460e      	mov	r6, r1
  4052ca:	d12d      	bne.n	405328 <__pow5mult+0x6c>
  4052cc:	10a4      	asrs	r4, r4, #2
  4052ce:	d01c      	beq.n	40530a <__pow5mult+0x4e>
  4052d0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4052d2:	b395      	cbz	r5, 40533a <__pow5mult+0x7e>
  4052d4:	07e3      	lsls	r3, r4, #31
  4052d6:	f04f 0800 	mov.w	r8, #0
  4052da:	d406      	bmi.n	4052ea <__pow5mult+0x2e>
  4052dc:	1064      	asrs	r4, r4, #1
  4052de:	d014      	beq.n	40530a <__pow5mult+0x4e>
  4052e0:	6828      	ldr	r0, [r5, #0]
  4052e2:	b1a8      	cbz	r0, 405310 <__pow5mult+0x54>
  4052e4:	4605      	mov	r5, r0
  4052e6:	07e3      	lsls	r3, r4, #31
  4052e8:	d5f8      	bpl.n	4052dc <__pow5mult+0x20>
  4052ea:	4638      	mov	r0, r7
  4052ec:	4631      	mov	r1, r6
  4052ee:	462a      	mov	r2, r5
  4052f0:	f7ff ff4a 	bl	405188 <__multiply>
  4052f4:	b1b6      	cbz	r6, 405324 <__pow5mult+0x68>
  4052f6:	6872      	ldr	r2, [r6, #4]
  4052f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4052fa:	1064      	asrs	r4, r4, #1
  4052fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405300:	6031      	str	r1, [r6, #0]
  405302:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405306:	4606      	mov	r6, r0
  405308:	d1ea      	bne.n	4052e0 <__pow5mult+0x24>
  40530a:	4630      	mov	r0, r6
  40530c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405310:	4629      	mov	r1, r5
  405312:	462a      	mov	r2, r5
  405314:	4638      	mov	r0, r7
  405316:	f7ff ff37 	bl	405188 <__multiply>
  40531a:	6028      	str	r0, [r5, #0]
  40531c:	f8c0 8000 	str.w	r8, [r0]
  405320:	4605      	mov	r5, r0
  405322:	e7e0      	b.n	4052e6 <__pow5mult+0x2a>
  405324:	4606      	mov	r6, r0
  405326:	e7d9      	b.n	4052dc <__pow5mult+0x20>
  405328:	1e5a      	subs	r2, r3, #1
  40532a:	4d0b      	ldr	r5, [pc, #44]	; (405358 <__pow5mult+0x9c>)
  40532c:	2300      	movs	r3, #0
  40532e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405332:	f7ff fe8f 	bl	405054 <__multadd>
  405336:	4606      	mov	r6, r0
  405338:	e7c8      	b.n	4052cc <__pow5mult+0x10>
  40533a:	2101      	movs	r1, #1
  40533c:	4638      	mov	r0, r7
  40533e:	f7ff fe59 	bl	404ff4 <_Balloc>
  405342:	f240 2171 	movw	r1, #625	; 0x271
  405346:	2201      	movs	r2, #1
  405348:	2300      	movs	r3, #0
  40534a:	6141      	str	r1, [r0, #20]
  40534c:	6102      	str	r2, [r0, #16]
  40534e:	4605      	mov	r5, r0
  405350:	64b8      	str	r0, [r7, #72]	; 0x48
  405352:	6003      	str	r3, [r0, #0]
  405354:	e7be      	b.n	4052d4 <__pow5mult+0x18>
  405356:	bf00      	nop
  405358:	004075f8 	.word	0x004075f8

0040535c <__lshift>:
  40535c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405360:	690f      	ldr	r7, [r1, #16]
  405362:	688b      	ldr	r3, [r1, #8]
  405364:	ea4f 1962 	mov.w	r9, r2, asr #5
  405368:	444f      	add	r7, r9
  40536a:	1c7d      	adds	r5, r7, #1
  40536c:	429d      	cmp	r5, r3
  40536e:	460e      	mov	r6, r1
  405370:	4614      	mov	r4, r2
  405372:	6849      	ldr	r1, [r1, #4]
  405374:	4680      	mov	r8, r0
  405376:	dd04      	ble.n	405382 <__lshift+0x26>
  405378:	005b      	lsls	r3, r3, #1
  40537a:	429d      	cmp	r5, r3
  40537c:	f101 0101 	add.w	r1, r1, #1
  405380:	dcfa      	bgt.n	405378 <__lshift+0x1c>
  405382:	4640      	mov	r0, r8
  405384:	f7ff fe36 	bl	404ff4 <_Balloc>
  405388:	f1b9 0f00 	cmp.w	r9, #0
  40538c:	f100 0114 	add.w	r1, r0, #20
  405390:	dd09      	ble.n	4053a6 <__lshift+0x4a>
  405392:	2300      	movs	r3, #0
  405394:	469e      	mov	lr, r3
  405396:	460a      	mov	r2, r1
  405398:	3301      	adds	r3, #1
  40539a:	454b      	cmp	r3, r9
  40539c:	f842 eb04 	str.w	lr, [r2], #4
  4053a0:	d1fa      	bne.n	405398 <__lshift+0x3c>
  4053a2:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  4053a6:	6932      	ldr	r2, [r6, #16]
  4053a8:	f106 0314 	add.w	r3, r6, #20
  4053ac:	f014 0c1f 	ands.w	ip, r4, #31
  4053b0:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  4053b4:	d01f      	beq.n	4053f6 <__lshift+0x9a>
  4053b6:	f1cc 0920 	rsb	r9, ip, #32
  4053ba:	2200      	movs	r2, #0
  4053bc:	681c      	ldr	r4, [r3, #0]
  4053be:	fa04 f40c 	lsl.w	r4, r4, ip
  4053c2:	4314      	orrs	r4, r2
  4053c4:	468a      	mov	sl, r1
  4053c6:	f841 4b04 	str.w	r4, [r1], #4
  4053ca:	f853 4b04 	ldr.w	r4, [r3], #4
  4053ce:	459e      	cmp	lr, r3
  4053d0:	fa24 f209 	lsr.w	r2, r4, r9
  4053d4:	d8f2      	bhi.n	4053bc <__lshift+0x60>
  4053d6:	f8ca 2004 	str.w	r2, [sl, #4]
  4053da:	b102      	cbz	r2, 4053de <__lshift+0x82>
  4053dc:	1cbd      	adds	r5, r7, #2
  4053de:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4053e2:	6872      	ldr	r2, [r6, #4]
  4053e4:	3d01      	subs	r5, #1
  4053e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4053ea:	6105      	str	r5, [r0, #16]
  4053ec:	6031      	str	r1, [r6, #0]
  4053ee:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4053f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053f6:	3904      	subs	r1, #4
  4053f8:	f853 2b04 	ldr.w	r2, [r3], #4
  4053fc:	f841 2f04 	str.w	r2, [r1, #4]!
  405400:	459e      	cmp	lr, r3
  405402:	d8f9      	bhi.n	4053f8 <__lshift+0x9c>
  405404:	e7eb      	b.n	4053de <__lshift+0x82>
  405406:	bf00      	nop

00405408 <__mcmp>:
  405408:	6902      	ldr	r2, [r0, #16]
  40540a:	690b      	ldr	r3, [r1, #16]
  40540c:	1ad2      	subs	r2, r2, r3
  40540e:	d113      	bne.n	405438 <__mcmp+0x30>
  405410:	009b      	lsls	r3, r3, #2
  405412:	3014      	adds	r0, #20
  405414:	3114      	adds	r1, #20
  405416:	4419      	add	r1, r3
  405418:	b410      	push	{r4}
  40541a:	4403      	add	r3, r0
  40541c:	e001      	b.n	405422 <__mcmp+0x1a>
  40541e:	4298      	cmp	r0, r3
  405420:	d20c      	bcs.n	40543c <__mcmp+0x34>
  405422:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405426:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40542a:	4294      	cmp	r4, r2
  40542c:	d0f7      	beq.n	40541e <__mcmp+0x16>
  40542e:	d309      	bcc.n	405444 <__mcmp+0x3c>
  405430:	2001      	movs	r0, #1
  405432:	f85d 4b04 	ldr.w	r4, [sp], #4
  405436:	4770      	bx	lr
  405438:	4610      	mov	r0, r2
  40543a:	4770      	bx	lr
  40543c:	2000      	movs	r0, #0
  40543e:	f85d 4b04 	ldr.w	r4, [sp], #4
  405442:	4770      	bx	lr
  405444:	f04f 30ff 	mov.w	r0, #4294967295
  405448:	f85d 4b04 	ldr.w	r4, [sp], #4
  40544c:	4770      	bx	lr
  40544e:	bf00      	nop

00405450 <__mdiff>:
  405450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405454:	460e      	mov	r6, r1
  405456:	4605      	mov	r5, r0
  405458:	4611      	mov	r1, r2
  40545a:	4630      	mov	r0, r6
  40545c:	4614      	mov	r4, r2
  40545e:	f7ff ffd3 	bl	405408 <__mcmp>
  405462:	1e07      	subs	r7, r0, #0
  405464:	d054      	beq.n	405510 <__mdiff+0xc0>
  405466:	db4d      	blt.n	405504 <__mdiff+0xb4>
  405468:	f04f 0800 	mov.w	r8, #0
  40546c:	6871      	ldr	r1, [r6, #4]
  40546e:	4628      	mov	r0, r5
  405470:	f7ff fdc0 	bl	404ff4 <_Balloc>
  405474:	6937      	ldr	r7, [r6, #16]
  405476:	6923      	ldr	r3, [r4, #16]
  405478:	f8c0 800c 	str.w	r8, [r0, #12]
  40547c:	3614      	adds	r6, #20
  40547e:	f104 0214 	add.w	r2, r4, #20
  405482:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  405486:	f100 0514 	add.w	r5, r0, #20
  40548a:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  40548e:	2300      	movs	r3, #0
  405490:	f856 8b04 	ldr.w	r8, [r6], #4
  405494:	f852 4b04 	ldr.w	r4, [r2], #4
  405498:	fa13 f388 	uxtah	r3, r3, r8
  40549c:	b2a1      	uxth	r1, r4
  40549e:	0c24      	lsrs	r4, r4, #16
  4054a0:	1a59      	subs	r1, r3, r1
  4054a2:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  4054a6:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4054aa:	b289      	uxth	r1, r1
  4054ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4054b0:	4594      	cmp	ip, r2
  4054b2:	f845 1b04 	str.w	r1, [r5], #4
  4054b6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4054ba:	4634      	mov	r4, r6
  4054bc:	d8e8      	bhi.n	405490 <__mdiff+0x40>
  4054be:	45b6      	cmp	lr, r6
  4054c0:	46ac      	mov	ip, r5
  4054c2:	d915      	bls.n	4054f0 <__mdiff+0xa0>
  4054c4:	f854 2b04 	ldr.w	r2, [r4], #4
  4054c8:	fa13 f182 	uxtah	r1, r3, r2
  4054cc:	0c13      	lsrs	r3, r2, #16
  4054ce:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4054d2:	b289      	uxth	r1, r1
  4054d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4054d8:	45a6      	cmp	lr, r4
  4054da:	f845 1b04 	str.w	r1, [r5], #4
  4054de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4054e2:	d8ef      	bhi.n	4054c4 <__mdiff+0x74>
  4054e4:	43f6      	mvns	r6, r6
  4054e6:	4476      	add	r6, lr
  4054e8:	f026 0503 	bic.w	r5, r6, #3
  4054ec:	3504      	adds	r5, #4
  4054ee:	4465      	add	r5, ip
  4054f0:	3d04      	subs	r5, #4
  4054f2:	b921      	cbnz	r1, 4054fe <__mdiff+0xae>
  4054f4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4054f8:	3f01      	subs	r7, #1
  4054fa:	2b00      	cmp	r3, #0
  4054fc:	d0fa      	beq.n	4054f4 <__mdiff+0xa4>
  4054fe:	6107      	str	r7, [r0, #16]
  405500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405504:	4633      	mov	r3, r6
  405506:	f04f 0801 	mov.w	r8, #1
  40550a:	4626      	mov	r6, r4
  40550c:	461c      	mov	r4, r3
  40550e:	e7ad      	b.n	40546c <__mdiff+0x1c>
  405510:	4628      	mov	r0, r5
  405512:	4639      	mov	r1, r7
  405514:	f7ff fd6e 	bl	404ff4 <_Balloc>
  405518:	2301      	movs	r3, #1
  40551a:	6147      	str	r7, [r0, #20]
  40551c:	6103      	str	r3, [r0, #16]
  40551e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405522:	bf00      	nop

00405524 <__d2b>:
  405524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405528:	b082      	sub	sp, #8
  40552a:	2101      	movs	r1, #1
  40552c:	461c      	mov	r4, r3
  40552e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405532:	4615      	mov	r5, r2
  405534:	9e08      	ldr	r6, [sp, #32]
  405536:	f7ff fd5d 	bl	404ff4 <_Balloc>
  40553a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40553e:	4680      	mov	r8, r0
  405540:	b10f      	cbz	r7, 405546 <__d2b+0x22>
  405542:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405546:	9401      	str	r4, [sp, #4]
  405548:	b31d      	cbz	r5, 405592 <__d2b+0x6e>
  40554a:	a802      	add	r0, sp, #8
  40554c:	f840 5d08 	str.w	r5, [r0, #-8]!
  405550:	f7ff fde2 	bl	405118 <__lo0bits>
  405554:	2800      	cmp	r0, #0
  405556:	d134      	bne.n	4055c2 <__d2b+0x9e>
  405558:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40555c:	f8c8 2014 	str.w	r2, [r8, #20]
  405560:	2b00      	cmp	r3, #0
  405562:	bf14      	ite	ne
  405564:	2402      	movne	r4, #2
  405566:	2401      	moveq	r4, #1
  405568:	f8c8 3018 	str.w	r3, [r8, #24]
  40556c:	f8c8 4010 	str.w	r4, [r8, #16]
  405570:	b9df      	cbnz	r7, 4055aa <__d2b+0x86>
  405572:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  405576:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40557a:	6030      	str	r0, [r6, #0]
  40557c:	6918      	ldr	r0, [r3, #16]
  40557e:	f7ff fdab 	bl	4050d8 <__hi0bits>
  405582:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405584:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  405588:	6018      	str	r0, [r3, #0]
  40558a:	4640      	mov	r0, r8
  40558c:	b002      	add	sp, #8
  40558e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405592:	a801      	add	r0, sp, #4
  405594:	f7ff fdc0 	bl	405118 <__lo0bits>
  405598:	2401      	movs	r4, #1
  40559a:	9b01      	ldr	r3, [sp, #4]
  40559c:	f8c8 3014 	str.w	r3, [r8, #20]
  4055a0:	3020      	adds	r0, #32
  4055a2:	f8c8 4010 	str.w	r4, [r8, #16]
  4055a6:	2f00      	cmp	r7, #0
  4055a8:	d0e3      	beq.n	405572 <__d2b+0x4e>
  4055aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055ac:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4055b0:	4407      	add	r7, r0
  4055b2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4055b6:	6037      	str	r7, [r6, #0]
  4055b8:	6018      	str	r0, [r3, #0]
  4055ba:	4640      	mov	r0, r8
  4055bc:	b002      	add	sp, #8
  4055be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055c2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4055c6:	f1c0 0120 	rsb	r1, r0, #32
  4055ca:	fa03 f101 	lsl.w	r1, r3, r1
  4055ce:	430a      	orrs	r2, r1
  4055d0:	40c3      	lsrs	r3, r0
  4055d2:	9301      	str	r3, [sp, #4]
  4055d4:	f8c8 2014 	str.w	r2, [r8, #20]
  4055d8:	e7c2      	b.n	405560 <__d2b+0x3c>
  4055da:	bf00      	nop

004055dc <_realloc_r>:
  4055dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055e0:	4617      	mov	r7, r2
  4055e2:	b083      	sub	sp, #12
  4055e4:	460e      	mov	r6, r1
  4055e6:	2900      	cmp	r1, #0
  4055e8:	f000 80e7 	beq.w	4057ba <_realloc_r+0x1de>
  4055ec:	4681      	mov	r9, r0
  4055ee:	f107 050b 	add.w	r5, r7, #11
  4055f2:	f7ff fcfb 	bl	404fec <__malloc_lock>
  4055f6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4055fa:	2d16      	cmp	r5, #22
  4055fc:	f023 0403 	bic.w	r4, r3, #3
  405600:	f1a6 0808 	sub.w	r8, r6, #8
  405604:	d84c      	bhi.n	4056a0 <_realloc_r+0xc4>
  405606:	2210      	movs	r2, #16
  405608:	4615      	mov	r5, r2
  40560a:	42af      	cmp	r7, r5
  40560c:	d84d      	bhi.n	4056aa <_realloc_r+0xce>
  40560e:	4294      	cmp	r4, r2
  405610:	f280 8084 	bge.w	40571c <_realloc_r+0x140>
  405614:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4059c4 <_realloc_r+0x3e8>
  405618:	f8db 0008 	ldr.w	r0, [fp, #8]
  40561c:	eb08 0104 	add.w	r1, r8, r4
  405620:	4288      	cmp	r0, r1
  405622:	f000 80d6 	beq.w	4057d2 <_realloc_r+0x1f6>
  405626:	6848      	ldr	r0, [r1, #4]
  405628:	f020 0e01 	bic.w	lr, r0, #1
  40562c:	448e      	add	lr, r1
  40562e:	f8de e004 	ldr.w	lr, [lr, #4]
  405632:	f01e 0f01 	tst.w	lr, #1
  405636:	d13f      	bne.n	4056b8 <_realloc_r+0xdc>
  405638:	f020 0003 	bic.w	r0, r0, #3
  40563c:	4420      	add	r0, r4
  40563e:	4290      	cmp	r0, r2
  405640:	f280 80c1 	bge.w	4057c6 <_realloc_r+0x1ea>
  405644:	07db      	lsls	r3, r3, #31
  405646:	f100 808f 	bmi.w	405768 <_realloc_r+0x18c>
  40564a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40564e:	ebc3 0a08 	rsb	sl, r3, r8
  405652:	f8da 3004 	ldr.w	r3, [sl, #4]
  405656:	f023 0303 	bic.w	r3, r3, #3
  40565a:	eb00 0e03 	add.w	lr, r0, r3
  40565e:	4596      	cmp	lr, r2
  405660:	db34      	blt.n	4056cc <_realloc_r+0xf0>
  405662:	68cb      	ldr	r3, [r1, #12]
  405664:	688a      	ldr	r2, [r1, #8]
  405666:	4657      	mov	r7, sl
  405668:	60d3      	str	r3, [r2, #12]
  40566a:	609a      	str	r2, [r3, #8]
  40566c:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405670:	f8da 300c 	ldr.w	r3, [sl, #12]
  405674:	60cb      	str	r3, [r1, #12]
  405676:	1f22      	subs	r2, r4, #4
  405678:	2a24      	cmp	r2, #36	; 0x24
  40567a:	6099      	str	r1, [r3, #8]
  40567c:	f200 8136 	bhi.w	4058ec <_realloc_r+0x310>
  405680:	2a13      	cmp	r2, #19
  405682:	f240 80fd 	bls.w	405880 <_realloc_r+0x2a4>
  405686:	6833      	ldr	r3, [r6, #0]
  405688:	f8ca 3008 	str.w	r3, [sl, #8]
  40568c:	6873      	ldr	r3, [r6, #4]
  40568e:	f8ca 300c 	str.w	r3, [sl, #12]
  405692:	2a1b      	cmp	r2, #27
  405694:	f200 8140 	bhi.w	405918 <_realloc_r+0x33c>
  405698:	3608      	adds	r6, #8
  40569a:	f10a 0310 	add.w	r3, sl, #16
  40569e:	e0f0      	b.n	405882 <_realloc_r+0x2a6>
  4056a0:	f025 0507 	bic.w	r5, r5, #7
  4056a4:	2d00      	cmp	r5, #0
  4056a6:	462a      	mov	r2, r5
  4056a8:	daaf      	bge.n	40560a <_realloc_r+0x2e>
  4056aa:	230c      	movs	r3, #12
  4056ac:	2000      	movs	r0, #0
  4056ae:	f8c9 3000 	str.w	r3, [r9]
  4056b2:	b003      	add	sp, #12
  4056b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056b8:	07d9      	lsls	r1, r3, #31
  4056ba:	d455      	bmi.n	405768 <_realloc_r+0x18c>
  4056bc:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4056c0:	ebc3 0a08 	rsb	sl, r3, r8
  4056c4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4056c8:	f023 0303 	bic.w	r3, r3, #3
  4056cc:	4423      	add	r3, r4
  4056ce:	4293      	cmp	r3, r2
  4056d0:	db4a      	blt.n	405768 <_realloc_r+0x18c>
  4056d2:	4657      	mov	r7, sl
  4056d4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4056d8:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4056dc:	1f22      	subs	r2, r4, #4
  4056de:	2a24      	cmp	r2, #36	; 0x24
  4056e0:	60c1      	str	r1, [r0, #12]
  4056e2:	6088      	str	r0, [r1, #8]
  4056e4:	f200 810e 	bhi.w	405904 <_realloc_r+0x328>
  4056e8:	2a13      	cmp	r2, #19
  4056ea:	f240 8109 	bls.w	405900 <_realloc_r+0x324>
  4056ee:	6831      	ldr	r1, [r6, #0]
  4056f0:	f8ca 1008 	str.w	r1, [sl, #8]
  4056f4:	6871      	ldr	r1, [r6, #4]
  4056f6:	f8ca 100c 	str.w	r1, [sl, #12]
  4056fa:	2a1b      	cmp	r2, #27
  4056fc:	f200 8121 	bhi.w	405942 <_realloc_r+0x366>
  405700:	3608      	adds	r6, #8
  405702:	f10a 0210 	add.w	r2, sl, #16
  405706:	6831      	ldr	r1, [r6, #0]
  405708:	6011      	str	r1, [r2, #0]
  40570a:	6871      	ldr	r1, [r6, #4]
  40570c:	6051      	str	r1, [r2, #4]
  40570e:	68b1      	ldr	r1, [r6, #8]
  405710:	6091      	str	r1, [r2, #8]
  405712:	461c      	mov	r4, r3
  405714:	f8da 3004 	ldr.w	r3, [sl, #4]
  405718:	463e      	mov	r6, r7
  40571a:	46d0      	mov	r8, sl
  40571c:	1b62      	subs	r2, r4, r5
  40571e:	2a0f      	cmp	r2, #15
  405720:	f003 0301 	and.w	r3, r3, #1
  405724:	d80e      	bhi.n	405744 <_realloc_r+0x168>
  405726:	4323      	orrs	r3, r4
  405728:	4444      	add	r4, r8
  40572a:	f8c8 3004 	str.w	r3, [r8, #4]
  40572e:	6863      	ldr	r3, [r4, #4]
  405730:	f043 0301 	orr.w	r3, r3, #1
  405734:	6063      	str	r3, [r4, #4]
  405736:	4648      	mov	r0, r9
  405738:	f7ff fc5a 	bl	404ff0 <__malloc_unlock>
  40573c:	4630      	mov	r0, r6
  40573e:	b003      	add	sp, #12
  405740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405744:	eb08 0105 	add.w	r1, r8, r5
  405748:	431d      	orrs	r5, r3
  40574a:	f042 0301 	orr.w	r3, r2, #1
  40574e:	440a      	add	r2, r1
  405750:	f8c8 5004 	str.w	r5, [r8, #4]
  405754:	604b      	str	r3, [r1, #4]
  405756:	6853      	ldr	r3, [r2, #4]
  405758:	f043 0301 	orr.w	r3, r3, #1
  40575c:	3108      	adds	r1, #8
  40575e:	6053      	str	r3, [r2, #4]
  405760:	4648      	mov	r0, r9
  405762:	f7fe ff5b 	bl	40461c <_free_r>
  405766:	e7e6      	b.n	405736 <_realloc_r+0x15a>
  405768:	4639      	mov	r1, r7
  40576a:	4648      	mov	r0, r9
  40576c:	f7ff f864 	bl	404838 <_malloc_r>
  405770:	4607      	mov	r7, r0
  405772:	b1d8      	cbz	r0, 4057ac <_realloc_r+0x1d0>
  405774:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405778:	f023 0201 	bic.w	r2, r3, #1
  40577c:	4442      	add	r2, r8
  40577e:	f1a0 0108 	sub.w	r1, r0, #8
  405782:	4291      	cmp	r1, r2
  405784:	f000 80ac 	beq.w	4058e0 <_realloc_r+0x304>
  405788:	1f22      	subs	r2, r4, #4
  40578a:	2a24      	cmp	r2, #36	; 0x24
  40578c:	f200 8099 	bhi.w	4058c2 <_realloc_r+0x2e6>
  405790:	2a13      	cmp	r2, #19
  405792:	d86a      	bhi.n	40586a <_realloc_r+0x28e>
  405794:	4603      	mov	r3, r0
  405796:	4632      	mov	r2, r6
  405798:	6811      	ldr	r1, [r2, #0]
  40579a:	6019      	str	r1, [r3, #0]
  40579c:	6851      	ldr	r1, [r2, #4]
  40579e:	6059      	str	r1, [r3, #4]
  4057a0:	6892      	ldr	r2, [r2, #8]
  4057a2:	609a      	str	r2, [r3, #8]
  4057a4:	4631      	mov	r1, r6
  4057a6:	4648      	mov	r0, r9
  4057a8:	f7fe ff38 	bl	40461c <_free_r>
  4057ac:	4648      	mov	r0, r9
  4057ae:	f7ff fc1f 	bl	404ff0 <__malloc_unlock>
  4057b2:	4638      	mov	r0, r7
  4057b4:	b003      	add	sp, #12
  4057b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057ba:	4611      	mov	r1, r2
  4057bc:	b003      	add	sp, #12
  4057be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057c2:	f7ff b839 	b.w	404838 <_malloc_r>
  4057c6:	68ca      	ldr	r2, [r1, #12]
  4057c8:	6889      	ldr	r1, [r1, #8]
  4057ca:	4604      	mov	r4, r0
  4057cc:	60ca      	str	r2, [r1, #12]
  4057ce:	6091      	str	r1, [r2, #8]
  4057d0:	e7a4      	b.n	40571c <_realloc_r+0x140>
  4057d2:	6841      	ldr	r1, [r0, #4]
  4057d4:	f021 0103 	bic.w	r1, r1, #3
  4057d8:	4421      	add	r1, r4
  4057da:	f105 0010 	add.w	r0, r5, #16
  4057de:	4281      	cmp	r1, r0
  4057e0:	da5b      	bge.n	40589a <_realloc_r+0x2be>
  4057e2:	07db      	lsls	r3, r3, #31
  4057e4:	d4c0      	bmi.n	405768 <_realloc_r+0x18c>
  4057e6:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4057ea:	ebc3 0a08 	rsb	sl, r3, r8
  4057ee:	f8da 3004 	ldr.w	r3, [sl, #4]
  4057f2:	f023 0303 	bic.w	r3, r3, #3
  4057f6:	eb01 0c03 	add.w	ip, r1, r3
  4057fa:	4560      	cmp	r0, ip
  4057fc:	f73f af66 	bgt.w	4056cc <_realloc_r+0xf0>
  405800:	4657      	mov	r7, sl
  405802:	f8da 300c 	ldr.w	r3, [sl, #12]
  405806:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40580a:	1f22      	subs	r2, r4, #4
  40580c:	2a24      	cmp	r2, #36	; 0x24
  40580e:	60cb      	str	r3, [r1, #12]
  405810:	6099      	str	r1, [r3, #8]
  405812:	f200 80b8 	bhi.w	405986 <_realloc_r+0x3aa>
  405816:	2a13      	cmp	r2, #19
  405818:	f240 80a9 	bls.w	40596e <_realloc_r+0x392>
  40581c:	6833      	ldr	r3, [r6, #0]
  40581e:	f8ca 3008 	str.w	r3, [sl, #8]
  405822:	6873      	ldr	r3, [r6, #4]
  405824:	f8ca 300c 	str.w	r3, [sl, #12]
  405828:	2a1b      	cmp	r2, #27
  40582a:	f200 80b5 	bhi.w	405998 <_realloc_r+0x3bc>
  40582e:	3608      	adds	r6, #8
  405830:	f10a 0310 	add.w	r3, sl, #16
  405834:	6832      	ldr	r2, [r6, #0]
  405836:	601a      	str	r2, [r3, #0]
  405838:	6872      	ldr	r2, [r6, #4]
  40583a:	605a      	str	r2, [r3, #4]
  40583c:	68b2      	ldr	r2, [r6, #8]
  40583e:	609a      	str	r2, [r3, #8]
  405840:	eb0a 0205 	add.w	r2, sl, r5
  405844:	ebc5 030c 	rsb	r3, r5, ip
  405848:	f043 0301 	orr.w	r3, r3, #1
  40584c:	f8cb 2008 	str.w	r2, [fp, #8]
  405850:	6053      	str	r3, [r2, #4]
  405852:	f8da 3004 	ldr.w	r3, [sl, #4]
  405856:	f003 0301 	and.w	r3, r3, #1
  40585a:	431d      	orrs	r5, r3
  40585c:	4648      	mov	r0, r9
  40585e:	f8ca 5004 	str.w	r5, [sl, #4]
  405862:	f7ff fbc5 	bl	404ff0 <__malloc_unlock>
  405866:	4638      	mov	r0, r7
  405868:	e769      	b.n	40573e <_realloc_r+0x162>
  40586a:	6833      	ldr	r3, [r6, #0]
  40586c:	6003      	str	r3, [r0, #0]
  40586e:	6873      	ldr	r3, [r6, #4]
  405870:	6043      	str	r3, [r0, #4]
  405872:	2a1b      	cmp	r2, #27
  405874:	d829      	bhi.n	4058ca <_realloc_r+0x2ee>
  405876:	f100 0308 	add.w	r3, r0, #8
  40587a:	f106 0208 	add.w	r2, r6, #8
  40587e:	e78b      	b.n	405798 <_realloc_r+0x1bc>
  405880:	463b      	mov	r3, r7
  405882:	6832      	ldr	r2, [r6, #0]
  405884:	601a      	str	r2, [r3, #0]
  405886:	6872      	ldr	r2, [r6, #4]
  405888:	605a      	str	r2, [r3, #4]
  40588a:	68b2      	ldr	r2, [r6, #8]
  40588c:	609a      	str	r2, [r3, #8]
  40588e:	463e      	mov	r6, r7
  405890:	4674      	mov	r4, lr
  405892:	f8da 3004 	ldr.w	r3, [sl, #4]
  405896:	46d0      	mov	r8, sl
  405898:	e740      	b.n	40571c <_realloc_r+0x140>
  40589a:	eb08 0205 	add.w	r2, r8, r5
  40589e:	1b4b      	subs	r3, r1, r5
  4058a0:	f043 0301 	orr.w	r3, r3, #1
  4058a4:	f8cb 2008 	str.w	r2, [fp, #8]
  4058a8:	6053      	str	r3, [r2, #4]
  4058aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4058ae:	f003 0301 	and.w	r3, r3, #1
  4058b2:	431d      	orrs	r5, r3
  4058b4:	4648      	mov	r0, r9
  4058b6:	f846 5c04 	str.w	r5, [r6, #-4]
  4058ba:	f7ff fb99 	bl	404ff0 <__malloc_unlock>
  4058be:	4630      	mov	r0, r6
  4058c0:	e73d      	b.n	40573e <_realloc_r+0x162>
  4058c2:	4631      	mov	r1, r6
  4058c4:	f7ff fb2e 	bl	404f24 <memmove>
  4058c8:	e76c      	b.n	4057a4 <_realloc_r+0x1c8>
  4058ca:	68b3      	ldr	r3, [r6, #8]
  4058cc:	6083      	str	r3, [r0, #8]
  4058ce:	68f3      	ldr	r3, [r6, #12]
  4058d0:	60c3      	str	r3, [r0, #12]
  4058d2:	2a24      	cmp	r2, #36	; 0x24
  4058d4:	d02c      	beq.n	405930 <_realloc_r+0x354>
  4058d6:	f100 0310 	add.w	r3, r0, #16
  4058da:	f106 0210 	add.w	r2, r6, #16
  4058de:	e75b      	b.n	405798 <_realloc_r+0x1bc>
  4058e0:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4058e4:	f022 0203 	bic.w	r2, r2, #3
  4058e8:	4414      	add	r4, r2
  4058ea:	e717      	b.n	40571c <_realloc_r+0x140>
  4058ec:	4631      	mov	r1, r6
  4058ee:	4638      	mov	r0, r7
  4058f0:	4674      	mov	r4, lr
  4058f2:	463e      	mov	r6, r7
  4058f4:	f7ff fb16 	bl	404f24 <memmove>
  4058f8:	46d0      	mov	r8, sl
  4058fa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4058fe:	e70d      	b.n	40571c <_realloc_r+0x140>
  405900:	463a      	mov	r2, r7
  405902:	e700      	b.n	405706 <_realloc_r+0x12a>
  405904:	4631      	mov	r1, r6
  405906:	4638      	mov	r0, r7
  405908:	461c      	mov	r4, r3
  40590a:	463e      	mov	r6, r7
  40590c:	f7ff fb0a 	bl	404f24 <memmove>
  405910:	46d0      	mov	r8, sl
  405912:	f8da 3004 	ldr.w	r3, [sl, #4]
  405916:	e701      	b.n	40571c <_realloc_r+0x140>
  405918:	68b3      	ldr	r3, [r6, #8]
  40591a:	f8ca 3010 	str.w	r3, [sl, #16]
  40591e:	68f3      	ldr	r3, [r6, #12]
  405920:	f8ca 3014 	str.w	r3, [sl, #20]
  405924:	2a24      	cmp	r2, #36	; 0x24
  405926:	d018      	beq.n	40595a <_realloc_r+0x37e>
  405928:	3610      	adds	r6, #16
  40592a:	f10a 0318 	add.w	r3, sl, #24
  40592e:	e7a8      	b.n	405882 <_realloc_r+0x2a6>
  405930:	6933      	ldr	r3, [r6, #16]
  405932:	6103      	str	r3, [r0, #16]
  405934:	6973      	ldr	r3, [r6, #20]
  405936:	6143      	str	r3, [r0, #20]
  405938:	f106 0218 	add.w	r2, r6, #24
  40593c:	f100 0318 	add.w	r3, r0, #24
  405940:	e72a      	b.n	405798 <_realloc_r+0x1bc>
  405942:	68b1      	ldr	r1, [r6, #8]
  405944:	f8ca 1010 	str.w	r1, [sl, #16]
  405948:	68f1      	ldr	r1, [r6, #12]
  40594a:	f8ca 1014 	str.w	r1, [sl, #20]
  40594e:	2a24      	cmp	r2, #36	; 0x24
  405950:	d00f      	beq.n	405972 <_realloc_r+0x396>
  405952:	3610      	adds	r6, #16
  405954:	f10a 0218 	add.w	r2, sl, #24
  405958:	e6d5      	b.n	405706 <_realloc_r+0x12a>
  40595a:	6933      	ldr	r3, [r6, #16]
  40595c:	f8ca 3018 	str.w	r3, [sl, #24]
  405960:	6973      	ldr	r3, [r6, #20]
  405962:	f8ca 301c 	str.w	r3, [sl, #28]
  405966:	3618      	adds	r6, #24
  405968:	f10a 0320 	add.w	r3, sl, #32
  40596c:	e789      	b.n	405882 <_realloc_r+0x2a6>
  40596e:	463b      	mov	r3, r7
  405970:	e760      	b.n	405834 <_realloc_r+0x258>
  405972:	6932      	ldr	r2, [r6, #16]
  405974:	f8ca 2018 	str.w	r2, [sl, #24]
  405978:	6972      	ldr	r2, [r6, #20]
  40597a:	f8ca 201c 	str.w	r2, [sl, #28]
  40597e:	3618      	adds	r6, #24
  405980:	f10a 0220 	add.w	r2, sl, #32
  405984:	e6bf      	b.n	405706 <_realloc_r+0x12a>
  405986:	4631      	mov	r1, r6
  405988:	4638      	mov	r0, r7
  40598a:	f8cd c004 	str.w	ip, [sp, #4]
  40598e:	f7ff fac9 	bl	404f24 <memmove>
  405992:	f8dd c004 	ldr.w	ip, [sp, #4]
  405996:	e753      	b.n	405840 <_realloc_r+0x264>
  405998:	68b3      	ldr	r3, [r6, #8]
  40599a:	f8ca 3010 	str.w	r3, [sl, #16]
  40599e:	68f3      	ldr	r3, [r6, #12]
  4059a0:	f8ca 3014 	str.w	r3, [sl, #20]
  4059a4:	2a24      	cmp	r2, #36	; 0x24
  4059a6:	d003      	beq.n	4059b0 <_realloc_r+0x3d4>
  4059a8:	3610      	adds	r6, #16
  4059aa:	f10a 0318 	add.w	r3, sl, #24
  4059ae:	e741      	b.n	405834 <_realloc_r+0x258>
  4059b0:	6933      	ldr	r3, [r6, #16]
  4059b2:	f8ca 3018 	str.w	r3, [sl, #24]
  4059b6:	6973      	ldr	r3, [r6, #20]
  4059b8:	f8ca 301c 	str.w	r3, [sl, #28]
  4059bc:	3618      	adds	r6, #24
  4059be:	f10a 0320 	add.w	r3, sl, #32
  4059c2:	e737      	b.n	405834 <_realloc_r+0x258>
  4059c4:	2000047c 	.word	0x2000047c

004059c8 <__fpclassifyd>:
  4059c8:	b410      	push	{r4}
  4059ca:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  4059ce:	d008      	beq.n	4059e2 <__fpclassifyd+0x1a>
  4059d0:	4b11      	ldr	r3, [pc, #68]	; (405a18 <__fpclassifyd+0x50>)
  4059d2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  4059d6:	429a      	cmp	r2, r3
  4059d8:	d808      	bhi.n	4059ec <__fpclassifyd+0x24>
  4059da:	2004      	movs	r0, #4
  4059dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4059e0:	4770      	bx	lr
  4059e2:	b918      	cbnz	r0, 4059ec <__fpclassifyd+0x24>
  4059e4:	2002      	movs	r0, #2
  4059e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4059ea:	4770      	bx	lr
  4059ec:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  4059f0:	4b09      	ldr	r3, [pc, #36]	; (405a18 <__fpclassifyd+0x50>)
  4059f2:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  4059f6:	4299      	cmp	r1, r3
  4059f8:	d9ef      	bls.n	4059da <__fpclassifyd+0x12>
  4059fa:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  4059fe:	d201      	bcs.n	405a04 <__fpclassifyd+0x3c>
  405a00:	2003      	movs	r0, #3
  405a02:	e7eb      	b.n	4059dc <__fpclassifyd+0x14>
  405a04:	4b05      	ldr	r3, [pc, #20]	; (405a1c <__fpclassifyd+0x54>)
  405a06:	429c      	cmp	r4, r3
  405a08:	d001      	beq.n	405a0e <__fpclassifyd+0x46>
  405a0a:	2000      	movs	r0, #0
  405a0c:	e7e6      	b.n	4059dc <__fpclassifyd+0x14>
  405a0e:	fab0 f080 	clz	r0, r0
  405a12:	0940      	lsrs	r0, r0, #5
  405a14:	e7e2      	b.n	4059dc <__fpclassifyd+0x14>
  405a16:	bf00      	nop
  405a18:	7fdfffff 	.word	0x7fdfffff
  405a1c:	7ff00000 	.word	0x7ff00000

00405a20 <_sbrk_r>:
  405a20:	b538      	push	{r3, r4, r5, lr}
  405a22:	4c07      	ldr	r4, [pc, #28]	; (405a40 <_sbrk_r+0x20>)
  405a24:	2300      	movs	r3, #0
  405a26:	4605      	mov	r5, r0
  405a28:	4608      	mov	r0, r1
  405a2a:	6023      	str	r3, [r4, #0]
  405a2c:	f7fb fe68 	bl	401700 <_sbrk>
  405a30:	1c43      	adds	r3, r0, #1
  405a32:	d000      	beq.n	405a36 <_sbrk_r+0x16>
  405a34:	bd38      	pop	{r3, r4, r5, pc}
  405a36:	6823      	ldr	r3, [r4, #0]
  405a38:	2b00      	cmp	r3, #0
  405a3a:	d0fb      	beq.n	405a34 <_sbrk_r+0x14>
  405a3c:	602b      	str	r3, [r5, #0]
  405a3e:	bd38      	pop	{r3, r4, r5, pc}
  405a40:	20000d6c 	.word	0x20000d6c

00405a44 <__sread>:
  405a44:	b510      	push	{r4, lr}
  405a46:	460c      	mov	r4, r1
  405a48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a4c:	f000 f9ea 	bl	405e24 <_read_r>
  405a50:	2800      	cmp	r0, #0
  405a52:	db03      	blt.n	405a5c <__sread+0x18>
  405a54:	6d23      	ldr	r3, [r4, #80]	; 0x50
  405a56:	4403      	add	r3, r0
  405a58:	6523      	str	r3, [r4, #80]	; 0x50
  405a5a:	bd10      	pop	{r4, pc}
  405a5c:	89a3      	ldrh	r3, [r4, #12]
  405a5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405a62:	81a3      	strh	r3, [r4, #12]
  405a64:	bd10      	pop	{r4, pc}
  405a66:	bf00      	nop

00405a68 <__swrite>:
  405a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a6c:	4616      	mov	r6, r2
  405a6e:	898a      	ldrh	r2, [r1, #12]
  405a70:	461d      	mov	r5, r3
  405a72:	05d3      	lsls	r3, r2, #23
  405a74:	460c      	mov	r4, r1
  405a76:	4607      	mov	r7, r0
  405a78:	d506      	bpl.n	405a88 <__swrite+0x20>
  405a7a:	2200      	movs	r2, #0
  405a7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a80:	2302      	movs	r3, #2
  405a82:	f000 f9bb 	bl	405dfc <_lseek_r>
  405a86:	89a2      	ldrh	r2, [r4, #12]
  405a88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405a8c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  405a90:	81a2      	strh	r2, [r4, #12]
  405a92:	4638      	mov	r0, r7
  405a94:	4632      	mov	r2, r6
  405a96:	462b      	mov	r3, r5
  405a98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a9c:	f000 b8c4 	b.w	405c28 <_write_r>

00405aa0 <__sseek>:
  405aa0:	b510      	push	{r4, lr}
  405aa2:	460c      	mov	r4, r1
  405aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405aa8:	f000 f9a8 	bl	405dfc <_lseek_r>
  405aac:	89a3      	ldrh	r3, [r4, #12]
  405aae:	1c42      	adds	r2, r0, #1
  405ab0:	bf0e      	itee	eq
  405ab2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405ab6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405aba:	6520      	strne	r0, [r4, #80]	; 0x50
  405abc:	81a3      	strh	r3, [r4, #12]
  405abe:	bd10      	pop	{r4, pc}

00405ac0 <__sclose>:
  405ac0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405ac4:	f000 b946 	b.w	405d54 <_close_r>

00405ac8 <strlen>:
  405ac8:	f020 0103 	bic.w	r1, r0, #3
  405acc:	f010 0003 	ands.w	r0, r0, #3
  405ad0:	f1c0 0000 	rsb	r0, r0, #0
  405ad4:	f851 3b04 	ldr.w	r3, [r1], #4
  405ad8:	f100 0c04 	add.w	ip, r0, #4
  405adc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  405ae0:	f06f 0200 	mvn.w	r2, #0
  405ae4:	bf1c      	itt	ne
  405ae6:	fa22 f20c 	lsrne.w	r2, r2, ip
  405aea:	4313      	orrne	r3, r2
  405aec:	f04f 0c01 	mov.w	ip, #1
  405af0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  405af4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  405af8:	eba3 020c 	sub.w	r2, r3, ip
  405afc:	ea22 0203 	bic.w	r2, r2, r3
  405b00:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  405b04:	bf04      	itt	eq
  405b06:	f851 3b04 	ldreq.w	r3, [r1], #4
  405b0a:	3004      	addeq	r0, #4
  405b0c:	d0f4      	beq.n	405af8 <strlen+0x30>
  405b0e:	f1c2 0100 	rsb	r1, r2, #0
  405b12:	ea02 0201 	and.w	r2, r2, r1
  405b16:	fab2 f282 	clz	r2, r2
  405b1a:	f1c2 021f 	rsb	r2, r2, #31
  405b1e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  405b22:	4770      	bx	lr

00405b24 <__ssprint_r>:
  405b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b28:	6893      	ldr	r3, [r2, #8]
  405b2a:	f8d2 8000 	ldr.w	r8, [r2]
  405b2e:	b083      	sub	sp, #12
  405b30:	4691      	mov	r9, r2
  405b32:	2b00      	cmp	r3, #0
  405b34:	d072      	beq.n	405c1c <__ssprint_r+0xf8>
  405b36:	4607      	mov	r7, r0
  405b38:	f04f 0b00 	mov.w	fp, #0
  405b3c:	6808      	ldr	r0, [r1, #0]
  405b3e:	688b      	ldr	r3, [r1, #8]
  405b40:	460d      	mov	r5, r1
  405b42:	465c      	mov	r4, fp
  405b44:	2c00      	cmp	r4, #0
  405b46:	d045      	beq.n	405bd4 <__ssprint_r+0xb0>
  405b48:	429c      	cmp	r4, r3
  405b4a:	461e      	mov	r6, r3
  405b4c:	469a      	mov	sl, r3
  405b4e:	d348      	bcc.n	405be2 <__ssprint_r+0xbe>
  405b50:	89ab      	ldrh	r3, [r5, #12]
  405b52:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405b56:	d02d      	beq.n	405bb4 <__ssprint_r+0x90>
  405b58:	696e      	ldr	r6, [r5, #20]
  405b5a:	6929      	ldr	r1, [r5, #16]
  405b5c:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  405b60:	ebc1 0a00 	rsb	sl, r1, r0
  405b64:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  405b68:	1c60      	adds	r0, r4, #1
  405b6a:	1076      	asrs	r6, r6, #1
  405b6c:	4450      	add	r0, sl
  405b6e:	4286      	cmp	r6, r0
  405b70:	4632      	mov	r2, r6
  405b72:	bf3c      	itt	cc
  405b74:	4606      	movcc	r6, r0
  405b76:	4632      	movcc	r2, r6
  405b78:	055b      	lsls	r3, r3, #21
  405b7a:	d535      	bpl.n	405be8 <__ssprint_r+0xc4>
  405b7c:	4611      	mov	r1, r2
  405b7e:	4638      	mov	r0, r7
  405b80:	f7fe fe5a 	bl	404838 <_malloc_r>
  405b84:	2800      	cmp	r0, #0
  405b86:	d039      	beq.n	405bfc <__ssprint_r+0xd8>
  405b88:	4652      	mov	r2, sl
  405b8a:	6929      	ldr	r1, [r5, #16]
  405b8c:	9001      	str	r0, [sp, #4]
  405b8e:	f7ff f92f 	bl	404df0 <memcpy>
  405b92:	89aa      	ldrh	r2, [r5, #12]
  405b94:	9b01      	ldr	r3, [sp, #4]
  405b96:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405b9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405b9e:	81aa      	strh	r2, [r5, #12]
  405ba0:	ebca 0206 	rsb	r2, sl, r6
  405ba4:	eb03 000a 	add.w	r0, r3, sl
  405ba8:	616e      	str	r6, [r5, #20]
  405baa:	612b      	str	r3, [r5, #16]
  405bac:	6028      	str	r0, [r5, #0]
  405bae:	60aa      	str	r2, [r5, #8]
  405bb0:	4626      	mov	r6, r4
  405bb2:	46a2      	mov	sl, r4
  405bb4:	4652      	mov	r2, sl
  405bb6:	4659      	mov	r1, fp
  405bb8:	f7ff f9b4 	bl	404f24 <memmove>
  405bbc:	f8d9 2008 	ldr.w	r2, [r9, #8]
  405bc0:	68ab      	ldr	r3, [r5, #8]
  405bc2:	6828      	ldr	r0, [r5, #0]
  405bc4:	1b9b      	subs	r3, r3, r6
  405bc6:	4450      	add	r0, sl
  405bc8:	1b14      	subs	r4, r2, r4
  405bca:	60ab      	str	r3, [r5, #8]
  405bcc:	6028      	str	r0, [r5, #0]
  405bce:	f8c9 4008 	str.w	r4, [r9, #8]
  405bd2:	b31c      	cbz	r4, 405c1c <__ssprint_r+0xf8>
  405bd4:	f8d8 b000 	ldr.w	fp, [r8]
  405bd8:	f8d8 4004 	ldr.w	r4, [r8, #4]
  405bdc:	f108 0808 	add.w	r8, r8, #8
  405be0:	e7b0      	b.n	405b44 <__ssprint_r+0x20>
  405be2:	4626      	mov	r6, r4
  405be4:	46a2      	mov	sl, r4
  405be6:	e7e5      	b.n	405bb4 <__ssprint_r+0x90>
  405be8:	4638      	mov	r0, r7
  405bea:	f7ff fcf7 	bl	4055dc <_realloc_r>
  405bee:	4603      	mov	r3, r0
  405bf0:	2800      	cmp	r0, #0
  405bf2:	d1d5      	bne.n	405ba0 <__ssprint_r+0x7c>
  405bf4:	4638      	mov	r0, r7
  405bf6:	6929      	ldr	r1, [r5, #16]
  405bf8:	f7fe fd10 	bl	40461c <_free_r>
  405bfc:	230c      	movs	r3, #12
  405bfe:	603b      	str	r3, [r7, #0]
  405c00:	89ab      	ldrh	r3, [r5, #12]
  405c02:	2200      	movs	r2, #0
  405c04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c08:	f04f 30ff 	mov.w	r0, #4294967295
  405c0c:	81ab      	strh	r3, [r5, #12]
  405c0e:	f8c9 2008 	str.w	r2, [r9, #8]
  405c12:	f8c9 2004 	str.w	r2, [r9, #4]
  405c16:	b003      	add	sp, #12
  405c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c1c:	2000      	movs	r0, #0
  405c1e:	f8c9 0004 	str.w	r0, [r9, #4]
  405c22:	b003      	add	sp, #12
  405c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405c28 <_write_r>:
  405c28:	b570      	push	{r4, r5, r6, lr}
  405c2a:	4c08      	ldr	r4, [pc, #32]	; (405c4c <_write_r+0x24>)
  405c2c:	4606      	mov	r6, r0
  405c2e:	2500      	movs	r5, #0
  405c30:	4608      	mov	r0, r1
  405c32:	4611      	mov	r1, r2
  405c34:	461a      	mov	r2, r3
  405c36:	6025      	str	r5, [r4, #0]
  405c38:	f7fa fac6 	bl	4001c8 <_write>
  405c3c:	1c43      	adds	r3, r0, #1
  405c3e:	d000      	beq.n	405c42 <_write_r+0x1a>
  405c40:	bd70      	pop	{r4, r5, r6, pc}
  405c42:	6823      	ldr	r3, [r4, #0]
  405c44:	2b00      	cmp	r3, #0
  405c46:	d0fb      	beq.n	405c40 <_write_r+0x18>
  405c48:	6033      	str	r3, [r6, #0]
  405c4a:	bd70      	pop	{r4, r5, r6, pc}
  405c4c:	20000d6c 	.word	0x20000d6c

00405c50 <__register_exitproc>:
  405c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c54:	4c25      	ldr	r4, [pc, #148]	; (405cec <__register_exitproc+0x9c>)
  405c56:	6825      	ldr	r5, [r4, #0]
  405c58:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  405c5c:	4606      	mov	r6, r0
  405c5e:	4688      	mov	r8, r1
  405c60:	4692      	mov	sl, r2
  405c62:	4699      	mov	r9, r3
  405c64:	b3cc      	cbz	r4, 405cda <__register_exitproc+0x8a>
  405c66:	6860      	ldr	r0, [r4, #4]
  405c68:	281f      	cmp	r0, #31
  405c6a:	dc18      	bgt.n	405c9e <__register_exitproc+0x4e>
  405c6c:	1c43      	adds	r3, r0, #1
  405c6e:	b17e      	cbz	r6, 405c90 <__register_exitproc+0x40>
  405c70:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  405c74:	2101      	movs	r1, #1
  405c76:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405c7a:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  405c7e:	fa01 f200 	lsl.w	r2, r1, r0
  405c82:	4317      	orrs	r7, r2
  405c84:	2e02      	cmp	r6, #2
  405c86:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405c8a:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405c8e:	d01e      	beq.n	405cce <__register_exitproc+0x7e>
  405c90:	3002      	adds	r0, #2
  405c92:	6063      	str	r3, [r4, #4]
  405c94:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  405c98:	2000      	movs	r0, #0
  405c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c9e:	4b14      	ldr	r3, [pc, #80]	; (405cf0 <__register_exitproc+0xa0>)
  405ca0:	b303      	cbz	r3, 405ce4 <__register_exitproc+0x94>
  405ca2:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405ca6:	f7fe fdbf 	bl	404828 <malloc>
  405caa:	4604      	mov	r4, r0
  405cac:	b1d0      	cbz	r0, 405ce4 <__register_exitproc+0x94>
  405cae:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405cb2:	2700      	movs	r7, #0
  405cb4:	e880 0088 	stmia.w	r0, {r3, r7}
  405cb8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405cbc:	4638      	mov	r0, r7
  405cbe:	2301      	movs	r3, #1
  405cc0:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  405cc4:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  405cc8:	2e00      	cmp	r6, #0
  405cca:	d0e1      	beq.n	405c90 <__register_exitproc+0x40>
  405ccc:	e7d0      	b.n	405c70 <__register_exitproc+0x20>
  405cce:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405cd2:	430a      	orrs	r2, r1
  405cd4:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  405cd8:	e7da      	b.n	405c90 <__register_exitproc+0x40>
  405cda:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405cde:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405ce2:	e7c0      	b.n	405c66 <__register_exitproc+0x16>
  405ce4:	f04f 30ff 	mov.w	r0, #4294967295
  405ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405cec:	004074ac 	.word	0x004074ac
  405cf0:	00404829 	.word	0x00404829

00405cf4 <_calloc_r>:
  405cf4:	b510      	push	{r4, lr}
  405cf6:	fb02 f101 	mul.w	r1, r2, r1
  405cfa:	f7fe fd9d 	bl	404838 <_malloc_r>
  405cfe:	4604      	mov	r4, r0
  405d00:	b168      	cbz	r0, 405d1e <_calloc_r+0x2a>
  405d02:	f850 2c04 	ldr.w	r2, [r0, #-4]
  405d06:	f022 0203 	bic.w	r2, r2, #3
  405d0a:	3a04      	subs	r2, #4
  405d0c:	2a24      	cmp	r2, #36	; 0x24
  405d0e:	d818      	bhi.n	405d42 <_calloc_r+0x4e>
  405d10:	2a13      	cmp	r2, #19
  405d12:	d806      	bhi.n	405d22 <_calloc_r+0x2e>
  405d14:	4603      	mov	r3, r0
  405d16:	2200      	movs	r2, #0
  405d18:	601a      	str	r2, [r3, #0]
  405d1a:	605a      	str	r2, [r3, #4]
  405d1c:	609a      	str	r2, [r3, #8]
  405d1e:	4620      	mov	r0, r4
  405d20:	bd10      	pop	{r4, pc}
  405d22:	2300      	movs	r3, #0
  405d24:	2a1b      	cmp	r2, #27
  405d26:	6003      	str	r3, [r0, #0]
  405d28:	6043      	str	r3, [r0, #4]
  405d2a:	d90f      	bls.n	405d4c <_calloc_r+0x58>
  405d2c:	2a24      	cmp	r2, #36	; 0x24
  405d2e:	6083      	str	r3, [r0, #8]
  405d30:	60c3      	str	r3, [r0, #12]
  405d32:	bf05      	ittet	eq
  405d34:	6103      	streq	r3, [r0, #16]
  405d36:	6143      	streq	r3, [r0, #20]
  405d38:	f100 0310 	addne.w	r3, r0, #16
  405d3c:	f100 0318 	addeq.w	r3, r0, #24
  405d40:	e7e9      	b.n	405d16 <_calloc_r+0x22>
  405d42:	2100      	movs	r1, #0
  405d44:	f7fb ff8a 	bl	401c5c <memset>
  405d48:	4620      	mov	r0, r4
  405d4a:	bd10      	pop	{r4, pc}
  405d4c:	f100 0308 	add.w	r3, r0, #8
  405d50:	e7e1      	b.n	405d16 <_calloc_r+0x22>
  405d52:	bf00      	nop

00405d54 <_close_r>:
  405d54:	b538      	push	{r3, r4, r5, lr}
  405d56:	4c07      	ldr	r4, [pc, #28]	; (405d74 <_close_r+0x20>)
  405d58:	2300      	movs	r3, #0
  405d5a:	4605      	mov	r5, r0
  405d5c:	4608      	mov	r0, r1
  405d5e:	6023      	str	r3, [r4, #0]
  405d60:	f7fb fce8 	bl	401734 <_close>
  405d64:	1c43      	adds	r3, r0, #1
  405d66:	d000      	beq.n	405d6a <_close_r+0x16>
  405d68:	bd38      	pop	{r3, r4, r5, pc}
  405d6a:	6823      	ldr	r3, [r4, #0]
  405d6c:	2b00      	cmp	r3, #0
  405d6e:	d0fb      	beq.n	405d68 <_close_r+0x14>
  405d70:	602b      	str	r3, [r5, #0]
  405d72:	bd38      	pop	{r3, r4, r5, pc}
  405d74:	20000d6c 	.word	0x20000d6c

00405d78 <_fclose_r>:
  405d78:	2900      	cmp	r1, #0
  405d7a:	d03d      	beq.n	405df8 <_fclose_r+0x80>
  405d7c:	b570      	push	{r4, r5, r6, lr}
  405d7e:	4605      	mov	r5, r0
  405d80:	460c      	mov	r4, r1
  405d82:	b108      	cbz	r0, 405d88 <_fclose_r+0x10>
  405d84:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405d86:	b37b      	cbz	r3, 405de8 <_fclose_r+0x70>
  405d88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405d8c:	b90b      	cbnz	r3, 405d92 <_fclose_r+0x1a>
  405d8e:	2000      	movs	r0, #0
  405d90:	bd70      	pop	{r4, r5, r6, pc}
  405d92:	4628      	mov	r0, r5
  405d94:	4621      	mov	r1, r4
  405d96:	f7fe fa95 	bl	4042c4 <__sflush_r>
  405d9a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  405d9c:	4606      	mov	r6, r0
  405d9e:	b133      	cbz	r3, 405dae <_fclose_r+0x36>
  405da0:	4628      	mov	r0, r5
  405da2:	69e1      	ldr	r1, [r4, #28]
  405da4:	4798      	blx	r3
  405da6:	2800      	cmp	r0, #0
  405da8:	bfb8      	it	lt
  405daa:	f04f 36ff 	movlt.w	r6, #4294967295
  405dae:	89a3      	ldrh	r3, [r4, #12]
  405db0:	061b      	lsls	r3, r3, #24
  405db2:	d41c      	bmi.n	405dee <_fclose_r+0x76>
  405db4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405db6:	b141      	cbz	r1, 405dca <_fclose_r+0x52>
  405db8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405dbc:	4299      	cmp	r1, r3
  405dbe:	d002      	beq.n	405dc6 <_fclose_r+0x4e>
  405dc0:	4628      	mov	r0, r5
  405dc2:	f7fe fc2b 	bl	40461c <_free_r>
  405dc6:	2300      	movs	r3, #0
  405dc8:	6323      	str	r3, [r4, #48]	; 0x30
  405dca:	6c61      	ldr	r1, [r4, #68]	; 0x44
  405dcc:	b121      	cbz	r1, 405dd8 <_fclose_r+0x60>
  405dce:	4628      	mov	r0, r5
  405dd0:	f7fe fc24 	bl	40461c <_free_r>
  405dd4:	2300      	movs	r3, #0
  405dd6:	6463      	str	r3, [r4, #68]	; 0x44
  405dd8:	f7fe fbb8 	bl	40454c <__sfp_lock_acquire>
  405ddc:	2300      	movs	r3, #0
  405dde:	81a3      	strh	r3, [r4, #12]
  405de0:	f7fe fbb6 	bl	404550 <__sfp_lock_release>
  405de4:	4630      	mov	r0, r6
  405de6:	bd70      	pop	{r4, r5, r6, pc}
  405de8:	f7fe fbaa 	bl	404540 <__sinit>
  405dec:	e7cc      	b.n	405d88 <_fclose_r+0x10>
  405dee:	4628      	mov	r0, r5
  405df0:	6921      	ldr	r1, [r4, #16]
  405df2:	f7fe fc13 	bl	40461c <_free_r>
  405df6:	e7dd      	b.n	405db4 <_fclose_r+0x3c>
  405df8:	2000      	movs	r0, #0
  405dfa:	4770      	bx	lr

00405dfc <_lseek_r>:
  405dfc:	b570      	push	{r4, r5, r6, lr}
  405dfe:	4c08      	ldr	r4, [pc, #32]	; (405e20 <_lseek_r+0x24>)
  405e00:	4606      	mov	r6, r0
  405e02:	2500      	movs	r5, #0
  405e04:	4608      	mov	r0, r1
  405e06:	4611      	mov	r1, r2
  405e08:	461a      	mov	r2, r3
  405e0a:	6025      	str	r5, [r4, #0]
  405e0c:	f7fb fc96 	bl	40173c <_lseek>
  405e10:	1c43      	adds	r3, r0, #1
  405e12:	d000      	beq.n	405e16 <_lseek_r+0x1a>
  405e14:	bd70      	pop	{r4, r5, r6, pc}
  405e16:	6823      	ldr	r3, [r4, #0]
  405e18:	2b00      	cmp	r3, #0
  405e1a:	d0fb      	beq.n	405e14 <_lseek_r+0x18>
  405e1c:	6033      	str	r3, [r6, #0]
  405e1e:	bd70      	pop	{r4, r5, r6, pc}
  405e20:	20000d6c 	.word	0x20000d6c

00405e24 <_read_r>:
  405e24:	b570      	push	{r4, r5, r6, lr}
  405e26:	4c08      	ldr	r4, [pc, #32]	; (405e48 <_read_r+0x24>)
  405e28:	4606      	mov	r6, r0
  405e2a:	2500      	movs	r5, #0
  405e2c:	4608      	mov	r0, r1
  405e2e:	4611      	mov	r1, r2
  405e30:	461a      	mov	r2, r3
  405e32:	6025      	str	r5, [r4, #0]
  405e34:	f7fa f9aa 	bl	40018c <_read>
  405e38:	1c43      	adds	r3, r0, #1
  405e3a:	d000      	beq.n	405e3e <_read_r+0x1a>
  405e3c:	bd70      	pop	{r4, r5, r6, pc}
  405e3e:	6823      	ldr	r3, [r4, #0]
  405e40:	2b00      	cmp	r3, #0
  405e42:	d0fb      	beq.n	405e3c <_read_r+0x18>
  405e44:	6033      	str	r3, [r6, #0]
  405e46:	bd70      	pop	{r4, r5, r6, pc}
  405e48:	20000d6c 	.word	0x20000d6c

00405e4c <__aeabi_drsub>:
  405e4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405e50:	e002      	b.n	405e58 <__adddf3>
  405e52:	bf00      	nop

00405e54 <__aeabi_dsub>:
  405e54:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405e58 <__adddf3>:
  405e58:	b530      	push	{r4, r5, lr}
  405e5a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405e5e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405e62:	ea94 0f05 	teq	r4, r5
  405e66:	bf08      	it	eq
  405e68:	ea90 0f02 	teqeq	r0, r2
  405e6c:	bf1f      	itttt	ne
  405e6e:	ea54 0c00 	orrsne.w	ip, r4, r0
  405e72:	ea55 0c02 	orrsne.w	ip, r5, r2
  405e76:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405e7a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405e7e:	f000 80e2 	beq.w	406046 <__adddf3+0x1ee>
  405e82:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405e86:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405e8a:	bfb8      	it	lt
  405e8c:	426d      	neglt	r5, r5
  405e8e:	dd0c      	ble.n	405eaa <__adddf3+0x52>
  405e90:	442c      	add	r4, r5
  405e92:	ea80 0202 	eor.w	r2, r0, r2
  405e96:	ea81 0303 	eor.w	r3, r1, r3
  405e9a:	ea82 0000 	eor.w	r0, r2, r0
  405e9e:	ea83 0101 	eor.w	r1, r3, r1
  405ea2:	ea80 0202 	eor.w	r2, r0, r2
  405ea6:	ea81 0303 	eor.w	r3, r1, r3
  405eaa:	2d36      	cmp	r5, #54	; 0x36
  405eac:	bf88      	it	hi
  405eae:	bd30      	pophi	{r4, r5, pc}
  405eb0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405eb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405eb8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405ebc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405ec0:	d002      	beq.n	405ec8 <__adddf3+0x70>
  405ec2:	4240      	negs	r0, r0
  405ec4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405ec8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405ecc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405ed0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405ed4:	d002      	beq.n	405edc <__adddf3+0x84>
  405ed6:	4252      	negs	r2, r2
  405ed8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405edc:	ea94 0f05 	teq	r4, r5
  405ee0:	f000 80a7 	beq.w	406032 <__adddf3+0x1da>
  405ee4:	f1a4 0401 	sub.w	r4, r4, #1
  405ee8:	f1d5 0e20 	rsbs	lr, r5, #32
  405eec:	db0d      	blt.n	405f0a <__adddf3+0xb2>
  405eee:	fa02 fc0e 	lsl.w	ip, r2, lr
  405ef2:	fa22 f205 	lsr.w	r2, r2, r5
  405ef6:	1880      	adds	r0, r0, r2
  405ef8:	f141 0100 	adc.w	r1, r1, #0
  405efc:	fa03 f20e 	lsl.w	r2, r3, lr
  405f00:	1880      	adds	r0, r0, r2
  405f02:	fa43 f305 	asr.w	r3, r3, r5
  405f06:	4159      	adcs	r1, r3
  405f08:	e00e      	b.n	405f28 <__adddf3+0xd0>
  405f0a:	f1a5 0520 	sub.w	r5, r5, #32
  405f0e:	f10e 0e20 	add.w	lr, lr, #32
  405f12:	2a01      	cmp	r2, #1
  405f14:	fa03 fc0e 	lsl.w	ip, r3, lr
  405f18:	bf28      	it	cs
  405f1a:	f04c 0c02 	orrcs.w	ip, ip, #2
  405f1e:	fa43 f305 	asr.w	r3, r3, r5
  405f22:	18c0      	adds	r0, r0, r3
  405f24:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405f28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f2c:	d507      	bpl.n	405f3e <__adddf3+0xe6>
  405f2e:	f04f 0e00 	mov.w	lr, #0
  405f32:	f1dc 0c00 	rsbs	ip, ip, #0
  405f36:	eb7e 0000 	sbcs.w	r0, lr, r0
  405f3a:	eb6e 0101 	sbc.w	r1, lr, r1
  405f3e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405f42:	d31b      	bcc.n	405f7c <__adddf3+0x124>
  405f44:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405f48:	d30c      	bcc.n	405f64 <__adddf3+0x10c>
  405f4a:	0849      	lsrs	r1, r1, #1
  405f4c:	ea5f 0030 	movs.w	r0, r0, rrx
  405f50:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405f54:	f104 0401 	add.w	r4, r4, #1
  405f58:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405f5c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405f60:	f080 809a 	bcs.w	406098 <__adddf3+0x240>
  405f64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405f68:	bf08      	it	eq
  405f6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405f6e:	f150 0000 	adcs.w	r0, r0, #0
  405f72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405f76:	ea41 0105 	orr.w	r1, r1, r5
  405f7a:	bd30      	pop	{r4, r5, pc}
  405f7c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405f80:	4140      	adcs	r0, r0
  405f82:	eb41 0101 	adc.w	r1, r1, r1
  405f86:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f8a:	f1a4 0401 	sub.w	r4, r4, #1
  405f8e:	d1e9      	bne.n	405f64 <__adddf3+0x10c>
  405f90:	f091 0f00 	teq	r1, #0
  405f94:	bf04      	itt	eq
  405f96:	4601      	moveq	r1, r0
  405f98:	2000      	moveq	r0, #0
  405f9a:	fab1 f381 	clz	r3, r1
  405f9e:	bf08      	it	eq
  405fa0:	3320      	addeq	r3, #32
  405fa2:	f1a3 030b 	sub.w	r3, r3, #11
  405fa6:	f1b3 0220 	subs.w	r2, r3, #32
  405faa:	da0c      	bge.n	405fc6 <__adddf3+0x16e>
  405fac:	320c      	adds	r2, #12
  405fae:	dd08      	ble.n	405fc2 <__adddf3+0x16a>
  405fb0:	f102 0c14 	add.w	ip, r2, #20
  405fb4:	f1c2 020c 	rsb	r2, r2, #12
  405fb8:	fa01 f00c 	lsl.w	r0, r1, ip
  405fbc:	fa21 f102 	lsr.w	r1, r1, r2
  405fc0:	e00c      	b.n	405fdc <__adddf3+0x184>
  405fc2:	f102 0214 	add.w	r2, r2, #20
  405fc6:	bfd8      	it	le
  405fc8:	f1c2 0c20 	rsble	ip, r2, #32
  405fcc:	fa01 f102 	lsl.w	r1, r1, r2
  405fd0:	fa20 fc0c 	lsr.w	ip, r0, ip
  405fd4:	bfdc      	itt	le
  405fd6:	ea41 010c 	orrle.w	r1, r1, ip
  405fda:	4090      	lslle	r0, r2
  405fdc:	1ae4      	subs	r4, r4, r3
  405fde:	bfa2      	ittt	ge
  405fe0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405fe4:	4329      	orrge	r1, r5
  405fe6:	bd30      	popge	{r4, r5, pc}
  405fe8:	ea6f 0404 	mvn.w	r4, r4
  405fec:	3c1f      	subs	r4, #31
  405fee:	da1c      	bge.n	40602a <__adddf3+0x1d2>
  405ff0:	340c      	adds	r4, #12
  405ff2:	dc0e      	bgt.n	406012 <__adddf3+0x1ba>
  405ff4:	f104 0414 	add.w	r4, r4, #20
  405ff8:	f1c4 0220 	rsb	r2, r4, #32
  405ffc:	fa20 f004 	lsr.w	r0, r0, r4
  406000:	fa01 f302 	lsl.w	r3, r1, r2
  406004:	ea40 0003 	orr.w	r0, r0, r3
  406008:	fa21 f304 	lsr.w	r3, r1, r4
  40600c:	ea45 0103 	orr.w	r1, r5, r3
  406010:	bd30      	pop	{r4, r5, pc}
  406012:	f1c4 040c 	rsb	r4, r4, #12
  406016:	f1c4 0220 	rsb	r2, r4, #32
  40601a:	fa20 f002 	lsr.w	r0, r0, r2
  40601e:	fa01 f304 	lsl.w	r3, r1, r4
  406022:	ea40 0003 	orr.w	r0, r0, r3
  406026:	4629      	mov	r1, r5
  406028:	bd30      	pop	{r4, r5, pc}
  40602a:	fa21 f004 	lsr.w	r0, r1, r4
  40602e:	4629      	mov	r1, r5
  406030:	bd30      	pop	{r4, r5, pc}
  406032:	f094 0f00 	teq	r4, #0
  406036:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40603a:	bf06      	itte	eq
  40603c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406040:	3401      	addeq	r4, #1
  406042:	3d01      	subne	r5, #1
  406044:	e74e      	b.n	405ee4 <__adddf3+0x8c>
  406046:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40604a:	bf18      	it	ne
  40604c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406050:	d029      	beq.n	4060a6 <__adddf3+0x24e>
  406052:	ea94 0f05 	teq	r4, r5
  406056:	bf08      	it	eq
  406058:	ea90 0f02 	teqeq	r0, r2
  40605c:	d005      	beq.n	40606a <__adddf3+0x212>
  40605e:	ea54 0c00 	orrs.w	ip, r4, r0
  406062:	bf04      	itt	eq
  406064:	4619      	moveq	r1, r3
  406066:	4610      	moveq	r0, r2
  406068:	bd30      	pop	{r4, r5, pc}
  40606a:	ea91 0f03 	teq	r1, r3
  40606e:	bf1e      	ittt	ne
  406070:	2100      	movne	r1, #0
  406072:	2000      	movne	r0, #0
  406074:	bd30      	popne	{r4, r5, pc}
  406076:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40607a:	d105      	bne.n	406088 <__adddf3+0x230>
  40607c:	0040      	lsls	r0, r0, #1
  40607e:	4149      	adcs	r1, r1
  406080:	bf28      	it	cs
  406082:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406086:	bd30      	pop	{r4, r5, pc}
  406088:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40608c:	bf3c      	itt	cc
  40608e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406092:	bd30      	popcc	{r4, r5, pc}
  406094:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406098:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40609c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4060a0:	f04f 0000 	mov.w	r0, #0
  4060a4:	bd30      	pop	{r4, r5, pc}
  4060a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4060aa:	bf1a      	itte	ne
  4060ac:	4619      	movne	r1, r3
  4060ae:	4610      	movne	r0, r2
  4060b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4060b4:	bf1c      	itt	ne
  4060b6:	460b      	movne	r3, r1
  4060b8:	4602      	movne	r2, r0
  4060ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4060be:	bf06      	itte	eq
  4060c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4060c4:	ea91 0f03 	teqeq	r1, r3
  4060c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4060cc:	bd30      	pop	{r4, r5, pc}
  4060ce:	bf00      	nop

004060d0 <__aeabi_ui2d>:
  4060d0:	f090 0f00 	teq	r0, #0
  4060d4:	bf04      	itt	eq
  4060d6:	2100      	moveq	r1, #0
  4060d8:	4770      	bxeq	lr
  4060da:	b530      	push	{r4, r5, lr}
  4060dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4060e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4060e4:	f04f 0500 	mov.w	r5, #0
  4060e8:	f04f 0100 	mov.w	r1, #0
  4060ec:	e750      	b.n	405f90 <__adddf3+0x138>
  4060ee:	bf00      	nop

004060f0 <__aeabi_i2d>:
  4060f0:	f090 0f00 	teq	r0, #0
  4060f4:	bf04      	itt	eq
  4060f6:	2100      	moveq	r1, #0
  4060f8:	4770      	bxeq	lr
  4060fa:	b530      	push	{r4, r5, lr}
  4060fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406100:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406104:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406108:	bf48      	it	mi
  40610a:	4240      	negmi	r0, r0
  40610c:	f04f 0100 	mov.w	r1, #0
  406110:	e73e      	b.n	405f90 <__adddf3+0x138>
  406112:	bf00      	nop

00406114 <__aeabi_f2d>:
  406114:	0042      	lsls	r2, r0, #1
  406116:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40611a:	ea4f 0131 	mov.w	r1, r1, rrx
  40611e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406122:	bf1f      	itttt	ne
  406124:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406128:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40612c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406130:	4770      	bxne	lr
  406132:	f092 0f00 	teq	r2, #0
  406136:	bf14      	ite	ne
  406138:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40613c:	4770      	bxeq	lr
  40613e:	b530      	push	{r4, r5, lr}
  406140:	f44f 7460 	mov.w	r4, #896	; 0x380
  406144:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406148:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40614c:	e720      	b.n	405f90 <__adddf3+0x138>
  40614e:	bf00      	nop

00406150 <__aeabi_ul2d>:
  406150:	ea50 0201 	orrs.w	r2, r0, r1
  406154:	bf08      	it	eq
  406156:	4770      	bxeq	lr
  406158:	b530      	push	{r4, r5, lr}
  40615a:	f04f 0500 	mov.w	r5, #0
  40615e:	e00a      	b.n	406176 <__aeabi_l2d+0x16>

00406160 <__aeabi_l2d>:
  406160:	ea50 0201 	orrs.w	r2, r0, r1
  406164:	bf08      	it	eq
  406166:	4770      	bxeq	lr
  406168:	b530      	push	{r4, r5, lr}
  40616a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40616e:	d502      	bpl.n	406176 <__aeabi_l2d+0x16>
  406170:	4240      	negs	r0, r0
  406172:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406176:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40617a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40617e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406182:	f43f aedc 	beq.w	405f3e <__adddf3+0xe6>
  406186:	f04f 0203 	mov.w	r2, #3
  40618a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40618e:	bf18      	it	ne
  406190:	3203      	addne	r2, #3
  406192:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406196:	bf18      	it	ne
  406198:	3203      	addne	r2, #3
  40619a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40619e:	f1c2 0320 	rsb	r3, r2, #32
  4061a2:	fa00 fc03 	lsl.w	ip, r0, r3
  4061a6:	fa20 f002 	lsr.w	r0, r0, r2
  4061aa:	fa01 fe03 	lsl.w	lr, r1, r3
  4061ae:	ea40 000e 	orr.w	r0, r0, lr
  4061b2:	fa21 f102 	lsr.w	r1, r1, r2
  4061b6:	4414      	add	r4, r2
  4061b8:	e6c1      	b.n	405f3e <__adddf3+0xe6>
  4061ba:	bf00      	nop

004061bc <__aeabi_dmul>:
  4061bc:	b570      	push	{r4, r5, r6, lr}
  4061be:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4061c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4061c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4061ca:	bf1d      	ittte	ne
  4061cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4061d0:	ea94 0f0c 	teqne	r4, ip
  4061d4:	ea95 0f0c 	teqne	r5, ip
  4061d8:	f000 f8de 	bleq	406398 <__aeabi_dmul+0x1dc>
  4061dc:	442c      	add	r4, r5
  4061de:	ea81 0603 	eor.w	r6, r1, r3
  4061e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4061e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4061ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4061ee:	bf18      	it	ne
  4061f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4061f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4061f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4061fc:	d038      	beq.n	406270 <__aeabi_dmul+0xb4>
  4061fe:	fba0 ce02 	umull	ip, lr, r0, r2
  406202:	f04f 0500 	mov.w	r5, #0
  406206:	fbe1 e502 	umlal	lr, r5, r1, r2
  40620a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40620e:	fbe0 e503 	umlal	lr, r5, r0, r3
  406212:	f04f 0600 	mov.w	r6, #0
  406216:	fbe1 5603 	umlal	r5, r6, r1, r3
  40621a:	f09c 0f00 	teq	ip, #0
  40621e:	bf18      	it	ne
  406220:	f04e 0e01 	orrne.w	lr, lr, #1
  406224:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406228:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40622c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406230:	d204      	bcs.n	40623c <__aeabi_dmul+0x80>
  406232:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  406236:	416d      	adcs	r5, r5
  406238:	eb46 0606 	adc.w	r6, r6, r6
  40623c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406240:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  406244:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406248:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40624c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406250:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406254:	bf88      	it	hi
  406256:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40625a:	d81e      	bhi.n	40629a <__aeabi_dmul+0xde>
  40625c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406260:	bf08      	it	eq
  406262:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  406266:	f150 0000 	adcs.w	r0, r0, #0
  40626a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40626e:	bd70      	pop	{r4, r5, r6, pc}
  406270:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  406274:	ea46 0101 	orr.w	r1, r6, r1
  406278:	ea40 0002 	orr.w	r0, r0, r2
  40627c:	ea81 0103 	eor.w	r1, r1, r3
  406280:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406284:	bfc2      	ittt	gt
  406286:	ebd4 050c 	rsbsgt	r5, r4, ip
  40628a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40628e:	bd70      	popgt	{r4, r5, r6, pc}
  406290:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406294:	f04f 0e00 	mov.w	lr, #0
  406298:	3c01      	subs	r4, #1
  40629a:	f300 80ab 	bgt.w	4063f4 <__aeabi_dmul+0x238>
  40629e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4062a2:	bfde      	ittt	le
  4062a4:	2000      	movle	r0, #0
  4062a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4062aa:	bd70      	pople	{r4, r5, r6, pc}
  4062ac:	f1c4 0400 	rsb	r4, r4, #0
  4062b0:	3c20      	subs	r4, #32
  4062b2:	da35      	bge.n	406320 <__aeabi_dmul+0x164>
  4062b4:	340c      	adds	r4, #12
  4062b6:	dc1b      	bgt.n	4062f0 <__aeabi_dmul+0x134>
  4062b8:	f104 0414 	add.w	r4, r4, #20
  4062bc:	f1c4 0520 	rsb	r5, r4, #32
  4062c0:	fa00 f305 	lsl.w	r3, r0, r5
  4062c4:	fa20 f004 	lsr.w	r0, r0, r4
  4062c8:	fa01 f205 	lsl.w	r2, r1, r5
  4062cc:	ea40 0002 	orr.w	r0, r0, r2
  4062d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4062d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4062d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4062dc:	fa21 f604 	lsr.w	r6, r1, r4
  4062e0:	eb42 0106 	adc.w	r1, r2, r6
  4062e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4062e8:	bf08      	it	eq
  4062ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4062ee:	bd70      	pop	{r4, r5, r6, pc}
  4062f0:	f1c4 040c 	rsb	r4, r4, #12
  4062f4:	f1c4 0520 	rsb	r5, r4, #32
  4062f8:	fa00 f304 	lsl.w	r3, r0, r4
  4062fc:	fa20 f005 	lsr.w	r0, r0, r5
  406300:	fa01 f204 	lsl.w	r2, r1, r4
  406304:	ea40 0002 	orr.w	r0, r0, r2
  406308:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40630c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406310:	f141 0100 	adc.w	r1, r1, #0
  406314:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406318:	bf08      	it	eq
  40631a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40631e:	bd70      	pop	{r4, r5, r6, pc}
  406320:	f1c4 0520 	rsb	r5, r4, #32
  406324:	fa00 f205 	lsl.w	r2, r0, r5
  406328:	ea4e 0e02 	orr.w	lr, lr, r2
  40632c:	fa20 f304 	lsr.w	r3, r0, r4
  406330:	fa01 f205 	lsl.w	r2, r1, r5
  406334:	ea43 0302 	orr.w	r3, r3, r2
  406338:	fa21 f004 	lsr.w	r0, r1, r4
  40633c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406340:	fa21 f204 	lsr.w	r2, r1, r4
  406344:	ea20 0002 	bic.w	r0, r0, r2
  406348:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40634c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406350:	bf08      	it	eq
  406352:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406356:	bd70      	pop	{r4, r5, r6, pc}
  406358:	f094 0f00 	teq	r4, #0
  40635c:	d10f      	bne.n	40637e <__aeabi_dmul+0x1c2>
  40635e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  406362:	0040      	lsls	r0, r0, #1
  406364:	eb41 0101 	adc.w	r1, r1, r1
  406368:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40636c:	bf08      	it	eq
  40636e:	3c01      	subeq	r4, #1
  406370:	d0f7      	beq.n	406362 <__aeabi_dmul+0x1a6>
  406372:	ea41 0106 	orr.w	r1, r1, r6
  406376:	f095 0f00 	teq	r5, #0
  40637a:	bf18      	it	ne
  40637c:	4770      	bxne	lr
  40637e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  406382:	0052      	lsls	r2, r2, #1
  406384:	eb43 0303 	adc.w	r3, r3, r3
  406388:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40638c:	bf08      	it	eq
  40638e:	3d01      	subeq	r5, #1
  406390:	d0f7      	beq.n	406382 <__aeabi_dmul+0x1c6>
  406392:	ea43 0306 	orr.w	r3, r3, r6
  406396:	4770      	bx	lr
  406398:	ea94 0f0c 	teq	r4, ip
  40639c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4063a0:	bf18      	it	ne
  4063a2:	ea95 0f0c 	teqne	r5, ip
  4063a6:	d00c      	beq.n	4063c2 <__aeabi_dmul+0x206>
  4063a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4063ac:	bf18      	it	ne
  4063ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4063b2:	d1d1      	bne.n	406358 <__aeabi_dmul+0x19c>
  4063b4:	ea81 0103 	eor.w	r1, r1, r3
  4063b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4063bc:	f04f 0000 	mov.w	r0, #0
  4063c0:	bd70      	pop	{r4, r5, r6, pc}
  4063c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4063c6:	bf06      	itte	eq
  4063c8:	4610      	moveq	r0, r2
  4063ca:	4619      	moveq	r1, r3
  4063cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4063d0:	d019      	beq.n	406406 <__aeabi_dmul+0x24a>
  4063d2:	ea94 0f0c 	teq	r4, ip
  4063d6:	d102      	bne.n	4063de <__aeabi_dmul+0x222>
  4063d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4063dc:	d113      	bne.n	406406 <__aeabi_dmul+0x24a>
  4063de:	ea95 0f0c 	teq	r5, ip
  4063e2:	d105      	bne.n	4063f0 <__aeabi_dmul+0x234>
  4063e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4063e8:	bf1c      	itt	ne
  4063ea:	4610      	movne	r0, r2
  4063ec:	4619      	movne	r1, r3
  4063ee:	d10a      	bne.n	406406 <__aeabi_dmul+0x24a>
  4063f0:	ea81 0103 	eor.w	r1, r1, r3
  4063f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4063f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4063fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406400:	f04f 0000 	mov.w	r0, #0
  406404:	bd70      	pop	{r4, r5, r6, pc}
  406406:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40640a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40640e:	bd70      	pop	{r4, r5, r6, pc}

00406410 <__aeabi_ddiv>:
  406410:	b570      	push	{r4, r5, r6, lr}
  406412:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406416:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40641a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40641e:	bf1d      	ittte	ne
  406420:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406424:	ea94 0f0c 	teqne	r4, ip
  406428:	ea95 0f0c 	teqne	r5, ip
  40642c:	f000 f8a7 	bleq	40657e <__aeabi_ddiv+0x16e>
  406430:	eba4 0405 	sub.w	r4, r4, r5
  406434:	ea81 0e03 	eor.w	lr, r1, r3
  406438:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40643c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406440:	f000 8088 	beq.w	406554 <__aeabi_ddiv+0x144>
  406444:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406448:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40644c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406450:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406454:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406458:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40645c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406460:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406464:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406468:	429d      	cmp	r5, r3
  40646a:	bf08      	it	eq
  40646c:	4296      	cmpeq	r6, r2
  40646e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406472:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406476:	d202      	bcs.n	40647e <__aeabi_ddiv+0x6e>
  406478:	085b      	lsrs	r3, r3, #1
  40647a:	ea4f 0232 	mov.w	r2, r2, rrx
  40647e:	1ab6      	subs	r6, r6, r2
  406480:	eb65 0503 	sbc.w	r5, r5, r3
  406484:	085b      	lsrs	r3, r3, #1
  406486:	ea4f 0232 	mov.w	r2, r2, rrx
  40648a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40648e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406492:	ebb6 0e02 	subs.w	lr, r6, r2
  406496:	eb75 0e03 	sbcs.w	lr, r5, r3
  40649a:	bf22      	ittt	cs
  40649c:	1ab6      	subcs	r6, r6, r2
  40649e:	4675      	movcs	r5, lr
  4064a0:	ea40 000c 	orrcs.w	r0, r0, ip
  4064a4:	085b      	lsrs	r3, r3, #1
  4064a6:	ea4f 0232 	mov.w	r2, r2, rrx
  4064aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4064ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064b2:	bf22      	ittt	cs
  4064b4:	1ab6      	subcs	r6, r6, r2
  4064b6:	4675      	movcs	r5, lr
  4064b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4064bc:	085b      	lsrs	r3, r3, #1
  4064be:	ea4f 0232 	mov.w	r2, r2, rrx
  4064c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4064c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064ca:	bf22      	ittt	cs
  4064cc:	1ab6      	subcs	r6, r6, r2
  4064ce:	4675      	movcs	r5, lr
  4064d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4064d4:	085b      	lsrs	r3, r3, #1
  4064d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4064da:	ebb6 0e02 	subs.w	lr, r6, r2
  4064de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4064e2:	bf22      	ittt	cs
  4064e4:	1ab6      	subcs	r6, r6, r2
  4064e6:	4675      	movcs	r5, lr
  4064e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4064ec:	ea55 0e06 	orrs.w	lr, r5, r6
  4064f0:	d018      	beq.n	406524 <__aeabi_ddiv+0x114>
  4064f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4064f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4064fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4064fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406502:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406506:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40650a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40650e:	d1c0      	bne.n	406492 <__aeabi_ddiv+0x82>
  406510:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406514:	d10b      	bne.n	40652e <__aeabi_ddiv+0x11e>
  406516:	ea41 0100 	orr.w	r1, r1, r0
  40651a:	f04f 0000 	mov.w	r0, #0
  40651e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406522:	e7b6      	b.n	406492 <__aeabi_ddiv+0x82>
  406524:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406528:	bf04      	itt	eq
  40652a:	4301      	orreq	r1, r0
  40652c:	2000      	moveq	r0, #0
  40652e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406532:	bf88      	it	hi
  406534:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406538:	f63f aeaf 	bhi.w	40629a <__aeabi_dmul+0xde>
  40653c:	ebb5 0c03 	subs.w	ip, r5, r3
  406540:	bf04      	itt	eq
  406542:	ebb6 0c02 	subseq.w	ip, r6, r2
  406546:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40654a:	f150 0000 	adcs.w	r0, r0, #0
  40654e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406552:	bd70      	pop	{r4, r5, r6, pc}
  406554:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406558:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40655c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406560:	bfc2      	ittt	gt
  406562:	ebd4 050c 	rsbsgt	r5, r4, ip
  406566:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40656a:	bd70      	popgt	{r4, r5, r6, pc}
  40656c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406570:	f04f 0e00 	mov.w	lr, #0
  406574:	3c01      	subs	r4, #1
  406576:	e690      	b.n	40629a <__aeabi_dmul+0xde>
  406578:	ea45 0e06 	orr.w	lr, r5, r6
  40657c:	e68d      	b.n	40629a <__aeabi_dmul+0xde>
  40657e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406582:	ea94 0f0c 	teq	r4, ip
  406586:	bf08      	it	eq
  406588:	ea95 0f0c 	teqeq	r5, ip
  40658c:	f43f af3b 	beq.w	406406 <__aeabi_dmul+0x24a>
  406590:	ea94 0f0c 	teq	r4, ip
  406594:	d10a      	bne.n	4065ac <__aeabi_ddiv+0x19c>
  406596:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40659a:	f47f af34 	bne.w	406406 <__aeabi_dmul+0x24a>
  40659e:	ea95 0f0c 	teq	r5, ip
  4065a2:	f47f af25 	bne.w	4063f0 <__aeabi_dmul+0x234>
  4065a6:	4610      	mov	r0, r2
  4065a8:	4619      	mov	r1, r3
  4065aa:	e72c      	b.n	406406 <__aeabi_dmul+0x24a>
  4065ac:	ea95 0f0c 	teq	r5, ip
  4065b0:	d106      	bne.n	4065c0 <__aeabi_ddiv+0x1b0>
  4065b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4065b6:	f43f aefd 	beq.w	4063b4 <__aeabi_dmul+0x1f8>
  4065ba:	4610      	mov	r0, r2
  4065bc:	4619      	mov	r1, r3
  4065be:	e722      	b.n	406406 <__aeabi_dmul+0x24a>
  4065c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4065c4:	bf18      	it	ne
  4065c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4065ca:	f47f aec5 	bne.w	406358 <__aeabi_dmul+0x19c>
  4065ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4065d2:	f47f af0d 	bne.w	4063f0 <__aeabi_dmul+0x234>
  4065d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4065da:	f47f aeeb 	bne.w	4063b4 <__aeabi_dmul+0x1f8>
  4065de:	e712      	b.n	406406 <__aeabi_dmul+0x24a>

004065e0 <__gedf2>:
  4065e0:	f04f 3cff 	mov.w	ip, #4294967295
  4065e4:	e006      	b.n	4065f4 <__cmpdf2+0x4>
  4065e6:	bf00      	nop

004065e8 <__ledf2>:
  4065e8:	f04f 0c01 	mov.w	ip, #1
  4065ec:	e002      	b.n	4065f4 <__cmpdf2+0x4>
  4065ee:	bf00      	nop

004065f0 <__cmpdf2>:
  4065f0:	f04f 0c01 	mov.w	ip, #1
  4065f4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4065f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4065fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406600:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406604:	bf18      	it	ne
  406606:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40660a:	d01b      	beq.n	406644 <__cmpdf2+0x54>
  40660c:	b001      	add	sp, #4
  40660e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406612:	bf0c      	ite	eq
  406614:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406618:	ea91 0f03 	teqne	r1, r3
  40661c:	bf02      	ittt	eq
  40661e:	ea90 0f02 	teqeq	r0, r2
  406622:	2000      	moveq	r0, #0
  406624:	4770      	bxeq	lr
  406626:	f110 0f00 	cmn.w	r0, #0
  40662a:	ea91 0f03 	teq	r1, r3
  40662e:	bf58      	it	pl
  406630:	4299      	cmppl	r1, r3
  406632:	bf08      	it	eq
  406634:	4290      	cmpeq	r0, r2
  406636:	bf2c      	ite	cs
  406638:	17d8      	asrcs	r0, r3, #31
  40663a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40663e:	f040 0001 	orr.w	r0, r0, #1
  406642:	4770      	bx	lr
  406644:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406648:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40664c:	d102      	bne.n	406654 <__cmpdf2+0x64>
  40664e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406652:	d107      	bne.n	406664 <__cmpdf2+0x74>
  406654:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406658:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40665c:	d1d6      	bne.n	40660c <__cmpdf2+0x1c>
  40665e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406662:	d0d3      	beq.n	40660c <__cmpdf2+0x1c>
  406664:	f85d 0b04 	ldr.w	r0, [sp], #4
  406668:	4770      	bx	lr
  40666a:	bf00      	nop

0040666c <__aeabi_cdrcmple>:
  40666c:	4684      	mov	ip, r0
  40666e:	4610      	mov	r0, r2
  406670:	4662      	mov	r2, ip
  406672:	468c      	mov	ip, r1
  406674:	4619      	mov	r1, r3
  406676:	4663      	mov	r3, ip
  406678:	e000      	b.n	40667c <__aeabi_cdcmpeq>
  40667a:	bf00      	nop

0040667c <__aeabi_cdcmpeq>:
  40667c:	b501      	push	{r0, lr}
  40667e:	f7ff ffb7 	bl	4065f0 <__cmpdf2>
  406682:	2800      	cmp	r0, #0
  406684:	bf48      	it	mi
  406686:	f110 0f00 	cmnmi.w	r0, #0
  40668a:	bd01      	pop	{r0, pc}

0040668c <__aeabi_dcmpeq>:
  40668c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406690:	f7ff fff4 	bl	40667c <__aeabi_cdcmpeq>
  406694:	bf0c      	ite	eq
  406696:	2001      	moveq	r0, #1
  406698:	2000      	movne	r0, #0
  40669a:	f85d fb08 	ldr.w	pc, [sp], #8
  40669e:	bf00      	nop

004066a0 <__aeabi_dcmplt>:
  4066a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066a4:	f7ff ffea 	bl	40667c <__aeabi_cdcmpeq>
  4066a8:	bf34      	ite	cc
  4066aa:	2001      	movcc	r0, #1
  4066ac:	2000      	movcs	r0, #0
  4066ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4066b2:	bf00      	nop

004066b4 <__aeabi_dcmple>:
  4066b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066b8:	f7ff ffe0 	bl	40667c <__aeabi_cdcmpeq>
  4066bc:	bf94      	ite	ls
  4066be:	2001      	movls	r0, #1
  4066c0:	2000      	movhi	r0, #0
  4066c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4066c6:	bf00      	nop

004066c8 <__aeabi_dcmpge>:
  4066c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066cc:	f7ff ffce 	bl	40666c <__aeabi_cdrcmple>
  4066d0:	bf94      	ite	ls
  4066d2:	2001      	movls	r0, #1
  4066d4:	2000      	movhi	r0, #0
  4066d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4066da:	bf00      	nop

004066dc <__aeabi_dcmpgt>:
  4066dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4066e0:	f7ff ffc4 	bl	40666c <__aeabi_cdrcmple>
  4066e4:	bf34      	ite	cc
  4066e6:	2001      	movcc	r0, #1
  4066e8:	2000      	movcs	r0, #0
  4066ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4066ee:	bf00      	nop

004066f0 <__aeabi_d2iz>:
  4066f0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4066f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4066f8:	d215      	bcs.n	406726 <__aeabi_d2iz+0x36>
  4066fa:	d511      	bpl.n	406720 <__aeabi_d2iz+0x30>
  4066fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406700:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406704:	d912      	bls.n	40672c <__aeabi_d2iz+0x3c>
  406706:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40670a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40670e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406712:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406716:	fa23 f002 	lsr.w	r0, r3, r2
  40671a:	bf18      	it	ne
  40671c:	4240      	negne	r0, r0
  40671e:	4770      	bx	lr
  406720:	f04f 0000 	mov.w	r0, #0
  406724:	4770      	bx	lr
  406726:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40672a:	d105      	bne.n	406738 <__aeabi_d2iz+0x48>
  40672c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406730:	bf08      	it	eq
  406732:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406736:	4770      	bx	lr
  406738:	f04f 0000 	mov.w	r0, #0
  40673c:	4770      	bx	lr
  40673e:	bf00      	nop

00406740 <__aeabi_uldivmod>:
  406740:	b953      	cbnz	r3, 406758 <__aeabi_uldivmod+0x18>
  406742:	b94a      	cbnz	r2, 406758 <__aeabi_uldivmod+0x18>
  406744:	2900      	cmp	r1, #0
  406746:	bf08      	it	eq
  406748:	2800      	cmpeq	r0, #0
  40674a:	bf1c      	itt	ne
  40674c:	f04f 31ff 	movne.w	r1, #4294967295
  406750:	f04f 30ff 	movne.w	r0, #4294967295
  406754:	f000 b83c 	b.w	4067d0 <__aeabi_idiv0>
  406758:	b082      	sub	sp, #8
  40675a:	46ec      	mov	ip, sp
  40675c:	e92d 5000 	stmdb	sp!, {ip, lr}
  406760:	f000 f81e 	bl	4067a0 <__gnu_uldivmod_helper>
  406764:	f8dd e004 	ldr.w	lr, [sp, #4]
  406768:	b002      	add	sp, #8
  40676a:	bc0c      	pop	{r2, r3}
  40676c:	4770      	bx	lr
  40676e:	bf00      	nop

00406770 <__gnu_ldivmod_helper>:
  406770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406774:	9c06      	ldr	r4, [sp, #24]
  406776:	4615      	mov	r5, r2
  406778:	4606      	mov	r6, r0
  40677a:	460f      	mov	r7, r1
  40677c:	4698      	mov	r8, r3
  40677e:	f000 f829 	bl	4067d4 <__divdi3>
  406782:	fb05 f301 	mul.w	r3, r5, r1
  406786:	fb00 3808 	mla	r8, r0, r8, r3
  40678a:	fba5 2300 	umull	r2, r3, r5, r0
  40678e:	1ab2      	subs	r2, r6, r2
  406790:	4443      	add	r3, r8
  406792:	eb67 0303 	sbc.w	r3, r7, r3
  406796:	e9c4 2300 	strd	r2, r3, [r4]
  40679a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40679e:	bf00      	nop

004067a0 <__gnu_uldivmod_helper>:
  4067a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4067a4:	9c06      	ldr	r4, [sp, #24]
  4067a6:	4690      	mov	r8, r2
  4067a8:	4606      	mov	r6, r0
  4067aa:	460f      	mov	r7, r1
  4067ac:	461d      	mov	r5, r3
  4067ae:	f000 f95f 	bl	406a70 <__udivdi3>
  4067b2:	fb00 f505 	mul.w	r5, r0, r5
  4067b6:	fba0 2308 	umull	r2, r3, r0, r8
  4067ba:	fb08 5501 	mla	r5, r8, r1, r5
  4067be:	1ab2      	subs	r2, r6, r2
  4067c0:	442b      	add	r3, r5
  4067c2:	eb67 0303 	sbc.w	r3, r7, r3
  4067c6:	e9c4 2300 	strd	r2, r3, [r4]
  4067ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067ce:	bf00      	nop

004067d0 <__aeabi_idiv0>:
  4067d0:	4770      	bx	lr
  4067d2:	bf00      	nop

004067d4 <__divdi3>:
  4067d4:	2900      	cmp	r1, #0
  4067d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4067da:	f2c0 80a6 	blt.w	40692a <__divdi3+0x156>
  4067de:	2600      	movs	r6, #0
  4067e0:	2b00      	cmp	r3, #0
  4067e2:	f2c0 809c 	blt.w	40691e <__divdi3+0x14a>
  4067e6:	4688      	mov	r8, r1
  4067e8:	4694      	mov	ip, r2
  4067ea:	469e      	mov	lr, r3
  4067ec:	4615      	mov	r5, r2
  4067ee:	4604      	mov	r4, r0
  4067f0:	460f      	mov	r7, r1
  4067f2:	2b00      	cmp	r3, #0
  4067f4:	d13d      	bne.n	406872 <__divdi3+0x9e>
  4067f6:	428a      	cmp	r2, r1
  4067f8:	d959      	bls.n	4068ae <__divdi3+0xda>
  4067fa:	fab2 f382 	clz	r3, r2
  4067fe:	b13b      	cbz	r3, 406810 <__divdi3+0x3c>
  406800:	f1c3 0220 	rsb	r2, r3, #32
  406804:	409f      	lsls	r7, r3
  406806:	fa20 f202 	lsr.w	r2, r0, r2
  40680a:	409d      	lsls	r5, r3
  40680c:	4317      	orrs	r7, r2
  40680e:	409c      	lsls	r4, r3
  406810:	0c29      	lsrs	r1, r5, #16
  406812:	0c22      	lsrs	r2, r4, #16
  406814:	fbb7 fef1 	udiv	lr, r7, r1
  406818:	b2a8      	uxth	r0, r5
  40681a:	fb01 771e 	mls	r7, r1, lr, r7
  40681e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  406822:	fb00 f30e 	mul.w	r3, r0, lr
  406826:	42bb      	cmp	r3, r7
  406828:	d90a      	bls.n	406840 <__divdi3+0x6c>
  40682a:	197f      	adds	r7, r7, r5
  40682c:	f10e 32ff 	add.w	r2, lr, #4294967295
  406830:	f080 8105 	bcs.w	406a3e <__divdi3+0x26a>
  406834:	42bb      	cmp	r3, r7
  406836:	f240 8102 	bls.w	406a3e <__divdi3+0x26a>
  40683a:	f1ae 0e02 	sub.w	lr, lr, #2
  40683e:	442f      	add	r7, r5
  406840:	1aff      	subs	r7, r7, r3
  406842:	b2a4      	uxth	r4, r4
  406844:	fbb7 f3f1 	udiv	r3, r7, r1
  406848:	fb01 7713 	mls	r7, r1, r3, r7
  40684c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406850:	fb00 f003 	mul.w	r0, r0, r3
  406854:	42b8      	cmp	r0, r7
  406856:	d908      	bls.n	40686a <__divdi3+0x96>
  406858:	197f      	adds	r7, r7, r5
  40685a:	f103 32ff 	add.w	r2, r3, #4294967295
  40685e:	f080 80f0 	bcs.w	406a42 <__divdi3+0x26e>
  406862:	42b8      	cmp	r0, r7
  406864:	f240 80ed 	bls.w	406a42 <__divdi3+0x26e>
  406868:	3b02      	subs	r3, #2
  40686a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40686e:	2200      	movs	r2, #0
  406870:	e003      	b.n	40687a <__divdi3+0xa6>
  406872:	428b      	cmp	r3, r1
  406874:	d90f      	bls.n	406896 <__divdi3+0xc2>
  406876:	2200      	movs	r2, #0
  406878:	4613      	mov	r3, r2
  40687a:	1c34      	adds	r4, r6, #0
  40687c:	bf18      	it	ne
  40687e:	2401      	movne	r4, #1
  406880:	4260      	negs	r0, r4
  406882:	f04f 0500 	mov.w	r5, #0
  406886:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40688a:	4058      	eors	r0, r3
  40688c:	4051      	eors	r1, r2
  40688e:	1900      	adds	r0, r0, r4
  406890:	4169      	adcs	r1, r5
  406892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406896:	fab3 f283 	clz	r2, r3
  40689a:	2a00      	cmp	r2, #0
  40689c:	f040 8086 	bne.w	4069ac <__divdi3+0x1d8>
  4068a0:	428b      	cmp	r3, r1
  4068a2:	d302      	bcc.n	4068aa <__divdi3+0xd6>
  4068a4:	4584      	cmp	ip, r0
  4068a6:	f200 80db 	bhi.w	406a60 <__divdi3+0x28c>
  4068aa:	2301      	movs	r3, #1
  4068ac:	e7e5      	b.n	40687a <__divdi3+0xa6>
  4068ae:	b912      	cbnz	r2, 4068b6 <__divdi3+0xe2>
  4068b0:	2301      	movs	r3, #1
  4068b2:	fbb3 f5f2 	udiv	r5, r3, r2
  4068b6:	fab5 f085 	clz	r0, r5
  4068ba:	2800      	cmp	r0, #0
  4068bc:	d13b      	bne.n	406936 <__divdi3+0x162>
  4068be:	1b78      	subs	r0, r7, r5
  4068c0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4068c4:	fa1f fc85 	uxth.w	ip, r5
  4068c8:	2201      	movs	r2, #1
  4068ca:	fbb0 f8fe 	udiv	r8, r0, lr
  4068ce:	0c21      	lsrs	r1, r4, #16
  4068d0:	fb0e 0718 	mls	r7, lr, r8, r0
  4068d4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  4068d8:	fb0c f308 	mul.w	r3, ip, r8
  4068dc:	42bb      	cmp	r3, r7
  4068de:	d907      	bls.n	4068f0 <__divdi3+0x11c>
  4068e0:	197f      	adds	r7, r7, r5
  4068e2:	f108 31ff 	add.w	r1, r8, #4294967295
  4068e6:	d202      	bcs.n	4068ee <__divdi3+0x11a>
  4068e8:	42bb      	cmp	r3, r7
  4068ea:	f200 80bd 	bhi.w	406a68 <__divdi3+0x294>
  4068ee:	4688      	mov	r8, r1
  4068f0:	1aff      	subs	r7, r7, r3
  4068f2:	b2a4      	uxth	r4, r4
  4068f4:	fbb7 f3fe 	udiv	r3, r7, lr
  4068f8:	fb0e 7713 	mls	r7, lr, r3, r7
  4068fc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406900:	fb0c fc03 	mul.w	ip, ip, r3
  406904:	45bc      	cmp	ip, r7
  406906:	d907      	bls.n	406918 <__divdi3+0x144>
  406908:	197f      	adds	r7, r7, r5
  40690a:	f103 31ff 	add.w	r1, r3, #4294967295
  40690e:	d202      	bcs.n	406916 <__divdi3+0x142>
  406910:	45bc      	cmp	ip, r7
  406912:	f200 80a7 	bhi.w	406a64 <__divdi3+0x290>
  406916:	460b      	mov	r3, r1
  406918:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40691c:	e7ad      	b.n	40687a <__divdi3+0xa6>
  40691e:	4252      	negs	r2, r2
  406920:	ea6f 0606 	mvn.w	r6, r6
  406924:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406928:	e75d      	b.n	4067e6 <__divdi3+0x12>
  40692a:	4240      	negs	r0, r0
  40692c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406930:	f04f 36ff 	mov.w	r6, #4294967295
  406934:	e754      	b.n	4067e0 <__divdi3+0xc>
  406936:	f1c0 0220 	rsb	r2, r0, #32
  40693a:	fa24 f102 	lsr.w	r1, r4, r2
  40693e:	fa07 f300 	lsl.w	r3, r7, r0
  406942:	4085      	lsls	r5, r0
  406944:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406948:	40d7      	lsrs	r7, r2
  40694a:	4319      	orrs	r1, r3
  40694c:	fbb7 f2fe 	udiv	r2, r7, lr
  406950:	0c0b      	lsrs	r3, r1, #16
  406952:	fb0e 7712 	mls	r7, lr, r2, r7
  406956:	fa1f fc85 	uxth.w	ip, r5
  40695a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40695e:	fb0c f702 	mul.w	r7, ip, r2
  406962:	429f      	cmp	r7, r3
  406964:	fa04 f400 	lsl.w	r4, r4, r0
  406968:	d907      	bls.n	40697a <__divdi3+0x1a6>
  40696a:	195b      	adds	r3, r3, r5
  40696c:	f102 30ff 	add.w	r0, r2, #4294967295
  406970:	d274      	bcs.n	406a5c <__divdi3+0x288>
  406972:	429f      	cmp	r7, r3
  406974:	d972      	bls.n	406a5c <__divdi3+0x288>
  406976:	3a02      	subs	r2, #2
  406978:	442b      	add	r3, r5
  40697a:	1bdf      	subs	r7, r3, r7
  40697c:	b289      	uxth	r1, r1
  40697e:	fbb7 f8fe 	udiv	r8, r7, lr
  406982:	fb0e 7318 	mls	r3, lr, r8, r7
  406986:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40698a:	fb0c f708 	mul.w	r7, ip, r8
  40698e:	429f      	cmp	r7, r3
  406990:	d908      	bls.n	4069a4 <__divdi3+0x1d0>
  406992:	195b      	adds	r3, r3, r5
  406994:	f108 31ff 	add.w	r1, r8, #4294967295
  406998:	d25c      	bcs.n	406a54 <__divdi3+0x280>
  40699a:	429f      	cmp	r7, r3
  40699c:	d95a      	bls.n	406a54 <__divdi3+0x280>
  40699e:	f1a8 0802 	sub.w	r8, r8, #2
  4069a2:	442b      	add	r3, r5
  4069a4:	1bd8      	subs	r0, r3, r7
  4069a6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  4069aa:	e78e      	b.n	4068ca <__divdi3+0xf6>
  4069ac:	f1c2 0320 	rsb	r3, r2, #32
  4069b0:	fa2c f103 	lsr.w	r1, ip, r3
  4069b4:	fa0e fe02 	lsl.w	lr, lr, r2
  4069b8:	fa20 f703 	lsr.w	r7, r0, r3
  4069bc:	ea41 0e0e 	orr.w	lr, r1, lr
  4069c0:	fa08 f002 	lsl.w	r0, r8, r2
  4069c4:	fa28 f103 	lsr.w	r1, r8, r3
  4069c8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  4069cc:	4338      	orrs	r0, r7
  4069ce:	fbb1 f8f5 	udiv	r8, r1, r5
  4069d2:	0c03      	lsrs	r3, r0, #16
  4069d4:	fb05 1118 	mls	r1, r5, r8, r1
  4069d8:	fa1f f78e 	uxth.w	r7, lr
  4069dc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4069e0:	fb07 f308 	mul.w	r3, r7, r8
  4069e4:	428b      	cmp	r3, r1
  4069e6:	fa0c fc02 	lsl.w	ip, ip, r2
  4069ea:	d909      	bls.n	406a00 <__divdi3+0x22c>
  4069ec:	eb11 010e 	adds.w	r1, r1, lr
  4069f0:	f108 39ff 	add.w	r9, r8, #4294967295
  4069f4:	d230      	bcs.n	406a58 <__divdi3+0x284>
  4069f6:	428b      	cmp	r3, r1
  4069f8:	d92e      	bls.n	406a58 <__divdi3+0x284>
  4069fa:	f1a8 0802 	sub.w	r8, r8, #2
  4069fe:	4471      	add	r1, lr
  406a00:	1ac9      	subs	r1, r1, r3
  406a02:	b280      	uxth	r0, r0
  406a04:	fbb1 f3f5 	udiv	r3, r1, r5
  406a08:	fb05 1113 	mls	r1, r5, r3, r1
  406a0c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406a10:	fb07 f703 	mul.w	r7, r7, r3
  406a14:	428f      	cmp	r7, r1
  406a16:	d908      	bls.n	406a2a <__divdi3+0x256>
  406a18:	eb11 010e 	adds.w	r1, r1, lr
  406a1c:	f103 30ff 	add.w	r0, r3, #4294967295
  406a20:	d216      	bcs.n	406a50 <__divdi3+0x27c>
  406a22:	428f      	cmp	r7, r1
  406a24:	d914      	bls.n	406a50 <__divdi3+0x27c>
  406a26:	3b02      	subs	r3, #2
  406a28:	4471      	add	r1, lr
  406a2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  406a2e:	1bc9      	subs	r1, r1, r7
  406a30:	fba3 890c 	umull	r8, r9, r3, ip
  406a34:	4549      	cmp	r1, r9
  406a36:	d309      	bcc.n	406a4c <__divdi3+0x278>
  406a38:	d005      	beq.n	406a46 <__divdi3+0x272>
  406a3a:	2200      	movs	r2, #0
  406a3c:	e71d      	b.n	40687a <__divdi3+0xa6>
  406a3e:	4696      	mov	lr, r2
  406a40:	e6fe      	b.n	406840 <__divdi3+0x6c>
  406a42:	4613      	mov	r3, r2
  406a44:	e711      	b.n	40686a <__divdi3+0x96>
  406a46:	4094      	lsls	r4, r2
  406a48:	4544      	cmp	r4, r8
  406a4a:	d2f6      	bcs.n	406a3a <__divdi3+0x266>
  406a4c:	3b01      	subs	r3, #1
  406a4e:	e7f4      	b.n	406a3a <__divdi3+0x266>
  406a50:	4603      	mov	r3, r0
  406a52:	e7ea      	b.n	406a2a <__divdi3+0x256>
  406a54:	4688      	mov	r8, r1
  406a56:	e7a5      	b.n	4069a4 <__divdi3+0x1d0>
  406a58:	46c8      	mov	r8, r9
  406a5a:	e7d1      	b.n	406a00 <__divdi3+0x22c>
  406a5c:	4602      	mov	r2, r0
  406a5e:	e78c      	b.n	40697a <__divdi3+0x1a6>
  406a60:	4613      	mov	r3, r2
  406a62:	e70a      	b.n	40687a <__divdi3+0xa6>
  406a64:	3b02      	subs	r3, #2
  406a66:	e757      	b.n	406918 <__divdi3+0x144>
  406a68:	f1a8 0802 	sub.w	r8, r8, #2
  406a6c:	442f      	add	r7, r5
  406a6e:	e73f      	b.n	4068f0 <__divdi3+0x11c>

00406a70 <__udivdi3>:
  406a70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a74:	2b00      	cmp	r3, #0
  406a76:	d144      	bne.n	406b02 <__udivdi3+0x92>
  406a78:	428a      	cmp	r2, r1
  406a7a:	4615      	mov	r5, r2
  406a7c:	4604      	mov	r4, r0
  406a7e:	d94f      	bls.n	406b20 <__udivdi3+0xb0>
  406a80:	fab2 f782 	clz	r7, r2
  406a84:	460e      	mov	r6, r1
  406a86:	b14f      	cbz	r7, 406a9c <__udivdi3+0x2c>
  406a88:	f1c7 0320 	rsb	r3, r7, #32
  406a8c:	40b9      	lsls	r1, r7
  406a8e:	fa20 f603 	lsr.w	r6, r0, r3
  406a92:	fa02 f507 	lsl.w	r5, r2, r7
  406a96:	430e      	orrs	r6, r1
  406a98:	fa00 f407 	lsl.w	r4, r0, r7
  406a9c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406aa0:	0c23      	lsrs	r3, r4, #16
  406aa2:	fbb6 f0fe 	udiv	r0, r6, lr
  406aa6:	b2af      	uxth	r7, r5
  406aa8:	fb0e 6110 	mls	r1, lr, r0, r6
  406aac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406ab0:	fb07 f100 	mul.w	r1, r7, r0
  406ab4:	4299      	cmp	r1, r3
  406ab6:	d909      	bls.n	406acc <__udivdi3+0x5c>
  406ab8:	195b      	adds	r3, r3, r5
  406aba:	f100 32ff 	add.w	r2, r0, #4294967295
  406abe:	f080 80ec 	bcs.w	406c9a <__udivdi3+0x22a>
  406ac2:	4299      	cmp	r1, r3
  406ac4:	f240 80e9 	bls.w	406c9a <__udivdi3+0x22a>
  406ac8:	3802      	subs	r0, #2
  406aca:	442b      	add	r3, r5
  406acc:	1a5a      	subs	r2, r3, r1
  406ace:	b2a4      	uxth	r4, r4
  406ad0:	fbb2 f3fe 	udiv	r3, r2, lr
  406ad4:	fb0e 2213 	mls	r2, lr, r3, r2
  406ad8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  406adc:	fb07 f703 	mul.w	r7, r7, r3
  406ae0:	4297      	cmp	r7, r2
  406ae2:	d908      	bls.n	406af6 <__udivdi3+0x86>
  406ae4:	1952      	adds	r2, r2, r5
  406ae6:	f103 31ff 	add.w	r1, r3, #4294967295
  406aea:	f080 80d8 	bcs.w	406c9e <__udivdi3+0x22e>
  406aee:	4297      	cmp	r7, r2
  406af0:	f240 80d5 	bls.w	406c9e <__udivdi3+0x22e>
  406af4:	3b02      	subs	r3, #2
  406af6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406afa:	2600      	movs	r6, #0
  406afc:	4631      	mov	r1, r6
  406afe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b02:	428b      	cmp	r3, r1
  406b04:	d847      	bhi.n	406b96 <__udivdi3+0x126>
  406b06:	fab3 f683 	clz	r6, r3
  406b0a:	2e00      	cmp	r6, #0
  406b0c:	d148      	bne.n	406ba0 <__udivdi3+0x130>
  406b0e:	428b      	cmp	r3, r1
  406b10:	d302      	bcc.n	406b18 <__udivdi3+0xa8>
  406b12:	4282      	cmp	r2, r0
  406b14:	f200 80cd 	bhi.w	406cb2 <__udivdi3+0x242>
  406b18:	2001      	movs	r0, #1
  406b1a:	4631      	mov	r1, r6
  406b1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b20:	b912      	cbnz	r2, 406b28 <__udivdi3+0xb8>
  406b22:	2501      	movs	r5, #1
  406b24:	fbb5 f5f2 	udiv	r5, r5, r2
  406b28:	fab5 f885 	clz	r8, r5
  406b2c:	f1b8 0f00 	cmp.w	r8, #0
  406b30:	d177      	bne.n	406c22 <__udivdi3+0x1b2>
  406b32:	1b4a      	subs	r2, r1, r5
  406b34:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406b38:	b2af      	uxth	r7, r5
  406b3a:	2601      	movs	r6, #1
  406b3c:	fbb2 f0fe 	udiv	r0, r2, lr
  406b40:	0c23      	lsrs	r3, r4, #16
  406b42:	fb0e 2110 	mls	r1, lr, r0, r2
  406b46:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  406b4a:	fb07 f300 	mul.w	r3, r7, r0
  406b4e:	428b      	cmp	r3, r1
  406b50:	d907      	bls.n	406b62 <__udivdi3+0xf2>
  406b52:	1949      	adds	r1, r1, r5
  406b54:	f100 32ff 	add.w	r2, r0, #4294967295
  406b58:	d202      	bcs.n	406b60 <__udivdi3+0xf0>
  406b5a:	428b      	cmp	r3, r1
  406b5c:	f200 80ba 	bhi.w	406cd4 <__udivdi3+0x264>
  406b60:	4610      	mov	r0, r2
  406b62:	1ac9      	subs	r1, r1, r3
  406b64:	b2a4      	uxth	r4, r4
  406b66:	fbb1 f3fe 	udiv	r3, r1, lr
  406b6a:	fb0e 1113 	mls	r1, lr, r3, r1
  406b6e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  406b72:	fb07 f703 	mul.w	r7, r7, r3
  406b76:	42a7      	cmp	r7, r4
  406b78:	d908      	bls.n	406b8c <__udivdi3+0x11c>
  406b7a:	1964      	adds	r4, r4, r5
  406b7c:	f103 32ff 	add.w	r2, r3, #4294967295
  406b80:	f080 808f 	bcs.w	406ca2 <__udivdi3+0x232>
  406b84:	42a7      	cmp	r7, r4
  406b86:	f240 808c 	bls.w	406ca2 <__udivdi3+0x232>
  406b8a:	3b02      	subs	r3, #2
  406b8c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  406b90:	4631      	mov	r1, r6
  406b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b96:	2600      	movs	r6, #0
  406b98:	4630      	mov	r0, r6
  406b9a:	4631      	mov	r1, r6
  406b9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ba0:	f1c6 0420 	rsb	r4, r6, #32
  406ba4:	fa22 f504 	lsr.w	r5, r2, r4
  406ba8:	40b3      	lsls	r3, r6
  406baa:	432b      	orrs	r3, r5
  406bac:	fa20 fc04 	lsr.w	ip, r0, r4
  406bb0:	fa01 f706 	lsl.w	r7, r1, r6
  406bb4:	fa21 f504 	lsr.w	r5, r1, r4
  406bb8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  406bbc:	ea4c 0707 	orr.w	r7, ip, r7
  406bc0:	fbb5 f8fe 	udiv	r8, r5, lr
  406bc4:	0c39      	lsrs	r1, r7, #16
  406bc6:	fb0e 5518 	mls	r5, lr, r8, r5
  406bca:	fa1f fc83 	uxth.w	ip, r3
  406bce:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  406bd2:	fb0c f108 	mul.w	r1, ip, r8
  406bd6:	42a9      	cmp	r1, r5
  406bd8:	fa02 f206 	lsl.w	r2, r2, r6
  406bdc:	d904      	bls.n	406be8 <__udivdi3+0x178>
  406bde:	18ed      	adds	r5, r5, r3
  406be0:	f108 34ff 	add.w	r4, r8, #4294967295
  406be4:	d367      	bcc.n	406cb6 <__udivdi3+0x246>
  406be6:	46a0      	mov	r8, r4
  406be8:	1a6d      	subs	r5, r5, r1
  406bea:	b2bf      	uxth	r7, r7
  406bec:	fbb5 f4fe 	udiv	r4, r5, lr
  406bf0:	fb0e 5514 	mls	r5, lr, r4, r5
  406bf4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  406bf8:	fb0c fc04 	mul.w	ip, ip, r4
  406bfc:	458c      	cmp	ip, r1
  406bfe:	d904      	bls.n	406c0a <__udivdi3+0x19a>
  406c00:	18c9      	adds	r1, r1, r3
  406c02:	f104 35ff 	add.w	r5, r4, #4294967295
  406c06:	d35c      	bcc.n	406cc2 <__udivdi3+0x252>
  406c08:	462c      	mov	r4, r5
  406c0a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  406c0e:	ebcc 0101 	rsb	r1, ip, r1
  406c12:	fba4 2302 	umull	r2, r3, r4, r2
  406c16:	4299      	cmp	r1, r3
  406c18:	d348      	bcc.n	406cac <__udivdi3+0x23c>
  406c1a:	d044      	beq.n	406ca6 <__udivdi3+0x236>
  406c1c:	4620      	mov	r0, r4
  406c1e:	2600      	movs	r6, #0
  406c20:	e76c      	b.n	406afc <__udivdi3+0x8c>
  406c22:	f1c8 0420 	rsb	r4, r8, #32
  406c26:	fa01 f308 	lsl.w	r3, r1, r8
  406c2a:	fa05 f508 	lsl.w	r5, r5, r8
  406c2e:	fa20 f704 	lsr.w	r7, r0, r4
  406c32:	40e1      	lsrs	r1, r4
  406c34:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406c38:	431f      	orrs	r7, r3
  406c3a:	fbb1 f6fe 	udiv	r6, r1, lr
  406c3e:	0c3a      	lsrs	r2, r7, #16
  406c40:	fb0e 1116 	mls	r1, lr, r6, r1
  406c44:	fa1f fc85 	uxth.w	ip, r5
  406c48:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  406c4c:	fb0c f206 	mul.w	r2, ip, r6
  406c50:	429a      	cmp	r2, r3
  406c52:	fa00 f408 	lsl.w	r4, r0, r8
  406c56:	d907      	bls.n	406c68 <__udivdi3+0x1f8>
  406c58:	195b      	adds	r3, r3, r5
  406c5a:	f106 31ff 	add.w	r1, r6, #4294967295
  406c5e:	d237      	bcs.n	406cd0 <__udivdi3+0x260>
  406c60:	429a      	cmp	r2, r3
  406c62:	d935      	bls.n	406cd0 <__udivdi3+0x260>
  406c64:	3e02      	subs	r6, #2
  406c66:	442b      	add	r3, r5
  406c68:	1a9b      	subs	r3, r3, r2
  406c6a:	b2bf      	uxth	r7, r7
  406c6c:	fbb3 f0fe 	udiv	r0, r3, lr
  406c70:	fb0e 3310 	mls	r3, lr, r0, r3
  406c74:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  406c78:	fb0c f100 	mul.w	r1, ip, r0
  406c7c:	4299      	cmp	r1, r3
  406c7e:	d907      	bls.n	406c90 <__udivdi3+0x220>
  406c80:	195b      	adds	r3, r3, r5
  406c82:	f100 32ff 	add.w	r2, r0, #4294967295
  406c86:	d221      	bcs.n	406ccc <__udivdi3+0x25c>
  406c88:	4299      	cmp	r1, r3
  406c8a:	d91f      	bls.n	406ccc <__udivdi3+0x25c>
  406c8c:	3802      	subs	r0, #2
  406c8e:	442b      	add	r3, r5
  406c90:	1a5a      	subs	r2, r3, r1
  406c92:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  406c96:	4667      	mov	r7, ip
  406c98:	e750      	b.n	406b3c <__udivdi3+0xcc>
  406c9a:	4610      	mov	r0, r2
  406c9c:	e716      	b.n	406acc <__udivdi3+0x5c>
  406c9e:	460b      	mov	r3, r1
  406ca0:	e729      	b.n	406af6 <__udivdi3+0x86>
  406ca2:	4613      	mov	r3, r2
  406ca4:	e772      	b.n	406b8c <__udivdi3+0x11c>
  406ca6:	40b0      	lsls	r0, r6
  406ca8:	4290      	cmp	r0, r2
  406caa:	d2b7      	bcs.n	406c1c <__udivdi3+0x1ac>
  406cac:	1e60      	subs	r0, r4, #1
  406cae:	2600      	movs	r6, #0
  406cb0:	e724      	b.n	406afc <__udivdi3+0x8c>
  406cb2:	4630      	mov	r0, r6
  406cb4:	e722      	b.n	406afc <__udivdi3+0x8c>
  406cb6:	42a9      	cmp	r1, r5
  406cb8:	d995      	bls.n	406be6 <__udivdi3+0x176>
  406cba:	f1a8 0802 	sub.w	r8, r8, #2
  406cbe:	441d      	add	r5, r3
  406cc0:	e792      	b.n	406be8 <__udivdi3+0x178>
  406cc2:	458c      	cmp	ip, r1
  406cc4:	d9a0      	bls.n	406c08 <__udivdi3+0x198>
  406cc6:	3c02      	subs	r4, #2
  406cc8:	4419      	add	r1, r3
  406cca:	e79e      	b.n	406c0a <__udivdi3+0x19a>
  406ccc:	4610      	mov	r0, r2
  406cce:	e7df      	b.n	406c90 <__udivdi3+0x220>
  406cd0:	460e      	mov	r6, r1
  406cd2:	e7c9      	b.n	406c68 <__udivdi3+0x1f8>
  406cd4:	3802      	subs	r0, #2
  406cd6:	4429      	add	r1, r5
  406cd8:	e743      	b.n	406b62 <__udivdi3+0xf2>
  406cda:	bf00      	nop

00406cdc <p_uc_charset10x14>:
	...
  406cf8:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  406d08:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  406d18:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406d28:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406d38:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  406d48:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  406d58:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  406d68:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  406d80:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  406d90:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  406da0:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406db0:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406dc0:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406dd0:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406de0:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406df0:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  406e08:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  406e18:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  406e28:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  406e38:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  406e48:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  406e58:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  406e68:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  406e78:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  406e88:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  406e98:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406ea8:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406eb8:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406ec8:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406ed8:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406ee8:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406ef8:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  406f08:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  406f18:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  406f28:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  406f38:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  406f48:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  406f58:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  406f68:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  406f78:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  406f88:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  406f98:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406fa8:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406fb8:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  406fc8:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  406fd8:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  406fe8:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  406ff8:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407008:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407018:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407028:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407038:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407048:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407058:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407068:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407078:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407088:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407098:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4070a8:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4070b8:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4070c8:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4070d8:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4070e8:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  4070f8:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407108:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407118:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407128:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407138:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407148:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407158:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407168:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407178:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407188:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  407198:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4071a8:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4071b8:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4071c8:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4071d8:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4071e8:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  4071f8:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407208:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407218:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407228:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407238:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407248:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407258:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407268:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407278:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407288:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407298:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4072a8:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4072b8:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4072c8:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4072d8:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4072e8:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  4072f8:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407308:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407318:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407328:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407338:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407348:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407358:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407368:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407378:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407388:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  407398:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4073a8:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4073b8:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4073c8:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4073d8:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4073e8:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4073f8:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407408:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407418:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407428:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407438:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407448:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407458:	fcff fcff 6f43 746e 6461 726f 203a 6425     ....Contador: %d
  407468:	0000 0000 6f43 746e 6461 726f 003a 0000     ....Contador:...
  407478:	6954 656d 3a72 2520 0064 0000 3331 2d20     Timer: %d...13 -
  407488:	4c20 4443 0000 0000 6e41 7264 0065 0000      LCD....Andre...
  407498:	6854 6c61 7365 0000 6554 6574 0000 0000     Thales..Tete....
  4074a8:	0043 0000                                   C...

004074ac <_global_impure_ptr>:
  4074ac:	0018 2000                                   ... 

004074b0 <zeroes.6911>:
  4074b0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004074c0 <blanks.6910>:
  4074c0:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4074d0:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  4074e0:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  4074f0:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  407500:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  407510:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  407520:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......

00407530 <__mprec_tens>:
  407530:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407540:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407550:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407560:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407570:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407580:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407590:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4075a0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4075b0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4075c0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4075d0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4075e0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4075f0:	9db4 79d9 7843 44ea                         ...yCx.D

004075f8 <p05.5302>:
  4075f8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00407608 <__mprec_bigtens>:
  407608:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407618:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407628:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407630 <_init>:
  407630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407632:	bf00      	nop
  407634:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407636:	bc08      	pop	{r3}
  407638:	469e      	mov	lr, r3
  40763a:	4770      	bx	lr

0040763c <__init_array_start>:
  40763c:	004032e1 	.word	0x004032e1

00407640 <__frame_dummy_init_array_entry>:
  407640:	004000f1                                ..@.

00407644 <_fini>:
  407644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407646:	bf00      	nop
  407648:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40764a:	bc08      	pop	{r3}
  40764c:	469e      	mov	lr, r3
  40764e:	4770      	bx	lr

00407650 <__fini_array_start>:
  407650:	004000cd 	.word	0x004000cd
