# compile vhdl design source files
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/SR4.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/MUX2x8.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/cpu_pkg.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/REG8.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/labbfiler/stack.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/registerblock.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/REG6.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/MUX3x6.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/ALU8.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/instruktionsavkodare.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/berakningsenhet.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/labbfiler/adressvaljare.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sources_1/imports/labbfiler/cpu.vhd"
vhdl xil_defaultlib  "../../../labMCU.srcs/sim_1/imports/tb/cpu_tb.vhd"

# Do not sort compile order
nosort
