
*** Running vivado
    with args -log all.vds -m64 -mode batch -messageDb vivado.pb -notrace -source all.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source all.tcl -notrace
Command: synth_design -top all -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 270.703 ; gain = 92.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'all' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/all.v:23]
INFO: [Synth 8-638] synthesizing module 'frac' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/frac.v:23]
INFO: [Synth 8-256] done synthesizing module 'frac' (1#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/frac.v:23]
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'count' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/count.v:23]
INFO: [Synth 8-256] done synthesizing module 'count' (2#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/count.v:23]
INFO: [Synth 8-638] synthesizing module 'halt' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/halt.v:23]
INFO: [Synth 8-638] synthesizing module 'register' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/register.v:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register' (3#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-256] done synthesizing module 'halt' (4#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/halt.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/mux2_1.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (5#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-638] synthesizing module 'pc' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-256] done synthesizing module 'pc' (6#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-638] synthesizing module 'instruction' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'rom0' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:32]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
WARNING: [Synth 8-3848] Net mem in module/entity rom0 does not have driver. [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:28]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'rom0' (7#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom0.v:23]
INFO: [Synth 8-638] synthesizing module 'rom1' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom1.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom1.v:32]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'rom1' (8#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom1.v:23]
INFO: [Synth 8-638] synthesizing module 'rom2' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom2.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom2.v:32]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'rom2' (9#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom2.v:23]
INFO: [Synth 8-638] synthesizing module 'rom3' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom3.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom3.v:32]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'rom3' (10#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/rom3.v:23]
INFO: [Synth 8-256] done synthesizing module 'instruction' (11#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/instruction.v:23]
INFO: [Synth 8-638] synthesizing module 'IF_ID' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-256] done synthesizing module 'IF_ID' (12#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-256] done synthesizing module 'control' (13#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regfile' (14#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-638] synthesizing module 'singal' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/singal.v:23]
INFO: [Synth 8-256] done synthesizing module 'singal' (15#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/singal.v:23]
INFO: [Synth 8-638] synthesizing module 'ID_EX' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-256] done synthesizing module 'ID_EX' (16#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-638] synthesizing module 'singal2' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/singal2.v:23]
INFO: [Synth 8-256] done synthesizing module 'singal2' (17#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/singal2.v:23]
INFO: [Synth 8-638] synthesizing module 'cacl_pc' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/cacl_pc.v:23]
INFO: [Synth 8-256] done synthesizing module 'cacl_pc' (18#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/cacl_pc.v:23]
INFO: [Synth 8-638] synthesizing module 'pcc' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/pcc.v:23]
INFO: [Synth 8-256] done synthesizing module 'pcc' (19#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/pcc.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (20#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'EX_MEM' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM' (21#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-638] synthesizing module 'singal3' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/singal3.v:23]
INFO: [Synth 8-256] done synthesizing module 'singal3' (22#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/singal3.v:23]
INFO: [Synth 8-638] synthesizing module 'load_nop' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/load_nop.v:23]
INFO: [Synth 8-256] done synthesizing module 'load_nop' (23#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/load_nop.v:23]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-256] done synthesizing module 'ram' (24#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/ram.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (25#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-638] synthesizing module 'control_int' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/control_int.v:23]
INFO: [Synth 8-256] done synthesizing module 'control_int' (26#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/control_int.v:23]
INFO: [Synth 8-638] synthesizing module 'interupt' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/interupt.v:23]
INFO: [Synth 8-256] done synthesizing module 'interupt' (27#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/interupt.v:23]
INFO: [Synth 8-638] synthesizing module 'epc' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/epc.v:23]
INFO: [Synth 8-256] done synthesizing module 'epc' (28#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/epc.v:23]
INFO: [Synth 8-638] synthesizing module 'ie' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/ie.v:23]
INFO: [Synth 8-256] done synthesizing module 'ie' (29#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/ie.v:23]
INFO: [Synth 8-638] synthesizing module 'bht' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/bht.v:23]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'bht_state_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
RAM "bht_state_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'bht' (30#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/bht.v:23]
INFO: [Synth 8-256] done synthesizing module 'main' (31#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'choose' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/choose.v:23]
INFO: [Synth 8-256] done synthesizing module 'choose' (32#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/choose.v:23]
INFO: [Synth 8-638] synthesizing module 'scan' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/scan.v:23]
INFO: [Synth 8-256] done synthesizing module 'scan' (33#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/scan.v:23]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'display' (34#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-256] done synthesizing module 'all' (35#1) [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/all.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 339.332 ; gain = 161.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 339.332 ; gain = 161.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/constrs_1/new/all_xdc.xdc]
Finished Parsing XDC File [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/constrs_1/new/all_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/constrs_1/new/all_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/all_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/all_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 673.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count_cpu" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clk_cpu" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "clk_display" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "temp_s0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/zhou/Desktop/组成原理课设/cpu/cpu.srcs/sources_1/new/alu.v:38]
INFO: [Synth 8-5546] ROM "temp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "index_id" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "index_ex" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "bht_pc_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_pc_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_pc_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_pc_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_pc_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_pc_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_pc_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_pc_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "control" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |rom0             |           1|     32736|
|2     |rom2             |           1|     32736|
|3     |instruction__GB2 |           1|     32832|
|4     |instruction__GB3 |           1|     32744|
|5     |main__GC0        |           1|     20930|
|6     |all__GC0         |           1|      2038|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 22    
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---RAMs : 
	               8K Bit         RAMs := 4     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 26    
	  14 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 14    
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 27    
	   2 Input      1 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module instruction 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module register__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module mux2_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cacl_pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  14 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module load_nop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ram 
Detailed RTL Component Info : 
+---RAMs : 
	               8K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module interupt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module epc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ie 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bht 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 8     
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 5     
Module frac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module choose 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module scan 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
Module display 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "frac_/clk_display" won't be mapped to RAM because address size (20) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "frac_/count_cpu" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "frac_/clk_cpu" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "scan_/control" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design rom0 has unconnected port sel
WARNING: [Synth 8-3331] design rom2 has unconnected port sel
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: Generating DSP Result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Result0 is absorbed into DSP Result0.
DSP Report: operator Result0 is absorbed into DSP Result0.
INFO: [Synth 8-5545] ROM "index_id" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "index_ex" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "cacl_pc_/temp_s0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "cacl_pc_/temp_s0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:06:24 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:06:24 . Memory (MB): peak = 673.777 ; gain = 495.781

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |rom0             |           1|     32736|
|2     |rom2             |           1|     32736|
|3     |instruction__GB2 |           1|     32896|
|4     |instruction__GB3 |           1|     32744|
|5     |main__GC0        |           1|     22098|
|6     |all__GC0         |           1|      2111|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+---------------------+-----------+----------------------+------------------+-------------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives       | Hierarchical Name | 
+------------+---------------------+-----------+----------------------+------------------+-------------------+
|main__GC0   | ram_/mem0_reg       | Implied   | 1 K x 8              | RAM256X1S x 32   | ram               | 
|main__GC0   | ram_/mem1_reg       | Implied   | 1 K x 8              | RAM256X1S x 32   | ram__6            | 
|main__GC0   | ram_/mem2_reg       | Implied   | 1 K x 8              | RAM256X1S x 32   | ram__7            | 
|main__GC0   | ram_/mem3_reg       | Implied   | 1 K x 8              | RAM256X1S x 32   | ram__8            | 
|main__GC0   | bht_branch_addr_reg | Implied   | 8 x 32               | RAM32M x 6       | bht/ram__9        | 
+------------+---------------------+-----------+----------------------+------------------+-------------------+

Note: The table shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | No           | 16     | 16     | 30     | 25     | 30     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|alu         | A*B            | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | No           | 18     | 16     | 31     | 25     | 47     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID_EX_/extent_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg1_INT/out_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:06:42 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:06:42 . Memory (MB): peak = 673.777 ; gain = 495.781

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |rom0             |           1|         0|
|2     |rom2             |           1|         0|
|3     |instruction__GB2 |           1|       161|
|4     |instruction__GB3 |           1|         6|
|5     |main__GC0        |           1|     11729|
|6     |all__GC0         |           1|       414|
+------+-----------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:06:42 . Memory (MB): peak = 673.777 ; gain = 495.781
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:07:18 . Memory (MB): peak = 675.215 ; gain = 497.219
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\IF_ID_/ins_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\LRU_count_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_pc_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_state_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/bht_/\bht_valid_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\load_nop_/temp_from2y_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/regfile_/\regfile_reg[2][17] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][28] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][27] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][26] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][25] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][24] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][23] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][22] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][21] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][20] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][19] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][18] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][17] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][16] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][15] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][14] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][13] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][12] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][11] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][10] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][9] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][8] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][7] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][6] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][5] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][4] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][3] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][2] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][1] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[2][0] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][28] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][27] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][26] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][25] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][24] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][23] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][22] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][21] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][20] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][19] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][18] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][17] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][16] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][15] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][14] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][13] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][12] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][11] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][10] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][9] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][8] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][7] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][6] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][5] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][4] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][3] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][2] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][1] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[17][0] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][28] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][27] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][26] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][25] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][24] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][23] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][22] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][21] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][20] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][19] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][18] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][17] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][16] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][15] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][14] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][13] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][12] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][11] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][10] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][9] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][8] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][7] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][6] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][5] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][4] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][3] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][2] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][1] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[18][0] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[4][31] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[4][30] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[4][29] ) is unused and will be removed from module regfile.
WARNING: [Synth 8-3332] Sequential element (\regfile_reg[4][28] ) is unused and will be removed from module regfile.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:07:20 . Memory (MB): peak = 680.121 ; gain = 502.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |main__GC0     |           1|       127|
|2     |all__GC0      |           1|       342|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:07:21 . Memory (MB): peak = 699.328 ; gain = 521.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:07:22 . Memory (MB): peak = 699.328 ; gain = 521.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:07:22 . Memory (MB): peak = 699.328 ; gain = 521.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:07:22 . Memory (MB): peak = 699.328 ; gain = 521.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:07:22 . Memory (MB): peak = 699.328 ; gain = 521.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:07:22 . Memory (MB): peak = 699.328 ; gain = 521.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    13|
|3     |LUT1    |    54|
|4     |LUT2    |    61|
|5     |LUT3    |     8|
|6     |LUT4    |    16|
|7     |LUT5    |     9|
|8     |LUT6    |    26|
|9     |MUXCY_L |    31|
|10    |XORCY   |    32|
|11    |FDCE    |    52|
|12    |FDRE    |    54|
|13    |IBUF    |     6|
|14    |OBUF    |    18|
+------+--------+------+

Report Instance Areas: 
+------+--------------+---------+------+
|      |Instance      |Module   |Cells |
+------+--------------+---------+------+
|1     |top           |         |   382|
|2     |  display_    |display  |     7|
|3     |  frac_       |frac     |   185|
|4     |  main_       |main     |   117|
|5     |    count_    |count    |   100|
|6     |    ie_       |ie       |     2|
|7     |    interupt_ |interupt |    15|
|8     |  scan_       |scan     |    47|
+------+--------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:07:23 . Memory (MB): peak = 699.328 ; gain = 521.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1330 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:07:05 . Memory (MB): peak = 699.328 ; gain = 145.055
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:07:24 . Memory (MB): peak = 699.328 ; gain = 521.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 203 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:07:23 . Memory (MB): peak = 699.328 ; gain = 483.828
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 699.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 04:30:13 2017...
