module t_reg (input  logic Clk, Reset, Load,
              input  logic [14:0]  Data_In,	
              output logic [14:0]  Data_Out);	

    always_ff @ (posedge Clk)	
    begin
	 	 if (Reset)
			  Data_Out <= 15'd0;	// for clearing PC when RESET is pressed
		 else if (Load)
			  Data_Out <= Data_In;		
    end

endmodule
