// Seed: 1545609952
macromodule module_0;
  assign id_1[1] = id_1;
  wire id_3;
  assign module_1.id_5 = 0;
  assign id_1[1+:1] = 1;
  assign id_3 = id_3;
endmodule
macromodule module_1 (
    output uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input wor id_5,
    output tri id_6,
    output tri1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri id_10,
    output supply0 id_11,
    input tri0 id_12,
    output supply1 id_13
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
