("pmos4_test:/\tpmos4_test PCELL_KAL3_DEV schematic" (("open" (nil hierarchy "/{PCELL_KAL3_DEV pmos4_test schematic }:a"))) (((2.7125 -0.7875) (4.9125 0.925)) "a" "Schematics" 7))("nmos4_test:/\tnmos4_test PCELL_KAL3_DEV layout" (("open" (nil hierarchy "/{PCELL_KAL3_DEV nmos4_test layout }:a"))) (((1.0775 1.6585) (25.5225 19.5415)) "a" "Layout" 4))("nmos4_test:/\tnmos4_test PCELL_KAL3_DEV schematic" (("open" (nil hierarchy "/{PCELL_KAL3_DEV nmos4_test schematic }:a"))) (((2.5125 -1.725) (5.025 0.23125)) "a" "Schematics" 5))("TIEHI:/\tTIEHI KALLHALL_STD_LIB3 functional" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 TIEHI functional }:a"))) nil)("TIEHI:/\tTIEHI KALLHALL_STD_LIB3 schematic" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 TIEHI schematic }:r"))) (((3.06875 3.3625) (6.90625 5.39375)) "r" "Schematics XL" 19))("TIEHI:/\tTIEHI KALLHALL_STD_LIB3 layout" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 TIEHI layout }:a"))) (((-56.3605 -6.453) (22.7725 31.225)) "a" "Virtuoso XL" 20))("TIELO:/\tTIELO KALLHALL_STD_LIB3 abstract" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 TIELO abstract }:r"))) (((-54.3785 -5.793) (22.195 30.6665)) "r" "Virtuoso XL" 10))("TIELO:/\tTIELO KALLHALL_STD_LIB3 schematic" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 TIELO schematic }:r"))) (((3.76875 3.35625) (6.20625 5.39375)) "r" "Schematics XL" 11))("TIELO:/\tTIELO KALLHALL_STD_LIB3 layout" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 TIELO layout }:a"))) (((-25.0555 -3.222) (35.0555 31.222)) "a" "Virtuoso XL" 12))("DFFX1:/\tDFFX1 KALLHALL_STD_LIB3 symbol" (("open" (nil hierarchy "/{KALLHALL_STD_LIB3 DFFX1 symbol }:a"))) (((-0.14375 -2.18125) (5.64375 0.8875)) "a" "Symbol" 116))