

================================================================
== Vitis HLS Report for 'krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3'
================================================================
* Date:           Wed May 22 14:54:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.187 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_895_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_req_id = alloca i32 1"   --->   Operation 4 'alloca' 'i_req_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_req_dist = alloca i32 1"   --->   Operation 5 'alloca' 'i_req_dist' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_resp_id = alloca i32 1"   --->   Operation 6 'alloca' 'i_resp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_resp_dist = alloca i32 1"   --->   Operation 7 'alloca' 'i_resp_dist' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_knnId_write_resp_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %output_knnId_write_data, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %output_knnId_write_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %output_knnDist_write_resp_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %output_knnDist_write_data, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %output_knnDist_write_addr, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_id_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_9"   --->   Operation 14 'read' 'output_id_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_id_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_8"   --->   Operation 15 'read' 'output_id_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_id_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_7"   --->   Operation 16 'read' 'output_id_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_id_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_6"   --->   Operation 17 'read' 'output_id_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_id_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_5"   --->   Operation 18 'read' 'output_id_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_id_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_4"   --->   Operation 19 'read' 'output_id_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_id_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_3"   --->   Operation 20 'read' 'output_id_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_id_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_2"   --->   Operation 21 'read' 'output_id_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_id_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id_1"   --->   Operation 22 'read' 'output_id_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_id_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_id"   --->   Operation 23 'read' 'output_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_dist_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_9"   --->   Operation 24 'read' 'output_dist_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_dist_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_8"   --->   Operation 25 'read' 'output_dist_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_dist_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_7"   --->   Operation 26 'read' 'output_dist_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_dist_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_6"   --->   Operation 27 'read' 'output_dist_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_dist_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_5"   --->   Operation 28 'read' 'output_dist_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_dist_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_4"   --->   Operation 29 'read' 'output_dist_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_dist_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_3"   --->   Operation 30 'read' 'output_dist_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_dist_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_2"   --->   Operation 31 'read' 'output_dist_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_dist_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist_1"   --->   Operation 32 'read' 'output_dist_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_dist_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_dist"   --->   Operation 33 'read' 'output_dist_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_resp_dist"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_resp_id"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_req_dist"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_req_id"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond79"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_resp_id_1 = load i32 %i_resp_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 39 'load' 'i_resp_id_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_resp_dist_1 = load i32 %i_resp_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 40 'load' 'i_resp_dist_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln895 = icmp_ult  i32 %i_resp_dist_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 41 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.85ns)   --->   "%icmp_ln895_1 = icmp_ult  i32 %i_resp_id_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 42 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.12ns)   --->   "%or_ln895 = or i1 %icmp_ln895, i1 %icmp_ln895_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 43 'or' 'or_ln895' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln895 = br i1 %or_ln895, void %for.end134.exitStub, void %for.body83" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 44 'br' 'br_ln895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_req_dist_load_1 = load i32 %i_req_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 45 'load' 'i_req_dist_load_1' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln896 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:896]   --->   Operation 46 'specpipeline' 'specpipeline_ln896' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln899 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 47 'specloopname' 'specloopname_ln899' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.85ns)   --->   "%icmp_ln899 = icmp_ult  i32 %i_req_dist_load_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 48 'icmp' 'icmp_ln899' <Predicate = (or_ln895)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %icmp_ln899, void %if.end, void %land.lhs.true" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 49 'br' 'br_ln899' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %output_knnDist_write_addr, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 50 'nbwritereq' 'tmp' <Predicate = (or_ln895 & icmp_ln899)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln900 = br i1 %tmp, void %if.end, void %land.lhs.true87" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:900]   --->   Operation 51 'br' 'br_ln900' <Predicate = (or_ln895 & icmp_ln899)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %output_knnDist_write_data, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 52 'nbwritereq' 'tmp_8' <Predicate = (or_ln895 & icmp_ln899 & tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %tmp_8, void %if.end, void %if.then" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:899]   --->   Operation 53 'br' 'br_ln899' <Predicate = (or_ln895 & icmp_ln899 & tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%i_req_dist_load = load i32 %i_req_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:906]   --->   Operation 54 'load' 'i_req_dist_load' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %i_req_dist_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i33 %or_ln" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 56 'zext' 'zext_ln185' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.21ns)   --->   "%empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %output_knnDist_write_addr, i65 %zext_ln185" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 57 'nbwrite' 'empty' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 58 [1/1] (0.61ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.10f32.i32, i32 %output_dist_read, i32 %output_dist_1_read, i32 %output_dist_2_read, i32 %output_dist_3_read, i32 %output_dist_4_read, i32 %output_dist_5_read, i32 %output_dist_6_read, i32 %output_dist_7_read, i32 %output_dist_8_read, i32 %output_dist_9_read, i32 %i_req_dist_load" [/usr/local/include/tapa/xilinx/hls/stream.h:146]   --->   Operation 58 'mux' 'tmp_s' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln185 = bitcast i32 %tmp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 59 'bitcast' 'bitcast_ln185' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %bitcast_ln185" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 60 'bitconcatenate' 'p_s' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.21ns)   --->   "%empty_15 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %output_knnDist_write_data, i33 %p_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 61 'nbwrite' 'empty_15' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 62 [1/1] (0.88ns)   --->   "%i_req_dist_1 = add i32 %i_req_dist_load, i32 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:906]   --->   Operation 62 'add' 'i_req_dist_1' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln907 = store i32 %i_req_dist_1, i32 %i_req_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:907]   --->   Operation 63 'store' 'store_ln907' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.38>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln907 = br void %if.end" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:907]   --->   Operation 64 'br' 'br_ln907' <Predicate = (or_ln895 & icmp_ln899 & tmp & tmp_8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %output_knnDist_write_resp_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 65 'nbreadreq' 'tmp_3' <Predicate = (or_ln895)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln909 = br i1 %tmp_3, void %if.end106, void %if.then101" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:909]   --->   Operation 66 'br' 'br_ln909' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.21ns)   --->   "%output_knnDist_write_resp_s_read = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %output_knnDist_write_resp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 67 'nbread' 'output_knnDist_write_resp_s_read' <Predicate = (or_ln895 & tmp_3)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln910)   --->   "%p_1 = extractvalue i10 %output_knnDist_write_resp_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 68 'extractvalue' 'p_1' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln910)   --->   "%elem_val = trunc i9 %p_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 69 'trunc' 'elem_val' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln910)   --->   "%zext_ln910 = zext i8 %elem_val" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 70 'zext' 'zext_ln910' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln910 = add i9 %zext_ln910, i9 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 71 'add' 'add_ln910' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln910_1 = zext i9 %add_ln910" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 72 'zext' 'zext_ln910_1' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.88ns)   --->   "%i_resp_dist_2 = add i32 %zext_ln910_1, i32 %i_resp_dist_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:910]   --->   Operation 73 'add' 'i_resp_dist_2' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln911 = store i32 %i_resp_dist_2, i32 %i_resp_dist" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:911]   --->   Operation 74 'store' 'store_ln911' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln911 = br void %if.end106" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:911]   --->   Operation 75 'br' 'br_ln911' <Predicate = (or_ln895 & tmp_3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%i_req_id_load_1 = load i32 %i_req_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 76 'load' 'i_req_id_load_1' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.85ns)   --->   "%icmp_ln914 = icmp_ult  i32 %i_req_id_load_1, i32 10" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 77 'icmp' 'icmp_ln914' <Predicate = (or_ln895)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln914 = br i1 %icmp_ln914, void %if.end124, void %land.lhs.true108" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 78 'br' 'br_ln914' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %output_knnId_write_addr, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 79 'nbwritereq' 'tmp_5' <Predicate = (or_ln895 & icmp_ln914)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln915 = br i1 %tmp_5, void %if.end124, void %land.lhs.true111" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:915]   --->   Operation 80 'br' 'br_ln915' <Predicate = (or_ln895 & icmp_ln914)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %output_knnId_write_data, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 81 'nbwritereq' 'tmp_6' <Predicate = (or_ln895 & icmp_ln914 & tmp_5)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln914 = br i1 %tmp_6, void %if.end124, void %if.then114" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:914]   --->   Operation 82 'br' 'br_ln914' <Predicate = (or_ln895 & icmp_ln914 & tmp_5)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%i_req_id_load = load i32 %i_req_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:921]   --->   Operation 83 'load' 'i_req_id_load' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln185_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %i_req_id_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 84 'bitconcatenate' 'or_ln185_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i33 %or_ln185_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 85 'zext' 'zext_ln185_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.21ns)   --->   "%empty_16 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %output_knnId_write_addr, i65 %zext_ln185_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 86 'nbwrite' 'empty_16' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 87 [1/1] (0.61ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.10i32.i32, i32 %output_id_read, i32 %output_id_1_read, i32 %output_id_2_read, i32 %output_id_3_read, i32 %output_id_4_read, i32 %output_id_5_read, i32 %output_id_6_read, i32 %output_id_7_read, i32 %output_id_8_read, i32 %output_id_9_read, i32 %i_req_id_load" [/usr/local/include/tapa/xilinx/hls/stream.h:146]   --->   Operation 87 'mux' 'tmp_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 88 'bitconcatenate' 'p_0' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.21ns)   --->   "%empty_17 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A, i33 %output_knnId_write_data, i33 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:185]   --->   Operation 89 'nbwrite' 'empty_17' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 90 [1/1] (0.88ns)   --->   "%i_req_id_1 = add i32 %i_req_id_load, i32 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:921]   --->   Operation 90 'add' 'i_req_id_1' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln922 = store i32 %i_req_id_1, i32 %i_req_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:922]   --->   Operation 91 'store' 'store_ln922' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.38>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln922 = br void %if.end124" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:922]   --->   Operation 92 'br' 'br_ln922' <Predicate = (or_ln895 & icmp_ln914 & tmp_5 & tmp_6)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i9P0A, i9 %output_knnId_write_resp_s, i32 1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 93 'nbreadreq' 'tmp_7' <Predicate = (or_ln895)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln924 = br i1 %tmp_7, void %if.end133, void %if.then127" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:924]   --->   Operation 94 'br' 'br_ln924' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.21ns)   --->   "%output_knnId_write_resp_s_read = nbread i10 @_ssdm_op_NbRead.ap_fifo.volatile.i9P0A, i9 %output_knnId_write_resp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 95 'nbread' 'output_knnId_write_resp_s_read' <Predicate = (or_ln895 & tmp_7)> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln925)   --->   "%p_2 = extractvalue i10 %output_knnId_write_resp_s_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 96 'extractvalue' 'p_2' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln925)   --->   "%elem_val_1 = trunc i9 %p_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:164]   --->   Operation 97 'trunc' 'elem_val_1' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln925)   --->   "%zext_ln925 = zext i8 %elem_val_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 98 'zext' 'zext_ln925' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln925 = add i9 %zext_ln925, i9 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 99 'add' 'add_ln925' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln925_1 = zext i9 %add_ln925" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 100 'zext' 'zext_ln925_1' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.88ns)   --->   "%i_resp_id_2 = add i32 %zext_ln925_1, i32 %i_resp_id_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:925]   --->   Operation 101 'add' 'i_resp_id_2' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln926 = store i32 %i_resp_id_2, i32 %i_resp_id" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:926]   --->   Operation 102 'store' 'store_ln926' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.38>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln926 = br void %if.end133" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:926]   --->   Operation 103 'br' 'br_ln926' <Predicate = (or_ln895 & tmp_7)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln895 = br void %for.cond79" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:895]   --->   Operation 104 'br' 'br_ln895' <Predicate = (or_ln895)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (!or_ln895)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_knnId_write_resp_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_knnDist_write_resp_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_knnDist_write_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_knnDist_write_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_dist]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_dist_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_knnId_write_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_knnId_write_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_id_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_req_id                         (alloca        ) [ 011]
i_req_dist                       (alloca        ) [ 011]
i_resp_id                        (alloca        ) [ 011]
i_resp_dist                      (alloca        ) [ 011]
specinterface_ln0                (specinterface ) [ 000]
specinterface_ln0                (specinterface ) [ 000]
specinterface_ln0                (specinterface ) [ 000]
specinterface_ln0                (specinterface ) [ 000]
specinterface_ln0                (specinterface ) [ 000]
specinterface_ln0                (specinterface ) [ 000]
output_id_9_read                 (read          ) [ 011]
output_id_8_read                 (read          ) [ 011]
output_id_7_read                 (read          ) [ 011]
output_id_6_read                 (read          ) [ 011]
output_id_5_read                 (read          ) [ 011]
output_id_4_read                 (read          ) [ 011]
output_id_3_read                 (read          ) [ 011]
output_id_2_read                 (read          ) [ 011]
output_id_1_read                 (read          ) [ 011]
output_id_read                   (read          ) [ 011]
output_dist_9_read               (read          ) [ 011]
output_dist_8_read               (read          ) [ 011]
output_dist_7_read               (read          ) [ 011]
output_dist_6_read               (read          ) [ 011]
output_dist_5_read               (read          ) [ 011]
output_dist_4_read               (read          ) [ 011]
output_dist_3_read               (read          ) [ 011]
output_dist_2_read               (read          ) [ 011]
output_dist_1_read               (read          ) [ 011]
output_dist_read                 (read          ) [ 011]
store_ln0                        (store         ) [ 000]
store_ln0                        (store         ) [ 000]
store_ln0                        (store         ) [ 000]
store_ln0                        (store         ) [ 000]
br_ln0                           (br            ) [ 000]
i_resp_id_1                      (load          ) [ 000]
i_resp_dist_1                    (load          ) [ 000]
icmp_ln895                       (icmp          ) [ 000]
icmp_ln895_1                     (icmp          ) [ 000]
or_ln895                         (or            ) [ 011]
br_ln895                         (br            ) [ 000]
i_req_dist_load_1                (load          ) [ 000]
specpipeline_ln896               (specpipeline  ) [ 000]
specloopname_ln899               (specloopname  ) [ 000]
icmp_ln899                       (icmp          ) [ 011]
br_ln899                         (br            ) [ 000]
tmp                              (nbwritereq    ) [ 011]
br_ln900                         (br            ) [ 000]
tmp_8                            (nbwritereq    ) [ 011]
br_ln899                         (br            ) [ 000]
i_req_dist_load                  (load          ) [ 000]
or_ln                            (bitconcatenate) [ 000]
zext_ln185                       (zext          ) [ 000]
empty                            (nbwrite       ) [ 000]
tmp_s                            (mux           ) [ 000]
bitcast_ln185                    (bitcast       ) [ 000]
p_s                              (bitconcatenate) [ 000]
empty_15                         (nbwrite       ) [ 000]
i_req_dist_1                     (add           ) [ 000]
store_ln907                      (store         ) [ 000]
br_ln907                         (br            ) [ 000]
tmp_3                            (nbreadreq     ) [ 011]
br_ln909                         (br            ) [ 000]
output_knnDist_write_resp_s_read (nbread        ) [ 000]
p_1                              (extractvalue  ) [ 000]
elem_val                         (trunc         ) [ 000]
zext_ln910                       (zext          ) [ 000]
add_ln910                        (add           ) [ 000]
zext_ln910_1                     (zext          ) [ 000]
i_resp_dist_2                    (add           ) [ 000]
store_ln911                      (store         ) [ 000]
br_ln911                         (br            ) [ 000]
i_req_id_load_1                  (load          ) [ 000]
icmp_ln914                       (icmp          ) [ 011]
br_ln914                         (br            ) [ 000]
tmp_5                            (nbwritereq    ) [ 011]
br_ln915                         (br            ) [ 000]
tmp_6                            (nbwritereq    ) [ 011]
br_ln914                         (br            ) [ 000]
i_req_id_load                    (load          ) [ 000]
or_ln185_1                       (bitconcatenate) [ 000]
zext_ln185_1                     (zext          ) [ 000]
empty_16                         (nbwrite       ) [ 000]
tmp_1                            (mux           ) [ 000]
p_0                              (bitconcatenate) [ 000]
empty_17                         (nbwrite       ) [ 000]
i_req_id_1                       (add           ) [ 000]
store_ln922                      (store         ) [ 000]
br_ln922                         (br            ) [ 000]
tmp_7                            (nbreadreq     ) [ 011]
br_ln924                         (br            ) [ 000]
output_knnId_write_resp_s_read   (nbread        ) [ 000]
p_2                              (extractvalue  ) [ 000]
elem_val_1                       (trunc         ) [ 000]
zext_ln925                       (zext          ) [ 000]
add_ln925                        (add           ) [ 000]
zext_ln925_1                     (zext          ) [ 000]
i_resp_id_2                      (add           ) [ 000]
store_ln926                      (store         ) [ 000]
br_ln926                         (br            ) [ 000]
br_ln895                         (br            ) [ 000]
ret_ln0                          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_knnId_write_resp_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_knnId_write_resp_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_knnDist_write_resp_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_knnDist_write_resp_s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_knnDist_write_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_knnDist_write_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_knnDist_write_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_knnDist_write_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_dist">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_dist_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_dist_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_dist_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_dist_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_dist_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_dist_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_dist_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_dist_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_dist_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dist_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_knnId_write_addr">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_knnId_write_addr"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_knnId_write_data">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_knnId_write_data"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_id">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_id_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_id_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_id_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_id_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_id_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_id_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_id_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_id_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_id_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i65P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10f32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i_req_id_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_req_id/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_req_dist_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_req_dist/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_resp_id_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_resp_id/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_resp_dist_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_resp_dist/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="output_id_9_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_9_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="output_id_8_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_8_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="output_id_7_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_7_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="output_id_6_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_6_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_id_5_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_5_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_id_4_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_4_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="output_id_3_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_3_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="output_id_2_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_2_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_id_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="output_id_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_id_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_dist_9_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_9_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="output_dist_8_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_8_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_dist_7_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_7_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="output_dist_6_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_6_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="output_dist_5_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_5_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="output_dist_4_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_4_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="output_dist_3_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_3_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="output_dist_2_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_2_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="output_dist_1_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_1_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="output_dist_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_dist_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_nbwritereq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="65" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_8_nbwritereq_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="33" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="empty_nbwrite_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="65" slack="0"/>
<pin id="253" dir="0" index="2" bw="33" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="empty_15_nbwrite_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="33" slack="0"/>
<pin id="260" dir="0" index="2" bw="33" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="empty_15/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_3_nbreadreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="output_knnDist_write_resp_s_read_nbread_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_knnDist_write_resp_s_read/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_5_nbwritereq_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="65" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_6_nbwritereq_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="33" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="empty_16_nbwrite_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="65" slack="0"/>
<pin id="297" dir="0" index="2" bw="33" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="empty_16/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_17_nbwrite_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="33" slack="0"/>
<pin id="304" dir="0" index="2" bw="33" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="empty_17/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_7_nbreadreq_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="9" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="output_knnId_write_resp_s_read_nbread_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="9" slack="0"/>
<pin id="319" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="output_knnId_write_resp_s_read/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln0_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln0_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln0_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_resp_id_1_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_resp_id_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_resp_dist_1_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_resp_dist_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln895_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="5" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln895_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln895_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln895/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i_req_dist_load_1_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_req_dist_load_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln899_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_req_dist_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_req_dist_load/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="or_ln_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="33" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="32" slack="0"/>
<pin id="382" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln185_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="33" slack="0"/>
<pin id="388" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="0" index="2" bw="32" slack="1"/>
<pin id="395" dir="0" index="3" bw="32" slack="1"/>
<pin id="396" dir="0" index="4" bw="32" slack="1"/>
<pin id="397" dir="0" index="5" bw="32" slack="1"/>
<pin id="398" dir="0" index="6" bw="32" slack="1"/>
<pin id="399" dir="0" index="7" bw="32" slack="1"/>
<pin id="400" dir="0" index="8" bw="32" slack="1"/>
<pin id="401" dir="0" index="9" bw="32" slack="1"/>
<pin id="402" dir="0" index="10" bw="32" slack="1"/>
<pin id="403" dir="0" index="11" bw="32" slack="0"/>
<pin id="404" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="bitcast_ln185_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln185/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="33" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="i_req_dist_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_req_dist_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln907_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln907/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="elem_val_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="elem_val/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln910_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="0"/>
<pin id="441" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln910/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln910_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln910/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln910_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln910_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="i_resp_dist_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_resp_dist_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="store_ln911_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="1"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln911/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_req_id_load_1_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_req_id_load_1/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln914_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln914/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="i_req_id_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_req_id_load/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln185_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="33" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="0"/>
<pin id="480" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln185_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln185_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="33" slack="0"/>
<pin id="486" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="0" index="2" bw="32" slack="1"/>
<pin id="493" dir="0" index="3" bw="32" slack="1"/>
<pin id="494" dir="0" index="4" bw="32" slack="1"/>
<pin id="495" dir="0" index="5" bw="32" slack="1"/>
<pin id="496" dir="0" index="6" bw="32" slack="1"/>
<pin id="497" dir="0" index="7" bw="32" slack="1"/>
<pin id="498" dir="0" index="8" bw="32" slack="1"/>
<pin id="499" dir="0" index="9" bw="32" slack="1"/>
<pin id="500" dir="0" index="10" bw="32" slack="1"/>
<pin id="501" dir="0" index="11" bw="32" slack="0"/>
<pin id="502" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_0_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="33" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="i_req_id_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_req_id_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln922_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="1"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln922/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="elem_val_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="elem_val_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln925_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln925/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln925_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln925/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln925_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln925_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="i_resp_id_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_resp_id_2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln926_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="1"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln926/2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_req_id_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_req_id "/>
</bind>
</comp>

<comp id="566" class="1005" name="i_req_dist_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_req_dist "/>
</bind>
</comp>

<comp id="574" class="1005" name="i_resp_id_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_resp_id "/>
</bind>
</comp>

<comp id="581" class="1005" name="i_resp_dist_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_resp_dist "/>
</bind>
</comp>

<comp id="588" class="1005" name="output_id_9_read_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_9_read "/>
</bind>
</comp>

<comp id="593" class="1005" name="output_id_8_read_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_8_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="output_id_7_read_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_7_read "/>
</bind>
</comp>

<comp id="603" class="1005" name="output_id_6_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_6_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="output_id_5_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="1"/>
<pin id="610" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_5_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="output_id_4_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_4_read "/>
</bind>
</comp>

<comp id="618" class="1005" name="output_id_3_read_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_3_read "/>
</bind>
</comp>

<comp id="623" class="1005" name="output_id_2_read_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="1"/>
<pin id="625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_2_read "/>
</bind>
</comp>

<comp id="628" class="1005" name="output_id_1_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_1_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="output_id_read_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_id_read "/>
</bind>
</comp>

<comp id="638" class="1005" name="output_dist_9_read_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_9_read "/>
</bind>
</comp>

<comp id="643" class="1005" name="output_dist_8_read_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_8_read "/>
</bind>
</comp>

<comp id="648" class="1005" name="output_dist_7_read_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_7_read "/>
</bind>
</comp>

<comp id="653" class="1005" name="output_dist_6_read_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_6_read "/>
</bind>
</comp>

<comp id="658" class="1005" name="output_dist_5_read_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_5_read "/>
</bind>
</comp>

<comp id="663" class="1005" name="output_dist_4_read_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="32" slack="1"/>
<pin id="665" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_4_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="output_dist_3_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_3_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="output_dist_2_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_2_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="output_dist_1_read_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_1_read "/>
</bind>
</comp>

<comp id="683" class="1005" name="output_dist_read_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_dist_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="52" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="76" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="78" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="88" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="90" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="92" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="76" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="84" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="88" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="30" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="90" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="92" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="58" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="342" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="348" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="373"><net_src comp="366" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="383"><net_src comp="80" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="82" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="405"><net_src comp="86" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="375" pin="1"/><net_sink comp="391" pin=11"/></net>

<net id="410"><net_src comp="391" pin="12"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="80" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="82" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="419"><net_src comp="411" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="424"><net_src comp="375" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="52" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="272" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="345" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="471"><net_src comp="464" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="82" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="473" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="503"><net_src comp="96" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="504"><net_src comp="473" pin="1"/><net_sink comp="489" pin=11"/></net>

<net id="510"><net_src comp="80" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="489" pin="12"/><net_sink comp="505" pin=2"/></net>

<net id="513"><net_src comp="505" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="518"><net_src comp="473" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="316" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="94" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="342" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="98" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="569"><net_src comp="102" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="572"><net_src comp="566" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="573"><net_src comp="566" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="577"><net_src comp="106" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="584"><net_src comp="110" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="591"><net_src comp="114" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="489" pin=10"/></net>

<net id="596"><net_src comp="120" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="489" pin=9"/></net>

<net id="601"><net_src comp="126" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="489" pin=8"/></net>

<net id="606"><net_src comp="132" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="489" pin=7"/></net>

<net id="611"><net_src comp="138" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="489" pin=6"/></net>

<net id="616"><net_src comp="144" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="489" pin=5"/></net>

<net id="621"><net_src comp="150" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="489" pin=4"/></net>

<net id="626"><net_src comp="156" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="489" pin=3"/></net>

<net id="631"><net_src comp="162" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="636"><net_src comp="168" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="641"><net_src comp="174" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="391" pin=10"/></net>

<net id="646"><net_src comp="180" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="391" pin=9"/></net>

<net id="651"><net_src comp="186" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="391" pin=8"/></net>

<net id="656"><net_src comp="192" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="391" pin=7"/></net>

<net id="661"><net_src comp="198" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="391" pin=6"/></net>

<net id="666"><net_src comp="204" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="391" pin=5"/></net>

<net id="671"><net_src comp="210" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="676"><net_src comp="216" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="391" pin=3"/></net>

<net id="681"><net_src comp="222" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="686"><net_src comp="228" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="391" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_knnDist_write_addr | {2 }
	Port: output_knnDist_write_data | {2 }
	Port: output_knnId_write_addr | {2 }
	Port: output_knnId_write_data | {2 }
 - Input state : 
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_knnId_write_resp_s | {2 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_knnDist_write_resp_s | {2 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_1 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_2 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_3 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_4 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_5 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_6 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_7 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_8 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_dist_9 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_1 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_2 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_3 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_4 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_5 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_6 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_7 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_8 | {1 }
	Port: krnl_globalSort_L3_Pipeline_VITIS_LOOP_895_3 : output_id_9 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln895 : 1
		icmp_ln895_1 : 1
		or_ln895 : 2
		br_ln895 : 2
		icmp_ln899 : 1
		br_ln899 : 2
		or_ln : 1
		zext_ln185 : 2
		empty : 3
		tmp_s : 1
		bitcast_ln185 : 2
		p_s : 3
		empty_15 : 4
		i_req_dist_1 : 1
		store_ln907 : 2
		elem_val : 1
		zext_ln910 : 2
		add_ln910 : 3
		zext_ln910_1 : 4
		i_resp_dist_2 : 5
		store_ln911 : 6
		icmp_ln914 : 1
		br_ln914 : 2
		or_ln185_1 : 1
		zext_ln185_1 : 2
		empty_16 : 3
		tmp_1 : 1
		p_0 : 2
		empty_17 : 3
		i_req_id_1 : 1
		store_ln922 : 2
		elem_val_1 : 1
		zext_ln925 : 2
		add_ln925 : 3
		zext_ln925_1 : 4
		i_resp_id_2 : 5
		store_ln926 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|          |               i_req_dist_1_fu_420              |    0    |    39   |
|          |                add_ln910_fu_443                |    0    |    15   |
|    add   |              i_resp_dist_2_fu_453              |    0    |    39   |
|          |                i_req_id_1_fu_514               |    0    |    39   |
|          |                add_ln925_fu_537                |    0    |    15   |
|          |               i_resp_id_2_fu_547               |    0    |    39   |
|----------|------------------------------------------------|---------|---------|
|    mux   |                  tmp_s_fu_391                  |    0    |    54   |
|          |                  tmp_1_fu_489                  |    0    |    54   |
|----------|------------------------------------------------|---------|---------|
|          |                icmp_ln895_fu_348               |    0    |    20   |
|   icmp   |               icmp_ln895_1_fu_354              |    0    |    20   |
|          |                icmp_ln899_fu_369               |    0    |    20   |
|          |                icmp_ln914_fu_467               |    0    |    20   |
|----------|------------------------------------------------|---------|---------|
|    or    |                 or_ln895_fu_360                |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|          |          output_id_9_read_read_fu_114          |    0    |    0    |
|          |          output_id_8_read_read_fu_120          |    0    |    0    |
|          |          output_id_7_read_read_fu_126          |    0    |    0    |
|          |          output_id_6_read_read_fu_132          |    0    |    0    |
|          |          output_id_5_read_read_fu_138          |    0    |    0    |
|          |          output_id_4_read_read_fu_144          |    0    |    0    |
|          |          output_id_3_read_read_fu_150          |    0    |    0    |
|          |          output_id_2_read_read_fu_156          |    0    |    0    |
|          |          output_id_1_read_read_fu_162          |    0    |    0    |
|   read   |           output_id_read_read_fu_168           |    0    |    0    |
|          |         output_dist_9_read_read_fu_174         |    0    |    0    |
|          |         output_dist_8_read_read_fu_180         |    0    |    0    |
|          |         output_dist_7_read_read_fu_186         |    0    |    0    |
|          |         output_dist_6_read_read_fu_192         |    0    |    0    |
|          |         output_dist_5_read_read_fu_198         |    0    |    0    |
|          |         output_dist_4_read_read_fu_204         |    0    |    0    |
|          |         output_dist_3_read_read_fu_210         |    0    |    0    |
|          |         output_dist_2_read_read_fu_216         |    0    |    0    |
|          |         output_dist_1_read_read_fu_222         |    0    |    0    |
|          |          output_dist_read_read_fu_228          |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |              tmp_nbwritereq_fu_234             |    0    |    0    |
|nbwritereq|             tmp_8_nbwritereq_fu_242            |    0    |    0    |
|          |             tmp_5_nbwritereq_fu_278            |    0    |    0    |
|          |             tmp_6_nbwritereq_fu_286            |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |              empty_nbwrite_fu_250              |    0    |    0    |
|  nbwrite |             empty_15_nbwrite_fu_257            |    0    |    0    |
|          |             empty_16_nbwrite_fu_294            |    0    |    0    |
|          |             empty_17_nbwrite_fu_301            |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
| nbreadreq|             tmp_3_nbreadreq_fu_264             |    0    |    0    |
|          |             tmp_7_nbreadreq_fu_308             |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|  nbread  | output_knnDist_write_resp_s_read_nbread_fu_272 |    0    |    0    |
|          |  output_knnId_write_resp_s_read_nbread_fu_316  |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  or_ln_fu_378                  |    0    |    0    |
|bitconcatenate|                   p_s_fu_411                   |    0    |    0    |
|          |                or_ln185_1_fu_476               |    0    |    0    |
|          |                   p_0_fu_505                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                zext_ln185_fu_386               |    0    |    0    |
|          |                zext_ln910_fu_439               |    0    |    0    |
|   zext   |               zext_ln910_1_fu_449              |    0    |    0    |
|          |               zext_ln185_1_fu_484              |    0    |    0    |
|          |                zext_ln925_fu_533               |    0    |    0    |
|          |               zext_ln925_1_fu_543              |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|extractvalue|                   p_1_fu_431                   |    0    |    0    |
|          |                   p_2_fu_525                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                 elem_val_fu_435                |    0    |    0    |
|          |                elem_val_1_fu_529               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   376   |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    i_req_dist_reg_566    |   32   |
|     i_req_id_reg_558     |   32   |
|    i_resp_dist_reg_581   |   32   |
|     i_resp_id_reg_574    |   32   |
|output_dist_1_read_reg_678|   32   |
|output_dist_2_read_reg_673|   32   |
|output_dist_3_read_reg_668|   32   |
|output_dist_4_read_reg_663|   32   |
|output_dist_5_read_reg_658|   32   |
|output_dist_6_read_reg_653|   32   |
|output_dist_7_read_reg_648|   32   |
|output_dist_8_read_reg_643|   32   |
|output_dist_9_read_reg_638|   32   |
| output_dist_read_reg_683 |   32   |
| output_id_1_read_reg_628 |   32   |
| output_id_2_read_reg_623 |   32   |
| output_id_3_read_reg_618 |   32   |
| output_id_4_read_reg_613 |   32   |
| output_id_5_read_reg_608 |   32   |
| output_id_6_read_reg_603 |   32   |
| output_id_7_read_reg_598 |   32   |
| output_id_8_read_reg_593 |   32   |
| output_id_9_read_reg_588 |   32   |
|  output_id_read_reg_633  |   32   |
+--------------------------+--------+
|           Total          |   768  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   376  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   768  |    -   |
+-----------+--------+--------+
|   Total   |   768  |   376  |
+-----------+--------+--------+
