-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Mon Jan 15 10:18:53 2024
-- Host        : pclab211 running 64-bit Ubuntu 23.10
-- Command     : write_vhdl -force -mode funcsim
--               /home/afely/Desktop/finn-n/notebooks/end2end_example/cybersecurity/output_ipsmodel_filetitch_ooc_rtlsim/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MatrixVectorActivation_0_0/finn_design_MatrixVectorActivation_0_0_sim_netlist.vhdl
-- Design      : finn_design_MatrixVectorActivation_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[42]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[65]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[63]_0\ : in STD_LOGIC;
    tile_fu_444_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[35]_0\ : in STD_LOGIC;
    \q0_reg[33]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln123_reg_29349_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln161_reg_29401_pp0_iter3_reg : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln169_11_reg_29597[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_11_reg_29597[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_11_reg_29597[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_11_reg_29597[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_15_reg_29607[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_21_reg_29617[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_21_reg_29617[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_21_reg_29617[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_21_reg_29617[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_25_reg_29627[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_25_reg_29627[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_25_reg_29627[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_25_reg_29627[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_2_reg_29577[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_30_reg_29637[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_30_reg_29637[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_30_reg_29637[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_30_reg_29637[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_33_reg_29642[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_33_reg_29642[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_33_reg_29642[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_33_reg_29642[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_35_reg_29647[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_35_reg_29647[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_35_reg_29647[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_35_reg_29647[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_6_reg_29587[3]_i_8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__9_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sext_ln152_11_fu_1934_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_12_fu_1964_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_13_fu_1994_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_14_fu_2024_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_15_fu_2054_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_16_fu_2084_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_17_fu_2114_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_18_fu_2144_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_19_fu_2174_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_1_fu_1634_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_21_fu_2234_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_23_fu_2294_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_2_fu_1664_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_3_fu_1694_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_6_fu_1784_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_7_fu_1814_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln152_8_fu_1844_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln169_1_fu_2762_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_0_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[1]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[3]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[3]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[3]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[3]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[3]_i_7\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \add_ln169_11_reg_29597[3]_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[1]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[3]_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[3]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[3]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[3]_i_7\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \add_ln169_15_reg_29607[3]_i_8\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[1]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[1]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[3]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[3]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[3]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[3]_i_5\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[3]_i_7\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \add_ln169_21_reg_29617[3]_i_8\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[1]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[1]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[3]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[3]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[3]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[3]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[3]_i_7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \add_ln169_25_reg_29627[3]_i_8\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[1]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[3]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[3]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[3]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[3]_i_5\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[3]_i_6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[3]_i_7\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \add_ln169_2_reg_29577[3]_i_8\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[0]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[1]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[1]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[3]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[3]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[3]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[3]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[3]_i_7\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \add_ln169_30_reg_29637[3]_i_8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[1]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[3]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[3]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[3]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[3]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[3]_i_7\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \add_ln169_33_reg_29642[3]_i_8\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[1]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[1]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[3]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[3]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[3]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[3]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[3]_i_7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \add_ln169_35_reg_29647[3]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[1]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[3]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[3]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[3]_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[3]_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[3]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[3]_i_7\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \add_ln169_6_reg_29587[3]_i_8\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sub_ln90_37_reg_29572[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sub_ln90_37_reg_29572[2]_i_1\ : label is "soft_lutpair57";
begin
  E(0) <= \^e\(0);
  \q0_reg[75]_0\(1 downto 0) <= \^q0_reg[75]_0\(1 downto 0);
\add_ln169_11_reg_29597[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(42),
      I1 => weights_0_q0(46),
      I2 => weights_0_q0(38),
      O => \q0_reg[42]_0\(0)
    );
\add_ln169_11_reg_29597[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(42),
      I1 => weights_0_q0(38),
      I2 => weights_0_q0(46),
      I3 => \add_ln169_11_reg_29597[1]_i_2_n_3\,
      O => \q0_reg[42]_0\(1)
    );
\add_ln169_11_reg_29597[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(43),
      I1 => weights_0_q0(42),
      I2 => Q(21),
      I3 => sext_ln152_23_fu_2294_p1(1),
      I4 => sext_ln152_19_fu_2174_p1(1),
      O => \add_ln169_11_reg_29597[1]_i_2_n_3\
    );
\add_ln169_11_reg_29597[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_0_q0(46),
      I2 => weights_0_q0(47),
      O => sext_ln152_23_fu_2294_p1(1)
    );
\add_ln169_11_reg_29597[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_11_reg_29597[2]_i_2_n_3\,
      I1 => weights_0_q0(43),
      I2 => weights_0_q0(42),
      I3 => Q(21),
      I4 => \add_ln169_11_reg_29597[3]_i_2_n_3\,
      I5 => \add_ln169_11_reg_29597[3]_i_3_n_3\,
      O => \q0_reg[42]_0\(2)
    );
\add_ln169_11_reg_29597[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(39),
      I1 => weights_0_q0(38),
      I2 => Q(19),
      I3 => weights_0_q0(47),
      I4 => weights_0_q0(46),
      I5 => Q(23),
      O => \add_ln169_11_reg_29597[2]_i_2_n_3\
    );
\add_ln169_11_reg_29597[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_11_reg_29597[3]_i_2_n_3\,
      I1 => \add_ln169_11_reg_29597[3]_i_3_n_3\,
      I2 => sext_ln152_19_fu_2174_p1(2),
      I3 => sext_ln152_23_fu_2294_p1(2),
      I4 => sext_ln152_21_fu_2234_p1(2),
      O => \q0_reg[42]_0\(3)
    );
\add_ln169_11_reg_29597[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_11_reg_29597[1]_i_2_n_3\,
      I1 => weights_0_q0(42),
      I2 => weights_0_q0(38),
      I3 => weights_0_q0(46),
      O => \add_ln169_11_reg_29597[3]_i_2_n_3\
    );
\add_ln169_11_reg_29597[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_0_q0(47),
      I1 => weights_0_q0(46),
      I2 => Q(23),
      I3 => sext_ln152_19_fu_2174_p1(1),
      I4 => sext_ln152_21_fu_2234_p1(1),
      O => \add_ln169_11_reg_29597[3]_i_3_n_3\
    );
\add_ln169_11_reg_29597[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_0_q0(38),
      I2 => weights_0_q0(39),
      O => sext_ln152_19_fu_2174_p1(2)
    );
\add_ln169_11_reg_29597[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_0_q0(46),
      I2 => weights_0_q0(47),
      O => sext_ln152_23_fu_2294_p1(2)
    );
\add_ln169_11_reg_29597[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_0_q0(42),
      I2 => weights_0_q0(43),
      O => sext_ln152_21_fu_2234_p1(2)
    );
\add_ln169_11_reg_29597[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_0_q0(38),
      I2 => weights_0_q0(39),
      O => sext_ln152_19_fu_2174_p1(1)
    );
\add_ln169_11_reg_29597[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_0_q0(42),
      I2 => weights_0_q0(43),
      O => sext_ln152_21_fu_2234_p1(1)
    );
\add_ln169_13_reg_29602[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_0_q0(44),
      I1 => weights_0_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_13_reg_29602[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_0_q0(50),
      I2 => weights_0_q0(51),
      I3 => Q(22),
      I4 => weights_0_q0(44),
      I5 => weights_0_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_13_reg_29602[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_0_q0(50),
      I2 => weights_0_q0(51),
      I3 => Q(22),
      I4 => weights_0_q0(44),
      I5 => weights_0_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_13_reg_29602[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_0_q0(51),
      I1 => weights_0_q0(50),
      I2 => Q(25),
      I3 => weights_0_q0(45),
      I4 => weights_0_q0(44),
      I5 => Q(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_15_reg_29607[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(52),
      I1 => weights_0_q0(48),
      I2 => weights_0_q0(56),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(0)
    );
\add_ln169_15_reg_29607[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(56),
      I1 => weights_0_q0(52),
      I2 => weights_0_q0(48),
      I3 => \add_ln169_15_reg_29607[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(1)
    );
\add_ln169_15_reg_29607[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(57),
      I1 => weights_0_q0(56),
      I2 => Q(28),
      I3 => \add_ln169_15_reg_29607[3]_i_8_n_3\,
      I4 => \add_ln169_15_reg_29607[3]_i_7_n_3\,
      O => \add_ln169_15_reg_29607[1]_i_2_n_3\
    );
\add_ln169_15_reg_29607[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_0_q0(53),
      I1 => weights_0_q0(52),
      I2 => Q(26),
      I3 => \add_ln169_15_reg_29607[3]_i_3_n_3\,
      I4 => \add_ln169_15_reg_29607[3]_i_5_n_3\,
      I5 => \add_ln169_15_reg_29607[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(2)
    );
\add_ln169_15_reg_29607[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_15_reg_29607[3]_i_2_n_3\,
      I1 => \add_ln169_15_reg_29607[3]_i_3_n_3\,
      I2 => \add_ln169_15_reg_29607[3]_i_4_n_3\,
      I3 => \add_ln169_15_reg_29607[3]_i_5_n_3\,
      I4 => \add_ln169_15_reg_29607[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3)
    );
\add_ln169_15_reg_29607[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(28),
      I1 => weights_0_q0(56),
      I2 => weights_0_q0(57),
      I3 => Q(24),
      I4 => weights_0_q0(48),
      I5 => weights_0_q0(49),
      O => \add_ln169_15_reg_29607[3]_i_2_n_3\
    );
\add_ln169_15_reg_29607[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_0_q0(56),
      I2 => weights_0_q0(57),
      I3 => Q(24),
      I4 => weights_0_q0(48),
      I5 => weights_0_q0(49),
      O => \add_ln169_15_reg_29607[3]_i_3_n_3\
    );
\add_ln169_15_reg_29607[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(26),
      I1 => weights_0_q0(52),
      I2 => weights_0_q0(53),
      O => \add_ln169_15_reg_29607[3]_i_4_n_3\
    );
\add_ln169_15_reg_29607[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_0_q0(56),
      I1 => weights_0_q0(52),
      I2 => weights_0_q0(48),
      I3 => \add_ln169_15_reg_29607[1]_i_2_n_3\,
      O => \add_ln169_15_reg_29607[3]_i_5_n_3\
    );
\add_ln169_15_reg_29607[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(28),
      I1 => weights_0_q0(56),
      I2 => weights_0_q0(57),
      I3 => \add_ln169_15_reg_29607[3]_i_7_n_3\,
      I4 => \add_ln169_15_reg_29607[3]_i_8_n_3\,
      O => \add_ln169_15_reg_29607[3]_i_6_n_3\
    );
\add_ln169_15_reg_29607[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_0_q0(48),
      I2 => weights_0_q0(49),
      O => \add_ln169_15_reg_29607[3]_i_7_n_3\
    );
\add_ln169_15_reg_29607[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(26),
      I1 => weights_0_q0(52),
      I2 => weights_0_q0(53),
      O => \add_ln169_15_reg_29607[3]_i_8_n_3\
    );
\add_ln169_19_reg_29612[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_0_q0(0),
      I1 => weights_0_q0(54),
      O => \q0_reg[55]_0\(0)
    );
\add_ln169_19_reg_29612[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_0_q0(0),
      I2 => weights_0_q0(1),
      I3 => Q(27),
      I4 => weights_0_q0(54),
      I5 => weights_0_q0(55),
      O => \q0_reg[55]_0\(1)
    );
\add_ln169_19_reg_29612[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_0_q0(0),
      I2 => weights_0_q0(1),
      I3 => weights_0_q0(55),
      I4 => weights_0_q0(54),
      I5 => Q(27),
      O => \q0_reg[55]_0\(2)
    );
\add_ln169_19_reg_29612[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DFD089808009D98"
    )
        port map (
      I0 => weights_0_q0(55),
      I1 => Q(27),
      I2 => weights_0_q0(54),
      I3 => weights_0_q0(0),
      I4 => weights_0_q0(1),
      I5 => Q(0),
      O => \q0_reg[55]_0\(3)
    );
\add_ln169_21_reg_29617[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(4),
      I1 => weights_0_q0(6),
      I2 => weights_0_q0(2),
      O => \q0_reg[4]_0\(0)
    );
\add_ln169_21_reg_29617[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(4),
      I1 => weights_0_q0(2),
      I2 => weights_0_q0(6),
      I3 => \add_ln169_21_reg_29617[1]_i_2_n_3\,
      O => \q0_reg[4]_0\(1)
    );
\add_ln169_21_reg_29617[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(5),
      I1 => weights_0_q0(4),
      I2 => Q(2),
      I3 => sext_ln152_3_fu_1694_p1(1),
      I4 => sext_ln152_1_fu_1634_p1(1),
      O => \add_ln169_21_reg_29617[1]_i_2_n_3\
    );
\add_ln169_21_reg_29617[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_0_q0(6),
      I2 => weights_0_q0(7),
      O => sext_ln152_3_fu_1694_p1(1)
    );
\add_ln169_21_reg_29617[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_21_reg_29617[2]_i_2_n_3\,
      I1 => weights_0_q0(5),
      I2 => weights_0_q0(4),
      I3 => Q(2),
      I4 => \add_ln169_21_reg_29617[3]_i_2_n_3\,
      I5 => \add_ln169_21_reg_29617[3]_i_3_n_3\,
      O => \q0_reg[4]_0\(2)
    );
\add_ln169_21_reg_29617[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(3),
      I1 => weights_0_q0(2),
      I2 => Q(1),
      I3 => weights_0_q0(7),
      I4 => weights_0_q0(6),
      I5 => Q(3),
      O => \add_ln169_21_reg_29617[2]_i_2_n_3\
    );
\add_ln169_21_reg_29617[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_21_reg_29617[3]_i_2_n_3\,
      I1 => \add_ln169_21_reg_29617[3]_i_3_n_3\,
      I2 => sext_ln152_1_fu_1634_p1(2),
      I3 => sext_ln152_3_fu_1694_p1(2),
      I4 => sext_ln152_2_fu_1664_p1(2),
      O => \q0_reg[4]_0\(3)
    );
\add_ln169_21_reg_29617[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_21_reg_29617[1]_i_2_n_3\,
      I1 => weights_0_q0(4),
      I2 => weights_0_q0(2),
      I3 => weights_0_q0(6),
      O => \add_ln169_21_reg_29617[3]_i_2_n_3\
    );
\add_ln169_21_reg_29617[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_0_q0(7),
      I1 => weights_0_q0(6),
      I2 => Q(3),
      I3 => sext_ln152_1_fu_1634_p1(1),
      I4 => sext_ln152_2_fu_1664_p1(1),
      O => \add_ln169_21_reg_29617[3]_i_3_n_3\
    );
\add_ln169_21_reg_29617[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_0_q0(2),
      I2 => weights_0_q0(3),
      O => sext_ln152_1_fu_1634_p1(2)
    );
\add_ln169_21_reg_29617[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_0_q0(6),
      I2 => weights_0_q0(7),
      O => sext_ln152_3_fu_1694_p1(2)
    );
\add_ln169_21_reg_29617[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_0_q0(4),
      I2 => weights_0_q0(5),
      O => sext_ln152_2_fu_1664_p1(2)
    );
\add_ln169_21_reg_29617[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_0_q0(2),
      I2 => weights_0_q0(3),
      O => sext_ln152_1_fu_1634_p1(1)
    );
\add_ln169_21_reg_29617[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_0_q0(4),
      I2 => weights_0_q0(5),
      O => sext_ln152_2_fu_1664_p1(1)
    );
\add_ln169_23_reg_29622[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_0_q0(10),
      I1 => weights_0_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_23_reg_29622[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_0_q0(8),
      I2 => weights_0_q0(9),
      I3 => Q(5),
      I4 => weights_0_q0(10),
      I5 => weights_0_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_23_reg_29622[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_0_q0(8),
      I2 => weights_0_q0(9),
      I3 => Q(5),
      I4 => weights_0_q0(10),
      I5 => weights_0_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_23_reg_29622[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_0_q0(9),
      I1 => weights_0_q0(8),
      I2 => Q(4),
      I3 => weights_0_q0(11),
      I4 => weights_0_q0(10),
      I5 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_25_reg_29627[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(16),
      I1 => weights_0_q0(14),
      I2 => weights_0_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_25_reg_29627[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(16),
      I1 => weights_0_q0(12),
      I2 => weights_0_q0(14),
      I3 => \add_ln169_25_reg_29627[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_25_reg_29627[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(17),
      I1 => weights_0_q0(16),
      I2 => Q(8),
      I3 => sext_ln152_7_fu_1814_p1(1),
      I4 => sext_ln152_6_fu_1784_p1(1),
      O => \add_ln169_25_reg_29627[1]_i_2_n_3\
    );
\add_ln169_25_reg_29627[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_0_q0(14),
      I2 => weights_0_q0(15),
      O => sext_ln152_7_fu_1814_p1(1)
    );
\add_ln169_25_reg_29627[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_25_reg_29627[2]_i_2_n_3\,
      I1 => weights_0_q0(17),
      I2 => weights_0_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_25_reg_29627[3]_i_2_n_3\,
      I5 => \add_ln169_25_reg_29627[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_25_reg_29627[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(13),
      I1 => weights_0_q0(12),
      I2 => Q(6),
      I3 => weights_0_q0(15),
      I4 => weights_0_q0(14),
      I5 => Q(7),
      O => \add_ln169_25_reg_29627[2]_i_2_n_3\
    );
\add_ln169_25_reg_29627[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_25_reg_29627[3]_i_2_n_3\,
      I1 => \add_ln169_25_reg_29627[3]_i_3_n_3\,
      I2 => sext_ln152_6_fu_1784_p1(2),
      I3 => sext_ln152_7_fu_1814_p1(2),
      I4 => sext_ln152_8_fu_1844_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_25_reg_29627[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_25_reg_29627[1]_i_2_n_3\,
      I1 => weights_0_q0(16),
      I2 => weights_0_q0(12),
      I3 => weights_0_q0(14),
      O => \add_ln169_25_reg_29627[3]_i_2_n_3\
    );
\add_ln169_25_reg_29627[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_0_q0(15),
      I1 => weights_0_q0(14),
      I2 => Q(7),
      I3 => sext_ln152_6_fu_1784_p1(1),
      I4 => sext_ln152_8_fu_1844_p1(1),
      O => \add_ln169_25_reg_29627[3]_i_3_n_3\
    );
\add_ln169_25_reg_29627[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_0_q0(12),
      I2 => weights_0_q0(13),
      O => sext_ln152_6_fu_1784_p1(2)
    );
\add_ln169_25_reg_29627[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_0_q0(14),
      I2 => weights_0_q0(15),
      O => sext_ln152_7_fu_1814_p1(2)
    );
\add_ln169_25_reg_29627[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_0_q0(16),
      I2 => weights_0_q0(17),
      O => sext_ln152_8_fu_1844_p1(2)
    );
\add_ln169_25_reg_29627[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_0_q0(12),
      I2 => weights_0_q0(13),
      O => sext_ln152_6_fu_1784_p1(1)
    );
\add_ln169_25_reg_29627[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_0_q0(16),
      I2 => weights_0_q0(17),
      O => sext_ln152_8_fu_1844_p1(1)
    );
\add_ln169_28_reg_29632[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_0_q0(20),
      I1 => weights_0_q0(18),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_28_reg_29632[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_0_q0(18),
      I2 => weights_0_q0(19),
      I3 => Q(10),
      I4 => weights_0_q0(20),
      I5 => weights_0_q0(21),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_28_reg_29632[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_0_q0(18),
      I2 => weights_0_q0(19),
      I3 => Q(10),
      I4 => weights_0_q0(20),
      I5 => weights_0_q0(21),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_28_reg_29632[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_0_q0(19),
      I1 => weights_0_q0(18),
      I2 => Q(9),
      I3 => weights_0_q0(21),
      I4 => weights_0_q0(20),
      I5 => Q(10),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_2_reg_29577[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(72),
      I1 => weights_0_q0(76),
      I2 => weights_0_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(0)
    );
\add_ln169_2_reg_29577[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(70),
      I1 => weights_0_q0(72),
      I2 => weights_0_q0(76),
      I3 => \add_ln169_2_reg_29577[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(1)
    );
\add_ln169_2_reg_29577[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(71),
      I1 => weights_0_q0(70),
      I2 => Q(35),
      I3 => \add_ln169_2_reg_29577[3]_i_8_n_3\,
      I4 => \add_ln169_2_reg_29577[3]_i_7_n_3\,
      O => \add_ln169_2_reg_29577[1]_i_2_n_3\
    );
\add_ln169_2_reg_29577[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_0_q0(73),
      I1 => weights_0_q0(72),
      I2 => Q(36),
      I3 => \add_ln169_2_reg_29577[2]_i_2_n_3\,
      I4 => \add_ln169_2_reg_29577[3]_i_6_n_3\,
      I5 => \add_ln169_2_reg_29577[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(2)
    );
\add_ln169_2_reg_29577[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(71),
      I1 => weights_0_q0(70),
      I2 => Q(35),
      I3 => Q(37),
      I4 => weights_0_q0(76),
      I5 => weights_0_q0(77),
      O => \add_ln169_2_reg_29577[2]_i_2_n_3\
    );
\add_ln169_2_reg_29577[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_2_reg_29577[3]_i_2_n_3\,
      I1 => \add_ln169_2_reg_29577[3]_i_3_n_3\,
      I2 => \add_ln169_2_reg_29577[3]_i_4_n_3\,
      I3 => \add_ln169_2_reg_29577[3]_i_5_n_3\,
      I4 => \add_ln169_2_reg_29577[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3)
    );
\add_ln169_2_reg_29577[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(35),
      I1 => weights_0_q0(70),
      I2 => weights_0_q0(71),
      I3 => \add_ln169_2_reg_29577[3]_i_7_n_3\,
      I4 => \add_ln169_2_reg_29577[3]_i_8_n_3\,
      O => \add_ln169_2_reg_29577[3]_i_2_n_3\
    );
\add_ln169_2_reg_29577[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(36),
      I1 => weights_0_q0(72),
      I2 => weights_0_q0(73),
      O => \add_ln169_2_reg_29577[3]_i_3_n_3\
    );
\add_ln169_2_reg_29577[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_0_q0(77),
      I1 => weights_0_q0(76),
      I2 => Q(37),
      O => \add_ln169_2_reg_29577[3]_i_4_n_3\
    );
\add_ln169_2_reg_29577[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_0_q0(70),
      I2 => weights_0_q0(71),
      O => \add_ln169_2_reg_29577[3]_i_5_n_3\
    );
\add_ln169_2_reg_29577[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_0_q0(70),
      I1 => weights_0_q0(72),
      I2 => weights_0_q0(76),
      I3 => \add_ln169_2_reg_29577[1]_i_2_n_3\,
      O => \add_ln169_2_reg_29577[3]_i_6_n_3\
    );
\add_ln169_2_reg_29577[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_0_q0(76),
      I2 => weights_0_q0(77),
      O => \add_ln169_2_reg_29577[3]_i_7_n_3\
    );
\add_ln169_2_reg_29577[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_0_q0(72),
      I2 => weights_0_q0(73),
      O => \add_ln169_2_reg_29577[3]_i_8_n_3\
    );
\add_ln169_30_reg_29637[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(26),
      I1 => weights_0_q0(24),
      I2 => weights_0_q0(22),
      O => \q0_reg[26]_0\(0)
    );
\add_ln169_30_reg_29637[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(26),
      I1 => weights_0_q0(22),
      I2 => weights_0_q0(24),
      I3 => \add_ln169_30_reg_29637[1]_i_2_n_3\,
      O => \q0_reg[26]_0\(1)
    );
\add_ln169_30_reg_29637[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(27),
      I1 => weights_0_q0(26),
      I2 => Q(13),
      I3 => sext_ln152_12_fu_1964_p1(1),
      I4 => sext_ln152_11_fu_1934_p1(1),
      O => \add_ln169_30_reg_29637[1]_i_2_n_3\
    );
\add_ln169_30_reg_29637[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_0_q0(24),
      I2 => weights_0_q0(25),
      O => sext_ln152_12_fu_1964_p1(1)
    );
\add_ln169_30_reg_29637[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_30_reg_29637[2]_i_2_n_3\,
      I1 => weights_0_q0(27),
      I2 => weights_0_q0(26),
      I3 => Q(13),
      I4 => \add_ln169_30_reg_29637[3]_i_2_n_3\,
      I5 => \add_ln169_30_reg_29637[3]_i_3_n_3\,
      O => \q0_reg[26]_0\(2)
    );
\add_ln169_30_reg_29637[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(23),
      I1 => weights_0_q0(22),
      I2 => Q(11),
      I3 => weights_0_q0(25),
      I4 => weights_0_q0(24),
      I5 => Q(12),
      O => \add_ln169_30_reg_29637[2]_i_2_n_3\
    );
\add_ln169_30_reg_29637[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_30_reg_29637[3]_i_2_n_3\,
      I1 => \add_ln169_30_reg_29637[3]_i_3_n_3\,
      I2 => sext_ln152_11_fu_1934_p1(2),
      I3 => sext_ln152_12_fu_1964_p1(2),
      I4 => sext_ln152_13_fu_1994_p1(2),
      O => \q0_reg[26]_0\(3)
    );
\add_ln169_30_reg_29637[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_30_reg_29637[1]_i_2_n_3\,
      I1 => weights_0_q0(26),
      I2 => weights_0_q0(22),
      I3 => weights_0_q0(24),
      O => \add_ln169_30_reg_29637[3]_i_2_n_3\
    );
\add_ln169_30_reg_29637[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_0_q0(25),
      I1 => weights_0_q0(24),
      I2 => Q(12),
      I3 => sext_ln152_11_fu_1934_p1(1),
      I4 => sext_ln152_13_fu_1994_p1(1),
      O => \add_ln169_30_reg_29637[3]_i_3_n_3\
    );
\add_ln169_30_reg_29637[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_0_q0(22),
      I2 => weights_0_q0(23),
      O => sext_ln152_11_fu_1934_p1(2)
    );
\add_ln169_30_reg_29637[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_0_q0(24),
      I2 => weights_0_q0(25),
      O => sext_ln152_12_fu_1964_p1(2)
    );
\add_ln169_30_reg_29637[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_0_q0(26),
      I2 => weights_0_q0(27),
      O => sext_ln152_13_fu_1994_p1(2)
    );
\add_ln169_30_reg_29637[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_0_q0(22),
      I2 => weights_0_q0(23),
      O => sext_ln152_11_fu_1934_p1(1)
    );
\add_ln169_30_reg_29637[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_0_q0(26),
      I2 => weights_0_q0(27),
      O => sext_ln152_13_fu_1994_p1(1)
    );
\add_ln169_33_reg_29642[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(28),
      I1 => weights_0_q0(32),
      I2 => weights_0_q0(30),
      O => \q0_reg[28]_0\(0)
    );
\add_ln169_33_reg_29642[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(28),
      I1 => weights_0_q0(30),
      I2 => weights_0_q0(32),
      I3 => \add_ln169_33_reg_29642[1]_i_2_n_3\,
      O => \q0_reg[28]_0\(1)
    );
\add_ln169_33_reg_29642[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(29),
      I1 => weights_0_q0(28),
      I2 => Q(14),
      I3 => sext_ln152_16_fu_2084_p1(1),
      I4 => sext_ln152_15_fu_2054_p1(1),
      O => \add_ln169_33_reg_29642[1]_i_2_n_3\
    );
\add_ln169_33_reg_29642[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_0_q0(32),
      I2 => weights_0_q0(33),
      O => sext_ln152_16_fu_2084_p1(1)
    );
\add_ln169_33_reg_29642[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_33_reg_29642[2]_i_2_n_3\,
      I1 => weights_0_q0(29),
      I2 => weights_0_q0(28),
      I3 => Q(14),
      I4 => \add_ln169_33_reg_29642[3]_i_2_n_3\,
      I5 => \add_ln169_33_reg_29642[3]_i_3_n_3\,
      O => \q0_reg[28]_0\(2)
    );
\add_ln169_33_reg_29642[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(31),
      I1 => weights_0_q0(30),
      I2 => Q(15),
      I3 => weights_0_q0(33),
      I4 => weights_0_q0(32),
      I5 => Q(16),
      O => \add_ln169_33_reg_29642[2]_i_2_n_3\
    );
\add_ln169_33_reg_29642[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_33_reg_29642[3]_i_2_n_3\,
      I1 => \add_ln169_33_reg_29642[3]_i_3_n_3\,
      I2 => sext_ln152_15_fu_2054_p1(2),
      I3 => sext_ln152_16_fu_2084_p1(2),
      I4 => sext_ln152_14_fu_2024_p1(2),
      O => \q0_reg[28]_0\(3)
    );
\add_ln169_33_reg_29642[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_33_reg_29642[1]_i_2_n_3\,
      I1 => weights_0_q0(28),
      I2 => weights_0_q0(30),
      I3 => weights_0_q0(32),
      O => \add_ln169_33_reg_29642[3]_i_2_n_3\
    );
\add_ln169_33_reg_29642[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_0_q0(33),
      I1 => weights_0_q0(32),
      I2 => Q(16),
      I3 => sext_ln152_15_fu_2054_p1(1),
      I4 => sext_ln152_14_fu_2024_p1(1),
      O => \add_ln169_33_reg_29642[3]_i_3_n_3\
    );
\add_ln169_33_reg_29642[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_0_q0(30),
      I2 => weights_0_q0(31),
      O => sext_ln152_15_fu_2054_p1(2)
    );
\add_ln169_33_reg_29642[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_0_q0(32),
      I2 => weights_0_q0(33),
      O => sext_ln152_16_fu_2084_p1(2)
    );
\add_ln169_33_reg_29642[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(14),
      I1 => weights_0_q0(28),
      I2 => weights_0_q0(29),
      O => sext_ln152_14_fu_2024_p1(2)
    );
\add_ln169_33_reg_29642[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_0_q0(30),
      I2 => weights_0_q0(31),
      O => sext_ln152_15_fu_2054_p1(1)
    );
\add_ln169_33_reg_29642[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(14),
      I1 => weights_0_q0(28),
      I2 => weights_0_q0(29),
      O => sext_ln152_14_fu_2024_p1(1)
    );
\add_ln169_35_reg_29647[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(34),
      I1 => weights_0_q0(78),
      I2 => weights_0_q0(36),
      O => \q0_reg[34]_0\(0)
    );
\add_ln169_35_reg_29647[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(34),
      I1 => weights_0_q0(36),
      I2 => weights_0_q0(78),
      I3 => \add_ln169_35_reg_29647[1]_i_2_n_3\,
      O => \q0_reg[34]_0\(1)
    );
\add_ln169_35_reg_29647[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(35),
      I1 => weights_0_q0(34),
      I2 => Q(17),
      I3 => sext_ln169_1_fu_2762_p1(1),
      I4 => sext_ln152_18_fu_2144_p1(1),
      O => \add_ln169_35_reg_29647[1]_i_2_n_3\
    );
\add_ln169_35_reg_29647[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_0_q0(78),
      I2 => weights_0_q0(79),
      O => sext_ln169_1_fu_2762_p1(1)
    );
\add_ln169_35_reg_29647[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_35_reg_29647[2]_i_2_n_3\,
      I1 => weights_0_q0(35),
      I2 => weights_0_q0(34),
      I3 => Q(17),
      I4 => \add_ln169_35_reg_29647[3]_i_2_n_3\,
      I5 => \add_ln169_35_reg_29647[3]_i_3_n_3\,
      O => \q0_reg[34]_0\(2)
    );
\add_ln169_35_reg_29647[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(37),
      I1 => weights_0_q0(36),
      I2 => Q(18),
      I3 => weights_0_q0(79),
      I4 => weights_0_q0(78),
      I5 => Q(38),
      O => \add_ln169_35_reg_29647[2]_i_2_n_3\
    );
\add_ln169_35_reg_29647[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_35_reg_29647[3]_i_2_n_3\,
      I1 => \add_ln169_35_reg_29647[3]_i_3_n_3\,
      I2 => sext_ln152_18_fu_2144_p1(2),
      I3 => sext_ln169_1_fu_2762_p1(2),
      I4 => sext_ln152_17_fu_2114_p1(2),
      O => \q0_reg[34]_0\(3)
    );
\add_ln169_35_reg_29647[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_35_reg_29647[1]_i_2_n_3\,
      I1 => weights_0_q0(34),
      I2 => weights_0_q0(36),
      I3 => weights_0_q0(78),
      O => \add_ln169_35_reg_29647[3]_i_2_n_3\
    );
\add_ln169_35_reg_29647[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_0_q0(79),
      I1 => weights_0_q0(78),
      I2 => Q(38),
      I3 => sext_ln152_18_fu_2144_p1(1),
      I4 => sext_ln152_17_fu_2114_p1(1),
      O => \add_ln169_35_reg_29647[3]_i_3_n_3\
    );
\add_ln169_35_reg_29647[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_0_q0(36),
      I2 => weights_0_q0(37),
      O => sext_ln152_18_fu_2144_p1(2)
    );
\add_ln169_35_reg_29647[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_0_q0(78),
      I2 => weights_0_q0(79),
      O => sext_ln169_1_fu_2762_p1(2)
    );
\add_ln169_35_reg_29647[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_0_q0(34),
      I2 => weights_0_q0(35),
      O => sext_ln152_17_fu_2114_p1(2)
    );
\add_ln169_35_reg_29647[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_0_q0(36),
      I2 => weights_0_q0(37),
      O => sext_ln152_18_fu_2144_p1(1)
    );
\add_ln169_35_reg_29647[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_0_q0(34),
      I2 => weights_0_q0(35),
      O => sext_ln152_17_fu_2114_p1(1)
    );
\add_ln169_4_reg_29582[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_0_q0(68),
      I1 => weights_0_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_4_reg_29582[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_0_q0(60),
      I2 => weights_0_q0(61),
      I3 => Q(34),
      I4 => weights_0_q0(68),
      I5 => weights_0_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_4_reg_29582[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_0_q0(60),
      I2 => weights_0_q0(61),
      I3 => Q(34),
      I4 => weights_0_q0(68),
      I5 => weights_0_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_4_reg_29582[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_0_q0(61),
      I1 => weights_0_q0(60),
      I2 => Q(30),
      I3 => weights_0_q0(69),
      I4 => weights_0_q0(68),
      I5 => Q(34),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_6_reg_29587[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_0_q0(62),
      I1 => weights_0_q0(58),
      I2 => weights_0_q0(66),
      O => D(0)
    );
\add_ln169_6_reg_29587[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_0_q0(66),
      I1 => weights_0_q0(62),
      I2 => weights_0_q0(58),
      I3 => \add_ln169_6_reg_29587[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_6_reg_29587[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_0_q0(67),
      I1 => weights_0_q0(66),
      I2 => Q(33),
      I3 => \add_ln169_6_reg_29587[3]_i_8_n_3\,
      I4 => \add_ln169_6_reg_29587[3]_i_7_n_3\,
      O => \add_ln169_6_reg_29587[1]_i_2_n_3\
    );
\add_ln169_6_reg_29587[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_0_q0(63),
      I1 => weights_0_q0(62),
      I2 => Q(31),
      I3 => \add_ln169_6_reg_29587[2]_i_2_n_3\,
      I4 => \add_ln169_6_reg_29587[3]_i_6_n_3\,
      I5 => \add_ln169_6_reg_29587[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_6_reg_29587[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_0_q0(67),
      I1 => weights_0_q0(66),
      I2 => Q(33),
      I3 => Q(29),
      I4 => weights_0_q0(58),
      I5 => weights_0_q0(59),
      O => \add_ln169_6_reg_29587[2]_i_2_n_3\
    );
\add_ln169_6_reg_29587[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_6_reg_29587[3]_i_2_n_3\,
      I1 => \add_ln169_6_reg_29587[3]_i_3_n_3\,
      I2 => \add_ln169_6_reg_29587[3]_i_4_n_3\,
      I3 => \add_ln169_6_reg_29587[3]_i_5_n_3\,
      I4 => \add_ln169_6_reg_29587[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_6_reg_29587[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(33),
      I1 => weights_0_q0(66),
      I2 => weights_0_q0(67),
      I3 => \add_ln169_6_reg_29587[3]_i_7_n_3\,
      I4 => \add_ln169_6_reg_29587[3]_i_8_n_3\,
      O => \add_ln169_6_reg_29587[3]_i_2_n_3\
    );
\add_ln169_6_reg_29587[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(31),
      I1 => weights_0_q0(62),
      I2 => weights_0_q0(63),
      O => \add_ln169_6_reg_29587[3]_i_3_n_3\
    );
\add_ln169_6_reg_29587[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_0_q0(59),
      I1 => weights_0_q0(58),
      I2 => Q(29),
      O => \add_ln169_6_reg_29587[3]_i_4_n_3\
    );
\add_ln169_6_reg_29587[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_0_q0(66),
      I2 => weights_0_q0(67),
      O => \add_ln169_6_reg_29587[3]_i_5_n_3\
    );
\add_ln169_6_reg_29587[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_0_q0(66),
      I1 => weights_0_q0(62),
      I2 => weights_0_q0(58),
      I3 => \add_ln169_6_reg_29587[1]_i_2_n_3\,
      O => \add_ln169_6_reg_29587[3]_i_6_n_3\
    );
\add_ln169_6_reg_29587[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_0_q0(58),
      I2 => weights_0_q0(59),
      O => \add_ln169_6_reg_29587[3]_i_7_n_3\
    );
\add_ln169_6_reg_29587[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(31),
      I1 => weights_0_q0(62),
      I2 => weights_0_q0(63),
      O => \add_ln169_6_reg_29587[3]_i_8_n_3\
    );
\add_ln169_9_reg_29592[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_0_q0(40),
      I1 => weights_0_q0(64),
      O => \q0_reg[65]_0\(0)
    );
\add_ln169_9_reg_29592[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_0_q0(40),
      I2 => weights_0_q0(41),
      I3 => Q(32),
      I4 => weights_0_q0(64),
      I5 => weights_0_q0(65),
      O => \q0_reg[65]_0\(1)
    );
\add_ln169_9_reg_29592[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_0_q0(40),
      I2 => weights_0_q0(41),
      I3 => weights_0_q0(65),
      I4 => weights_0_q0(64),
      I5 => Q(32),
      O => \q0_reg[65]_0\(2)
    );
\add_ln169_9_reg_29592[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DFD089808009D98"
    )
        port map (
      I0 => weights_0_q0(65),
      I1 => Q(32),
      I2 => weights_0_q0(64),
      I3 => weights_0_q0(40),
      I4 => weights_0_q0(41),
      I5 => Q(20),
      O => \q0_reg[65]_0\(3)
    );
\q0[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010111110290800"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[0]_i_1__12_n_3\
    );
\q0[10]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088031220000001"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[10]_i_1__12_n_3\
    );
\q0[11]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080020000000001"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[11]_i_1__13_n_3\
    );
\q0[12]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088281020011100"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[12]_i_1__13_n_3\
    );
\q0[13]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088000028001100"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[13]_i_1__13_n_3\
    );
\q0[14]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800090808002"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[14]_i_1__8_n_3\
    );
\q0[15]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800090808000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[15]_i_1__11_n_3\
    );
\q0[16]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001888"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => tile_fu_444_reg(1),
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(3),
      I4 => \q0_reg[33]_0\,
      I5 => \q0_reg[35]_0\,
      O => \q0[16]_i_1__12_n_3\
    );
\q0[17]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001880"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => tile_fu_444_reg(1),
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(3),
      I4 => \q0_reg[33]_0\,
      I5 => \q0_reg[35]_0\,
      O => \q0[17]_i_1__14_n_3\
    );
\q0[18]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010100080010000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[18]_i_1__11_n_3\
    );
\q0[19]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002804"
    )
        port map (
      I0 => tile_fu_444_reg(2),
      I1 => tile_fu_444_reg(1),
      I2 => tile_fu_444_reg(0),
      I3 => tile_fu_444_reg(3),
      I4 => \q0_reg[33]_0\,
      I5 => \q0_reg[35]_0\,
      O => \q0[19]_i_1__7_n_3\
    );
\q0[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010100000290000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[1]_i_1__12_n_3\
    );
\q0[20]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020000090000020"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[20]_i_1__10_n_3\
    );
\q0[21]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000010000020"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[21]_i_1__9_n_3\
    );
\q0[22]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000800000000"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[35]_0\,
      I2 => \q0_reg[33]_0\,
      I3 => tile_fu_444_reg(3),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(1),
      O => \q0[22]_i_1__7_n_3\
    );
\q0[23]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000002000000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[23]_i_1__9_n_3\
    );
\q0[24]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080002091810008"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[24]_i_1__9_n_3\
    );
\q0[25]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900000208000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[25]_i_1__10_n_3\
    );
\q0[26]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800380008000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[26]_i_1__8_n_3\
    );
\q0[27]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800100008000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[27]_i_1__8_n_3\
    );
\q0[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001A8080C0A08080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[28]_i_1__1_n_3\
    );
\q0[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000C0A08080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[29]_i_1__2_n_3\
    );
\q0[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2010818020100800"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[2]_i_1__11_n_3\
    );
\q0[30]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080008090810080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[30]_i_1__12_n_3\
    );
\q0[31]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000018080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[31]_i_1__10_n_3\
    );
\q0[32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2108080040008090"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[32]_i_1__1_n_3\
    );
\q0[33]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0108080040008080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[33]_i_1__2_n_3\
    );
\q0[34]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80809080F2828080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[34]_i_1__1_n_3\
    );
\q0[35]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0808080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[35]_i_1__2_n_3\
    );
\q0[36]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808098818080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[36]_i_1__10_n_3\
    );
\q0[37]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808018808080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[37]_i_1__8_n_3\
    );
\q0[38]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022800008A80000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => tile_fu_444_reg(0),
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(1),
      I4 => \q0_reg[63]_0\,
      I5 => tile_fu_444_reg(3),
      O => \q0[38]_i_1__11_n_3\
    );
\q0[39]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022000008280000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => tile_fu_444_reg(0),
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(1),
      I4 => \q0_reg[63]_0\,
      I5 => tile_fu_444_reg(3),
      O => \q0[39]_i_1__10_n_3\
    );
\q0[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800002000000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => tile_fu_444_reg(1),
      I2 => tile_fu_444_reg(0),
      I3 => tile_fu_444_reg(2),
      I4 => \q0_reg[33]_0\,
      I5 => tile_fu_444_reg(3),
      O => \q0[3]_i_1__11_n_3\
    );
\q0[40]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010080240010000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[40]_i_1__2_n_3\
    );
\q0[41]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000040010000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[41]_i_1__1_n_3\
    );
\q0[42]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2088102000800000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[42]_i_1__12_n_3\
    );
\q0[43]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => tile_fu_444_reg(2),
      I1 => tile_fu_444_reg(0),
      I2 => tile_fu_444_reg(1),
      I3 => tile_fu_444_reg(3),
      I4 => \q0_reg[63]_0\,
      I5 => tile_fu_444_reg(4),
      O => \q0[43]_i_1__10_n_3\
    );
\q0[44]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8190808000000800"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[44]_i_1__10_n_3\
    );
\q0[45]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000890000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[45]_i_1__9_n_3\
    );
\q0[46]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080120000800000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[46]_i_1__8_n_3\
    );
\q0[47]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => tile_fu_444_reg(2),
      I1 => tile_fu_444_reg(1),
      I2 => tile_fu_444_reg(0),
      I3 => tile_fu_444_reg(3),
      I4 => \q0_reg[63]_0\,
      I5 => tile_fu_444_reg(4),
      O => \q0[47]_i_1__10_n_3\
    );
\q0[48]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008090020"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[48]_i_1__11_n_3\
    );
\q0[49]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000208000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => tile_fu_444_reg(1),
      I2 => tile_fu_444_reg(0),
      I3 => tile_fu_444_reg(2),
      I4 => \q0_reg[63]_0\,
      I5 => tile_fu_444_reg(3),
      O => \q0[49]_i_1__10_n_3\
    );
\q0[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001880809981"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[4]_i_1__11_n_3\
    );
\q0[50]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002010020000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[50]_i_1__9_n_3\
    );
\q0[51]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002010000000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[51]_i_1__8_n_3\
    );
\q0[52]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000020080210"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[52]_i_1__12_n_3\
    );
\q0[53]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000210"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[53]_i_1__9_n_3\
    );
\q0[54]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080900210888001"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[54]_i_1__11_n_3\
    );
\q0[55]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000080800201"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[55]_i_1__11_n_3\
    );
\q0[56]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A010028080000090"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[56]_i_1__11_n_3\
    );
\q0[57]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000008090"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[57]_i_1__12_n_3\
    );
\q0[58]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8090818082888080"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[58]_i_1__12_n_3\
    );
\q0[59]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080018080800080"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[59]_i_1__8_n_3\
    );
\q0[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000009800080080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[5]_i_1__12_n_3\
    );
\q0[60]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8991000000000801"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[60]_i_1__13_n_3\
    );
\q0[61]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8900000881000001"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[61]_i_1__11_n_3\
    );
\q0[62]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020800021008000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[62]_i_1__11_n_3\
    );
\q0[63]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \q0_reg[63]_0\,
      I1 => tile_fu_444_reg(4),
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(3),
      O => \q0[63]_i_1__8_n_3\
    );
\q0[64]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100018000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[64]_i_1__14_n_3\
    );
\q0[65]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101100008000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[65]_i_1__13_n_3\
    );
\q0[66]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080208011810080"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[66]_i_1__12_n_3\
    );
\q0[67]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008011810080"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[67]_i_1__9_n_3\
    );
\q0[68]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000308000000"
    )
        port map (
      I0 => tile_fu_444_reg(1),
      I1 => tile_fu_444_reg(4),
      I2 => \q0_reg[63]_0\,
      I3 => tile_fu_444_reg(3),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(0),
      O => \q0[68]_i_1__12_n_3\
    );
\q0[69]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[63]_0\,
      I1 => tile_fu_444_reg(4),
      I2 => tile_fu_444_reg(0),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(3),
      O => \q0[69]_i_1__6_n_3\
    );
\q0[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002000A0980100"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[6]_i_1__10_n_3\
    );
\q0[70]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200201000008"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[70]_i_1__12_n_3\
    );
\q0[71]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => tile_fu_444_reg(3),
      I2 => \q0_reg[63]_0\,
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[71]_i_1__10_n_3\
    );
\q0[72]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011210010010009"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[72]_i_1__12_n_3\
    );
\q0[73]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200011010001"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[73]_i_1__10_n_3\
    );
\q0[74]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2029100001080008"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[74]_i_1__12_n_3\
    );
\q0[74]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => \q0_reg[0]_0\(0),
      I1 => \q0_reg[0]_1\(0),
      I2 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I3 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \^e\(0)
    );
\q0[75]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009100000000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[75]_i_1__9_n_3\
    );
\q0[76]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0019100821008289"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[76]_i_1__13_n_3\
    );
\q0[77]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0019100800000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[63]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[77]_i_1__12_n_3\
    );
\q0[78]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000901000008811"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[78]_i_1__14_n_3\
    );
\q0[79]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000000801"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[79]_i_1__13_n_3\
    );
\q0[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088080000"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(3),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[7]_i_1__12_n_3\
    );
\q0[8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080009000930080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[8]_i_1__11_n_3\
    );
\q0[9]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000009000010080"
    )
        port map (
      I0 => \q0_reg[35]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[9]_i_1__9_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[0]_i_1__12_n_3\,
      Q => weights_0_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[10]_i_1__12_n_3\,
      Q => weights_0_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[11]_i_1__13_n_3\,
      Q => weights_0_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[12]_i_1__13_n_3\,
      Q => weights_0_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[13]_i_1__13_n_3\,
      Q => weights_0_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[14]_i_1__8_n_3\,
      Q => weights_0_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[15]_i_1__11_n_3\,
      Q => weights_0_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[16]_i_1__12_n_3\,
      Q => weights_0_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[17]_i_1__14_n_3\,
      Q => weights_0_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[18]_i_1__11_n_3\,
      Q => weights_0_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[19]_i_1__7_n_3\,
      Q => weights_0_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1__12_n_3\,
      Q => weights_0_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[20]_i_1__10_n_3\,
      Q => weights_0_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[21]_i_1__9_n_3\,
      Q => weights_0_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[22]_i_1__7_n_3\,
      Q => weights_0_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[23]_i_1__9_n_3\,
      Q => weights_0_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[24]_i_1__9_n_3\,
      Q => weights_0_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[25]_i_1__10_n_3\,
      Q => weights_0_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[26]_i_1__8_n_3\,
      Q => weights_0_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[27]_i_1__8_n_3\,
      Q => weights_0_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[28]_i_1__1_n_3\,
      Q => weights_0_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[29]_i_1__2_n_3\,
      Q => weights_0_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[2]_i_1__11_n_3\,
      Q => weights_0_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[30]_i_1__12_n_3\,
      Q => weights_0_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[31]_i_1__10_n_3\,
      Q => weights_0_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[32]_i_1__1_n_3\,
      Q => weights_0_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[33]_i_1__2_n_3\,
      Q => weights_0_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[34]_i_1__1_n_3\,
      Q => weights_0_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[35]_i_1__2_n_3\,
      Q => weights_0_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[36]_i_1__10_n_3\,
      Q => weights_0_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[37]_i_1__8_n_3\,
      Q => weights_0_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[38]_i_1__11_n_3\,
      Q => weights_0_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[39]_i_1__10_n_3\,
      Q => weights_0_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[3]_i_1__11_n_3\,
      Q => weights_0_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[40]_i_1__2_n_3\,
      Q => weights_0_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[41]_i_1__1_n_3\,
      Q => weights_0_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[42]_i_1__12_n_3\,
      Q => weights_0_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[43]_i_1__10_n_3\,
      Q => weights_0_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[44]_i_1__10_n_3\,
      Q => weights_0_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[45]_i_1__9_n_3\,
      Q => weights_0_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[46]_i_1__8_n_3\,
      Q => weights_0_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[47]_i_1__10_n_3\,
      Q => weights_0_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[48]_i_1__11_n_3\,
      Q => weights_0_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[49]_i_1__10_n_3\,
      Q => weights_0_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[4]_i_1__11_n_3\,
      Q => weights_0_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[50]_i_1__9_n_3\,
      Q => weights_0_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[51]_i_1__8_n_3\,
      Q => weights_0_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[52]_i_1__12_n_3\,
      Q => weights_0_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[53]_i_1__9_n_3\,
      Q => weights_0_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[54]_i_1__11_n_3\,
      Q => weights_0_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[55]_i_1__11_n_3\,
      Q => weights_0_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[56]_i_1__11_n_3\,
      Q => weights_0_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[57]_i_1__12_n_3\,
      Q => weights_0_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[58]_i_1__12_n_3\,
      Q => weights_0_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[59]_i_1__8_n_3\,
      Q => weights_0_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[5]_i_1__12_n_3\,
      Q => weights_0_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[60]_i_1__13_n_3\,
      Q => weights_0_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[61]_i_1__11_n_3\,
      Q => weights_0_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[62]_i_1__11_n_3\,
      Q => weights_0_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[63]_i_1__8_n_3\,
      Q => weights_0_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[64]_i_1__14_n_3\,
      Q => weights_0_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[65]_i_1__13_n_3\,
      Q => weights_0_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[66]_i_1__12_n_3\,
      Q => weights_0_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[67]_i_1__9_n_3\,
      Q => weights_0_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[68]_i_1__12_n_3\,
      Q => weights_0_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[69]_i_1__6_n_3\,
      Q => weights_0_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[6]_i_1__10_n_3\,
      Q => weights_0_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[70]_i_1__12_n_3\,
      Q => weights_0_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[71]_i_1__10_n_3\,
      Q => weights_0_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[72]_i_1__12_n_3\,
      Q => weights_0_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[73]_i_1__10_n_3\,
      Q => weights_0_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[74]_i_1__12_n_3\,
      Q => \^q0_reg[75]_0\(0),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[75]_i_1__9_n_3\,
      Q => \^q0_reg[75]_0\(1),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[76]_i_1__13_n_3\,
      Q => weights_0_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[77]_i_1__12_n_3\,
      Q => weights_0_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[78]_i_1__14_n_3\,
      Q => weights_0_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[79]_i_1__13_n_3\,
      Q => weights_0_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[7]_i_1__12_n_3\,
      Q => weights_0_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[8]_i_1__11_n_3\,
      Q => weights_0_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[9]_i_1__9_n_3\,
      Q => weights_0_q0(9),
      R => '0'
    );
\sub_ln90_37_reg_29572[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => \^q0_reg[75]_0\(1),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_37_reg_29572[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => \^q0_reg[75]_0\(1),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R is
  port (
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[42]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[32]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[52]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[40]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    weights_15_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[29]_0\ : in STD_LOGIC;
    \q0_reg[37]_0\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[21]_0\ : in STD_LOGIC;
    \q0_reg[37]_1\ : in STD_LOGIC;
    \q0_reg[48]_0\ : in STD_LOGIC;
    \q0_reg[45]_0\ : in STD_LOGIC;
    \q0_reg[48]_1\ : in STD_LOGIC;
    \q0_reg[48]_2\ : in STD_LOGIC;
    \q0_reg[45]_1\ : in STD_LOGIC;
    \q0_reg[48]_3\ : in STD_LOGIC;
    \q0_reg[66]_0\ : in STD_LOGIC;
    \q0_reg[45]_2\ : in STD_LOGIC;
    \q0_reg[61]_1\ : in STD_LOGIC;
    \q0_reg[29]_1\ : in STD_LOGIC;
    \q0_reg[58]_0\ : in STD_LOGIC;
    \q0_reg[29]_2\ : in STD_LOGIC;
    \q0_reg[55]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[55]_1\ : in STD_LOGIC;
    \q0_reg[37]_2\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[32]_1\ : in STD_LOGIC;
    sext_ln90_995_fu_16284_p1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[32]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R is
  signal \add_ln169_402_reg_30427[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_402_reg_30427[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_406_reg_30437[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_411_reg_30447[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_411_reg_30447[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_411_reg_30447[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_411_reg_30447[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_415_reg_30457[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_415_reg_30457[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_415_reg_30457[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_415_reg_30457[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_415_reg_30457[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_415_reg_30457[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_421_reg_30467[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_421_reg_30467[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_421_reg_30467[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_421_reg_30467[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_425_reg_30477[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_425_reg_30477[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_425_reg_30477[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_430_reg_30487[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_430_reg_30487[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_430_reg_30487[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_433_reg_30492[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_433_reg_30492[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_433_reg_30492[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_433_reg_30492[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_435_reg_30497[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_435_reg_30497[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_435_reg_30497[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_435_reg_30497[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__4_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_281_fu_16822_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1000_fu_16394_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1002_fu_16438_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1004_fu_16482_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_982_fu_15998_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_983_fu_16020_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_984_fu_16042_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_987_fu_16108_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_989_fu_16152_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_993_fu_16240_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_994_fu_16262_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_996_fu_16306_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_997_fu_16328_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_998_fu_16350_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_999_fu_16372_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_10_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[1]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[3]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[3]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[3]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[3]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[3]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[3]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \add_ln169_402_reg_30427[3]_i_8\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[1]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[3]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[3]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[3]_i_4\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[3]_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[3]_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[3]_i_7\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \add_ln169_406_reg_30437[3]_i_8\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[1]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[1]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[3]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[3]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[3]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[3]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[3]_i_7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \add_ln169_411_reg_30447[3]_i_8\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \add_ln169_413_reg_30452[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \add_ln169_413_reg_30452[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \add_ln169_413_reg_30452[2]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \add_ln169_413_reg_30452[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \add_ln169_415_reg_30457[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \add_ln169_415_reg_30457[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \add_ln169_415_reg_30457[3]_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \add_ln169_415_reg_30457[3]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[1]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[1]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[3]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[3]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[3]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[3]_i_5\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[3]_i_7\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \add_ln169_421_reg_30467[3]_i_8\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \add_ln169_423_reg_30472[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \add_ln169_423_reg_30472[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \add_ln169_423_reg_30472[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \add_ln169_423_reg_30472[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \add_ln169_425_reg_30477[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \add_ln169_425_reg_30477[1]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \add_ln169_425_reg_30477[1]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \add_ln169_425_reg_30477[2]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \add_ln169_425_reg_30477[3]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \add_ln169_425_reg_30477[3]_i_5\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \add_ln169_428_reg_30482[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \add_ln169_428_reg_30482[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \add_ln169_428_reg_30482[2]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \add_ln169_428_reg_30482[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \add_ln169_430_reg_30487[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \add_ln169_430_reg_30487[1]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \add_ln169_430_reg_30487[1]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \add_ln169_430_reg_30487[2]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \add_ln169_430_reg_30487[3]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \add_ln169_430_reg_30487[3]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[1]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[3]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[3]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[3]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[3]_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[3]_i_7\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[1]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[1]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[3]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[3]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[3]_i_4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[3]_i_5\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[3]_i_7\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \add_ln169_435_reg_30497[3]_i_8\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sub_ln90_437_reg_30422[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sub_ln90_437_reg_30422[2]_i_1\ : label is "soft_lutpair101";
begin
  \q0_reg[75]_0\(5 downto 0) <= \^q0_reg[75]_0\(5 downto 0);
\add_ln169_402_reg_30427[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(70),
      I1 => weights_10_q0(76),
      I2 => weights_10_q0(72),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(0)
    );
\add_ln169_402_reg_30427[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln169_402_reg_30427[1]_i_2_n_3\,
      I1 => weights_10_q0(76),
      I2 => weights_10_q0(72),
      I3 => weights_10_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(1)
    );
\add_ln169_402_reg_30427[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_10_q0(71),
      I1 => weights_10_q0(70),
      I2 => Q(35),
      I3 => \add_ln169_402_reg_30427[3]_i_8_n_3\,
      I4 => \add_ln169_402_reg_30427[3]_i_7_n_3\,
      O => \add_ln169_402_reg_30427[1]_i_2_n_3\
    );
\add_ln169_402_reg_30427[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_10_q0(55),
      I1 => weights_10_q0(72),
      I2 => Q(36),
      I3 => \add_ln169_402_reg_30427[2]_i_2_n_3\,
      I4 => \add_ln169_402_reg_30427[3]_i_5_n_3\,
      I5 => \add_ln169_402_reg_30427[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(2)
    );
\add_ln169_402_reg_30427[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_10_q0(70),
      I2 => weights_10_q0(71),
      I3 => Q(37),
      I4 => weights_10_q0(76),
      I5 => weights_10_q0(77),
      O => \add_ln169_402_reg_30427[2]_i_2_n_3\
    );
\add_ln169_402_reg_30427[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D442BDD4"
    )
        port map (
      I0 => \add_ln169_402_reg_30427[3]_i_2_n_3\,
      I1 => \add_ln169_402_reg_30427[3]_i_3_n_3\,
      I2 => \add_ln169_402_reg_30427[3]_i_4_n_3\,
      I3 => \add_ln169_402_reg_30427[3]_i_5_n_3\,
      I4 => \add_ln169_402_reg_30427[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(3)
    );
\add_ln169_402_reg_30427[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(36),
      I1 => weights_10_q0(72),
      I2 => weights_10_q0(55),
      O => \add_ln169_402_reg_30427[3]_i_2_n_3\
    );
\add_ln169_402_reg_30427[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_10_q0(77),
      I1 => weights_10_q0(76),
      I2 => Q(37),
      O => \add_ln169_402_reg_30427[3]_i_3_n_3\
    );
\add_ln169_402_reg_30427[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_10_q0(71),
      I1 => weights_10_q0(70),
      I2 => Q(35),
      O => \add_ln169_402_reg_30427[3]_i_4_n_3\
    );
\add_ln169_402_reg_30427[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_402_reg_30427[1]_i_2_n_3\,
      I1 => weights_10_q0(76),
      I2 => weights_10_q0(72),
      I3 => weights_10_q0(70),
      O => \add_ln169_402_reg_30427[3]_i_5_n_3\
    );
\add_ln169_402_reg_30427[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(35),
      I1 => weights_10_q0(70),
      I2 => weights_10_q0(71),
      I3 => \add_ln169_402_reg_30427[3]_i_7_n_3\,
      I4 => \add_ln169_402_reg_30427[3]_i_8_n_3\,
      O => \add_ln169_402_reg_30427[3]_i_6_n_3\
    );
\add_ln169_402_reg_30427[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_10_q0(76),
      I2 => weights_10_q0(77),
      O => \add_ln169_402_reg_30427[3]_i_7_n_3\
    );
\add_ln169_402_reg_30427[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_10_q0(72),
      I2 => weights_10_q0(55),
      O => \add_ln169_402_reg_30427[3]_i_8_n_3\
    );
\add_ln169_404_reg_30432[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_10_q0(68),
      I1 => weights_10_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_404_reg_30432[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_10_q0(60),
      I2 => weights_10_q0(61),
      I3 => Q(34),
      I4 => weights_10_q0(68),
      I5 => weights_10_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_404_reg_30432[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_10_q0(60),
      I2 => weights_10_q0(61),
      I3 => Q(34),
      I4 => weights_10_q0(68),
      I5 => weights_10_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_404_reg_30432[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_10_q0(61),
      I1 => weights_10_q0(60),
      I2 => Q(30),
      I3 => weights_10_q0(69),
      I4 => weights_10_q0(68),
      I5 => Q(34),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_406_reg_30437[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(62),
      I1 => weights_10_q0(58),
      I2 => weights_10_q0(66),
      O => D(0)
    );
\add_ln169_406_reg_30437[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_10_q0(66),
      I1 => weights_10_q0(62),
      I2 => weights_10_q0(58),
      I3 => \add_ln169_406_reg_30437[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_406_reg_30437[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_10_q0(67),
      I1 => weights_10_q0(66),
      I2 => Q(33),
      I3 => \add_ln169_406_reg_30437[3]_i_8_n_3\,
      I4 => \add_ln169_406_reg_30437[3]_i_7_n_3\,
      O => \add_ln169_406_reg_30437[1]_i_2_n_3\
    );
\add_ln169_406_reg_30437[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => \^q0_reg[75]_0\(3),
      I1 => weights_10_q0(62),
      I2 => Q(31),
      I3 => \add_ln169_406_reg_30437[2]_i_2_n_3\,
      I4 => \add_ln169_406_reg_30437[3]_i_6_n_3\,
      I5 => \add_ln169_406_reg_30437[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_406_reg_30437[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_10_q0(67),
      I1 => weights_10_q0(66),
      I2 => Q(33),
      I3 => Q(29),
      I4 => weights_10_q0(58),
      I5 => weights_10_q0(59),
      O => \add_ln169_406_reg_30437[2]_i_2_n_3\
    );
\add_ln169_406_reg_30437[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_406_reg_30437[3]_i_2_n_3\,
      I1 => \add_ln169_406_reg_30437[3]_i_3_n_3\,
      I2 => \add_ln169_406_reg_30437[3]_i_4_n_3\,
      I3 => \add_ln169_406_reg_30437[3]_i_5_n_3\,
      I4 => \add_ln169_406_reg_30437[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_406_reg_30437[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(33),
      I1 => weights_10_q0(66),
      I2 => weights_10_q0(67),
      I3 => \add_ln169_406_reg_30437[3]_i_7_n_3\,
      I4 => \add_ln169_406_reg_30437[3]_i_8_n_3\,
      O => \add_ln169_406_reg_30437[3]_i_2_n_3\
    );
\add_ln169_406_reg_30437[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(31),
      I1 => weights_10_q0(62),
      I2 => \^q0_reg[75]_0\(3),
      O => \add_ln169_406_reg_30437[3]_i_3_n_3\
    );
\add_ln169_406_reg_30437[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_10_q0(59),
      I1 => weights_10_q0(58),
      I2 => Q(29),
      O => \add_ln169_406_reg_30437[3]_i_4_n_3\
    );
\add_ln169_406_reg_30437[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_10_q0(66),
      I2 => weights_10_q0(67),
      O => \add_ln169_406_reg_30437[3]_i_5_n_3\
    );
\add_ln169_406_reg_30437[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_10_q0(66),
      I1 => weights_10_q0(62),
      I2 => weights_10_q0(58),
      I3 => \add_ln169_406_reg_30437[1]_i_2_n_3\,
      O => \add_ln169_406_reg_30437[3]_i_6_n_3\
    );
\add_ln169_406_reg_30437[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_10_q0(58),
      I2 => weights_10_q0(59),
      O => \add_ln169_406_reg_30437[3]_i_7_n_3\
    );
\add_ln169_406_reg_30437[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(31),
      I1 => weights_10_q0(62),
      I2 => \^q0_reg[75]_0\(3),
      O => \add_ln169_406_reg_30437[3]_i_8_n_3\
    );
\add_ln169_409_reg_30442[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_10_q0(40),
      I1 => weights_10_q0(64),
      O => \q0_reg[40]_0\(0)
    );
\add_ln169_409_reg_30442[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_10_q0(40),
      I2 => weights_10_q0(41),
      I3 => Q(32),
      I4 => weights_10_q0(64),
      I5 => weights_10_q0(65),
      O => \q0_reg[40]_0\(1)
    );
\add_ln169_409_reg_30442[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5FD20A42002B5A4"
    )
        port map (
      I0 => weights_10_q0(41),
      I1 => weights_10_q0(40),
      I2 => Q(20),
      I3 => weights_10_q0(64),
      I4 => weights_10_q0(65),
      I5 => Q(32),
      O => \q0_reg[40]_0\(2)
    );
\add_ln169_409_reg_30442[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB00C2C2"
    )
        port map (
      I0 => weights_10_q0(40),
      I1 => weights_10_q0(41),
      I2 => Q(20),
      I3 => Q(32),
      I4 => weights_10_q0(65),
      I5 => weights_10_q0(64),
      O => \q0_reg[40]_0\(3)
    );
\add_ln169_411_reg_30447[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(42),
      I1 => weights_10_q0(46),
      I2 => weights_10_q0(38),
      O => \q0_reg[42]_0\(0)
    );
\add_ln169_411_reg_30447[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_10_q0(42),
      I1 => weights_10_q0(38),
      I2 => weights_10_q0(46),
      I3 => \add_ln169_411_reg_30447[1]_i_2_n_3\,
      O => \q0_reg[42]_0\(1)
    );
\add_ln169_411_reg_30447[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_10_q0(43),
      I1 => weights_10_q0(42),
      I2 => Q(21),
      I3 => sext_ln90_1004_fu_16482_p1(1),
      I4 => sext_ln90_1000_fu_16394_p1(1),
      O => \add_ln169_411_reg_30447[1]_i_2_n_3\
    );
\add_ln169_411_reg_30447[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_10_q0(46),
      I2 => weights_10_q0(47),
      O => sext_ln90_1004_fu_16482_p1(1)
    );
\add_ln169_411_reg_30447[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_411_reg_30447[2]_i_2_n_3\,
      I1 => weights_10_q0(43),
      I2 => weights_10_q0(42),
      I3 => Q(21),
      I4 => \add_ln169_411_reg_30447[3]_i_2_n_3\,
      I5 => \add_ln169_411_reg_30447[3]_i_3_n_3\,
      O => \q0_reg[42]_0\(2)
    );
\add_ln169_411_reg_30447[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_10_q0(39),
      I1 => weights_10_q0(38),
      I2 => Q(19),
      I3 => weights_10_q0(47),
      I4 => weights_10_q0(46),
      I5 => Q(23),
      O => \add_ln169_411_reg_30447[2]_i_2_n_3\
    );
\add_ln169_411_reg_30447[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_411_reg_30447[3]_i_2_n_3\,
      I1 => \add_ln169_411_reg_30447[3]_i_3_n_3\,
      I2 => sext_ln90_1000_fu_16394_p1(2),
      I3 => sext_ln90_1004_fu_16482_p1(2),
      I4 => sext_ln90_1002_fu_16438_p1(2),
      O => \q0_reg[42]_0\(3)
    );
\add_ln169_411_reg_30447[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_411_reg_30447[1]_i_2_n_3\,
      I1 => weights_10_q0(42),
      I2 => weights_10_q0(38),
      I3 => weights_10_q0(46),
      O => \add_ln169_411_reg_30447[3]_i_2_n_3\
    );
\add_ln169_411_reg_30447[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_10_q0(47),
      I1 => weights_10_q0(46),
      I2 => Q(23),
      I3 => sext_ln90_1000_fu_16394_p1(1),
      I4 => sext_ln90_1002_fu_16438_p1(1),
      O => \add_ln169_411_reg_30447[3]_i_3_n_3\
    );
\add_ln169_411_reg_30447[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_10_q0(38),
      I2 => weights_10_q0(39),
      O => sext_ln90_1000_fu_16394_p1(2)
    );
\add_ln169_411_reg_30447[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_10_q0(46),
      I2 => weights_10_q0(47),
      O => sext_ln90_1004_fu_16482_p1(2)
    );
\add_ln169_411_reg_30447[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_10_q0(42),
      I2 => weights_10_q0(43),
      O => sext_ln90_1002_fu_16438_p1(2)
    );
\add_ln169_411_reg_30447[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_10_q0(38),
      I2 => weights_10_q0(39),
      O => sext_ln90_1000_fu_16394_p1(1)
    );
\add_ln169_411_reg_30447[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_10_q0(42),
      I2 => weights_10_q0(43),
      O => sext_ln90_1002_fu_16438_p1(1)
    );
\add_ln169_413_reg_30452[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_10_q0(45),
      I1 => weights_10_q0(50),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(0)
    );
\add_ln169_413_reg_30452[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7822"
    )
        port map (
      I0 => weights_10_q0(50),
      I1 => Q(25),
      I2 => Q(22),
      I3 => weights_10_q0(45),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(1)
    );
\add_ln169_413_reg_30452[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7022"
    )
        port map (
      I0 => weights_10_q0(50),
      I1 => Q(25),
      I2 => Q(22),
      I3 => weights_10_q0(45),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(2)
    );
\add_ln169_413_reg_30452[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7404"
    )
        port map (
      I0 => Q(25),
      I1 => weights_10_q0(50),
      I2 => weights_10_q0(45),
      I3 => Q(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(3)
    );
\add_ln169_415_reg_30457[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(52),
      I1 => weights_10_q0(48),
      I2 => weights_10_q0(56),
      O => \q0_reg[52]_0\(0)
    );
\add_ln169_415_reg_30457[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E817"
    )
        port map (
      I0 => weights_10_q0(56),
      I1 => weights_10_q0(52),
      I2 => weights_10_q0(48),
      I3 => \add_ln169_415_reg_30457[1]_i_2_n_3\,
      O => \q0_reg[52]_0\(1)
    );
\add_ln169_415_reg_30457[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44BB4B44BB44B4B"
    )
        port map (
      I0 => Q(26),
      I1 => weights_10_q0(52),
      I2 => \add_ln169_415_reg_30457[3]_i_6_n_3\,
      I3 => Q(28),
      I4 => weights_10_q0(56),
      I5 => weights_10_q0(57),
      O => \add_ln169_415_reg_30457[1]_i_2_n_3\
    );
\add_ln169_415_reg_30457[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => Q(26),
      I1 => weights_10_q0(52),
      I2 => \add_ln169_415_reg_30457[3]_i_3_n_3\,
      I3 => \add_ln169_415_reg_30457[3]_i_5_n_3\,
      I4 => \add_ln169_415_reg_30457[3]_i_4_n_3\,
      O => \q0_reg[52]_0\(2)
    );
\add_ln169_415_reg_30457[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E266F600A022E2"
    )
        port map (
      I0 => \add_ln169_415_reg_30457[3]_i_2_n_3\,
      I1 => \add_ln169_415_reg_30457[3]_i_3_n_3\,
      I2 => weights_10_q0(52),
      I3 => Q(26),
      I4 => \add_ln169_415_reg_30457[3]_i_4_n_3\,
      I5 => \add_ln169_415_reg_30457[3]_i_5_n_3\,
      O => \q0_reg[52]_0\(3)
    );
\add_ln169_415_reg_30457[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(28),
      I1 => weights_10_q0(56),
      I2 => weights_10_q0(57),
      I3 => Q(24),
      I4 => weights_10_q0(48),
      I5 => weights_10_q0(49),
      O => \add_ln169_415_reg_30457[3]_i_2_n_3\
    );
\add_ln169_415_reg_30457[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_10_q0(56),
      I2 => weights_10_q0(57),
      I3 => Q(24),
      I4 => weights_10_q0(48),
      I5 => weights_10_q0(49),
      O => \add_ln169_415_reg_30457[3]_i_3_n_3\
    );
\add_ln169_415_reg_30457[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4FFB4B400B40000"
    )
        port map (
      I0 => Q(28),
      I1 => weights_10_q0(56),
      I2 => weights_10_q0(57),
      I3 => Q(26),
      I4 => weights_10_q0(52),
      I5 => \add_ln169_415_reg_30457[3]_i_6_n_3\,
      O => \add_ln169_415_reg_30457[3]_i_4_n_3\
    );
\add_ln169_415_reg_30457[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF17"
    )
        port map (
      I0 => weights_10_q0(56),
      I1 => weights_10_q0(52),
      I2 => weights_10_q0(48),
      I3 => \add_ln169_415_reg_30457[1]_i_2_n_3\,
      O => \add_ln169_415_reg_30457[3]_i_5_n_3\
    );
\add_ln169_415_reg_30457[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_10_q0(48),
      I2 => weights_10_q0(49),
      O => \add_ln169_415_reg_30457[3]_i_6_n_3\
    );
\add_ln169_419_reg_30462[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_10_q0(0),
      I1 => weights_10_q0(54),
      O => \q0_reg[0]_0\(0)
    );
\add_ln169_419_reg_30462[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_10_q0(0),
      I2 => \^q0_reg[75]_0\(0),
      I3 => Q(27),
      I4 => weights_10_q0(54),
      I5 => weights_10_q0(55),
      O => \q0_reg[0]_0\(1)
    );
\add_ln169_419_reg_30462[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5FD20A42002B5A4"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => weights_10_q0(0),
      I2 => Q(0),
      I3 => weights_10_q0(54),
      I4 => weights_10_q0(55),
      I5 => Q(27),
      O => \q0_reg[0]_0\(2)
    );
\add_ln169_419_reg_30462[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB00C2C2"
    )
        port map (
      I0 => weights_10_q0(0),
      I1 => \^q0_reg[75]_0\(0),
      I2 => Q(0),
      I3 => Q(27),
      I4 => weights_10_q0(55),
      I5 => weights_10_q0(54),
      O => \q0_reg[0]_0\(3)
    );
\add_ln169_421_reg_30467[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(6),
      I1 => weights_10_q0(4),
      I2 => weights_10_q0(2),
      O => \q0_reg[6]_0\(0)
    );
\add_ln169_421_reg_30467[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_10_q0(6),
      I1 => weights_10_q0(2),
      I2 => weights_10_q0(4),
      I3 => \add_ln169_421_reg_30467[1]_i_2_n_3\,
      O => \q0_reg[6]_0\(1)
    );
\add_ln169_421_reg_30467[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_10_q0(7),
      I1 => weights_10_q0(6),
      I2 => Q(3),
      I3 => sext_ln90_983_fu_16020_p1(1),
      I4 => sext_ln90_982_fu_15998_p1(1),
      O => \add_ln169_421_reg_30467[1]_i_2_n_3\
    );
\add_ln169_421_reg_30467[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_10_q0(4),
      I2 => weights_10_q0(5),
      O => sext_ln90_983_fu_16020_p1(1)
    );
\add_ln169_421_reg_30467[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_421_reg_30467[2]_i_2_n_3\,
      I1 => weights_10_q0(7),
      I2 => weights_10_q0(6),
      I3 => Q(3),
      I4 => \add_ln169_421_reg_30467[3]_i_2_n_3\,
      I5 => \add_ln169_421_reg_30467[3]_i_3_n_3\,
      O => \q0_reg[6]_0\(2)
    );
\add_ln169_421_reg_30467[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_10_q0(3),
      I1 => weights_10_q0(2),
      I2 => Q(1),
      I3 => weights_10_q0(5),
      I4 => weights_10_q0(4),
      I5 => Q(2),
      O => \add_ln169_421_reg_30467[2]_i_2_n_3\
    );
\add_ln169_421_reg_30467[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_421_reg_30467[3]_i_2_n_3\,
      I1 => \add_ln169_421_reg_30467[3]_i_3_n_3\,
      I2 => sext_ln90_982_fu_15998_p1(2),
      I3 => sext_ln90_983_fu_16020_p1(2),
      I4 => sext_ln90_984_fu_16042_p1(2),
      O => \q0_reg[6]_0\(3)
    );
\add_ln169_421_reg_30467[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_421_reg_30467[1]_i_2_n_3\,
      I1 => weights_10_q0(6),
      I2 => weights_10_q0(2),
      I3 => weights_10_q0(4),
      O => \add_ln169_421_reg_30467[3]_i_2_n_3\
    );
\add_ln169_421_reg_30467[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_10_q0(5),
      I1 => weights_10_q0(4),
      I2 => Q(2),
      I3 => sext_ln90_982_fu_15998_p1(1),
      I4 => sext_ln90_984_fu_16042_p1(1),
      O => \add_ln169_421_reg_30467[3]_i_3_n_3\
    );
\add_ln169_421_reg_30467[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_10_q0(2),
      I2 => weights_10_q0(3),
      O => sext_ln90_982_fu_15998_p1(2)
    );
\add_ln169_421_reg_30467[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_10_q0(4),
      I2 => weights_10_q0(5),
      O => sext_ln90_983_fu_16020_p1(2)
    );
\add_ln169_421_reg_30467[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_10_q0(6),
      I2 => weights_10_q0(7),
      O => sext_ln90_984_fu_16042_p1(2)
    );
\add_ln169_421_reg_30467[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_10_q0(2),
      I2 => weights_10_q0(3),
      O => sext_ln90_982_fu_15998_p1(1)
    );
\add_ln169_421_reg_30467[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_10_q0(6),
      I2 => weights_10_q0(7),
      O => sext_ln90_984_fu_16042_p1(1)
    );
\add_ln169_423_reg_30472[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_10_q0(10),
      I1 => weights_10_q0(9),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_423_reg_30472[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4774B88"
    )
        port map (
      I0 => Q(4),
      I1 => weights_10_q0(9),
      I2 => Q(5),
      I3 => weights_10_q0(10),
      I4 => weights_10_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_423_reg_30472[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F00B88"
    )
        port map (
      I0 => Q(4),
      I1 => weights_10_q0(9),
      I2 => Q(5),
      I3 => weights_10_q0(10),
      I4 => weights_10_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_423_reg_30472[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F80D08"
    )
        port map (
      I0 => weights_10_q0(9),
      I1 => Q(4),
      I2 => weights_10_q0(11),
      I3 => weights_10_q0(10),
      I4 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_425_reg_30477[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(16),
      I1 => weights_10_q0(15),
      I2 => weights_10_q0(12),
      O => \q0_reg[15]_0\(0)
    );
\add_ln169_425_reg_30477[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_10_q0(16),
      I1 => weights_10_q0(12),
      I2 => sext_ln90_987_fu_16108_p1(1),
      I3 => weights_10_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_989_fu_16152_p1(1),
      O => \q0_reg[15]_0\(1)
    );
\add_ln169_425_reg_30477[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_10_q0(12),
      I2 => weights_10_q0(13),
      O => sext_ln90_987_fu_16108_p1(1)
    );
\add_ln169_425_reg_30477[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_10_q0(16),
      I2 => weights_10_q0(17),
      O => sext_ln90_989_fu_16152_p1(1)
    );
\add_ln169_425_reg_30477[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_425_reg_30477[2]_i_2_n_3\,
      I1 => weights_10_q0(17),
      I2 => weights_10_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_425_reg_30477[3]_i_2_n_3\,
      I5 => \add_ln169_425_reg_30477[3]_i_3_n_3\,
      O => \q0_reg[15]_0\(2)
    );
\add_ln169_425_reg_30477[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_10_q0(13),
      I1 => weights_10_q0(12),
      I2 => Q(6),
      I3 => weights_10_q0(15),
      I4 => Q(7),
      O => \add_ln169_425_reg_30477[2]_i_2_n_3\
    );
\add_ln169_425_reg_30477[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_425_reg_30477[3]_i_2_n_3\,
      I1 => \add_ln169_425_reg_30477[3]_i_3_n_3\,
      I2 => sext_ln90_987_fu_16108_p1(2),
      I3 => weights_10_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_989_fu_16152_p1(2),
      O => \q0_reg[15]_0\(3)
    );
\add_ln169_425_reg_30477[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_987_fu_16108_p1(1),
      I1 => Q(7),
      I2 => sext_ln90_989_fu_16152_p1(1),
      I3 => weights_10_q0(16),
      I4 => weights_10_q0(12),
      I5 => weights_10_q0(15),
      O => \add_ln169_425_reg_30477[3]_i_2_n_3\
    );
\add_ln169_425_reg_30477[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_10_q0(15),
      I1 => Q(7),
      I2 => sext_ln90_987_fu_16108_p1(1),
      I3 => weights_10_q0(17),
      I4 => weights_10_q0(16),
      I5 => Q(8),
      O => \add_ln169_425_reg_30477[3]_i_3_n_3\
    );
\add_ln169_425_reg_30477[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_10_q0(12),
      I2 => weights_10_q0(13),
      O => sext_ln90_987_fu_16108_p1(2)
    );
\add_ln169_425_reg_30477[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_10_q0(16),
      I2 => weights_10_q0(17),
      O => sext_ln90_989_fu_16152_p1(2)
    );
\add_ln169_428_reg_30482[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_10_q0(20),
      I1 => weights_10_q0(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(0)
    );
\add_ln169_428_reg_30482[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78DD8722"
    )
        port map (
      I0 => weights_10_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_10_q0(20),
      I4 => weights_10_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(1)
    );
\add_ln169_428_reg_30482[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F00722"
    )
        port map (
      I0 => weights_10_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_10_q0(20),
      I4 => weights_10_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2)
    );
\add_ln169_428_reg_30482[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F40704"
    )
        port map (
      I0 => Q(9),
      I1 => weights_10_q0(18),
      I2 => weights_10_q0(21),
      I3 => weights_10_q0(20),
      I4 => Q(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3)
    );
\add_ln169_430_reg_30487[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(26),
      I1 => weights_10_q0(24),
      I2 => weights_10_q0(23),
      O => \q0_reg[23]_0\(0)
    );
\add_ln169_430_reg_30487[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E8E717E71718E8"
    )
        port map (
      I0 => weights_10_q0(26),
      I1 => weights_10_q0(24),
      I2 => weights_10_q0(23),
      I3 => Q(11),
      I4 => sext_ln90_993_fu_16240_p1(1),
      I5 => sext_ln90_994_fu_16262_p1(1),
      O => \q0_reg[23]_0\(1)
    );
\add_ln169_430_reg_30487[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_10_q0(24),
      I2 => weights_10_q0(25),
      O => sext_ln90_993_fu_16240_p1(1)
    );
\add_ln169_430_reg_30487[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_10_q0(26),
      I2 => \^q0_reg[75]_0\(1),
      O => sext_ln90_994_fu_16262_p1(1)
    );
\add_ln169_430_reg_30487[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_430_reg_30487[2]_i_2_n_3\,
      I1 => \^q0_reg[75]_0\(1),
      I2 => weights_10_q0(26),
      I3 => Q(13),
      I4 => \add_ln169_430_reg_30487[3]_i_2_n_3\,
      I5 => \add_ln169_430_reg_30487[3]_i_3_n_3\,
      O => \q0_reg[23]_0\(2)
    );
\add_ln169_430_reg_30487[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788788"
    )
        port map (
      I0 => weights_10_q0(23),
      I1 => Q(11),
      I2 => weights_10_q0(25),
      I3 => weights_10_q0(24),
      I4 => Q(12),
      O => \add_ln169_430_reg_30487[2]_i_2_n_3\
    );
\add_ln169_430_reg_30487[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777711171111888"
    )
        port map (
      I0 => \add_ln169_430_reg_30487[3]_i_2_n_3\,
      I1 => \add_ln169_430_reg_30487[3]_i_3_n_3\,
      I2 => weights_10_q0(23),
      I3 => Q(11),
      I4 => sext_ln90_993_fu_16240_p1(2),
      I5 => sext_ln90_994_fu_16262_p1(2),
      O => \q0_reg[23]_0\(3)
    );
\add_ln169_430_reg_30487[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96963C0096000000"
    )
        port map (
      I0 => Q(11),
      I1 => sext_ln90_993_fu_16240_p1(1),
      I2 => sext_ln90_994_fu_16262_p1(1),
      I3 => weights_10_q0(26),
      I4 => weights_10_q0(23),
      I5 => weights_10_q0(24),
      O => \add_ln169_430_reg_30487[3]_i_2_n_3\
    );
\add_ln169_430_reg_30487[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A6A6A6000000"
    )
        port map (
      I0 => weights_10_q0(25),
      I1 => weights_10_q0(24),
      I2 => Q(12),
      I3 => weights_10_q0(23),
      I4 => Q(11),
      I5 => sext_ln90_994_fu_16262_p1(1),
      O => \add_ln169_430_reg_30487[3]_i_3_n_3\
    );
\add_ln169_430_reg_30487[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_10_q0(24),
      I2 => weights_10_q0(25),
      O => sext_ln90_993_fu_16240_p1(2)
    );
\add_ln169_430_reg_30487[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_10_q0(26),
      I2 => \^q0_reg[75]_0\(1),
      O => sext_ln90_994_fu_16262_p1(2)
    );
\add_ln169_433_reg_30492[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(0),
      I1 => weights_10_q0(32),
      I2 => weights_10_q0(30),
      O => \q0_reg[32]_0\(0)
    );
\add_ln169_433_reg_30492[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_15_q0(0),
      I1 => weights_10_q0(30),
      I2 => weights_10_q0(32),
      I3 => \add_ln169_433_reg_30492[1]_i_2_n_3\,
      O => \q0_reg[32]_0\(1)
    );
\add_ln169_433_reg_30492[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(2),
      I1 => weights_15_q0(0),
      I2 => Q(14),
      I3 => sext_ln90_997_fu_16328_p1(1),
      I4 => sext_ln90_996_fu_16306_p1(1),
      O => \add_ln169_433_reg_30492[1]_i_2_n_3\
    );
\add_ln169_433_reg_30492[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_10_q0(32),
      I2 => weights_10_q0(33),
      O => sext_ln90_997_fu_16328_p1(1)
    );
\add_ln169_433_reg_30492[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_433_reg_30492[2]_i_2_n_3\,
      I1 => \^q0_reg[75]_0\(2),
      I2 => weights_15_q0(0),
      I3 => Q(14),
      I4 => \add_ln169_433_reg_30492[3]_i_2_n_3\,
      I5 => \add_ln169_433_reg_30492[3]_i_3_n_3\,
      O => \q0_reg[32]_0\(2)
    );
\add_ln169_433_reg_30492[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_10_q0(31),
      I1 => weights_10_q0(30),
      I2 => Q(15),
      I3 => weights_10_q0(33),
      I4 => weights_10_q0(32),
      I5 => Q(16),
      O => \add_ln169_433_reg_30492[2]_i_2_n_3\
    );
\add_ln169_433_reg_30492[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_433_reg_30492[3]_i_2_n_3\,
      I1 => \add_ln169_433_reg_30492[3]_i_3_n_3\,
      I2 => sext_ln90_996_fu_16306_p1(2),
      I3 => sext_ln90_997_fu_16328_p1(2),
      I4 => sext_ln90_995_fu_16284_p1(1),
      O => \q0_reg[32]_0\(3)
    );
\add_ln169_433_reg_30492[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_433_reg_30492[1]_i_2_n_3\,
      I1 => weights_15_q0(0),
      I2 => weights_10_q0(30),
      I3 => weights_10_q0(32),
      O => \add_ln169_433_reg_30492[3]_i_2_n_3\
    );
\add_ln169_433_reg_30492[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_10_q0(33),
      I1 => weights_10_q0(32),
      I2 => Q(16),
      I3 => sext_ln90_996_fu_16306_p1(1),
      I4 => sext_ln90_995_fu_16284_p1(0),
      O => \add_ln169_433_reg_30492[3]_i_3_n_3\
    );
\add_ln169_433_reg_30492[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_10_q0(30),
      I2 => weights_10_q0(31),
      O => sext_ln90_996_fu_16306_p1(2)
    );
\add_ln169_433_reg_30492[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_10_q0(32),
      I2 => weights_10_q0(33),
      O => sext_ln90_997_fu_16328_p1(2)
    );
\add_ln169_433_reg_30492[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_10_q0(30),
      I2 => weights_10_q0(31),
      O => sext_ln90_996_fu_16306_p1(1)
    );
\add_ln169_435_reg_30497[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_10_q0(34),
      I1 => weights_10_q0(78),
      I2 => weights_10_q0(36),
      O => \q0_reg[34]_0\(0)
    );
\add_ln169_435_reg_30497[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_10_q0(34),
      I1 => weights_10_q0(36),
      I2 => weights_10_q0(78),
      I3 => \add_ln169_435_reg_30497[1]_i_2_n_3\,
      O => \q0_reg[34]_0\(1)
    );
\add_ln169_435_reg_30497[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_10_q0(35),
      I1 => weights_10_q0(34),
      I2 => Q(17),
      I3 => sext_ln169_281_fu_16822_p1(1),
      I4 => sext_ln90_999_fu_16372_p1(1),
      O => \add_ln169_435_reg_30497[1]_i_2_n_3\
    );
\add_ln169_435_reg_30497[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_10_q0(78),
      I2 => weights_10_q0(79),
      O => sext_ln169_281_fu_16822_p1(1)
    );
\add_ln169_435_reg_30497[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_435_reg_30497[2]_i_2_n_3\,
      I1 => weights_10_q0(35),
      I2 => weights_10_q0(34),
      I3 => Q(17),
      I4 => \add_ln169_435_reg_30497[3]_i_2_n_3\,
      I5 => \add_ln169_435_reg_30497[3]_i_3_n_3\,
      O => \q0_reg[34]_0\(2)
    );
\add_ln169_435_reg_30497[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_10_q0(37),
      I1 => weights_10_q0(36),
      I2 => Q(18),
      I3 => weights_10_q0(79),
      I4 => weights_10_q0(78),
      I5 => Q(38),
      O => \add_ln169_435_reg_30497[2]_i_2_n_3\
    );
\add_ln169_435_reg_30497[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_435_reg_30497[3]_i_2_n_3\,
      I1 => \add_ln169_435_reg_30497[3]_i_3_n_3\,
      I2 => sext_ln90_999_fu_16372_p1(2),
      I3 => sext_ln169_281_fu_16822_p1(2),
      I4 => sext_ln90_998_fu_16350_p1(2),
      O => \q0_reg[34]_0\(3)
    );
\add_ln169_435_reg_30497[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_435_reg_30497[1]_i_2_n_3\,
      I1 => weights_10_q0(34),
      I2 => weights_10_q0(36),
      I3 => weights_10_q0(78),
      O => \add_ln169_435_reg_30497[3]_i_2_n_3\
    );
\add_ln169_435_reg_30497[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_10_q0(79),
      I1 => weights_10_q0(78),
      I2 => Q(38),
      I3 => sext_ln90_999_fu_16372_p1(1),
      I4 => sext_ln90_998_fu_16350_p1(1),
      O => \add_ln169_435_reg_30497[3]_i_3_n_3\
    );
\add_ln169_435_reg_30497[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_10_q0(36),
      I2 => weights_10_q0(37),
      O => sext_ln90_999_fu_16372_p1(2)
    );
\add_ln169_435_reg_30497[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_10_q0(78),
      I2 => weights_10_q0(79),
      O => sext_ln169_281_fu_16822_p1(2)
    );
\add_ln169_435_reg_30497[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_10_q0(34),
      I2 => weights_10_q0(35),
      O => sext_ln90_998_fu_16350_p1(2)
    );
\add_ln169_435_reg_30497[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_10_q0(36),
      I2 => weights_10_q0(37),
      O => sext_ln90_999_fu_16372_p1(1)
    );
\add_ln169_435_reg_30497[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_10_q0(34),
      I2 => weights_10_q0(35),
      O => sext_ln90_998_fu_16350_p1(1)
    );
\q0[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2121A00000000000"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[37]_2\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[0]_1\,
      O => \q0[0]_i_1__5_n_3\
    );
\q0[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A020A90001008400"
    )
        port map (
      I0 => \q0_reg[37]_2\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[6]_2\,
      I4 => \q0_reg[6]_1\,
      I5 => \q0_reg[0]_1\,
      O => \q0[10]_i_1__6_n_3\
    );
\q0[11]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200200000028"
    )
        port map (
      I0 => \q0_reg[6]_2\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[37]_2\,
      I4 => \q0_reg[55]_1\,
      I5 => \q0_reg[55]_0\,
      O => \q0[11]_i_1__12_n_3\
    );
\q0[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8840010001000000"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[6]_2\,
      I4 => \q0_reg[0]_1\,
      I5 => \q0_reg[37]_2\,
      O => \q0[12]_i_1__6_n_3\
    );
\q0[13]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080140000"
    )
        port map (
      I0 => \q0_reg[55]_1\,
      I1 => \q0_reg[37]_2\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[6]_1\,
      O => \q0[13]_i_1__7_n_3\
    );
\q0[15]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000000000000"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[6]_2\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[15]_i_1__7_n_3\
    );
\q0[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8818800000200000"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[37]_2\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[16]_i_1__4_n_3\
    );
\q0[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[37]_2\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[6]_2\,
      O => \q0[17]_i_1__4_n_3\
    );
\q0[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000000004044"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[21]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[29]_0\,
      I4 => \q0_reg[37]_1\,
      I5 => \q0_reg[37]_2\,
      O => \q0[18]_i_1__5_n_3\
    );
\q0[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[6]_2\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[37]_2\,
      O => \q0[1]_i_1__11_n_3\
    );
\q0[20]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080200000008A00"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[37]_1\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[29]_0\,
      I5 => \q0_reg[37]_2\,
      O => \q0[20]_i_1__9_n_3\
    );
\q0[21]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004040000040"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[37]_1\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[6]_1\,
      O => \q0[21]_i_1__3_n_3\
    );
\q0[23]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000060000000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[37]_1\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[37]_2\,
      I4 => \q0_reg[37]_0\,
      I5 => \q0_reg[6]_1\,
      O => \q0[23]_i_1__3_n_3\
    );
\q0[24]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040000040"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[29]_0\,
      I4 => \q0_reg[37]_1\,
      I5 => \q0_reg[37]_2\,
      O => \q0[24]_i_1__5_n_3\
    );
\q0[25]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040400040000040"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[29]_0\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[37]_1\,
      O => \q0[25]_i_1__8_n_3\
    );
\q0[26]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000000080888000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[37]_1\,
      I3 => \q0_reg[29]_0\,
      I4 => \q0_reg[6]_1\,
      I5 => \q0_reg[37]_2\,
      O => \q0[26]_i_1__3_n_3\
    );
\q0[27]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A00004000000000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[21]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[37]_1\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[6]_1\,
      O => \q0[27]_i_1__7_n_3\
    );
\q0[29]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[29]_1\,
      I1 => \q0_reg[21]_0\,
      I2 => \q0_reg[29]_0\,
      I3 => \q0_reg[58]_0\,
      I4 => \q0_reg[29]_2\,
      O => \q0[29]_i_1__7_n_3\
    );
\q0[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008054048000"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[37]_2\,
      O => \q0[2]_i_1__6_n_3\
    );
\q0[30]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80A00008"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[29]_2\,
      I2 => \q0_reg[29]_0\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[32]_1\,
      O => \q0[30]_i_1__9_n_3\
    );
\q0[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000800"
    )
        port map (
      I0 => \q0_reg[29]_2\,
      I1 => \q0_reg[32]_2\,
      I2 => \q0_reg[29]_1\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[32]_1\,
      I5 => \q0_reg[29]_0\,
      O => \q0[31]_i_1__4_n_3\
    );
\q0[32]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9A0080008004800"
    )
        port map (
      I0 => \q0_reg[29]_1\,
      I1 => \q0_reg[29]_2\,
      I2 => \q0_reg[32]_2\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[32]_1\,
      I5 => \q0_reg[29]_0\,
      O => \q0[32]_i_1__4_n_3\
    );
\q0[33]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404030000080"
    )
        port map (
      I0 => \q0_reg[32]_2\,
      I1 => \q0_reg[29]_2\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[29]_0\,
      I4 => \q0_reg[32]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[33]_i_1__6_n_3\
    );
\q0[34]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2A000000000000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[37]_2\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[37]_1\,
      I5 => \q0_reg[29]_0\,
      O => \q0[34]_i_1__8_n_3\
    );
\q0[35]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222000000000000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[37]_2\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[37]_1\,
      I5 => \q0_reg[29]_0\,
      O => \q0[35]_i_1__11_n_3\
    );
\q0[36]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808028000002"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[37]_2\,
      I2 => \q0_reg[37]_1\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[37]_0\,
      I5 => \q0_reg[29]_0\,
      O => \q0[36]_i_1__8_n_3\
    );
\q0[37]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D008000000000000"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[37]_1\,
      I3 => \q0_reg[29]_0\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[21]_0\,
      O => \q0[37]_i_1__1_n_3\
    );
\q0[38]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808080B0808080"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[48]_3\,
      I2 => \q0_reg[45]_0\,
      I3 => \q0_reg[48]_1\,
      I4 => \q0_reg[48]_2\,
      I5 => \q0_reg[45]_1\,
      O => \q0[38]_i_1__5_n_3\
    );
\q0[39]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220202002000000"
    )
        port map (
      I0 => \q0_reg[45]_0\,
      I1 => \q0_reg[45]_1\,
      I2 => \q0_reg[48]_3\,
      I3 => \q0_reg[48]_2\,
      I4 => \q0_reg[48]_1\,
      I5 => \q0_reg[48]_0\,
      O => \q0[39]_i_1__4_n_3\
    );
\q0[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E200"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[6]_2\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[37]_2\,
      O => \q0[3]_i_1__5_n_3\
    );
\q0[40]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000800040000040"
    )
        port map (
      I0 => \q0_reg[48]_3\,
      I1 => \q0_reg[48]_2\,
      I2 => \q0_reg[45]_0\,
      I3 => \q0_reg[48]_0\,
      I4 => \q0_reg[45]_1\,
      I5 => \q0_reg[48]_1\,
      O => \q0[40]_i_1__7_n_3\
    );
\q0[41]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q0_reg[48]_2\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[48]_1\,
      O => \q0[41]_i_1__6_n_3\
    );
\q0[42]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80200000008000"
    )
        port map (
      I0 => \q0_reg[48]_2\,
      I1 => \q0_reg[48]_3\,
      I2 => \q0_reg[48]_1\,
      I3 => \q0_reg[45]_0\,
      I4 => \q0_reg[48]_0\,
      I5 => \q0_reg[45]_1\,
      O => \q0[42]_i_1__11_n_3\
    );
\q0[43]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[48]_2\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[45]_0\,
      I5 => \q0_reg[48]_3\,
      O => \q0[43]_i_1__8_n_3\
    );
\q0[45]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => \q0_reg[48]_1\,
      I1 => \q0_reg[45]_1\,
      I2 => \q0_reg[45]_2\,
      I3 => \q0_reg[45]_0\,
      I4 => \q0_reg[48]_0\,
      O => \q0[45]_i_1__2_n_3\
    );
\q0[46]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888000000000080"
    )
        port map (
      I0 => \q0_reg[48]_1\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[48]_2\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[48]_0\,
      I5 => \q0_reg[48]_3\,
      O => \q0[46]_i_1__5_n_3\
    );
\q0[47]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000080"
    )
        port map (
      I0 => \q0_reg[45]_0\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[48]_2\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[48]_0\,
      I5 => \q0_reg[48]_3\,
      O => \q0[47]_i_1__5_n_3\
    );
\q0[48]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000004000"
    )
        port map (
      I0 => \q0_reg[48]_3\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[45]_0\,
      I3 => \q0_reg[48]_0\,
      I4 => \q0_reg[45]_1\,
      I5 => \q0_reg[48]_2\,
      O => \q0[48]_i_1__4_n_3\
    );
\q0[49]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[48]_1\,
      I3 => \q0_reg[48]_2\,
      I4 => \q0_reg[45]_1\,
      I5 => \q0_reg[48]_3\,
      O => \q0[49]_i_1__8_n_3\
    );
\q0[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004004040000440"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[55]_0\,
      O => \q0[4]_i_1__6_n_3\
    );
\q0[50]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001800000"
    )
        port map (
      I0 => \q0_reg[45]_1\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[48]_3\,
      I3 => \q0_reg[45]_0\,
      I4 => \q0_reg[45]_2\,
      I5 => \q0_reg[48]_0\,
      O => \q0[50]_i_1__2_n_3\
    );
\q0[52]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000000200000080"
    )
        port map (
      I0 => \q0_reg[45]_0\,
      I1 => \q0_reg[48]_0\,
      I2 => \q0_reg[48]_1\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[48]_3\,
      I5 => \q0_reg[48]_2\,
      O => \q0[52]_i_1__6_n_3\
    );
\q0[54]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006050000020"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[37]_1\,
      I2 => \q0_reg[6]_2\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[6]_1\,
      O => \q0[54]_i_1__4_n_3\
    );
\q0[55]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008140000000000"
    )
        port map (
      I0 => \q0_reg[37]_2\,
      I1 => \q0_reg[37]_1\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[55]_1\,
      I5 => \q0_reg[6]_2\,
      O => \q0[55]_i_1__4_n_3\
    );
\q0[56]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8204000480044000"
    )
        port map (
      I0 => \q0_reg[48]_2\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[48]_3\,
      I4 => \q0_reg[48]_1\,
      I5 => \q0_reg[45]_1\,
      O => \q0[56]_i_1__5_n_3\
    );
\q0[57]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9080000800000000"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[48]_2\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[48]_1\,
      I5 => \q0_reg[48]_3\,
      O => \q0[57]_i_1__7_n_3\
    );
\q0[58]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80208000A0000008"
    )
        port map (
      I0 => \q0_reg[48]_1\,
      I1 => \q0_reg[66]_0\,
      I2 => \q0_reg[58]_0\,
      I3 => \q0_reg[48]_0\,
      I4 => \q0_reg[61]_1\,
      I5 => \q0_reg[45]_2\,
      O => \q0[58]_i_1__11_n_3\
    );
\q0[59]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C828000000000000"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[48]_0\,
      I2 => \q0_reg[45]_2\,
      I3 => \q0_reg[66]_0\,
      I4 => \q0_reg[48]_1\,
      I5 => \q0_reg[48]_3\,
      O => \q0[59]_i_1__3_n_3\
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012040000"
    )
        port map (
      I0 => \q0_reg[55]_1\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[37]_2\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[6]_1\,
      O => \q0[5]_i_1__4_n_3\
    );
\q0[60]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E6080400C0001400"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[66]_0\,
      I4 => \q0_reg[58]_0\,
      I5 => \q0_reg[45]_2\,
      O => \q0[60]_i_1__7_n_3\
    );
\q0[61]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[58]_0\,
      I4 => \q0_reg[45]_2\,
      I5 => \q0_reg[66]_0\,
      O => \q0[61]_i_1__4_n_3\
    );
\q0[62]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200204040440040"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[66]_0\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[48]_3\,
      I4 => \q0_reg[45]_2\,
      I5 => \q0_reg[48]_1\,
      O => \q0[62]_i_1__5_n_3\
    );
\q0[63]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000800000000"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[66]_0\,
      I2 => \q0_reg[45]_2\,
      I3 => \q0_reg[61]_1\,
      I4 => \q0_reg[48]_3\,
      I5 => \q0_reg[48]_1\,
      O => \q0[63]_i_1__7_n_3\
    );
\q0[64]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440888003000000"
    )
        port map (
      I0 => \q0_reg[48]_1\,
      I1 => \q0_reg[45]_1\,
      I2 => \q0_reg[48]_2\,
      I3 => \q0_reg[48]_0\,
      I4 => \q0_reg[45]_0\,
      I5 => \q0_reg[48]_3\,
      O => \q0[64]_i_1__7_n_3\
    );
\q0[65]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088880010000000"
    )
        port map (
      I0 => \q0_reg[48]_2\,
      I1 => \q0_reg[45]_1\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[48]_1\,
      I4 => \q0_reg[45]_0\,
      I5 => \q0_reg[48]_3\,
      O => \q0[65]_i_1__7_n_3\
    );
\q0[66]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000000200"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[45]_2\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[66]_0\,
      I4 => \q0_reg[48]_3\,
      I5 => \q0_reg[48]_1\,
      O => \q0[66]_i_1__7_n_3\
    );
\q0[67]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \q0_reg[66]_0\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[45]_2\,
      I3 => \q0_reg[61]_1\,
      I4 => \q0_reg[48]_3\,
      I5 => \q0_reg[48]_0\,
      O => \q0[67]_i_1__7_n_3\
    );
\q0[68]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7600100040100080"
    )
        port map (
      I0 => \q0_reg[45]_2\,
      I1 => \q0_reg[48]_1\,
      I2 => \q0_reg[66]_0\,
      I3 => \q0_reg[58]_0\,
      I4 => \q0_reg[48]_0\,
      I5 => \q0_reg[61]_1\,
      O => \q0[68]_i_1__6_n_3\
    );
\q0[69]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5404002000000000"
    )
        port map (
      I0 => \q0_reg[45]_2\,
      I1 => \q0_reg[61]_1\,
      I2 => \q0_reg[48]_1\,
      I3 => \q0_reg[48]_0\,
      I4 => \q0_reg[58]_0\,
      I5 => \q0_reg[66]_0\,
      O => \q0[69]_i_1__3_n_3\
    );
\q0[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080208067500000"
    )
        port map (
      I0 => \q0_reg[37]_2\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[6]_1\,
      O => \q0[6]_i_1__5_n_3\
    );
\q0[70]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200200001150000"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[37]_2\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[37]_1\,
      O => \q0[70]_i_1__6_n_3\
    );
\q0[71]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200000000000228"
    )
        port map (
      I0 => \q0_reg[6]_2\,
      I1 => \q0_reg[37]_2\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[37]_1\,
      I5 => \q0_reg[55]_0\,
      O => \q0[71]_i_1__9_n_3\
    );
\q0[72]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0420404004000480"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[37]_1\,
      O => \q0[72]_i_1__6_n_3\
    );
\q0[74]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800A80000101000"
    )
        port map (
      I0 => \q0_reg[37]_2\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[6]_2\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[0]_1\,
      O => \q0[74]_i_1__6_n_3\
    );
\q0[75]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[37]_2\,
      O => \q0[75]_i_1__5_n_3\
    );
\q0[76]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12040004A4040048"
    )
        port map (
      I0 => \q0_reg[37]_2\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[37]_1\,
      I4 => \q0_reg[6]_1\,
      I5 => \q0_reg[55]_0\,
      O => \q0[76]_i_1__5_n_3\
    );
\q0[77]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10A4000000000000"
    )
        port map (
      I0 => \q0_reg[55]_1\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[37]_1\,
      I3 => \q0_reg[37]_2\,
      I4 => \q0_reg[6]_1\,
      I5 => \q0_reg[55]_0\,
      O => \q0[77]_i_1__4_n_3\
    );
\q0[78]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4A0000000008080"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[37]_2\,
      I4 => \q0_reg[29]_0\,
      I5 => \q0_reg[37]_1\,
      O => \q0[78]_i_1__7_n_3\
    );
\q0[79]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[37]_1\,
      O => \q0[79]_i_1__11_n_3\
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000840A20008"
    )
        port map (
      I0 => \q0_reg[6]_2\,
      I1 => \q0_reg[0]_1\,
      I2 => \q0_reg[37]_2\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[55]_1\,
      O => \q0[7]_i_1__5_n_3\
    );
\q0[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000000A00000000"
    )
        port map (
      I0 => \q0_reg[6]_2\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[37]_2\,
      I5 => \q0_reg[0]_1\,
      O => \q0[9]_i_1__4_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__5_n_3\,
      Q => weights_10_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__6_n_3\,
      Q => weights_10_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__12_n_3\,
      Q => weights_10_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__6_n_3\,
      Q => weights_10_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__7_n_3\,
      Q => weights_10_q0(13),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__7_n_3\,
      Q => weights_10_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__4_n_3\,
      Q => weights_10_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__4_n_3\,
      Q => weights_10_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__5_n_3\,
      Q => weights_10_q0(18),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__11_n_3\,
      Q => \^q0_reg[75]_0\(0),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__9_n_3\,
      Q => weights_10_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__3_n_3\,
      Q => weights_10_q0(21),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__3_n_3\,
      Q => weights_10_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__5_n_3\,
      Q => weights_10_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__8_n_3\,
      Q => weights_10_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__3_n_3\,
      Q => weights_10_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__7_n_3\,
      Q => \^q0_reg[75]_0\(1),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__7_n_3\,
      Q => \^q0_reg[75]_0\(2),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__6_n_3\,
      Q => weights_10_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__9_n_3\,
      Q => weights_10_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__4_n_3\,
      Q => weights_10_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__4_n_3\,
      Q => weights_10_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__6_n_3\,
      Q => weights_10_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__8_n_3\,
      Q => weights_10_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__11_n_3\,
      Q => weights_10_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__8_n_3\,
      Q => weights_10_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__1_n_3\,
      Q => weights_10_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__5_n_3\,
      Q => weights_10_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__4_n_3\,
      Q => weights_10_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__5_n_3\,
      Q => weights_10_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__7_n_3\,
      Q => weights_10_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__6_n_3\,
      Q => weights_10_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__11_n_3\,
      Q => weights_10_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__8_n_3\,
      Q => weights_10_q0(43),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__2_n_3\,
      Q => weights_10_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__5_n_3\,
      Q => weights_10_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__5_n_3\,
      Q => weights_10_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__4_n_3\,
      Q => weights_10_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__8_n_3\,
      Q => weights_10_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__6_n_3\,
      Q => weights_10_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__2_n_3\,
      Q => weights_10_q0(50),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__6_n_3\,
      Q => weights_10_q0(52),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__4_n_3\,
      Q => weights_10_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__4_n_3\,
      Q => weights_10_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__5_n_3\,
      Q => weights_10_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__7_n_3\,
      Q => weights_10_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__11_n_3\,
      Q => weights_10_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__3_n_3\,
      Q => weights_10_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__4_n_3\,
      Q => weights_10_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__7_n_3\,
      Q => weights_10_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__4_n_3\,
      Q => weights_10_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__5_n_3\,
      Q => weights_10_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__7_n_3\,
      Q => \^q0_reg[75]_0\(3),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__7_n_3\,
      Q => weights_10_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__7_n_3\,
      Q => weights_10_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__7_n_3\,
      Q => weights_10_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__7_n_3\,
      Q => weights_10_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__6_n_3\,
      Q => weights_10_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__3_n_3\,
      Q => weights_10_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__5_n_3\,
      Q => weights_10_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__6_n_3\,
      Q => weights_10_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__9_n_3\,
      Q => weights_10_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__6_n_3\,
      Q => weights_10_q0(72),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__6_n_3\,
      Q => \^q0_reg[75]_0\(4),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__5_n_3\,
      Q => \^q0_reg[75]_0\(5),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__5_n_3\,
      Q => weights_10_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__4_n_3\,
      Q => weights_10_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__7_n_3\,
      Q => weights_10_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__11_n_3\,
      Q => weights_10_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__5_n_3\,
      Q => weights_10_q0(7),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__4_n_3\,
      Q => weights_10_q0(9),
      R => '0'
    );
\sub_ln90_437_reg_30422[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(4),
      I1 => \^q0_reg[75]_0\(5),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_437_reg_30422[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(4),
      I1 => \^q0_reg[75]_0\(5),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R is
  port (
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tile_fu_444_reg[4]_rep__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[33]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[75]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[62]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[40]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[53]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[55]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tile_fu_444_reg[3]_rep__6\ : out STD_LOGIC;
    \tile_fu_444_reg[3]_rep__6_0\ : out STD_LOGIC;
    \tile_fu_444_reg[2]_rep\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[43]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[68]_0\ : in STD_LOGIC;
    \q0_reg[42]_0\ : in STD_LOGIC;
    \q0_reg[44]_0\ : in STD_LOGIC;
    \q0_reg[20]_0\ : in STD_LOGIC;
    \q0_reg[36]_0\ : in STD_LOGIC;
    \q0_reg[20]_1\ : in STD_LOGIC;
    \q0_reg[74]_1\ : in STD_LOGIC;
    \q0_reg[77]_0\ : in STD_LOGIC;
    \q0_reg[77]_1\ : in STD_LOGIC;
    \q0_reg[74]_2\ : in STD_LOGIC;
    \q0_reg[77]_2\ : in STD_LOGIC;
    \q0_reg[77]_3\ : in STD_LOGIC;
    \q0_reg[65]_0\ : in STD_LOGIC;
    \q0_reg[67]_0\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[67]_1\ : in STD_LOGIC;
    \q0_reg[67]_2\ : in STD_LOGIC;
    \q0_reg[42]_1\ : in STD_LOGIC;
    \q0_reg[42]_2\ : in STD_LOGIC;
    \q0_reg[42]_3\ : in STD_LOGIC;
    weights_14_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[58]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R is
  signal \add_ln169_442_reg_30512[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_442_reg_30512[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_451_reg_30532[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_451_reg_30532[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_451_reg_30532[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_455_reg_30542[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_455_reg_30542[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_455_reg_30542[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_455_reg_30542[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_465_reg_30562[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_465_reg_30562[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_465_reg_30562[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_470_reg_30572[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_470_reg_30572[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_470_reg_30572[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_470_reg_30572[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_473_reg_30577[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_473_reg_30577[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_475_reg_30582[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_475_reg_30582[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_475_reg_30582[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__5_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_309_fu_18228_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1025_fu_17514_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1027_fu_17558_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1030_fu_17624_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1031_fu_17646_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1032_fu_17668_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1033_fu_17690_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_1035_fu_17734_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_1036_fu_17756_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1040_fu_17844_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1042_fu_17888_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^tile_fu_444_reg[2]_rep\ : STD_LOGIC;
  signal \^tile_fu_444_reg[3]_rep__6\ : STD_LOGIC;
  signal \^tile_fu_444_reg[3]_rep__6_0\ : STD_LOGIC;
  signal \^tile_fu_444_reg[4]_rep__0\ : STD_LOGIC;
  signal weights_11_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[1]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[3]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[3]_i_3\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[3]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[3]_i_5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[3]_i_6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[3]_i_7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \add_ln169_442_reg_30512[3]_i_8\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln169_444_reg_30517[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln169_444_reg_30517[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \add_ln169_444_reg_30517[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \add_ln169_444_reg_30517[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln169_449_reg_30527[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \add_ln169_449_reg_30527[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \add_ln169_451_reg_30532[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \add_ln169_451_reg_30532[1]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln169_451_reg_30532[1]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \add_ln169_451_reg_30532[2]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \add_ln169_451_reg_30532[3]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \add_ln169_451_reg_30532[3]_i_5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \add_ln169_455_reg_30542[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \add_ln169_455_reg_30542[1]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln169_455_reg_30542[3]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln169_455_reg_30542[3]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \add_ln169_459_reg_30547[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln169_459_reg_30547[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \add_ln169_463_reg_30557[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \add_ln169_463_reg_30557[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \add_ln169_463_reg_30557[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \add_ln169_463_reg_30557[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \add_ln169_465_reg_30562[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \add_ln169_465_reg_30562[1]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \add_ln169_465_reg_30562[1]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln169_465_reg_30562[2]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \add_ln169_465_reg_30562[3]_i_4\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \add_ln169_465_reg_30562[3]_i_5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[1]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[1]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[3]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[3]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[3]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[3]_i_5\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[3]_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln169_470_reg_30572[3]_i_8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln169_473_reg_30577[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln169_473_reg_30577[1]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln169_475_reg_30582[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \add_ln169_475_reg_30582[1]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln169_475_reg_30582[1]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \add_ln169_475_reg_30582[2]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln169_475_reg_30582[3]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \add_ln169_475_reg_30582[3]_i_5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \q0[17]_i_1__8\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q0[55]_i_1__8\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sub_ln90_477_reg_30507[1]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sub_ln90_477_reg_30507[2]_i_1\ : label is "soft_lutpair131";
begin
  \q0_reg[75]_0\(4 downto 0) <= \^q0_reg[75]_0\(4 downto 0);
  \tile_fu_444_reg[2]_rep\ <= \^tile_fu_444_reg[2]_rep\;
  \tile_fu_444_reg[3]_rep__6\ <= \^tile_fu_444_reg[3]_rep__6\;
  \tile_fu_444_reg[3]_rep__6_0\ <= \^tile_fu_444_reg[3]_rep__6_0\;
  \tile_fu_444_reg[4]_rep__0\ <= \^tile_fu_444_reg[4]_rep__0\;
\add_ln169_442_reg_30512[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(72),
      I1 => weights_11_q0(76),
      I2 => weights_11_q0(70),
      O => D(0)
    );
\add_ln169_442_reg_30512[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_11_q0(70),
      I1 => weights_11_q0(72),
      I2 => weights_11_q0(76),
      I3 => \add_ln169_442_reg_30512[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_442_reg_30512[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_11_q0(71),
      I1 => weights_11_q0(70),
      I2 => Q(35),
      I3 => \add_ln169_442_reg_30512[3]_i_8_n_3\,
      I4 => \add_ln169_442_reg_30512[3]_i_7_n_3\,
      O => \add_ln169_442_reg_30512[1]_i_2_n_3\
    );
\add_ln169_442_reg_30512[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_11_q0(73),
      I1 => weights_11_q0(72),
      I2 => Q(36),
      I3 => \add_ln169_442_reg_30512[2]_i_2_n_3\,
      I4 => \add_ln169_442_reg_30512[3]_i_6_n_3\,
      I5 => \add_ln169_442_reg_30512[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_442_reg_30512[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_11_q0(71),
      I1 => weights_11_q0(70),
      I2 => Q(35),
      I3 => Q(37),
      I4 => weights_11_q0(76),
      I5 => weights_11_q0(77),
      O => \add_ln169_442_reg_30512[2]_i_2_n_3\
    );
\add_ln169_442_reg_30512[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_442_reg_30512[3]_i_2_n_3\,
      I1 => \add_ln169_442_reg_30512[3]_i_3_n_3\,
      I2 => \add_ln169_442_reg_30512[3]_i_4_n_3\,
      I3 => \add_ln169_442_reg_30512[3]_i_5_n_3\,
      I4 => \add_ln169_442_reg_30512[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_442_reg_30512[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(35),
      I1 => weights_11_q0(70),
      I2 => weights_11_q0(71),
      I3 => \add_ln169_442_reg_30512[3]_i_7_n_3\,
      I4 => \add_ln169_442_reg_30512[3]_i_8_n_3\,
      O => \add_ln169_442_reg_30512[3]_i_2_n_3\
    );
\add_ln169_442_reg_30512[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(36),
      I1 => weights_11_q0(72),
      I2 => weights_11_q0(73),
      O => \add_ln169_442_reg_30512[3]_i_3_n_3\
    );
\add_ln169_442_reg_30512[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_11_q0(77),
      I1 => weights_11_q0(76),
      I2 => Q(37),
      O => \add_ln169_442_reg_30512[3]_i_4_n_3\
    );
\add_ln169_442_reg_30512[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_11_q0(70),
      I2 => weights_11_q0(71),
      O => \add_ln169_442_reg_30512[3]_i_5_n_3\
    );
\add_ln169_442_reg_30512[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_11_q0(70),
      I1 => weights_11_q0(72),
      I2 => weights_11_q0(76),
      I3 => \add_ln169_442_reg_30512[1]_i_2_n_3\,
      O => \add_ln169_442_reg_30512[3]_i_6_n_3\
    );
\add_ln169_442_reg_30512[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_11_q0(76),
      I2 => weights_11_q0(77),
      O => \add_ln169_442_reg_30512[3]_i_7_n_3\
    );
\add_ln169_442_reg_30512[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_11_q0(72),
      I2 => weights_11_q0(73),
      O => \add_ln169_442_reg_30512[3]_i_8_n_3\
    );
\add_ln169_444_reg_30517[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_11_q0(68),
      I1 => weights_11_q0(60),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(0)
    );
\add_ln169_444_reg_30517[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78DD8722"
    )
        port map (
      I0 => weights_11_q0(60),
      I1 => Q(30),
      I2 => Q(34),
      I3 => weights_11_q0(68),
      I4 => \^q0_reg[75]_0\(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(1)
    );
\add_ln169_444_reg_30517[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F00722"
    )
        port map (
      I0 => weights_11_q0(60),
      I1 => Q(30),
      I2 => Q(34),
      I3 => weights_11_q0(68),
      I4 => \^q0_reg[75]_0\(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(2)
    );
\add_ln169_444_reg_30517[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F40704"
    )
        port map (
      I0 => Q(30),
      I1 => weights_11_q0(60),
      I2 => \^q0_reg[75]_0\(0),
      I3 => weights_11_q0(68),
      I4 => Q(34),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(3)
    );
\add_ln169_446_reg_30522[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg[75]_0\(2),
      I1 => weights_11_q0(58),
      I2 => weights_11_q0(67),
      O => \q0_reg[62]_0\(0)
    );
\add_ln169_446_reg_30522[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69993C335A55F000"
    )
        port map (
      I0 => Q(31),
      I1 => Q(29),
      I2 => Q(33),
      I3 => weights_11_q0(67),
      I4 => \^q0_reg[75]_0\(2),
      I5 => weights_11_q0(58),
      O => \q0_reg[62]_0\(1)
    );
\add_ln169_446_reg_30522[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080A31FD0AC205C"
    )
        port map (
      I0 => Q(33),
      I1 => weights_11_q0(58),
      I2 => weights_11_q0(67),
      I3 => Q(29),
      I4 => Q(31),
      I5 => \^q0_reg[75]_0\(2),
      O => \q0_reg[62]_0\(2)
    );
\add_ln169_446_reg_30522[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFCC0202C4007272"
    )
        port map (
      I0 => \^q0_reg[75]_0\(2),
      I1 => Q(31),
      I2 => weights_11_q0(58),
      I3 => Q(33),
      I4 => weights_11_q0(67),
      I5 => Q(29),
      O => \q0_reg[62]_0\(3)
    );
\add_ln169_449_reg_30527[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_11_q0(40),
      I1 => weights_11_q0(64),
      O => \q0_reg[40]_0\(0)
    );
\add_ln169_449_reg_30527[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69A5C3F0"
    )
        port map (
      I0 => Q(20),
      I1 => Q(32),
      I2 => weights_11_q0(65),
      I3 => weights_11_q0(64),
      I4 => weights_11_q0(40),
      O => \q0_reg[40]_0\(1)
    );
\add_ln169_449_reg_30527[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F020072"
    )
        port map (
      I0 => weights_11_q0(40),
      I1 => Q(20),
      I2 => weights_11_q0(64),
      I3 => weights_11_q0(65),
      I4 => Q(32),
      O => \q0_reg[40]_0\(2)
    );
\add_ln169_451_reg_30532[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(42),
      I1 => weights_11_q0(46),
      I2 => weights_11_q0(39),
      O => \q0_reg[39]_0\(0)
    );
\add_ln169_451_reg_30532[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E8E717E71718E8"
    )
        port map (
      I0 => weights_11_q0(42),
      I1 => weights_11_q0(46),
      I2 => weights_11_q0(39),
      I3 => Q(19),
      I4 => sext_ln90_1042_fu_17888_p1(1),
      I5 => sext_ln90_1040_fu_17844_p1(1),
      O => \q0_reg[39]_0\(1)
    );
\add_ln169_451_reg_30532[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_11_q0(46),
      I2 => \^q0_reg[75]_0\(1),
      O => sext_ln90_1042_fu_17888_p1(1)
    );
\add_ln169_451_reg_30532[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_11_q0(42),
      I2 => \^q0_reg[75]_0\(0),
      O => sext_ln90_1040_fu_17844_p1(1)
    );
\add_ln169_451_reg_30532[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_451_reg_30532[2]_i_2_n_3\,
      I1 => \^q0_reg[75]_0\(0),
      I2 => weights_11_q0(42),
      I3 => Q(21),
      I4 => \add_ln169_451_reg_30532[3]_i_2_n_3\,
      I5 => \add_ln169_451_reg_30532[3]_i_3_n_3\,
      O => \q0_reg[39]_0\(2)
    );
\add_ln169_451_reg_30532[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788788"
    )
        port map (
      I0 => weights_11_q0(39),
      I1 => Q(19),
      I2 => \^q0_reg[75]_0\(1),
      I3 => weights_11_q0(46),
      I4 => Q(23),
      O => \add_ln169_451_reg_30532[2]_i_2_n_3\
    );
\add_ln169_451_reg_30532[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777711171111888"
    )
        port map (
      I0 => \add_ln169_451_reg_30532[3]_i_2_n_3\,
      I1 => \add_ln169_451_reg_30532[3]_i_3_n_3\,
      I2 => weights_11_q0(39),
      I3 => Q(19),
      I4 => sext_ln90_1042_fu_17888_p1(2),
      I5 => sext_ln90_1040_fu_17844_p1(2),
      O => \q0_reg[39]_0\(3)
    );
\add_ln169_451_reg_30532[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96963C0096000000"
    )
        port map (
      I0 => Q(19),
      I1 => sext_ln90_1042_fu_17888_p1(1),
      I2 => sext_ln90_1040_fu_17844_p1(1),
      I3 => weights_11_q0(42),
      I4 => weights_11_q0(39),
      I5 => weights_11_q0(46),
      O => \add_ln169_451_reg_30532[3]_i_2_n_3\
    );
\add_ln169_451_reg_30532[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A6A6A6000000"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => weights_11_q0(46),
      I2 => Q(23),
      I3 => weights_11_q0(39),
      I4 => Q(19),
      I5 => sext_ln90_1040_fu_17844_p1(1),
      O => \add_ln169_451_reg_30532[3]_i_3_n_3\
    );
\add_ln169_451_reg_30532[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_11_q0(46),
      I2 => \^q0_reg[75]_0\(1),
      O => sext_ln90_1042_fu_17888_p1(2)
    );
\add_ln169_451_reg_30532[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_11_q0(42),
      I2 => \^q0_reg[75]_0\(0),
      O => sext_ln90_1040_fu_17844_p1(2)
    );
\add_ln169_453_reg_30537[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_11_q0(44),
      I1 => weights_11_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_453_reg_30537[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_11_q0(50),
      I2 => weights_11_q0(51),
      I3 => Q(22),
      I4 => weights_11_q0(44),
      I5 => weights_11_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_453_reg_30537[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_11_q0(50),
      I2 => weights_11_q0(51),
      I3 => Q(22),
      I4 => weights_11_q0(44),
      I5 => weights_11_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_453_reg_30537[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_11_q0(51),
      I1 => weights_11_q0(50),
      I2 => Q(25),
      I3 => weights_11_q0(45),
      I4 => weights_11_q0(44),
      I5 => Q(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_455_reg_30542[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(52),
      I1 => weights_11_q0(48),
      I2 => weights_11_q0(56),
      O => \q0_reg[53]_0\(0)
    );
\add_ln169_455_reg_30542[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE17878E11E8787"
    )
        port map (
      I0 => weights_11_q0(56),
      I1 => weights_11_q0(48),
      I2 => \add_ln169_455_reg_30542[1]_i_2_n_3\,
      I3 => Q(26),
      I4 => weights_11_q0(52),
      I5 => weights_11_q0(53),
      O => \q0_reg[53]_0\(1)
    );
\add_ln169_455_reg_30542[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2DD"
    )
        port map (
      I0 => weights_11_q0(56),
      I1 => Q(28),
      I2 => Q(24),
      I3 => weights_11_q0(48),
      O => \add_ln169_455_reg_30542[1]_i_2_n_3\
    );
\add_ln169_455_reg_30542[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECBA76DF8920ECBA"
    )
        port map (
      I0 => \add_ln169_455_reg_30542[3]_i_4_n_3\,
      I1 => Q(26),
      I2 => weights_11_q0(52),
      I3 => weights_11_q0(53),
      I4 => \add_ln169_455_reg_30542[3]_i_3_n_3\,
      I5 => \add_ln169_455_reg_30542[3]_i_2_n_3\,
      O => \q0_reg[53]_0\(2)
    );
\add_ln169_455_reg_30542[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBF2BB2B22B02"
    )
        port map (
      I0 => \add_ln169_455_reg_30542[3]_i_2_n_3\,
      I1 => \add_ln169_455_reg_30542[3]_i_3_n_3\,
      I2 => weights_11_q0(53),
      I3 => weights_11_q0(52),
      I4 => Q(26),
      I5 => \add_ln169_455_reg_30542[3]_i_4_n_3\,
      O => \q0_reg[53]_0\(3)
    );
\add_ln169_455_reg_30542[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weights_11_q0(48),
      I1 => Q(24),
      O => \add_ln169_455_reg_30542[3]_i_2_n_3\
    );
\add_ln169_455_reg_30542[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(28),
      I1 => weights_11_q0(56),
      O => \add_ln169_455_reg_30542[3]_i_3_n_3\
    );
\add_ln169_455_reg_30542[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => weights_11_q0(48),
      I1 => weights_11_q0(52),
      I2 => weights_11_q0(56),
      O => \add_ln169_455_reg_30542[3]_i_4_n_3\
    );
\add_ln169_459_reg_30547[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_11_q0(55),
      I1 => weights_11_q0(0),
      O => \q0_reg[55]_0\(0)
    );
\add_ln169_459_reg_30547[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"993C69CC"
    )
        port map (
      I0 => Q(0),
      I1 => weights_11_q0(1),
      I2 => weights_11_q0(55),
      I3 => weights_11_q0(0),
      I4 => Q(27),
      O => \q0_reg[55]_0\(1)
    );
\add_ln169_459_reg_30547[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0008D8"
    )
        port map (
      I0 => weights_11_q0(55),
      I1 => Q(27),
      I2 => weights_11_q0(0),
      I3 => Q(0),
      I4 => weights_11_q0(1),
      O => \q0_reg[55]_0\(2)
    );
\add_ln169_461_reg_30552[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(7),
      I1 => weights_11_q0(5),
      I2 => weights_11_q0(3),
      O => \q0_reg[3]_0\(0)
    );
\add_ln169_461_reg_30552[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D8D8272D828D828"
    )
        port map (
      I0 => weights_11_q0(3),
      I1 => Q(1),
      I2 => weights_11_q0(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => weights_11_q0(7),
      O => \q0_reg[3]_0\(1)
    );
\add_ln169_461_reg_30552[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD8DD8088000D808"
    )
        port map (
      I0 => weights_11_q0(5),
      I1 => Q(2),
      I2 => weights_11_q0(3),
      I3 => Q(1),
      I4 => weights_11_q0(7),
      I5 => Q(3),
      O => \q0_reg[3]_0\(2)
    );
\add_ln169_461_reg_30552[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD8DD8088000D808"
    )
        port map (
      I0 => weights_11_q0(3),
      I1 => Q(1),
      I2 => weights_11_q0(5),
      I3 => Q(2),
      I4 => weights_11_q0(7),
      I5 => Q(3),
      O => \q0_reg[3]_0\(3)
    );
\add_ln169_463_reg_30557[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_11_q0(10),
      I1 => weights_11_q0(9),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_463_reg_30557[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4774B88"
    )
        port map (
      I0 => Q(4),
      I1 => weights_11_q0(9),
      I2 => Q(5),
      I3 => weights_11_q0(10),
      I4 => weights_11_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_463_reg_30557[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F00B88"
    )
        port map (
      I0 => Q(4),
      I1 => weights_11_q0(9),
      I2 => Q(5),
      I3 => weights_11_q0(10),
      I4 => weights_11_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_463_reg_30557[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F80D08"
    )
        port map (
      I0 => weights_11_q0(9),
      I1 => Q(4),
      I2 => weights_11_q0(11),
      I3 => weights_11_q0(10),
      I4 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_465_reg_30562[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(16),
      I1 => weights_11_q0(15),
      I2 => weights_11_q0(12),
      O => \q0_reg[15]_0\(0)
    );
\add_ln169_465_reg_30562[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_11_q0(16),
      I1 => weights_11_q0(12),
      I2 => sext_ln90_1025_fu_17514_p1(1),
      I3 => weights_11_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_1027_fu_17558_p1(1),
      O => \q0_reg[15]_0\(1)
    );
\add_ln169_465_reg_30562[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_11_q0(12),
      I2 => weights_11_q0(13),
      O => sext_ln90_1025_fu_17514_p1(1)
    );
\add_ln169_465_reg_30562[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_11_q0(16),
      I2 => weights_11_q0(17),
      O => sext_ln90_1027_fu_17558_p1(1)
    );
\add_ln169_465_reg_30562[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_465_reg_30562[2]_i_2_n_3\,
      I1 => weights_11_q0(17),
      I2 => weights_11_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_465_reg_30562[3]_i_2_n_3\,
      I5 => \add_ln169_465_reg_30562[3]_i_3_n_3\,
      O => \q0_reg[15]_0\(2)
    );
\add_ln169_465_reg_30562[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_11_q0(13),
      I1 => weights_11_q0(12),
      I2 => Q(6),
      I3 => weights_11_q0(15),
      I4 => Q(7),
      O => \add_ln169_465_reg_30562[2]_i_2_n_3\
    );
\add_ln169_465_reg_30562[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_465_reg_30562[3]_i_2_n_3\,
      I1 => \add_ln169_465_reg_30562[3]_i_3_n_3\,
      I2 => sext_ln90_1025_fu_17514_p1(2),
      I3 => weights_11_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_1027_fu_17558_p1(2),
      O => \q0_reg[15]_0\(3)
    );
\add_ln169_465_reg_30562[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_1025_fu_17514_p1(1),
      I1 => Q(7),
      I2 => sext_ln90_1027_fu_17558_p1(1),
      I3 => weights_11_q0(16),
      I4 => weights_11_q0(12),
      I5 => weights_11_q0(15),
      O => \add_ln169_465_reg_30562[3]_i_2_n_3\
    );
\add_ln169_465_reg_30562[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_11_q0(15),
      I1 => Q(7),
      I2 => sext_ln90_1025_fu_17514_p1(1),
      I3 => weights_11_q0(17),
      I4 => weights_11_q0(16),
      I5 => Q(8),
      O => \add_ln169_465_reg_30562[3]_i_3_n_3\
    );
\add_ln169_465_reg_30562[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_11_q0(12),
      I2 => weights_11_q0(13),
      O => sext_ln90_1025_fu_17514_p1(2)
    );
\add_ln169_465_reg_30562[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_11_q0(16),
      I2 => weights_11_q0(17),
      O => sext_ln90_1027_fu_17558_p1(2)
    );
\add_ln169_468_reg_30567[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_11_q0(20),
      I1 => weights_11_q0(18),
      O => \q0_reg[75]_1\(0)
    );
\add_ln169_468_reg_30567[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_11_q0(18),
      I2 => weights_14_q0(0),
      I3 => Q(10),
      I4 => weights_11_q0(20),
      I5 => weights_11_q0(21),
      O => \q0_reg[75]_1\(1)
    );
\add_ln169_468_reg_30567[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_11_q0(18),
      I2 => weights_14_q0(0),
      I3 => Q(10),
      I4 => weights_11_q0(20),
      I5 => weights_11_q0(21),
      O => \q0_reg[75]_1\(2)
    );
\add_ln169_468_reg_30567[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_14_q0(0),
      I1 => weights_11_q0(18),
      I2 => Q(9),
      I3 => weights_11_q0(21),
      I4 => weights_11_q0(20),
      I5 => Q(10),
      O => \q0_reg[75]_1\(3)
    );
\add_ln169_470_reg_30572[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(26),
      I1 => weights_11_q0(24),
      I2 => weights_11_q0(22),
      O => \q0_reg[26]_0\(0)
    );
\add_ln169_470_reg_30572[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_11_q0(26),
      I1 => weights_11_q0(22),
      I2 => weights_11_q0(24),
      I3 => \add_ln169_470_reg_30572[1]_i_2_n_3\,
      O => \q0_reg[26]_0\(1)
    );
\add_ln169_470_reg_30572[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_11_q0(15),
      I1 => weights_11_q0(26),
      I2 => Q(13),
      I3 => sext_ln90_1031_fu_17646_p1(1),
      I4 => sext_ln90_1030_fu_17624_p1(1),
      O => \add_ln169_470_reg_30572[1]_i_2_n_3\
    );
\add_ln169_470_reg_30572[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_11_q0(24),
      I2 => weights_11_q0(25),
      O => sext_ln90_1031_fu_17646_p1(1)
    );
\add_ln169_470_reg_30572[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_470_reg_30572[2]_i_2_n_3\,
      I1 => weights_11_q0(15),
      I2 => weights_11_q0(26),
      I3 => Q(13),
      I4 => \add_ln169_470_reg_30572[3]_i_2_n_3\,
      I5 => \add_ln169_470_reg_30572[3]_i_3_n_3\,
      O => \q0_reg[26]_0\(2)
    );
\add_ln169_470_reg_30572[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_11_q0(23),
      I1 => weights_11_q0(22),
      I2 => Q(11),
      I3 => weights_11_q0(25),
      I4 => weights_11_q0(24),
      I5 => Q(12),
      O => \add_ln169_470_reg_30572[2]_i_2_n_3\
    );
\add_ln169_470_reg_30572[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_470_reg_30572[3]_i_2_n_3\,
      I1 => \add_ln169_470_reg_30572[3]_i_3_n_3\,
      I2 => sext_ln90_1030_fu_17624_p1(2),
      I3 => sext_ln90_1031_fu_17646_p1(2),
      I4 => sext_ln90_1032_fu_17668_p1(2),
      O => \q0_reg[26]_0\(3)
    );
\add_ln169_470_reg_30572[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_470_reg_30572[1]_i_2_n_3\,
      I1 => weights_11_q0(26),
      I2 => weights_11_q0(22),
      I3 => weights_11_q0(24),
      O => \add_ln169_470_reg_30572[3]_i_2_n_3\
    );
\add_ln169_470_reg_30572[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_11_q0(25),
      I1 => weights_11_q0(24),
      I2 => Q(12),
      I3 => sext_ln90_1030_fu_17624_p1(1),
      I4 => sext_ln90_1032_fu_17668_p1(1),
      O => \add_ln169_470_reg_30572[3]_i_3_n_3\
    );
\add_ln169_470_reg_30572[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_11_q0(22),
      I2 => weights_11_q0(23),
      O => sext_ln90_1030_fu_17624_p1(2)
    );
\add_ln169_470_reg_30572[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_11_q0(24),
      I2 => weights_11_q0(25),
      O => sext_ln90_1031_fu_17646_p1(2)
    );
\add_ln169_470_reg_30572[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_11_q0(26),
      I2 => weights_11_q0(15),
      O => sext_ln90_1032_fu_17668_p1(2)
    );
\add_ln169_470_reg_30572[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_11_q0(22),
      I2 => weights_11_q0(23),
      O => sext_ln90_1030_fu_17624_p1(1)
    );
\add_ln169_470_reg_30572[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_11_q0(26),
      I2 => weights_11_q0(15),
      O => sext_ln90_1032_fu_17668_p1(1)
    );
\add_ln169_473_reg_30577[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(29),
      I1 => weights_11_q0(32),
      I2 => weights_11_q0(30),
      O => \q0_reg[33]_0\(0)
    );
\add_ln169_473_reg_30577[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3535CA6F906F90"
    )
        port map (
      I0 => weights_11_q0(32),
      I1 => Q(15),
      I2 => weights_11_q0(30),
      I3 => sext_ln90_1035_fu_17734_p1(1),
      I4 => Q(14),
      I5 => weights_11_q0(29),
      O => \q0_reg[33]_0\(1)
    );
\add_ln169_473_reg_30577[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_11_q0(32),
      I2 => weights_11_q0(33),
      O => sext_ln90_1035_fu_17734_p1(1)
    );
\add_ln169_473_reg_30577[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996555595559669A"
    )
        port map (
      I0 => \add_ln169_473_reg_30577[3]_i_2_n_3\,
      I1 => weights_11_q0(33),
      I2 => weights_11_q0(32),
      I3 => Q(16),
      I4 => \add_ln169_473_reg_30577[3]_i_3_n_3\,
      I5 => sext_ln90_1033_fu_17690_p1(2),
      O => \q0_reg[33]_0\(2)
    );
\add_ln169_473_reg_30577[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D55D4554544504"
    )
        port map (
      I0 => \add_ln169_473_reg_30577[3]_i_2_n_3\,
      I1 => \add_ln169_473_reg_30577[3]_i_3_n_3\,
      I2 => weights_11_q0(33),
      I3 => weights_11_q0(32),
      I4 => Q(16),
      I5 => sext_ln90_1033_fu_17690_p1(2),
      O => \q0_reg[33]_0\(3)
    );
\add_ln169_473_reg_30577[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69993C0069000000"
    )
        port map (
      I0 => Q(15),
      I1 => sext_ln90_1035_fu_17734_p1(1),
      I2 => Q(14),
      I3 => weights_11_q0(29),
      I4 => weights_11_q0(30),
      I5 => weights_11_q0(32),
      O => \add_ln169_473_reg_30577[3]_i_2_n_3\
    );
\add_ln169_473_reg_30577[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weights_11_q0(30),
      I1 => Q(15),
      O => \add_ln169_473_reg_30577[3]_i_3_n_3\
    );
\add_ln169_473_reg_30577[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(14),
      I1 => weights_11_q0(29),
      O => sext_ln90_1033_fu_17690_p1(2)
    );
\add_ln169_475_reg_30582[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_11_q0(34),
      I1 => weights_11_q0(78),
      I2 => weights_11_q0(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(0)
    );
\add_ln169_475_reg_30582[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1881E771E77E188"
    )
        port map (
      I0 => weights_11_q0(34),
      I1 => weights_11_q0(78),
      I2 => Q(18),
      I3 => weights_11_q0(36),
      I4 => sext_ln169_309_fu_18228_p1(1),
      I5 => sext_ln90_1036_fu_17756_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(1)
    );
\add_ln169_475_reg_30582[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_11_q0(78),
      I2 => weights_11_q0(79),
      O => sext_ln169_309_fu_18228_p1(1)
    );
\add_ln169_475_reg_30582[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_11_q0(34),
      I2 => weights_11_q0(35),
      O => sext_ln90_1036_fu_17756_p1(1)
    );
\add_ln169_475_reg_30582[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_475_reg_30582[2]_i_2_n_3\,
      I1 => weights_11_q0(35),
      I2 => weights_11_q0(34),
      I3 => Q(17),
      I4 => \add_ln169_475_reg_30582[3]_i_2_n_3\,
      I5 => \add_ln169_475_reg_30582[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(2)
    );
\add_ln169_475_reg_30582[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B44B44"
    )
        port map (
      I0 => Q(18),
      I1 => weights_11_q0(36),
      I2 => weights_11_q0(79),
      I3 => weights_11_q0(78),
      I4 => Q(38),
      O => \add_ln169_475_reg_30582[2]_i_2_n_3\
    );
\add_ln169_475_reg_30582[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E77171117118188"
    )
        port map (
      I0 => \add_ln169_475_reg_30582[3]_i_2_n_3\,
      I1 => \add_ln169_475_reg_30582[3]_i_3_n_3\,
      I2 => Q(18),
      I3 => weights_11_q0(36),
      I4 => sext_ln169_309_fu_18228_p1(2),
      I5 => sext_ln90_1036_fu_17756_p1(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(3)
    );
\add_ln169_475_reg_30582[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69693C0069000000"
    )
        port map (
      I0 => Q(18),
      I1 => sext_ln169_309_fu_18228_p1(1),
      I2 => sext_ln90_1036_fu_17756_p1(1),
      I3 => weights_11_q0(34),
      I4 => weights_11_q0(36),
      I5 => weights_11_q0(78),
      O => \add_ln169_475_reg_30582[3]_i_2_n_3\
    );
\add_ln169_475_reg_30582[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6FFA6A600A60000"
    )
        port map (
      I0 => weights_11_q0(79),
      I1 => weights_11_q0(78),
      I2 => Q(38),
      I3 => Q(18),
      I4 => weights_11_q0(36),
      I5 => sext_ln90_1036_fu_17756_p1(1),
      O => \add_ln169_475_reg_30582[3]_i_3_n_3\
    );
\add_ln169_475_reg_30582[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_11_q0(78),
      I2 => weights_11_q0(79),
      O => sext_ln169_309_fu_18228_p1(2)
    );
\add_ln169_475_reg_30582[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_11_q0(34),
      I2 => weights_11_q0(35),
      O => sext_ln90_1036_fu_17756_p1(2)
    );
\q0[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014400020"
    )
        port map (
      I0 => \q0_reg[67]_1\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[67]_0\,
      I3 => \q0_reg[67]_2\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[0]_i_1__6_n_3\
    );
\q0[10]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100400140"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[67]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[67]_2\,
      O => \q0[10]_i_1__9_n_3\
    );
\q0[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000214"
    )
        port map (
      I0 => \q0_reg[67]_0\,
      I1 => \q0_reg[67]_2\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[67]_1\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[11]_i_1__6_n_3\
    );
\q0[12]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005010410"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[67]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[67]_2\,
      O => \q0[12]_i_1__10_n_3\
    );
\q0[13]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100400010100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[67]_2\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[67]_0\,
      O => \q0[13]_i_1__12_n_3\
    );
\q0[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D10100"
    )
        port map (
      I0 => \q0_reg[67]_1\,
      I1 => \q0_reg[67]_0\,
      I2 => \q0_reg[67]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[58]_0\,
      O => \q0[16]_i_1__5_n_3\
    );
\q0[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000840100"
    )
        port map (
      I0 => \q0_reg[67]_0\,
      I1 => \q0_reg[67]_2\,
      I2 => \q0_reg[67]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[58]_0\,
      O => \q0[17]_i_1__5_n_3\
    );
\q0[17]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[67]_0\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[67]_2\,
      I4 => \q0_reg[44]_0\,
      O => \^tile_fu_444_reg[3]_rep__6_0\
    );
\q0[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000010004010"
    )
        port map (
      I0 => \q0_reg[42]_0\,
      I1 => \q0_reg[20]_1\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[20]_0\,
      I4 => \q0_reg[36]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[18]_i_1__6_n_3\
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000040"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[67]_0\,
      I2 => \q0_reg[67]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[67]_2\,
      I5 => \q0_reg[68]_0\,
      O => \q0[1]_i_1__4_n_3\
    );
\q0[20]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100020000000102"
    )
        port map (
      I0 => \q0_reg[42]_0\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[36]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[20]_0\,
      I5 => \q0_reg[20]_1\,
      O => \q0[20]_i_1__5_n_3\
    );
\q0[21]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000010000010"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[36]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[20]_0\,
      I4 => \q0_reg[20]_1\,
      I5 => \q0_reg[42]_0\,
      O => \q0[21]_i_1__4_n_3\
    );
\q0[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005400012"
    )
        port map (
      I0 => \q0_reg[67]_1\,
      I1 => \q0_reg[67]_0\,
      I2 => \q0_reg[67]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[58]_0\,
      O => \q0[22]_i_1__2_n_3\
    );
\q0[23]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005400010"
    )
        port map (
      I0 => \q0_reg[67]_1\,
      I1 => \q0_reg[67]_0\,
      I2 => \q0_reg[67]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[23]_i_1__7_n_3\
    );
\q0[24]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010014510000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[67]_2\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[67]_0\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[67]_1\,
      O => \q0[24]_i_1__7_n_3\
    );
\q0[25]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001010000410"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[67]_0\,
      I4 => \q0_reg[67]_2\,
      I5 => \q0_reg[11]_0\,
      O => \q0[25]_i_1__9_n_3\
    );
\q0[26]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000051"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[67]_0\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[67]_1\,
      I4 => \q0_reg[67]_2\,
      I5 => \q0_reg[44]_0\,
      O => \q0[26]_i_1__7_n_3\
    );
\q0[29]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[36]_0\,
      I4 => \q0_reg[20]_1\,
      O => \q0[29]_i_1__8_n_3\
    );
\q0[30]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81000000"
    )
        port map (
      I0 => \q0_reg[20]_1\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[42]_0\,
      I3 => \q0_reg[36]_0\,
      I4 => \q0_reg[20]_0\,
      O => \q0[30]_i_1__6_n_3\
    );
\q0[32]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001800"
    )
        port map (
      I0 => \q0_reg[36]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_0\,
      I4 => \q0_reg[42]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[32]_i_1__5_n_3\
    );
\q0[33]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[36]_0\,
      I2 => \q0_reg[20]_0\,
      I3 => \q0_reg[20]_1\,
      I4 => \q0_reg[42]_0\,
      I5 => \q0_reg[44]_0\,
      O => \q0[33]_i_1__10_n_3\
    );
\q0[34]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000001104000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_0\,
      I4 => \q0_reg[36]_0\,
      I5 => \q0_reg[44]_0\,
      O => \q0[34]_i_1__9_n_3\
    );
\q0[35]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002400000"
    )
        port map (
      I0 => \q0_reg[36]_0\,
      I1 => \q0_reg[20]_1\,
      I2 => \q0_reg[20]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[42]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[35]_i_1__5_n_3\
    );
\q0[36]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100800"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[20]_0\,
      I2 => \q0_reg[42]_0\,
      I3 => \q0_reg[36]_0\,
      I4 => \q0_reg[20]_1\,
      I5 => \q0_reg[68]_0\,
      O => \q0[36]_i_1__4_n_3\
    );
\q0[39]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[42]_1\,
      I1 => \q0_reg[42]_2\,
      I2 => \q0_reg[36]_0\,
      I3 => \q0_reg[42]_3\,
      I4 => \q0_reg[42]_0\,
      O => \q0[39]_i_1__8_n_3\
    );
\q0[40]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \q0_reg[65]_0\,
      I1 => \q0_reg[20]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[36]_0\,
      I5 => \q0_reg[44]_0\,
      O => \q0[40]_i_1__11_n_3\
    );
\q0[42]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020090000"
    )
        port map (
      I0 => \q0_reg[42]_1\,
      I1 => \q0_reg[36]_0\,
      I2 => \q0_reg[42]_2\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[42]_3\,
      I5 => \q0_reg[58]_0\,
      O => \q0[42]_i_1__5_n_3\
    );
\q0[44]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000A4040"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[36]_0\,
      I2 => \q0_reg[20]_0\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[20]_1\,
      I5 => \q0_reg[65]_0\,
      O => \q0[44]_i_1__5_n_3\
    );
\q0[45]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \q0_reg[65]_0\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[20]_0\,
      O => \q0[45]_i_1__7_n_3\
    );
\q0[46]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000081"
    )
        port map (
      I0 => \q0_reg[42]_2\,
      I1 => \q0_reg[42]_3\,
      I2 => \q0_reg[42]_1\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[36]_0\,
      O => \q0[46]_i_1__3_n_3\
    );
\q0[47]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[42]_2\,
      I3 => \q0_reg[42]_3\,
      I4 => \q0_reg[42]_1\,
      I5 => \q0_reg[36]_0\,
      O => \q0[47]_i_1__8_n_3\
    );
\q0[48]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[65]_0\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[20]_1\,
      I4 => \q0_reg[36]_0\,
      I5 => \q0_reg[20]_0\,
      O => \q0[48]_i_1__10_n_3\
    );
\q0[50]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101010"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[36]_0\,
      I5 => \q0_reg[65]_0\,
      O => \q0[50]_i_1__6_n_3\
    );
\q0[51]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q0_reg[65]_0\,
      I1 => \q0_reg[36]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[20]_1\,
      I4 => \q0_reg[42]_0\,
      I5 => \q0_reg[20]_0\,
      O => \q0[51]_i_1__6_n_3\
    );
\q0[52]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000018"
    )
        port map (
      I0 => \q0_reg[36]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[20]_0\,
      O => \q0[52]_i_1__7_n_3\
    );
\q0[53]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q0_reg[65]_0\,
      I1 => \q0_reg[20]_1\,
      I2 => \q0_reg[36]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[42]_0\,
      I5 => \q0_reg[20]_0\,
      O => \q0[53]_i_1__6_n_3\
    );
\q0[55]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010800100000000"
    )
        port map (
      I0 => \q0_reg[67]_0\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[67]_1\,
      I3 => \q0_reg[67]_2\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[11]_0\,
      O => \q0[55]_i_1__5_n_3\
    );
\q0[55]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[67]_0\,
      I1 => \q0_reg[67]_2\,
      I2 => \q0_reg[67]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[44]_0\,
      O => \^tile_fu_444_reg[3]_rep__6\
    );
\q0[56]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[36]_0\,
      I2 => \q0_reg[42]_0\,
      I3 => \q0_reg[20]_1\,
      I4 => \q0_reg[65]_0\,
      O => \q0[56]_i_1__9_n_3\
    );
\q0[57]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => E(0),
      O => \^tile_fu_444_reg[4]_rep__0\
    );
\q0[58]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004201"
    )
        port map (
      I0 => \q0_reg[67]_2\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[67]_1\,
      I4 => \q0_reg[67]_0\,
      I5 => \q0_reg[58]_0\,
      O => \q0[58]_i_1__10_n_3\
    );
\q0[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000040"
    )
        port map (
      I0 => \q0_reg[67]_2\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[67]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[58]_0\,
      O => \q0[5]_i_1__5_n_3\
    );
\q0[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[67]_0\,
      I2 => \q0_reg[67]_1\,
      I3 => \q0_reg[67]_2\,
      I4 => \q0_reg[44]_0\,
      O => \^tile_fu_444_reg[2]_rep\
    );
\q0[60]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001081"
    )
        port map (
      I0 => \q0_reg[42]_2\,
      I1 => \q0_reg[42]_3\,
      I2 => \q0_reg[42]_1\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[36]_0\,
      I5 => \q0_reg[58]_0\,
      O => \q0[60]_i_1__8_n_3\
    );
\q0[62]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000001"
    )
        port map (
      I0 => \q0_reg[67]_0\,
      I1 => \q0_reg[58]_0\,
      I2 => \q0_reg[67]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[67]_2\,
      I5 => \q0_reg[44]_0\,
      O => \q0[62]_i_1__9_n_3\
    );
\q0[64]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000000000804001"
    )
        port map (
      I0 => \q0_reg[42]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[20]_0\,
      I3 => \q0_reg[36]_0\,
      I4 => \q0_reg[20]_1\,
      I5 => \q0_reg[65]_0\,
      O => \q0[64]_i_1__8_n_3\
    );
\q0[65]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000081"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[20]_0\,
      I2 => \q0_reg[36]_0\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[20]_1\,
      I5 => \q0_reg[65]_0\,
      O => \q0[65]_i_1__8_n_3\
    );
\q0[68]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C00D"
    )
        port map (
      I0 => \q0_reg[42]_1\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[42]_3\,
      I3 => \q0_reg[42]_2\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[36]_0\,
      O => \q0[68]_i_1__10_n_3\
    );
\q0[70]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000080120"
    )
        port map (
      I0 => \q0_reg[77]_0\,
      I1 => \q0_reg[77]_3\,
      I2 => \q0_reg[77]_2\,
      I3 => \q0_reg[77]_1\,
      I4 => \q0_reg[74]_2\,
      I5 => \q0_reg[74]_1\,
      O => \q0[70]_i_1__7_n_3\
    );
\q0[71]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000024"
    )
        port map (
      I0 => \q0_reg[77]_2\,
      I1 => \q0_reg[77]_1\,
      I2 => \q0_reg[77]_0\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[74]_2\,
      O => \q0[71]_i_1__5_n_3\
    );
\q0[72]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200040000841"
    )
        port map (
      I0 => \q0_reg[77]_0\,
      I1 => \q0_reg[74]_2\,
      I2 => \q0_reg[77]_2\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[77]_1\,
      O => \q0[72]_i_1__7_n_3\
    );
\q0[73]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040200008"
    )
        port map (
      I0 => \q0_reg[74]_2\,
      I1 => \q0_reg[77]_2\,
      I2 => \q0_reg[77]_0\,
      I3 => \q0_reg[77]_1\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[74]_1\,
      O => \q0[73]_i_1__6_n_3\
    );
\q0[74]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000011110"
    )
        port map (
      I0 => \q0_reg[74]_1\,
      I1 => \q0_reg[77]_0\,
      I2 => \q0_reg[77]_1\,
      I3 => \q0_reg[74]_2\,
      I4 => \q0_reg[77]_2\,
      I5 => \q0_reg[77]_3\,
      O => \q0[74]_i_1__10_n_3\
    );
\q0[75]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[77]_3\,
      I1 => \q0_reg[77]_2\,
      I2 => \q0_reg[74]_2\,
      I3 => \q0_reg[77]_0\,
      I4 => \q0_reg[74]_1\,
      O => \q0[75]_i_1__6_n_3\
    );
\q0[76]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000861"
    )
        port map (
      I0 => \q0_reg[77]_0\,
      I1 => \q0_reg[74]_2\,
      I2 => \q0_reg[77]_2\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[77]_1\,
      O => \q0[76]_i_1__6_n_3\
    );
\q0[77]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000009"
    )
        port map (
      I0 => \q0_reg[74]_2\,
      I1 => \q0_reg[77]_2\,
      I2 => \q0_reg[77]_0\,
      I3 => \q0_reg[77]_1\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[74]_1\,
      O => \q0[77]_i_1__5_n_3\
    );
\q0[78]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400004100100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[20]_0\,
      I4 => \q0_reg[36]_0\,
      I5 => \q0_reg[20]_1\,
      O => \q0[78]_i_1__12_n_3\
    );
\q0[79]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000024"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[20]_0\,
      I2 => \q0_reg[36]_0\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[20]_1\,
      I5 => \q0_reg[68]_0\,
      O => \q0[79]_i_1__4_n_3\
    );
\q0[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010014400010000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[67]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[67]_0\,
      O => \q0[7]_i_1__9_n_3\
    );
\q0[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000044A"
    )
        port map (
      I0 => \q0_reg[67]_2\,
      I1 => \q0_reg[67]_1\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[67]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[11]_0\,
      O => \q0[9]_i_1__5_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__6_n_3\,
      Q => weights_11_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__9_n_3\,
      Q => weights_11_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__6_n_3\,
      Q => weights_11_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__10_n_3\,
      Q => weights_11_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__12_n_3\,
      Q => weights_11_q0(13),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[3]_rep__6_0\,
      Q => weights_11_q0(15),
      R => \^tile_fu_444_reg[4]_rep__0\
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__5_n_3\,
      Q => weights_11_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__5_n_3\,
      Q => weights_11_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__6_n_3\,
      Q => weights_11_q0(18),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__4_n_3\,
      Q => weights_11_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__5_n_3\,
      Q => weights_11_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__4_n_3\,
      Q => weights_11_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__2_n_3\,
      Q => weights_11_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__7_n_3\,
      Q => weights_11_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__7_n_3\,
      Q => weights_11_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__9_n_3\,
      Q => weights_11_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__7_n_3\,
      Q => weights_11_q0(26),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__8_n_3\,
      Q => weights_11_q0(29),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__6_n_3\,
      Q => weights_11_q0(30),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__5_n_3\,
      Q => weights_11_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__10_n_3\,
      Q => weights_11_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__9_n_3\,
      Q => weights_11_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__5_n_3\,
      Q => weights_11_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__4_n_3\,
      Q => weights_11_q0(36),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__8_n_3\,
      Q => weights_11_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[2]_rep\,
      Q => weights_11_q0(3),
      R => \^tile_fu_444_reg[4]_rep__0\
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__11_n_3\,
      Q => weights_11_q0(40),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__5_n_3\,
      Q => weights_11_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[43]_0\,
      Q => \^q0_reg[75]_0\(0),
      R => \^tile_fu_444_reg[4]_rep__0\
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__5_n_3\,
      Q => weights_11_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__7_n_3\,
      Q => weights_11_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__3_n_3\,
      Q => weights_11_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__8_n_3\,
      Q => \^q0_reg[75]_0\(1),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__10_n_3\,
      Q => weights_11_q0(48),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__6_n_3\,
      Q => weights_11_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__6_n_3\,
      Q => weights_11_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__7_n_3\,
      Q => weights_11_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__6_n_3\,
      Q => weights_11_q0(53),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__5_n_3\,
      Q => weights_11_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__9_n_3\,
      Q => weights_11_q0(56),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__10_n_3\,
      Q => weights_11_q0(58),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__5_n_3\,
      Q => weights_11_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__8_n_3\,
      Q => weights_11_q0(60),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__9_n_3\,
      Q => \^q0_reg[75]_0\(2),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__8_n_3\,
      Q => weights_11_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__8_n_3\,
      Q => weights_11_q0(65),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[3]_rep__6\,
      Q => weights_11_q0(67),
      R => \^tile_fu_444_reg[4]_rep__0\
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__10_n_3\,
      Q => weights_11_q0(68),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__7_n_3\,
      Q => weights_11_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__5_n_3\,
      Q => weights_11_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__7_n_3\,
      Q => weights_11_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__6_n_3\,
      Q => weights_11_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__10_n_3\,
      Q => \^q0_reg[75]_0\(3),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__6_n_3\,
      Q => \^q0_reg[75]_0\(4),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__6_n_3\,
      Q => weights_11_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__5_n_3\,
      Q => weights_11_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__12_n_3\,
      Q => weights_11_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__4_n_3\,
      Q => weights_11_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__9_n_3\,
      Q => weights_11_q0(7),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__5_n_3\,
      Q => weights_11_q0(9),
      R => '0'
    );
\sub_ln90_477_reg_30507[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(3),
      I1 => \^q0_reg[75]_0\(4),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_477_reg_30507[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(3),
      I1 => \^q0_reg[75]_0\(4),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[62]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[42]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[72]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[41]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln169_515_reg_30667_reg[1]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[73]_0\ : in STD_LOGIC;
    \q0_reg[9]_1\ : in STD_LOGIC;
    \q0_reg[73]_1\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[73]_2\ : in STD_LOGIC;
    \q0_reg[73]_3\ : in STD_LOGIC;
    \q0_reg[47]_0\ : in STD_LOGIC;
    \q0_reg[63]_0\ : in STD_LOGIC;
    \q0_reg[63]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln169_482_reg_30597[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_482_reg_30597[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_482_reg_30597[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_482_reg_30597[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_486_reg_30607[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_486_reg_30607[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_486_reg_30607[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_486_reg_30607[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_491_reg_30617[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_491_reg_30617[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_491_reg_30617[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_491_reg_30617[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_495_reg_30627[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_501_reg_30637[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_505_reg_30647[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_505_reg_30647[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_505_reg_30647[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_505_reg_30647[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_510_reg_30657[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_510_reg_30657[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_510_reg_30657[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_513_reg_30662[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_513_reg_30662[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_513_reg_30662[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_513_reg_30662[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_515_reg_30667[3]_i_8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__6_n_3\ : STD_LOGIC;
  signal sext_ln90_1063_fu_18920_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1064_fu_18942_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1065_fu_18964_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1069_fu_19052_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1070_fu_19074_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1071_fu_19096_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1072_fu_19118_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1073_fu_19140_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1076_fu_19206_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1078_fu_19250_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1080_fu_19294_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1086_fu_19426_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1088_fu_19470_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1090_fu_19514_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1092_fu_19558_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1093_fu_19580_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1094_fu_19612_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_12_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[0]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[1]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[1]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[3]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[3]_i_3\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[3]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[3]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[3]_i_7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln169_482_reg_30597[3]_i_8\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[1]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[1]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[3]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[3]_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[3]_i_4\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[3]_i_5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[3]_i_7\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \add_ln169_486_reg_30607[3]_i_8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[1]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[1]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[3]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[3]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[3]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[3]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[3]_i_7\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln169_491_reg_30617[3]_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[1]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[3]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[3]_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[3]_i_6\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[3]_i_7\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \add_ln169_495_reg_30627[3]_i_8\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[1]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[3]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[3]_i_5\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[3]_i_6\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[3]_i_7\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln169_501_reg_30637[3]_i_8\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[1]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[3]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[3]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[3]_i_4\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[3]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[3]_i_7\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \add_ln169_505_reg_30647[3]_i_8\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \add_ln169_510_reg_30657[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \add_ln169_510_reg_30657[1]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \add_ln169_510_reg_30657[1]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln169_510_reg_30657[2]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \add_ln169_510_reg_30657[3]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \add_ln169_510_reg_30657[3]_i_5\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[1]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[1]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[3]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[3]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[3]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[3]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[3]_i_7\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln169_513_reg_30662[3]_i_8\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[1]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[3]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[3]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[3]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[3]_i_5\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[3]_i_6\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[3]_i_7\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln169_515_reg_30667[3]_i_8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sub_ln90_517_reg_30592[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sub_ln90_517_reg_30592[2]_i_1\ : label is "soft_lutpair173";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\add_ln169_482_reg_30597[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(72),
      I1 => weights_12_q0(70),
      I2 => weights_12_q0(76),
      O => \q0_reg[72]_0\(0)
    );
\add_ln169_482_reg_30597[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(72),
      I1 => weights_12_q0(76),
      I2 => weights_12_q0(70),
      I3 => \add_ln169_482_reg_30597[1]_i_2_n_3\,
      O => \q0_reg[72]_0\(1)
    );
\add_ln169_482_reg_30597[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(73),
      I1 => weights_12_q0(72),
      I2 => \add_ln169_515_reg_30667_reg[1]\(36),
      I3 => sext_ln90_1092_fu_19558_p1(1),
      I4 => sext_ln90_1094_fu_19612_p1(1),
      O => \add_ln169_482_reg_30597[1]_i_2_n_3\
    );
\add_ln169_482_reg_30597[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(35),
      I1 => weights_12_q0(70),
      I2 => weights_12_q0(71),
      O => sext_ln90_1092_fu_19558_p1(1)
    );
\add_ln169_482_reg_30597[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_482_reg_30597[2]_i_2_n_3\,
      I1 => weights_12_q0(73),
      I2 => weights_12_q0(72),
      I3 => \add_ln169_515_reg_30667_reg[1]\(36),
      I4 => \add_ln169_482_reg_30597[3]_i_2_n_3\,
      I5 => \add_ln169_482_reg_30597[3]_i_3_n_3\,
      O => \q0_reg[72]_0\(2)
    );
\add_ln169_482_reg_30597[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_12_q0(77),
      I1 => weights_12_q0(76),
      I2 => \add_ln169_515_reg_30667_reg[1]\(37),
      I3 => weights_12_q0(71),
      I4 => weights_12_q0(70),
      I5 => \add_ln169_515_reg_30667_reg[1]\(35),
      O => \add_ln169_482_reg_30597[2]_i_2_n_3\
    );
\add_ln169_482_reg_30597[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_482_reg_30597[3]_i_2_n_3\,
      I1 => \add_ln169_482_reg_30597[3]_i_3_n_3\,
      I2 => sext_ln90_1094_fu_19612_p1(2),
      I3 => sext_ln90_1092_fu_19558_p1(2),
      I4 => sext_ln90_1093_fu_19580_p1(2),
      O => \q0_reg[72]_0\(3)
    );
\add_ln169_482_reg_30597[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_482_reg_30597[1]_i_2_n_3\,
      I1 => weights_12_q0(72),
      I2 => weights_12_q0(76),
      I3 => weights_12_q0(70),
      O => \add_ln169_482_reg_30597[3]_i_2_n_3\
    );
\add_ln169_482_reg_30597[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_12_q0(71),
      I1 => weights_12_q0(70),
      I2 => \add_ln169_515_reg_30667_reg[1]\(35),
      I3 => sext_ln90_1094_fu_19612_p1(1),
      I4 => sext_ln90_1093_fu_19580_p1(1),
      O => \add_ln169_482_reg_30597[3]_i_3_n_3\
    );
\add_ln169_482_reg_30597[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(37),
      I1 => weights_12_q0(76),
      I2 => weights_12_q0(77),
      O => sext_ln90_1094_fu_19612_p1(2)
    );
\add_ln169_482_reg_30597[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(35),
      I1 => weights_12_q0(70),
      I2 => weights_12_q0(71),
      O => sext_ln90_1092_fu_19558_p1(2)
    );
\add_ln169_482_reg_30597[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(36),
      I1 => weights_12_q0(72),
      I2 => weights_12_q0(73),
      O => sext_ln90_1093_fu_19580_p1(2)
    );
\add_ln169_482_reg_30597[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(37),
      I1 => weights_12_q0(76),
      I2 => weights_12_q0(77),
      O => sext_ln90_1094_fu_19612_p1(1)
    );
\add_ln169_482_reg_30597[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(36),
      I1 => weights_12_q0(72),
      I2 => weights_12_q0(73),
      O => sext_ln90_1093_fu_19580_p1(1)
    );
\add_ln169_484_reg_30602[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_12_q0(68),
      I1 => weights_12_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_484_reg_30602[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(30),
      I1 => weights_12_q0(60),
      I2 => weights_12_q0(61),
      I3 => \add_ln169_515_reg_30667_reg[1]\(34),
      I4 => weights_12_q0(68),
      I5 => weights_12_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_484_reg_30602[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(30),
      I1 => weights_12_q0(60),
      I2 => weights_12_q0(61),
      I3 => \add_ln169_515_reg_30667_reg[1]\(34),
      I4 => weights_12_q0(68),
      I5 => weights_12_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_484_reg_30602[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_12_q0(61),
      I1 => weights_12_q0(60),
      I2 => \add_ln169_515_reg_30667_reg[1]\(30),
      I3 => weights_12_q0(69),
      I4 => weights_12_q0(68),
      I5 => \add_ln169_515_reg_30667_reg[1]\(34),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_486_reg_30607[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(62),
      I1 => weights_12_q0(66),
      I2 => weights_12_q0(58),
      O => \q0_reg[62]_0\(0)
    );
\add_ln169_486_reg_30607[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(62),
      I1 => weights_12_q0(58),
      I2 => weights_12_q0(66),
      I3 => \add_ln169_486_reg_30607[1]_i_2_n_3\,
      O => \q0_reg[62]_0\(1)
    );
\add_ln169_486_reg_30607[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(63),
      I1 => weights_12_q0(62),
      I2 => \add_ln169_515_reg_30667_reg[1]\(31),
      I3 => sext_ln90_1090_fu_19514_p1(1),
      I4 => sext_ln90_1086_fu_19426_p1(1),
      O => \add_ln169_486_reg_30607[1]_i_2_n_3\
    );
\add_ln169_486_reg_30607[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(33),
      I1 => weights_12_q0(66),
      I2 => weights_12_q0(67),
      O => sext_ln90_1090_fu_19514_p1(1)
    );
\add_ln169_486_reg_30607[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_486_reg_30607[2]_i_2_n_3\,
      I1 => weights_12_q0(63),
      I2 => weights_12_q0(62),
      I3 => \add_ln169_515_reg_30667_reg[1]\(31),
      I4 => \add_ln169_486_reg_30607[3]_i_2_n_3\,
      I5 => \add_ln169_486_reg_30607[3]_i_3_n_3\,
      O => \q0_reg[62]_0\(2)
    );
\add_ln169_486_reg_30607[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_12_q0(59),
      I1 => weights_12_q0(58),
      I2 => \add_ln169_515_reg_30667_reg[1]\(29),
      I3 => weights_12_q0(67),
      I4 => weights_12_q0(66),
      I5 => \add_ln169_515_reg_30667_reg[1]\(33),
      O => \add_ln169_486_reg_30607[2]_i_2_n_3\
    );
\add_ln169_486_reg_30607[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_486_reg_30607[3]_i_2_n_3\,
      I1 => \add_ln169_486_reg_30607[3]_i_3_n_3\,
      I2 => sext_ln90_1086_fu_19426_p1(2),
      I3 => sext_ln90_1090_fu_19514_p1(2),
      I4 => sext_ln90_1088_fu_19470_p1(2),
      O => \q0_reg[62]_0\(3)
    );
\add_ln169_486_reg_30607[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_486_reg_30607[1]_i_2_n_3\,
      I1 => weights_12_q0(62),
      I2 => weights_12_q0(58),
      I3 => weights_12_q0(66),
      O => \add_ln169_486_reg_30607[3]_i_2_n_3\
    );
\add_ln169_486_reg_30607[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_12_q0(67),
      I1 => weights_12_q0(66),
      I2 => \add_ln169_515_reg_30667_reg[1]\(33),
      I3 => sext_ln90_1086_fu_19426_p1(1),
      I4 => sext_ln90_1088_fu_19470_p1(1),
      O => \add_ln169_486_reg_30607[3]_i_3_n_3\
    );
\add_ln169_486_reg_30607[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(29),
      I1 => weights_12_q0(58),
      I2 => weights_12_q0(59),
      O => sext_ln90_1086_fu_19426_p1(2)
    );
\add_ln169_486_reg_30607[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(33),
      I1 => weights_12_q0(66),
      I2 => weights_12_q0(67),
      O => sext_ln90_1090_fu_19514_p1(2)
    );
\add_ln169_486_reg_30607[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(31),
      I1 => weights_12_q0(62),
      I2 => weights_12_q0(63),
      O => sext_ln90_1088_fu_19470_p1(2)
    );
\add_ln169_486_reg_30607[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(29),
      I1 => weights_12_q0(58),
      I2 => weights_12_q0(59),
      O => sext_ln90_1086_fu_19426_p1(1)
    );
\add_ln169_486_reg_30607[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(31),
      I1 => weights_12_q0(62),
      I2 => weights_12_q0(63),
      O => sext_ln90_1088_fu_19470_p1(1)
    );
\add_ln169_489_reg_30612[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_12_q0(64),
      I1 => weights_12_q0(40),
      O => \q0_reg[41]_0\(0)
    );
\add_ln169_489_reg_30612[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(20),
      I1 => weights_12_q0(40),
      I2 => weights_12_q0(41),
      I3 => \add_ln169_515_reg_30667_reg[1]\(32),
      I4 => weights_12_q0(64),
      I5 => weights_12_q0(65),
      O => \q0_reg[41]_0\(1)
    );
\add_ln169_489_reg_30612[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(20),
      I1 => weights_12_q0(40),
      I2 => weights_12_q0(41),
      I3 => \add_ln169_515_reg_30667_reg[1]\(32),
      I4 => weights_12_q0(64),
      I5 => weights_12_q0(65),
      O => \q0_reg[41]_0\(2)
    );
\add_ln169_489_reg_30612[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_12_q0(41),
      I1 => weights_12_q0(40),
      I2 => \add_ln169_515_reg_30667_reg[1]\(20),
      I3 => weights_12_q0(65),
      I4 => weights_12_q0(64),
      I5 => \add_ln169_515_reg_30667_reg[1]\(32),
      O => \q0_reg[41]_0\(3)
    );
\add_ln169_491_reg_30617[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(42),
      I1 => weights_12_q0(46),
      I2 => weights_12_q0(38),
      O => \q0_reg[42]_0\(0)
    );
\add_ln169_491_reg_30617[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(42),
      I1 => weights_12_q0(38),
      I2 => weights_12_q0(46),
      I3 => \add_ln169_491_reg_30617[1]_i_2_n_3\,
      O => \q0_reg[42]_0\(1)
    );
\add_ln169_491_reg_30617[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(43),
      I1 => weights_12_q0(42),
      I2 => \add_ln169_515_reg_30667_reg[1]\(21),
      I3 => sext_ln90_1080_fu_19294_p1(1),
      I4 => sext_ln90_1076_fu_19206_p1(1),
      O => \add_ln169_491_reg_30617[1]_i_2_n_3\
    );
\add_ln169_491_reg_30617[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(23),
      I1 => weights_12_q0(46),
      I2 => weights_12_q0(47),
      O => sext_ln90_1080_fu_19294_p1(1)
    );
\add_ln169_491_reg_30617[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_491_reg_30617[2]_i_2_n_3\,
      I1 => weights_12_q0(43),
      I2 => weights_12_q0(42),
      I3 => \add_ln169_515_reg_30667_reg[1]\(21),
      I4 => \add_ln169_491_reg_30617[3]_i_2_n_3\,
      I5 => \add_ln169_491_reg_30617[3]_i_3_n_3\,
      O => \q0_reg[42]_0\(2)
    );
\add_ln169_491_reg_30617[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_12_q0(39),
      I1 => weights_12_q0(38),
      I2 => \add_ln169_515_reg_30667_reg[1]\(19),
      I3 => weights_12_q0(47),
      I4 => weights_12_q0(46),
      I5 => \add_ln169_515_reg_30667_reg[1]\(23),
      O => \add_ln169_491_reg_30617[2]_i_2_n_3\
    );
\add_ln169_491_reg_30617[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_491_reg_30617[3]_i_2_n_3\,
      I1 => \add_ln169_491_reg_30617[3]_i_3_n_3\,
      I2 => sext_ln90_1076_fu_19206_p1(2),
      I3 => sext_ln90_1080_fu_19294_p1(2),
      I4 => sext_ln90_1078_fu_19250_p1(2),
      O => \q0_reg[42]_0\(3)
    );
\add_ln169_491_reg_30617[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_491_reg_30617[1]_i_2_n_3\,
      I1 => weights_12_q0(42),
      I2 => weights_12_q0(38),
      I3 => weights_12_q0(46),
      O => \add_ln169_491_reg_30617[3]_i_2_n_3\
    );
\add_ln169_491_reg_30617[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_12_q0(47),
      I1 => weights_12_q0(46),
      I2 => \add_ln169_515_reg_30667_reg[1]\(23),
      I3 => sext_ln90_1076_fu_19206_p1(1),
      I4 => sext_ln90_1078_fu_19250_p1(1),
      O => \add_ln169_491_reg_30617[3]_i_3_n_3\
    );
\add_ln169_491_reg_30617[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(19),
      I1 => weights_12_q0(38),
      I2 => weights_12_q0(39),
      O => sext_ln90_1076_fu_19206_p1(2)
    );
\add_ln169_491_reg_30617[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(23),
      I1 => weights_12_q0(46),
      I2 => weights_12_q0(47),
      O => sext_ln90_1080_fu_19294_p1(2)
    );
\add_ln169_491_reg_30617[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(21),
      I1 => weights_12_q0(42),
      I2 => weights_12_q0(43),
      O => sext_ln90_1078_fu_19250_p1(2)
    );
\add_ln169_491_reg_30617[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(19),
      I1 => weights_12_q0(38),
      I2 => weights_12_q0(39),
      O => sext_ln90_1076_fu_19206_p1(1)
    );
\add_ln169_491_reg_30617[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(21),
      I1 => weights_12_q0(42),
      I2 => weights_12_q0(43),
      O => sext_ln90_1078_fu_19250_p1(1)
    );
\add_ln169_493_reg_30622[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_12_q0(44),
      I1 => weights_12_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_493_reg_30622[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(25),
      I1 => weights_12_q0(50),
      I2 => weights_12_q0(51),
      I3 => \add_ln169_515_reg_30667_reg[1]\(22),
      I4 => weights_12_q0(44),
      I5 => weights_12_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_493_reg_30622[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(25),
      I1 => weights_12_q0(50),
      I2 => weights_12_q0(51),
      I3 => \add_ln169_515_reg_30667_reg[1]\(22),
      I4 => weights_12_q0(44),
      I5 => weights_12_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_493_reg_30622[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_12_q0(51),
      I1 => weights_12_q0(50),
      I2 => \add_ln169_515_reg_30667_reg[1]\(25),
      I3 => weights_12_q0(45),
      I4 => weights_12_q0(44),
      I5 => \add_ln169_515_reg_30667_reg[1]\(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_495_reg_30627[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(52),
      I1 => weights_12_q0(48),
      I2 => weights_12_q0(56),
      O => D(0)
    );
\add_ln169_495_reg_30627[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(56),
      I1 => weights_12_q0(52),
      I2 => weights_12_q0(48),
      I3 => \add_ln169_495_reg_30627[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_495_reg_30627[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(57),
      I1 => weights_12_q0(56),
      I2 => \add_ln169_515_reg_30667_reg[1]\(28),
      I3 => \add_ln169_495_reg_30627[3]_i_8_n_3\,
      I4 => \add_ln169_495_reg_30627[3]_i_7_n_3\,
      O => \add_ln169_495_reg_30627[1]_i_2_n_3\
    );
\add_ln169_495_reg_30627[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_12_q0(53),
      I1 => weights_12_q0(52),
      I2 => \add_ln169_515_reg_30667_reg[1]\(26),
      I3 => \add_ln169_495_reg_30627[3]_i_3_n_3\,
      I4 => \add_ln169_495_reg_30627[3]_i_5_n_3\,
      I5 => \add_ln169_495_reg_30627[3]_i_6_n_3\,
      O => D(2)
    );
\add_ln169_495_reg_30627[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_495_reg_30627[3]_i_2_n_3\,
      I1 => \add_ln169_495_reg_30627[3]_i_3_n_3\,
      I2 => \add_ln169_495_reg_30627[3]_i_4_n_3\,
      I3 => \add_ln169_495_reg_30627[3]_i_5_n_3\,
      I4 => \add_ln169_495_reg_30627[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_495_reg_30627[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(28),
      I1 => weights_12_q0(56),
      I2 => weights_12_q0(57),
      I3 => \add_ln169_515_reg_30667_reg[1]\(24),
      I4 => weights_12_q0(48),
      I5 => weights_12_q0(49),
      O => \add_ln169_495_reg_30627[3]_i_2_n_3\
    );
\add_ln169_495_reg_30627[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(28),
      I1 => weights_12_q0(56),
      I2 => weights_12_q0(57),
      I3 => \add_ln169_515_reg_30667_reg[1]\(24),
      I4 => weights_12_q0(48),
      I5 => weights_12_q0(49),
      O => \add_ln169_495_reg_30627[3]_i_3_n_3\
    );
\add_ln169_495_reg_30627[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(26),
      I1 => weights_12_q0(52),
      I2 => weights_12_q0(53),
      O => \add_ln169_495_reg_30627[3]_i_4_n_3\
    );
\add_ln169_495_reg_30627[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_12_q0(56),
      I1 => weights_12_q0(52),
      I2 => weights_12_q0(48),
      I3 => \add_ln169_495_reg_30627[1]_i_2_n_3\,
      O => \add_ln169_495_reg_30627[3]_i_5_n_3\
    );
\add_ln169_495_reg_30627[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(28),
      I1 => weights_12_q0(56),
      I2 => weights_12_q0(57),
      I3 => \add_ln169_495_reg_30627[3]_i_7_n_3\,
      I4 => \add_ln169_495_reg_30627[3]_i_8_n_3\,
      O => \add_ln169_495_reg_30627[3]_i_6_n_3\
    );
\add_ln169_495_reg_30627[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(24),
      I1 => weights_12_q0(48),
      I2 => weights_12_q0(49),
      O => \add_ln169_495_reg_30627[3]_i_7_n_3\
    );
\add_ln169_495_reg_30627[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(26),
      I1 => weights_12_q0(52),
      I2 => weights_12_q0(53),
      O => \add_ln169_495_reg_30627[3]_i_8_n_3\
    );
\add_ln169_499_reg_30632[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_12_q0(54),
      I1 => weights_12_q0(0),
      O => \q0_reg[1]_0\(0)
    );
\add_ln169_499_reg_30632[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(0),
      I1 => weights_12_q0(0),
      I2 => weights_12_q0(1),
      I3 => \add_ln169_515_reg_30667_reg[1]\(27),
      I4 => weights_12_q0(54),
      I5 => weights_12_q0(55),
      O => \q0_reg[1]_0\(1)
    );
\add_ln169_499_reg_30632[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(0),
      I1 => weights_12_q0(0),
      I2 => weights_12_q0(1),
      I3 => \add_ln169_515_reg_30667_reg[1]\(27),
      I4 => weights_12_q0(54),
      I5 => weights_12_q0(55),
      O => \q0_reg[1]_0\(2)
    );
\add_ln169_499_reg_30632[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_12_q0(1),
      I1 => weights_12_q0(0),
      I2 => \add_ln169_515_reg_30667_reg[1]\(0),
      I3 => weights_12_q0(55),
      I4 => weights_12_q0(54),
      I5 => \add_ln169_515_reg_30667_reg[1]\(27),
      O => \q0_reg[1]_0\(3)
    );
\add_ln169_501_reg_30637[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(6),
      I1 => weights_12_q0(2),
      I2 => weights_12_q0(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(0)
    );
\add_ln169_501_reg_30637[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(4),
      I1 => weights_12_q0(6),
      I2 => weights_12_q0(2),
      I3 => \add_ln169_501_reg_30637[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(1)
    );
\add_ln169_501_reg_30637[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(5),
      I1 => weights_12_q0(4),
      I2 => \add_ln169_515_reg_30667_reg[1]\(2),
      I3 => \add_ln169_501_reg_30637[3]_i_8_n_3\,
      I4 => \add_ln169_501_reg_30637[3]_i_7_n_3\,
      O => \add_ln169_501_reg_30637[1]_i_2_n_3\
    );
\add_ln169_501_reg_30637[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_12_q0(7),
      I1 => weights_12_q0(6),
      I2 => \add_ln169_515_reg_30667_reg[1]\(3),
      I3 => \add_ln169_501_reg_30637[3]_i_3_n_3\,
      I4 => \add_ln169_501_reg_30637[3]_i_5_n_3\,
      I5 => \add_ln169_501_reg_30637[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(2)
    );
\add_ln169_501_reg_30637[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_501_reg_30637[3]_i_2_n_3\,
      I1 => \add_ln169_501_reg_30637[3]_i_3_n_3\,
      I2 => \add_ln169_501_reg_30637[3]_i_4_n_3\,
      I3 => \add_ln169_501_reg_30637[3]_i_5_n_3\,
      I4 => \add_ln169_501_reg_30637[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(3)
    );
\add_ln169_501_reg_30637[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(2),
      I1 => weights_12_q0(4),
      I2 => weights_12_q0(5),
      I3 => \add_ln169_515_reg_30667_reg[1]\(1),
      I4 => weights_12_q0(2),
      I5 => weights_12_q0(3),
      O => \add_ln169_501_reg_30637[3]_i_2_n_3\
    );
\add_ln169_501_reg_30637[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(2),
      I1 => weights_12_q0(4),
      I2 => weights_12_q0(5),
      I3 => \add_ln169_515_reg_30667_reg[1]\(1),
      I4 => weights_12_q0(2),
      I5 => weights_12_q0(3),
      O => \add_ln169_501_reg_30637[3]_i_3_n_3\
    );
\add_ln169_501_reg_30637[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(3),
      I1 => weights_12_q0(6),
      I2 => weights_12_q0(7),
      O => \add_ln169_501_reg_30637[3]_i_4_n_3\
    );
\add_ln169_501_reg_30637[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_12_q0(4),
      I1 => weights_12_q0(6),
      I2 => weights_12_q0(2),
      I3 => \add_ln169_501_reg_30637[1]_i_2_n_3\,
      O => \add_ln169_501_reg_30637[3]_i_5_n_3\
    );
\add_ln169_501_reg_30637[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(2),
      I1 => weights_12_q0(4),
      I2 => weights_12_q0(5),
      I3 => \add_ln169_501_reg_30637[3]_i_7_n_3\,
      I4 => \add_ln169_501_reg_30637[3]_i_8_n_3\,
      O => \add_ln169_501_reg_30637[3]_i_6_n_3\
    );
\add_ln169_501_reg_30637[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(1),
      I1 => weights_12_q0(2),
      I2 => weights_12_q0(3),
      O => \add_ln169_501_reg_30637[3]_i_7_n_3\
    );
\add_ln169_501_reg_30637[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(3),
      I1 => weights_12_q0(6),
      I2 => weights_12_q0(7),
      O => \add_ln169_501_reg_30637[3]_i_8_n_3\
    );
\add_ln169_503_reg_30642[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_12_q0(10),
      I1 => weights_12_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_503_reg_30642[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(4),
      I1 => weights_12_q0(8),
      I2 => weights_12_q0(9),
      I3 => \add_ln169_515_reg_30667_reg[1]\(5),
      I4 => weights_12_q0(10),
      I5 => weights_12_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_503_reg_30642[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(4),
      I1 => weights_12_q0(8),
      I2 => weights_12_q0(9),
      I3 => \add_ln169_515_reg_30667_reg[1]\(5),
      I4 => weights_12_q0(10),
      I5 => weights_12_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_503_reg_30642[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_12_q0(9),
      I1 => weights_12_q0(8),
      I2 => \add_ln169_515_reg_30667_reg[1]\(4),
      I3 => weights_12_q0(11),
      I4 => weights_12_q0(10),
      I5 => \add_ln169_515_reg_30667_reg[1]\(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_505_reg_30647[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(16),
      I1 => weights_12_q0(14),
      I2 => weights_12_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_505_reg_30647[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(16),
      I1 => weights_12_q0(12),
      I2 => weights_12_q0(14),
      I3 => \add_ln169_505_reg_30647[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_505_reg_30647[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(17),
      I1 => weights_12_q0(16),
      I2 => \add_ln169_515_reg_30667_reg[1]\(8),
      I3 => sext_ln90_1064_fu_18942_p1(1),
      I4 => sext_ln90_1063_fu_18920_p1(1),
      O => \add_ln169_505_reg_30647[1]_i_2_n_3\
    );
\add_ln169_505_reg_30647[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(7),
      I1 => weights_12_q0(14),
      I2 => weights_12_q0(15),
      O => sext_ln90_1064_fu_18942_p1(1)
    );
\add_ln169_505_reg_30647[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_505_reg_30647[2]_i_2_n_3\,
      I1 => weights_12_q0(17),
      I2 => weights_12_q0(16),
      I3 => \add_ln169_515_reg_30667_reg[1]\(8),
      I4 => \add_ln169_505_reg_30647[3]_i_2_n_3\,
      I5 => \add_ln169_505_reg_30647[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_505_reg_30647[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_12_q0(13),
      I1 => weights_12_q0(12),
      I2 => \add_ln169_515_reg_30667_reg[1]\(6),
      I3 => weights_12_q0(15),
      I4 => weights_12_q0(14),
      I5 => \add_ln169_515_reg_30667_reg[1]\(7),
      O => \add_ln169_505_reg_30647[2]_i_2_n_3\
    );
\add_ln169_505_reg_30647[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_505_reg_30647[3]_i_2_n_3\,
      I1 => \add_ln169_505_reg_30647[3]_i_3_n_3\,
      I2 => sext_ln90_1063_fu_18920_p1(2),
      I3 => sext_ln90_1064_fu_18942_p1(2),
      I4 => sext_ln90_1065_fu_18964_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_505_reg_30647[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_505_reg_30647[1]_i_2_n_3\,
      I1 => weights_12_q0(16),
      I2 => weights_12_q0(12),
      I3 => weights_12_q0(14),
      O => \add_ln169_505_reg_30647[3]_i_2_n_3\
    );
\add_ln169_505_reg_30647[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_12_q0(15),
      I1 => weights_12_q0(14),
      I2 => \add_ln169_515_reg_30667_reg[1]\(7),
      I3 => sext_ln90_1063_fu_18920_p1(1),
      I4 => sext_ln90_1065_fu_18964_p1(1),
      O => \add_ln169_505_reg_30647[3]_i_3_n_3\
    );
\add_ln169_505_reg_30647[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(6),
      I1 => weights_12_q0(12),
      I2 => weights_12_q0(13),
      O => sext_ln90_1063_fu_18920_p1(2)
    );
\add_ln169_505_reg_30647[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(7),
      I1 => weights_12_q0(14),
      I2 => weights_12_q0(15),
      O => sext_ln90_1064_fu_18942_p1(2)
    );
\add_ln169_505_reg_30647[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(8),
      I1 => weights_12_q0(16),
      I2 => weights_12_q0(17),
      O => sext_ln90_1065_fu_18964_p1(2)
    );
\add_ln169_505_reg_30647[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(6),
      I1 => weights_12_q0(12),
      I2 => weights_12_q0(13),
      O => sext_ln90_1063_fu_18920_p1(1)
    );
\add_ln169_505_reg_30647[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(8),
      I1 => weights_12_q0(16),
      I2 => weights_12_q0(17),
      O => sext_ln90_1065_fu_18964_p1(1)
    );
\add_ln169_508_reg_30652[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_12_q0(20),
      I1 => weights_12_q0(18),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_508_reg_30652[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(9),
      I1 => weights_12_q0(18),
      I2 => weights_12_q0(19),
      I3 => \add_ln169_515_reg_30667_reg[1]\(10),
      I4 => weights_12_q0(20),
      I5 => weights_12_q0(21),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_508_reg_30652[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(9),
      I1 => weights_12_q0(18),
      I2 => weights_12_q0(19),
      I3 => \add_ln169_515_reg_30667_reg[1]\(10),
      I4 => weights_12_q0(20),
      I5 => weights_12_q0(21),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_508_reg_30652[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_12_q0(19),
      I1 => weights_12_q0(18),
      I2 => \add_ln169_515_reg_30667_reg[1]\(9),
      I3 => weights_12_q0(21),
      I4 => weights_12_q0(20),
      I5 => \add_ln169_515_reg_30667_reg[1]\(10),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_510_reg_30657[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(26),
      I1 => weights_12_q0(24),
      I2 => weights_12_q0(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(0)
    );
\add_ln169_510_reg_30657[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1881E771E77E188"
    )
        port map (
      I0 => weights_12_q0(26),
      I1 => weights_12_q0(24),
      I2 => \add_ln169_515_reg_30667_reg[1]\(11),
      I3 => weights_12_q0(22),
      I4 => sext_ln90_1069_fu_19052_p1(1),
      I5 => sext_ln90_1070_fu_19074_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(1)
    );
\add_ln169_510_reg_30657[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(12),
      I1 => weights_12_q0(24),
      I2 => weights_12_q0(25),
      O => sext_ln90_1069_fu_19052_p1(1)
    );
\add_ln169_510_reg_30657[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(13),
      I1 => weights_12_q0(26),
      I2 => weights_12_q0(27),
      O => sext_ln90_1070_fu_19074_p1(1)
    );
\add_ln169_510_reg_30657[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_510_reg_30657[2]_i_2_n_3\,
      I1 => weights_12_q0(27),
      I2 => weights_12_q0(26),
      I3 => \add_ln169_515_reg_30667_reg[1]\(13),
      I4 => \add_ln169_510_reg_30657[3]_i_2_n_3\,
      I5 => \add_ln169_510_reg_30657[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(2)
    );
\add_ln169_510_reg_30657[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B44B44"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(11),
      I1 => weights_12_q0(22),
      I2 => weights_12_q0(25),
      I3 => weights_12_q0(24),
      I4 => \add_ln169_515_reg_30667_reg[1]\(12),
      O => \add_ln169_510_reg_30657[2]_i_2_n_3\
    );
\add_ln169_510_reg_30657[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E77171117118188"
    )
        port map (
      I0 => \add_ln169_510_reg_30657[3]_i_2_n_3\,
      I1 => \add_ln169_510_reg_30657[3]_i_3_n_3\,
      I2 => \add_ln169_515_reg_30667_reg[1]\(11),
      I3 => weights_12_q0(22),
      I4 => sext_ln90_1069_fu_19052_p1(2),
      I5 => sext_ln90_1070_fu_19074_p1(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(3)
    );
\add_ln169_510_reg_30657[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69693C0069000000"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(11),
      I1 => sext_ln90_1069_fu_19052_p1(1),
      I2 => sext_ln90_1070_fu_19074_p1(1),
      I3 => weights_12_q0(26),
      I4 => weights_12_q0(22),
      I5 => weights_12_q0(24),
      O => \add_ln169_510_reg_30657[3]_i_2_n_3\
    );
\add_ln169_510_reg_30657[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6FFA6A600A60000"
    )
        port map (
      I0 => weights_12_q0(25),
      I1 => weights_12_q0(24),
      I2 => \add_ln169_515_reg_30667_reg[1]\(12),
      I3 => \add_ln169_515_reg_30667_reg[1]\(11),
      I4 => weights_12_q0(22),
      I5 => sext_ln90_1070_fu_19074_p1(1),
      O => \add_ln169_510_reg_30657[3]_i_3_n_3\
    );
\add_ln169_510_reg_30657[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(12),
      I1 => weights_12_q0(24),
      I2 => weights_12_q0(25),
      O => sext_ln90_1069_fu_19052_p1(2)
    );
\add_ln169_510_reg_30657[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(13),
      I1 => weights_12_q0(26),
      I2 => weights_12_q0(27),
      O => sext_ln90_1070_fu_19074_p1(2)
    );
\add_ln169_513_reg_30662[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(28),
      I1 => weights_12_q0(32),
      I2 => weights_12_q0(30),
      O => \q0_reg[28]_0\(0)
    );
\add_ln169_513_reg_30662[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(28),
      I1 => weights_12_q0(30),
      I2 => weights_12_q0(32),
      I3 => \add_ln169_513_reg_30662[1]_i_2_n_3\,
      O => \q0_reg[28]_0\(1)
    );
\add_ln169_513_reg_30662[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(29),
      I1 => weights_12_q0(28),
      I2 => \add_ln169_515_reg_30667_reg[1]\(14),
      I3 => sext_ln90_1073_fu_19140_p1(1),
      I4 => sext_ln90_1072_fu_19118_p1(1),
      O => \add_ln169_513_reg_30662[1]_i_2_n_3\
    );
\add_ln169_513_reg_30662[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(16),
      I1 => weights_12_q0(32),
      I2 => weights_12_q0(33),
      O => sext_ln90_1073_fu_19140_p1(1)
    );
\add_ln169_513_reg_30662[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_513_reg_30662[2]_i_2_n_3\,
      I1 => weights_12_q0(29),
      I2 => weights_12_q0(28),
      I3 => \add_ln169_515_reg_30667_reg[1]\(14),
      I4 => \add_ln169_513_reg_30662[3]_i_2_n_3\,
      I5 => \add_ln169_513_reg_30662[3]_i_3_n_3\,
      O => \q0_reg[28]_0\(2)
    );
\add_ln169_513_reg_30662[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_12_q0(31),
      I1 => weights_12_q0(30),
      I2 => \add_ln169_515_reg_30667_reg[1]\(15),
      I3 => weights_12_q0(33),
      I4 => weights_12_q0(32),
      I5 => \add_ln169_515_reg_30667_reg[1]\(16),
      O => \add_ln169_513_reg_30662[2]_i_2_n_3\
    );
\add_ln169_513_reg_30662[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_513_reg_30662[3]_i_2_n_3\,
      I1 => \add_ln169_513_reg_30662[3]_i_3_n_3\,
      I2 => sext_ln90_1072_fu_19118_p1(2),
      I3 => sext_ln90_1073_fu_19140_p1(2),
      I4 => sext_ln90_1071_fu_19096_p1(2),
      O => \q0_reg[28]_0\(3)
    );
\add_ln169_513_reg_30662[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_513_reg_30662[1]_i_2_n_3\,
      I1 => weights_12_q0(28),
      I2 => weights_12_q0(30),
      I3 => weights_12_q0(32),
      O => \add_ln169_513_reg_30662[3]_i_2_n_3\
    );
\add_ln169_513_reg_30662[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_12_q0(33),
      I1 => weights_12_q0(32),
      I2 => \add_ln169_515_reg_30667_reg[1]\(16),
      I3 => sext_ln90_1072_fu_19118_p1(1),
      I4 => sext_ln90_1071_fu_19096_p1(1),
      O => \add_ln169_513_reg_30662[3]_i_3_n_3\
    );
\add_ln169_513_reg_30662[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(15),
      I1 => weights_12_q0(30),
      I2 => weights_12_q0(31),
      O => sext_ln90_1072_fu_19118_p1(2)
    );
\add_ln169_513_reg_30662[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(16),
      I1 => weights_12_q0(32),
      I2 => weights_12_q0(33),
      O => sext_ln90_1073_fu_19140_p1(2)
    );
\add_ln169_513_reg_30662[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(14),
      I1 => weights_12_q0(28),
      I2 => weights_12_q0(29),
      O => sext_ln90_1071_fu_19096_p1(2)
    );
\add_ln169_513_reg_30662[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(15),
      I1 => weights_12_q0(30),
      I2 => weights_12_q0(31),
      O => sext_ln90_1072_fu_19118_p1(1)
    );
\add_ln169_513_reg_30662[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(14),
      I1 => weights_12_q0(28),
      I2 => weights_12_q0(29),
      O => sext_ln90_1071_fu_19096_p1(1)
    );
\add_ln169_515_reg_30667[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_12_q0(34),
      I1 => weights_12_q0(36),
      I2 => weights_12_q0(78),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(0)
    );
\add_ln169_515_reg_30667[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_12_q0(78),
      I1 => weights_12_q0(34),
      I2 => weights_12_q0(36),
      I3 => \add_ln169_515_reg_30667[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(1)
    );
\add_ln169_515_reg_30667[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_12_q0(79),
      I1 => weights_12_q0(78),
      I2 => \add_ln169_515_reg_30667_reg[1]\(38),
      I3 => \add_ln169_515_reg_30667[3]_i_8_n_3\,
      I4 => \add_ln169_515_reg_30667[3]_i_7_n_3\,
      O => \add_ln169_515_reg_30667[1]_i_2_n_3\
    );
\add_ln169_515_reg_30667[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_12_q0(35),
      I1 => weights_12_q0(34),
      I2 => \add_ln169_515_reg_30667_reg[1]\(17),
      I3 => \add_ln169_515_reg_30667[2]_i_2_n_3\,
      I4 => \add_ln169_515_reg_30667[3]_i_6_n_3\,
      I5 => \add_ln169_515_reg_30667[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(2)
    );
\add_ln169_515_reg_30667[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_12_q0(79),
      I1 => weights_12_q0(78),
      I2 => \add_ln169_515_reg_30667_reg[1]\(38),
      I3 => \add_ln169_515_reg_30667_reg[1]\(18),
      I4 => weights_12_q0(36),
      I5 => weights_12_q0(37),
      O => \add_ln169_515_reg_30667[2]_i_2_n_3\
    );
\add_ln169_515_reg_30667[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_515_reg_30667[3]_i_2_n_3\,
      I1 => \add_ln169_515_reg_30667[3]_i_3_n_3\,
      I2 => \add_ln169_515_reg_30667[3]_i_4_n_3\,
      I3 => \add_ln169_515_reg_30667[3]_i_5_n_3\,
      I4 => \add_ln169_515_reg_30667[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(3)
    );
\add_ln169_515_reg_30667[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(38),
      I1 => weights_12_q0(78),
      I2 => weights_12_q0(79),
      I3 => \add_ln169_515_reg_30667[3]_i_7_n_3\,
      I4 => \add_ln169_515_reg_30667[3]_i_8_n_3\,
      O => \add_ln169_515_reg_30667[3]_i_2_n_3\
    );
\add_ln169_515_reg_30667[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(17),
      I1 => weights_12_q0(34),
      I2 => weights_12_q0(35),
      O => \add_ln169_515_reg_30667[3]_i_3_n_3\
    );
\add_ln169_515_reg_30667[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_12_q0(37),
      I1 => weights_12_q0(36),
      I2 => \add_ln169_515_reg_30667_reg[1]\(18),
      O => \add_ln169_515_reg_30667[3]_i_4_n_3\
    );
\add_ln169_515_reg_30667[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(38),
      I1 => weights_12_q0(78),
      I2 => weights_12_q0(79),
      O => \add_ln169_515_reg_30667[3]_i_5_n_3\
    );
\add_ln169_515_reg_30667[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_12_q0(78),
      I1 => weights_12_q0(34),
      I2 => weights_12_q0(36),
      I3 => \add_ln169_515_reg_30667[1]_i_2_n_3\,
      O => \add_ln169_515_reg_30667[3]_i_6_n_3\
    );
\add_ln169_515_reg_30667[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(18),
      I1 => weights_12_q0(36),
      I2 => weights_12_q0(37),
      O => \add_ln169_515_reg_30667[3]_i_7_n_3\
    );
\add_ln169_515_reg_30667[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_515_reg_30667_reg[1]\(17),
      I1 => weights_12_q0(34),
      I2 => weights_12_q0(35),
      O => \add_ln169_515_reg_30667[3]_i_8_n_3\
    );
\q0[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C626800020400408"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[0]_i_1__7_n_3\
    );
\q0[10]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"90C4808040400004"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[10]_i_1__8_n_3\
    );
\q0[11]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000048008000"
    )
        port map (
      I0 => \q0_reg[73]_3\,
      I1 => \q0_reg[63]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[9]_1\,
      I5 => \q0_reg[73]_0\,
      O => \q0[11]_i_1__10_n_3\
    );
\q0[12]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5044040000200200"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[12]_i_1__7_n_3\
    );
\q0[13]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5044040000000200"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[13]_i_1__9_n_3\
    );
\q0[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0046200000004000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[14]_i_1__3_n_3\
    );
\q0[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018080000"
    )
        port map (
      I0 => \q0_reg[73]_1\,
      I1 => \q0_reg[0]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[9]_1\,
      I5 => \q0_reg[73]_0\,
      O => \q0[15]_i_1__5_n_3\
    );
\q0[16]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000008080022"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[16]_i_1__7_n_3\
    );
\q0[17]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000002"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[17]_i_1__7_n_3\
    );
\q0[18]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A402800000048000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[18]_i_1__8_n_3\
    );
\q0[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000002088000000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[0]_0\,
      O => \q0[19]_i_1__6_n_3\
    );
\q0[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000A0080000020"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[73]_3\,
      I2 => \q0_reg[9]_1\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[0]_0\,
      O => \q0[1]_i_1__8_n_3\
    );
\q0[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002200000804"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[0]_0\,
      O => \q0[20]_i_1__6_n_3\
    );
\q0[21]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000804"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[0]_0\,
      O => \q0[21]_i_1__6_n_3\
    );
\q0[22]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000028400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[22]_i_1__4_n_3\
    );
\q0[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D044880000622002"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[24]_i_1__3_n_3\
    );
\q0[25]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D004800000600000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[25]_i_1__5_n_3\
    );
\q0[26]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4200002000000000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[26]_i_1__5_n_3\
    );
\q0[27]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000002000000000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[27]_i_1__4_n_3\
    );
\q0[28]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000042040044200"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[28]_i_1__4_n_3\
    );
\q0[29]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000040020"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[29]_i_1__4_n_3\
    );
\q0[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9202802000E00088"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[2]_i_1__7_n_3\
    );
\q0[30]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4AAC2A804000802"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[30]_i_1__8_n_3\
    );
\q0[31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C022802004000002"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[31]_i_1__5_n_3\
    );
\q0[32]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A040000480422"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[0]_0\,
      O => \q0[32]_i_1__6_n_3\
    );
\q0[33]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002004004000002"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[33]_i_1__8_n_3\
    );
\q0[34]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46888E4000002004"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[34]_i_1__6_n_3\
    );
\q0[35]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4088064000002000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[35]_i_1__7_n_3\
    );
\q0[36]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0064060000000200"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[36]_i_1__5_n_3\
    );
\q0[37]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044060000000200"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[37]_i_1__3_n_3\
    );
\q0[38]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044040000464000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[38]_i_1__6_n_3\
    );
\q0[39]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000142C0000"
    )
        port map (
      I0 => \q0_reg[73]_1\,
      I1 => \q0_reg[63]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_1\,
      I5 => \q0_reg[47]_0\,
      O => \q0[39]_i_1__3_n_3\
    );
\q0[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[63]_0\,
      O => \q0[3]_i_1__8_n_3\
    );
\q0[40]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8004800404000034"
    )
        port map (
      I0 => \q0_reg[73]_3\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[63]_1\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_2\,
      O => \q0[40]_i_1__8_n_3\
    );
\q0[41]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8002002080000006"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[63]_0\,
      O => \q0[41]_i_1__4_n_3\
    );
\q0[42]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004640040200400"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[42]_i_1__7_n_3\
    );
\q0[43]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044000200000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[63]_0\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[43]_i_1__5_n_3\
    );
\q0[44]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400002006680000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[44]_i_1__6_n_3\
    );
\q0[45]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400002004600000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[45]_i_1__4_n_3\
    );
\q0[46]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0084803000808800"
    )
        port map (
      I0 => \q0_reg[73]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[63]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[63]_0\,
      O => \q0[46]_i_1__4_n_3\
    );
\q0[47]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808002000400"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[47]_i_1__3_n_3\
    );
\q0[48]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800300800"
    )
        port map (
      I0 => \q0_reg[73]_2\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[63]_1\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[48]_i_1__6_n_3\
    );
\q0[49]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002042000000000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[49]_i_1__2_n_3\
    );
\q0[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000642A80C08084"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[4]_i_1__8_n_3\
    );
\q0[50]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000040404"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[50]_i_1__3_n_3\
    );
\q0[51]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000000000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_3\,
      O => \q0[51]_i_1__2_n_3\
    );
\q0[52]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A0000000040400"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[52]_i_1__9_n_3\
    );
\q0[53]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[63]_1\,
      O => \q0[53]_i_1__7_n_3\
    );
\q0[54]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200082000A480"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[54]_i_1__5_n_3\
    );
\q0[55]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002200000082000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[0]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_3\,
      O => \q0[55]_i_1__10_n_3\
    );
\q0[56]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"840A822840060688"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[56]_i_1__7_n_3\
    );
\q0[57]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002400000080208"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[63]_0\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[57]_i_1__9_n_3\
    );
\q0[58]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"024A40080040048A"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[58]_i_1__7_n_3\
    );
\q0[59]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000004080000000A"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[59]_i_1__5_n_3\
    );
\q0[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000640280008004"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[5]_i_1__7_n_3\
    );
\q0[60]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10404022C400842C"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[60]_i_1__10_n_3\
    );
\q0[61]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C0028000400208"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[61]_i_1__6_n_3\
    );
\q0[62]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002240000484002C"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[62]_i_1__6_n_3\
    );
\q0[63]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020042000020008"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[63]_i_1__5_n_3\
    );
\q0[64]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A000060004240C"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_3\,
      O => \q0[64]_i_1__9_n_3\
    );
\q0[65]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000060408"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_2\,
      O => \q0[65]_i_1__10_n_3\
    );
\q0[66]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"600000040000002C"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[63]_0\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[73]_2\,
      O => \q0[66]_i_1__9_n_3\
    );
\q0[67]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000020008"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[63]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[67]_i_1__4_n_3\
    );
\q0[68]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500000020000240C"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[68]_i_1__7_n_3\
    );
\q0[69]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000020000020008"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[63]_1\,
      I2 => \q0_reg[63]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[69]_i_1__4_n_3\
    );
\q0[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE0088C826080C06"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[63]_0\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[6]_i_1__6_n_3\
    );
\q0[70]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"702060008000840C"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[70]_i_1__9_n_3\
    );
\q0[71]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4620880000000400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[71]_i_1__4_n_3\
    );
\q0[72]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8088000040070"
    )
        port map (
      I0 => \q0_reg[73]_2\,
      I1 => \q0_reg[73]_0\,
      I2 => \q0_reg[9]_1\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[72]_i_1__9_n_3\
    );
\q0[73]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000060400000000C"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[73]_i_1__8_n_3\
    );
\q0[74]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30002A04C006840A"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[74]_i_1__8_n_3\
    );
\q0[75]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22C800000200000A"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[75]_i_1__2_n_3\
    );
\q0[76]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50202000C002840C"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[76]_i_1__8_n_3\
    );
\q0[77]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000200080028008"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[77]_i_1__7_n_3\
    );
\q0[78]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2600C84000002800"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_3\,
      I5 => \q0_reg[73]_1\,
      O => \q0[78]_i_1__8_n_3\
    );
\q0[79]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22C8000000080000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[79]_i_1__5_n_3\
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000600000004002"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[7]_i_1__7_n_3\
    );
\q0[8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1082208440400004"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[8]_i_1__8_n_3\
    );
\q0[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0840280002000400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[9]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[63]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[9]_i_1__6_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__7_n_3\,
      Q => weights_12_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__8_n_3\,
      Q => weights_12_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__10_n_3\,
      Q => weights_12_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__7_n_3\,
      Q => weights_12_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__9_n_3\,
      Q => weights_12_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__3_n_3\,
      Q => weights_12_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__5_n_3\,
      Q => weights_12_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__7_n_3\,
      Q => weights_12_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__7_n_3\,
      Q => weights_12_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__8_n_3\,
      Q => weights_12_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__6_n_3\,
      Q => weights_12_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__8_n_3\,
      Q => weights_12_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__6_n_3\,
      Q => weights_12_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__6_n_3\,
      Q => weights_12_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__4_n_3\,
      Q => weights_12_q0(22),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__3_n_3\,
      Q => weights_12_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__5_n_3\,
      Q => weights_12_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__5_n_3\,
      Q => weights_12_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__4_n_3\,
      Q => weights_12_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1__4_n_3\,
      Q => weights_12_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__4_n_3\,
      Q => weights_12_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__7_n_3\,
      Q => weights_12_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__8_n_3\,
      Q => weights_12_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__5_n_3\,
      Q => weights_12_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__6_n_3\,
      Q => weights_12_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__8_n_3\,
      Q => weights_12_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__6_n_3\,
      Q => weights_12_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__7_n_3\,
      Q => weights_12_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__5_n_3\,
      Q => weights_12_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__3_n_3\,
      Q => weights_12_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__6_n_3\,
      Q => weights_12_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__3_n_3\,
      Q => weights_12_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__8_n_3\,
      Q => weights_12_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__8_n_3\,
      Q => weights_12_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__4_n_3\,
      Q => weights_12_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__7_n_3\,
      Q => weights_12_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__5_n_3\,
      Q => weights_12_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__6_n_3\,
      Q => weights_12_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__4_n_3\,
      Q => weights_12_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__4_n_3\,
      Q => weights_12_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__3_n_3\,
      Q => weights_12_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__6_n_3\,
      Q => weights_12_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__2_n_3\,
      Q => weights_12_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__8_n_3\,
      Q => weights_12_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__3_n_3\,
      Q => weights_12_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__2_n_3\,
      Q => weights_12_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__9_n_3\,
      Q => weights_12_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__7_n_3\,
      Q => weights_12_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__5_n_3\,
      Q => weights_12_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__10_n_3\,
      Q => weights_12_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__7_n_3\,
      Q => weights_12_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__9_n_3\,
      Q => weights_12_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__7_n_3\,
      Q => weights_12_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__5_n_3\,
      Q => weights_12_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__7_n_3\,
      Q => weights_12_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__10_n_3\,
      Q => weights_12_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__6_n_3\,
      Q => weights_12_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__6_n_3\,
      Q => weights_12_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__5_n_3\,
      Q => weights_12_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__9_n_3\,
      Q => weights_12_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__10_n_3\,
      Q => weights_12_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__9_n_3\,
      Q => weights_12_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__4_n_3\,
      Q => weights_12_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__7_n_3\,
      Q => weights_12_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__4_n_3\,
      Q => weights_12_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__6_n_3\,
      Q => weights_12_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__9_n_3\,
      Q => weights_12_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__4_n_3\,
      Q => weights_12_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__9_n_3\,
      Q => weights_12_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__8_n_3\,
      Q => weights_12_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__8_n_3\,
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__2_n_3\,
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__8_n_3\,
      Q => weights_12_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__7_n_3\,
      Q => weights_12_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__8_n_3\,
      Q => weights_12_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__5_n_3\,
      Q => weights_12_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__7_n_3\,
      Q => weights_12_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__8_n_3\,
      Q => weights_12_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__6_n_3\,
      Q => weights_12_q0(9),
      R => '0'
    );
\sub_ln90_517_reg_30592[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_517_reg_30592[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[78]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[66]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[48]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[78]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[76]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\ : out STD_LOGIC;
    \tile_fu_444_reg[4]_rep\ : out STD_LOGIC;
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[66]_1\ : in STD_LOGIC;
    \q0_reg[60]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[66]_2\ : in STD_LOGIC;
    \q0_reg[23]_1\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln123_reg_29349_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln161_reg_29401_pp0_iter3_reg : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : in STD_LOGIC;
    \q0_reg[66]_3\ : in STD_LOGIC;
    \q0_reg[78]_2\ : in STD_LOGIC;
    \q0_reg[23]_2\ : in STD_LOGIC;
    \q0_reg[23]_3\ : in STD_LOGIC;
    \q0_reg[23]_4\ : in STD_LOGIC;
    \q0_reg[60]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[68]_0\ : in STD_LOGIC;
    \q0_reg[55]_1\ : in STD_LOGIC;
    \q0_reg[27]_0\ : in STD_LOGIC;
    \q0_reg[21]_0\ : in STD_LOGIC;
    \q0_reg[17]_0\ : in STD_LOGIC;
    \q0_reg[5]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R is
  signal \add_ln169_541_reg_30722[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_541_reg_30722[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_541_reg_30722[3]_i_4_n_3\ : STD_LOGIC;
  signal \^icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\ : STD_LOGIC;
  signal \q0[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[64]_i_2_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1_n_3\ : STD_LOGIC;
  signal \^q0_reg[78]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sext_ln90_1096_fu_20216_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^tile_fu_444_reg[4]_rep\ : STD_LOGIC;
  signal weights_13_q0 : STD_LOGIC_VECTOR ( 79 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_522_reg_30682[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln169_522_reg_30682[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln169_522_reg_30682[3]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln169_524_reg_30687[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln169_524_reg_30687[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln169_524_reg_30687[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln169_524_reg_30687[3]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln169_526_reg_30692[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln169_526_reg_30692[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln169_529_reg_30697[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \add_ln169_529_reg_30697[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \add_ln169_529_reg_30697[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \add_ln169_529_reg_30697[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \add_ln169_533_reg_30707[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln169_533_reg_30707[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln169_535_reg_30712[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln169_535_reg_30712[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln169_535_reg_30712[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln169_539_reg_30717[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \add_ln169_539_reg_30717[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \add_ln169_539_reg_30717[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \add_ln169_539_reg_30717[3]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \add_ln169_541_reg_30722[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln169_541_reg_30722[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln169_543_reg_30727[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln169_543_reg_30727[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln169_545_reg_30732[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln169_545_reg_30732[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln169_545_reg_30732[2]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln169_545_reg_30732[3]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln169_548_reg_30737[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln169_548_reg_30737[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln169_550_reg_30742[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln169_550_reg_30742[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln169_550_reg_30742[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \add_ln169_550_reg_30742[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \add_ln169_555_reg_30752[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln169_555_reg_30752[3]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \q0[12]_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \q0[40]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \q0[48]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \q0[64]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \sub_ln90_557_reg_30677[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sub_ln90_557_reg_30677[2]_i_1\ : label is "soft_lutpair196";
begin
  \icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\ <= \^icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\;
  \q0_reg[78]_0\(3 downto 0) <= \^q0_reg[78]_0\(3 downto 0);
  \tile_fu_444_reg[4]_rep\ <= \^tile_fu_444_reg[4]_rep\;
\add_ln169_522_reg_30682[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956A659A"
    )
        port map (
      I0 => weights_13_q0(55),
      I1 => Q(25),
      I2 => weights_13_q0(76),
      I3 => weights_13_q0(48),
      I4 => Q(24),
      O => \q0_reg[76]_0\(0)
    );
\add_ln169_522_reg_30682[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9009D828"
    )
        port map (
      I0 => weights_13_q0(48),
      I1 => Q(24),
      I2 => weights_13_q0(55),
      I3 => Q(25),
      I4 => weights_13_q0(76),
      O => \q0_reg[76]_0\(1)
    );
\add_ln169_522_reg_30682[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C70040C2"
    )
        port map (
      I0 => weights_13_q0(76),
      I1 => Q(24),
      I2 => weights_13_q0(48),
      I3 => Q(25),
      I4 => weights_13_q0(55),
      O => \q0_reg[76]_0\(2)
    );
\add_ln169_524_reg_30687[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_13_q0(68),
      I1 => weights_13_q0(60),
      O => D(0)
    );
\add_ln169_524_reg_30687[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8744"
    )
        port map (
      I0 => Q(23),
      I1 => weights_13_q0(68),
      I2 => Q(19),
      I3 => weights_13_q0(60),
      O => D(1)
    );
\add_ln169_524_reg_30687[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0744"
    )
        port map (
      I0 => Q(23),
      I1 => weights_13_q0(68),
      I2 => Q(19),
      I3 => weights_13_q0(60),
      O => D(2)
    );
\add_ln169_524_reg_30687[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0722"
    )
        port map (
      I0 => weights_13_q0(60),
      I1 => Q(19),
      I2 => Q(23),
      I3 => weights_13_q0(68),
      O => D(3)
    );
\add_ln169_526_reg_30692[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => Q(22),
      I1 => weights_13_q0(66),
      I2 => Q(20),
      O => \q0_reg[66]_0\(0)
    );
\add_ln169_526_reg_30692[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8184"
    )
        port map (
      I0 => Q(20),
      I1 => weights_13_q0(55),
      I2 => Q(22),
      I3 => weights_13_q0(66),
      O => \q0_reg[66]_0\(1)
    );
\add_ln169_526_reg_30692[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C002"
    )
        port map (
      I0 => weights_13_q0(66),
      I1 => Q(20),
      I2 => Q(22),
      I3 => weights_13_q0(55),
      O => \q0_reg[66]_0\(2)
    );
\add_ln169_529_reg_30697[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_13_q0(64),
      I1 => weights_13_q0(40),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(0)
    );
\add_ln169_529_reg_30697[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78D287D2"
    )
        port map (
      I0 => weights_13_q0(64),
      I1 => Q(21),
      I2 => weights_13_q0(65),
      I3 => weights_13_q0(40),
      I4 => Q(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(1)
    );
\add_ln169_529_reg_30697[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08989B98"
    )
        port map (
      I0 => Q(21),
      I1 => weights_13_q0(65),
      I2 => weights_13_q0(64),
      I3 => weights_13_q0(40),
      I4 => Q(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(2)
    );
\add_ln169_529_reg_30697[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000474"
    )
        port map (
      I0 => Q(13),
      I1 => weights_13_q0(40),
      I2 => weights_13_q0(64),
      I3 => Q(21),
      I4 => weights_13_q0(65),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3)
    );
\add_ln169_533_reg_30707[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => Q(14),
      I1 => Q(16),
      I2 => weights_13_q0(48),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(0)
    );
\add_ln169_533_reg_30707[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(14),
      I1 => Q(16),
      I2 => weights_13_q0(48),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(1)
    );
\add_ln169_533_reg_30707[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Q(16),
      I1 => Q(14),
      I2 => weights_13_q0(48),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(2)
    );
\add_ln169_535_reg_30712[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_13_q0(48),
      I1 => weights_13_q0(55),
      O => \q0_reg[48]_0\(0)
    );
\add_ln169_535_reg_30712[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2D88"
    )
        port map (
      I0 => weights_13_q0(55),
      I1 => Q(18),
      I2 => Q(15),
      I3 => weights_13_q0(48),
      O => \q0_reg[48]_0\(1)
    );
\add_ln169_535_reg_30712[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7022"
    )
        port map (
      I0 => weights_13_q0(48),
      I1 => Q(15),
      I2 => Q(18),
      I3 => weights_13_q0(55),
      O => \q0_reg[48]_0\(2)
    );
\add_ln169_539_reg_30717[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_13_q0(55),
      I1 => weights_13_q0(2),
      O => \q0_reg[55]_0\(0)
    );
\add_ln169_539_reg_30717[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87D278D2"
    )
        port map (
      I0 => weights_13_q0(2),
      I1 => Q(0),
      I2 => weights_13_q0(1),
      I3 => weights_13_q0(55),
      I4 => Q(17),
      O => \q0_reg[55]_0\(1)
    );
\add_ln169_539_reg_30717[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C740C2C2"
    )
        port map (
      I0 => weights_13_q0(2),
      I1 => Q(0),
      I2 => weights_13_q0(1),
      I3 => Q(17),
      I4 => weights_13_q0(55),
      O => \q0_reg[55]_0\(2)
    );
\add_ln169_539_reg_30717[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D00DF088"
    )
        port map (
      I0 => weights_13_q0(55),
      I1 => Q(17),
      I2 => Q(0),
      I3 => weights_13_q0(1),
      I4 => weights_13_q0(2),
      O => \q0_reg[55]_0\(3)
    );
\add_ln169_541_reg_30722[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_13_q0(2),
      I1 => weights_13_q0(7),
      I2 => weights_13_q0(5),
      O => \q0_reg[3]_0\(0)
    );
\add_ln169_541_reg_30722[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2ED1B7B7D12E4848"
    )
        port map (
      I0 => weights_13_q0(2),
      I1 => weights_13_q0(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => weights_13_q0(7),
      I5 => sext_ln90_1096_fu_20216_p1(1),
      O => \q0_reg[3]_0\(1)
    );
\add_ln169_541_reg_30722[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_13_q0(3),
      I1 => Q(1),
      I2 => weights_13_q0(2),
      O => sext_ln90_1096_fu_20216_p1(1)
    );
\add_ln169_541_reg_30722[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2EFEF3D3D1010C2"
    )
        port map (
      I0 => weights_13_q0(2),
      I1 => Q(1),
      I2 => weights_13_q0(3),
      I3 => \add_ln169_541_reg_30722[3]_i_4_n_3\,
      I4 => \add_ln169_541_reg_30722[3]_i_3_n_3\,
      I5 => \add_ln169_541_reg_30722[3]_i_2_n_3\,
      O => \q0_reg[3]_0\(2)
    );
\add_ln169_541_reg_30722[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22AA202BAABBA2A"
    )
        port map (
      I0 => \add_ln169_541_reg_30722[3]_i_2_n_3\,
      I1 => \add_ln169_541_reg_30722[3]_i_3_n_3\,
      I2 => weights_13_q0(3),
      I3 => Q(1),
      I4 => weights_13_q0(2),
      I5 => \add_ln169_541_reg_30722[3]_i_4_n_3\,
      O => \q0_reg[3]_0\(3)
    );
\add_ln169_541_reg_30722[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969C3FFA5FFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => sext_ln90_1096_fu_20216_p1(1),
      I3 => weights_13_q0(2),
      I4 => weights_13_q0(5),
      I5 => weights_13_q0(7),
      O => \add_ln169_541_reg_30722[3]_i_2_n_3\
    );
\add_ln169_541_reg_30722[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => weights_13_q0(5),
      I1 => Q(2),
      O => \add_ln169_541_reg_30722[3]_i_3_n_3\
    );
\add_ln169_541_reg_30722[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => weights_13_q0(7),
      I1 => Q(3),
      O => \add_ln169_541_reg_30722[3]_i_4_n_3\
    );
\add_ln169_543_reg_30727[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => weights_13_q0(11),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]\(0)
    );
\add_ln169_543_reg_30727[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => weights_13_q0(11),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]\(1)
    );
\add_ln169_545_reg_30732[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[78]_0\(0),
      I1 => weights_13_q0(12),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(0)
    );
\add_ln169_545_reg_30732[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778B4B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_13_q0(12),
      I2 => weights_13_q0(13),
      I3 => Q(7),
      I4 => \^q0_reg[78]_0\(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(1)
    );
\add_ln169_545_reg_30732[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B5A420A4"
    )
        port map (
      I0 => weights_13_q0(13),
      I1 => weights_13_q0(12),
      I2 => Q(6),
      I3 => \^q0_reg[78]_0\(0),
      I4 => Q(7),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(2)
    );
\add_ln169_545_reg_30732[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F00B88"
    )
        port map (
      I0 => Q(7),
      I1 => \^q0_reg[78]_0\(0),
      I2 => Q(6),
      I3 => weights_13_q0(12),
      I4 => weights_13_q0(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(3)
    );
\add_ln169_548_reg_30737[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => weights_13_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(0)
    );
\add_ln169_548_reg_30737[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(9),
      I1 => Q(8),
      I2 => weights_13_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(1)
    );
\add_ln169_548_reg_30737[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(8),
      I1 => Q(9),
      I2 => weights_13_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2)
    );
\add_ln169_550_reg_30742[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_13_q0(27),
      I1 => weights_13_q0(23),
      O => \q0_reg[23]_0\(0)
    );
\add_ln169_550_reg_30742[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D828"
    )
        port map (
      I0 => weights_13_q0(23),
      I1 => Q(10),
      I2 => weights_13_q0(27),
      I3 => Q(11),
      O => \q0_reg[23]_0\(1)
    );
\add_ln169_550_reg_30742[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B088"
    )
        port map (
      I0 => Q(11),
      I1 => weights_13_q0(27),
      I2 => Q(10),
      I3 => weights_13_q0(23),
      O => \q0_reg[23]_0\(2)
    );
\add_ln169_550_reg_30742[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D808"
    )
        port map (
      I0 => weights_13_q0(23),
      I1 => Q(10),
      I2 => weights_13_q0(27),
      I3 => Q(11),
      O => \q0_reg[23]_0\(3)
    );
\add_ln169_553_reg_30747[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q0_reg[78]_0\(1),
      I1 => Q(12),
      O => \q0_reg[31]_0\(0)
    );
\add_ln169_555_reg_30752[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_13_q0(79),
      I1 => Q(26),
      I2 => \^q0_reg[78]_0\(3),
      O => \q0_reg[78]_1\(0)
    );
\add_ln169_555_reg_30752[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q0_reg[78]_0\(3),
      I1 => Q(26),
      I2 => weights_13_q0(79),
      O => \q0_reg[78]_1\(1)
    );
\q0[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000024"
    )
        port map (
      I0 => \q0_reg[66]_1\,
      I1 => \q0_reg[66]_2\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[23]_1\,
      I5 => \q0_reg[11]_1\,
      O => \q0[11]_i_1__0_n_3\
    );
\q0[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4518"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[66]_1\,
      I2 => \q0_reg[66]_2\,
      I3 => \q0_reg[11]_0\,
      O => \q0[12]_i_1__0_n_3\
    );
\q0[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001800"
    )
        port map (
      I0 => \q0_reg[66]_2\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[66]_1\,
      I4 => \q0_reg[23]_1\,
      I5 => \q0_reg[11]_1\,
      O => \q0[13]_i_1__0_n_3\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000100"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[66]_2\,
      I2 => \q0_reg[23]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[66]_1\,
      I5 => \q0_reg[60]_0\,
      O => \q0[1]_i_1_n_3\
    );
\q0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000101000000"
    )
        port map (
      I0 => \q0_reg[66]_3\,
      I1 => \q0_reg[23]_3\,
      I2 => \q0_reg[23]_1\,
      I3 => \q0_reg[23]_2\,
      I4 => \q0_reg[78]_2\,
      I5 => \q0_reg[23]_4\,
      O => \q0[23]_i_1_n_3\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4026"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[66]_1\,
      I3 => \q0_reg[66]_2\,
      O => \q0[2]_i_1_n_3\
    );
\q0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \q0_reg[23]_2\,
      I1 => \q0_reg[23]_4\,
      I2 => \q0_reg[78]_2\,
      I3 => \q0_reg[23]_3\,
      I4 => \q0_reg[23]_1\,
      O => \q0[31]_i_1_n_3\
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004210"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[66]_2\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[66]_1\,
      I4 => \q0_reg[23]_1\,
      I5 => \q0_reg[11]_1\,
      O => \q0[3]_i_1__0_n_3\
    );
\q0[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[66]_1\,
      I2 => \q0_reg[66]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[23]_1\,
      O => \q0[40]_i_1_n_3\
    );
\q0[48]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[66]_2\,
      I1 => \q0_reg[66]_1\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[23]_1\,
      O => \q0[48]_i_1__0_n_3\
    );
\q0[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \q0_reg[66]_1\,
      I1 => \q0_reg[60]_0\,
      I2 => \q0_reg[60]_1\,
      I3 => \q0_reg[23]_1\,
      O => \q0[60]_i_1_n_3\
    );
\q0[64]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[23]_1\,
      I2 => \^icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\,
      O => \q0[64]_i_1__2_n_3\
    );
\q0[64]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4009"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[66]_2\,
      I2 => \q0_reg[66]_1\,
      I3 => \q0_reg[11]_0\,
      O => \q0[64]_i_2_n_3\
    );
\q0[64]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400FFFF"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I1 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I2 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I3 => \q0_reg[5]_2\(0),
      I4 => \q0_reg[5]_1\(0),
      O => \^icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\
    );
\q0[65]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000081"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[66]_1\,
      I2 => \q0_reg[66]_2\,
      I3 => \q0_reg[11]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[23]_1\,
      O => \q0[65]_i_1__0_n_3\
    );
\q0[66]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \q0_reg[66]_3\,
      I1 => \q0_reg[66]_1\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[23]_1\,
      I4 => \q0_reg[66]_2\,
      I5 => \q0_reg[60]_0\,
      O => \q0[66]_i_1__0_n_3\
    );
\q0[68]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[5]_1\(0),
      I2 => \q0_reg[5]_2\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \^tile_fu_444_reg[4]_rep\
    );
\q0[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \q0_reg[66]_3\,
      I1 => \q0_reg[66]_2\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[23]_1\,
      I4 => \q0_reg[66]_1\,
      I5 => \q0_reg[60]_0\,
      O => \q0[74]_i_1_n_3\
    );
\q0[76]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000081"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[66]_1\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[11]_1\,
      I4 => \q0_reg[66]_2\,
      I5 => \q0_reg[23]_1\,
      O => \q0[76]_i_1__1_n_3\
    );
\q0[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000110004101"
    )
        port map (
      I0 => \q0_reg[23]_1\,
      I1 => \q0_reg[66]_3\,
      I2 => \q0_reg[78]_2\,
      I3 => \q0_reg[23]_2\,
      I4 => \q0_reg[23]_3\,
      I5 => \q0_reg[23]_4\,
      O => \q0[78]_i_1_n_3\
    );
\q0[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000024"
    )
        port map (
      I0 => \q0_reg[23]_4\,
      I1 => \q0_reg[23]_2\,
      I2 => \q0_reg[23]_3\,
      I3 => \q0_reg[78]_2\,
      I4 => \q0_reg[23]_1\,
      I5 => \q0_reg[66]_3\,
      O => \q0[79]_i_1_n_3\
    );
\q0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1024"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[66]_2\,
      I2 => \q0_reg[66]_1\,
      I3 => \q0_reg[11]_0\,
      O => \q0[7]_i_1_n_3\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__0_n_3\,
      Q => weights_13_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__0_n_3\,
      Q => weights_13_q0(12),
      R => \q0[64]_i_1__2_n_3\
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__0_n_3\,
      Q => weights_13_q0(13),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[17]_0\,
      Q => \^q0_reg[78]_0\(0),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1_n_3\,
      Q => weights_13_q0(1),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[21]_0\,
      Q => weights_13_q0(21),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1_n_3\,
      Q => weights_13_q0(23),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[27]_0\,
      Q => weights_13_q0(27),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1_n_3\,
      Q => weights_13_q0(2),
      R => \q0[64]_i_1__2_n_3\
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1_n_3\,
      Q => \^q0_reg[78]_0\(1),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__0_n_3\,
      Q => weights_13_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1_n_3\,
      Q => weights_13_q0(40),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__0_n_3\,
      Q => weights_13_q0(48),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[55]_1\,
      Q => weights_13_q0(55),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[5]_3\,
      Q => weights_13_q0(5),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1_n_3\,
      Q => weights_13_q0(60),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_2_n_3\,
      Q => weights_13_q0(64),
      R => \q0[64]_i_1__2_n_3\
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__0_n_3\,
      Q => weights_13_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__0_n_3\,
      Q => weights_13_q0(66),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[68]_0\,
      Q => weights_13_q0(68),
      R => \^tile_fu_444_reg[4]_rep\
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1_n_3\,
      Q => \^q0_reg[78]_0\(2),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__1_n_3\,
      Q => weights_13_q0(76),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1_n_3\,
      Q => \^q0_reg[78]_0\(3),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1_n_3\,
      Q => weights_13_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1_n_3\,
      Q => weights_13_q0(7),
      R => \q0[64]_i_1__2_n_3\
    );
\sub_ln90_557_reg_30677[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[78]_0\(2),
      I1 => \^q0_reg[78]_0\(0),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_557_reg_30677[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[78]_0\(2),
      I1 => \^q0_reg[78]_0\(0),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R is
  port (
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[42]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[32]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[65]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tile_fu_444_reg[5]_rep__7\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[22]_0\ : in STD_LOGIC;
    \q0_reg[63]_0\ : in STD_LOGIC;
    \q0_reg[76]_0\ : in STD_LOGIC;
    tile_fu_444_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC;
    \q0_reg[59]_0\ : in STD_LOGIC;
    \q0_reg[48]_0\ : in STD_LOGIC;
    \q0_reg[22]_1\ : in STD_LOGIC;
    \q0_reg[34]_1\ : in STD_LOGIC;
    \q0_reg[34]_2\ : in STD_LOGIC;
    \q0_reg[34]_3\ : in STD_LOGIC;
    \q0_reg[55]_1\ : in STD_LOGIC;
    \q0_reg[34]_4\ : in STD_LOGIC;
    \q0_reg[61]_1\ : in STD_LOGIC;
    \q0_reg[74]_1\ : in STD_LOGIC;
    \q0_reg[61]_2\ : in STD_LOGIC;
    \q0_reg[47]_0\ : in STD_LOGIC;
    \q0_reg[61]_3\ : in STD_LOGIC;
    \q0_reg[61]_4\ : in STD_LOGIC;
    \q0_reg[55]_2\ : in STD_LOGIC;
    \q0_reg[15]_0\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[45]_0\ : in STD_LOGIC;
    \q0_reg[51]_1\ : in STD_LOGIC;
    \q0_reg[45]_1\ : in STD_LOGIC;
    \q0_reg[76]_1\ : in STD_LOGIC;
    \q0_reg[74]_2\ : in STD_LOGIC;
    weights_15_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_6_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_7_q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[76]_2\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[69]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln169_562_reg_30767[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_562_reg_30767[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_562_reg_30767[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_562_reg_30767[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_562_reg_30767[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_562_reg_30767[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_562_reg_30767[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_562_reg_30767[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_566_reg_30777[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_571_reg_30787[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_571_reg_30787[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_571_reg_30787[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_571_reg_30787[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_575_reg_30797[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_581_reg_30807[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_581_reg_30807[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_581_reg_30807[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_585_reg_30817[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_585_reg_30817[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_585_reg_30817[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_585_reg_30817[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_590_reg_30827[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_590_reg_30827[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_590_reg_30827[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_590_reg_30827[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_593_reg_30832[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_593_reg_30832[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_593_reg_30832[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_595_reg_30837[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_595_reg_30837[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_595_reg_30837[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_595_reg_30837[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sext_ln169_393_fu_22446_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1134_fu_21622_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1135_fu_21644_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1139_fu_21732_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1140_fu_21754_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1141_fu_21776_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1144_fu_21842_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1145_fu_21864_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1146_fu_21886_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1148_fu_21930_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1149_fu_21952_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1150_fu_21974_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1151_fu_21996_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1152_fu_22018_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1154_fu_22062_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1156_fu_22106_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^tile_fu_444_reg[5]_rep__7\ : STD_LOGIC;
  signal weights_14_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[1]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[1]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[3]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[3]_i_5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[3]_i_6\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[3]_i_7\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln169_562_reg_30767[3]_i_8\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[1]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[3]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[3]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[3]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[3]_i_5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[3]_i_6\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[3]_i_7\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln169_566_reg_30777[3]_i_8\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[1]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[1]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[3]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[3]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[3]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[3]_i_5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[3]_i_7\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln169_571_reg_30787[3]_i_8\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln169_573_reg_30792[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln169_573_reg_30792[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln169_573_reg_30792[2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln169_573_reg_30792[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[1]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[3]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[3]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[3]_i_4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[3]_i_5\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[3]_i_6\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[3]_i_7\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln169_575_reg_30797[3]_i_8\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln169_581_reg_30807[1]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln169_581_reg_30807[1]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln169_581_reg_30807[3]_i_4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln169_581_reg_30807[3]_i_5\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[1]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[1]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[3]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[3]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[3]_i_4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[3]_i_5\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[3]_i_7\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln169_585_reg_30817[3]_i_8\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln169_588_reg_30822[0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln169_588_reg_30822[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln169_588_reg_30822[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln169_588_reg_30822[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[1]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[1]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[3]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[3]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[3]_i_4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[3]_i_5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[3]_i_7\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln169_590_reg_30827[3]_i_8\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln169_593_reg_30832[1]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln169_593_reg_30832[1]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln169_593_reg_30832[3]_i_4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln169_593_reg_30832[3]_i_5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[1]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[3]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[3]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[3]_i_4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[3]_i_5\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[3]_i_7\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln169_595_reg_30837[3]_i_8\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \q0[24]_i_1__8\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \q0[36]_i_1__7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sub_ln90_597_reg_30762[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sub_ln90_597_reg_30762[2]_i_1\ : label is "soft_lutpair240";
begin
  D(0) <= \^d\(0);
  \q0_reg[75]_0\(2 downto 0) <= \^q0_reg[75]_0\(2 downto 0);
  \tile_fu_444_reg[5]_rep__7\ <= \^tile_fu_444_reg[5]_rep__7\;
\add_ln169_562_reg_30767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(72),
      I1 => weights_14_q0(76),
      I2 => weights_14_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(0)
    );
\add_ln169_562_reg_30767[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_14_q0(70),
      I1 => weights_14_q0(72),
      I2 => weights_14_q0(76),
      I3 => \add_ln169_562_reg_30767[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(1)
    );
\add_ln169_562_reg_30767[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_14_q0(71),
      I1 => weights_14_q0(70),
      I2 => Q(35),
      I3 => \add_ln169_562_reg_30767[3]_i_8_n_3\,
      I4 => \add_ln169_562_reg_30767[3]_i_7_n_3\,
      O => \add_ln169_562_reg_30767[1]_i_2_n_3\
    );
\add_ln169_562_reg_30767[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_14_q0(73),
      I1 => weights_14_q0(72),
      I2 => Q(36),
      I3 => \add_ln169_562_reg_30767[3]_i_3_n_3\,
      I4 => \add_ln169_562_reg_30767[3]_i_5_n_3\,
      I5 => \add_ln169_562_reg_30767[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(2)
    );
\add_ln169_562_reg_30767[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_562_reg_30767[3]_i_2_n_3\,
      I1 => \add_ln169_562_reg_30767[3]_i_3_n_3\,
      I2 => \add_ln169_562_reg_30767[3]_i_4_n_3\,
      I3 => \add_ln169_562_reg_30767[3]_i_5_n_3\,
      I4 => \add_ln169_562_reg_30767[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3)
    );
\add_ln169_562_reg_30767[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(35),
      I1 => weights_14_q0(70),
      I2 => weights_14_q0(71),
      I3 => Q(37),
      I4 => weights_14_q0(76),
      I5 => weights_14_q0(77),
      O => \add_ln169_562_reg_30767[3]_i_2_n_3\
    );
\add_ln169_562_reg_30767[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_14_q0(70),
      I2 => weights_14_q0(71),
      I3 => Q(37),
      I4 => weights_14_q0(76),
      I5 => weights_14_q0(77),
      O => \add_ln169_562_reg_30767[3]_i_3_n_3\
    );
\add_ln169_562_reg_30767[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(36),
      I1 => weights_14_q0(72),
      I2 => weights_14_q0(73),
      O => \add_ln169_562_reg_30767[3]_i_4_n_3\
    );
\add_ln169_562_reg_30767[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_14_q0(70),
      I1 => weights_14_q0(72),
      I2 => weights_14_q0(76),
      I3 => \add_ln169_562_reg_30767[1]_i_2_n_3\,
      O => \add_ln169_562_reg_30767[3]_i_5_n_3\
    );
\add_ln169_562_reg_30767[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(35),
      I1 => weights_14_q0(70),
      I2 => weights_14_q0(71),
      I3 => \add_ln169_562_reg_30767[3]_i_7_n_3\,
      I4 => \add_ln169_562_reg_30767[3]_i_8_n_3\,
      O => \add_ln169_562_reg_30767[3]_i_6_n_3\
    );
\add_ln169_562_reg_30767[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_14_q0(76),
      I2 => weights_14_q0(77),
      O => \add_ln169_562_reg_30767[3]_i_7_n_3\
    );
\add_ln169_562_reg_30767[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_14_q0(72),
      I2 => weights_14_q0(73),
      O => \add_ln169_562_reg_30767[3]_i_8_n_3\
    );
\add_ln169_564_reg_30772[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_14_q0(68),
      I1 => weights_14_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_564_reg_30772[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_14_q0(60),
      I2 => weights_14_q0(61),
      I3 => Q(34),
      I4 => weights_14_q0(68),
      I5 => weights_14_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_564_reg_30772[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_14_q0(60),
      I2 => weights_14_q0(61),
      I3 => Q(34),
      I4 => weights_14_q0(68),
      I5 => weights_14_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_564_reg_30772[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_14_q0(61),
      I1 => weights_14_q0(60),
      I2 => Q(30),
      I3 => weights_14_q0(69),
      I4 => weights_14_q0(68),
      I5 => Q(34),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_566_reg_30777[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(62),
      I1 => weights_14_q0(58),
      I2 => weights_14_q0(66),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(0)
    );
\add_ln169_566_reg_30777[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_14_q0(66),
      I1 => weights_14_q0(62),
      I2 => weights_14_q0(58),
      I3 => \add_ln169_566_reg_30777[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(1)
    );
\add_ln169_566_reg_30777[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_14_q0(67),
      I1 => weights_14_q0(66),
      I2 => Q(33),
      I3 => \add_ln169_566_reg_30777[3]_i_8_n_3\,
      I4 => \add_ln169_566_reg_30777[3]_i_7_n_3\,
      O => \add_ln169_566_reg_30777[1]_i_2_n_3\
    );
\add_ln169_566_reg_30777[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_14_q0(63),
      I1 => weights_14_q0(62),
      I2 => Q(31),
      I3 => \add_ln169_566_reg_30777[2]_i_2_n_3\,
      I4 => \add_ln169_566_reg_30777[3]_i_6_n_3\,
      I5 => \add_ln169_566_reg_30777[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(2)
    );
\add_ln169_566_reg_30777[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_14_q0(67),
      I1 => weights_14_q0(66),
      I2 => Q(33),
      I3 => Q(29),
      I4 => weights_14_q0(58),
      I5 => weights_14_q0(59),
      O => \add_ln169_566_reg_30777[2]_i_2_n_3\
    );
\add_ln169_566_reg_30777[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_566_reg_30777[3]_i_2_n_3\,
      I1 => \add_ln169_566_reg_30777[3]_i_3_n_3\,
      I2 => \add_ln169_566_reg_30777[3]_i_4_n_3\,
      I3 => \add_ln169_566_reg_30777[3]_i_5_n_3\,
      I4 => \add_ln169_566_reg_30777[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(3)
    );
\add_ln169_566_reg_30777[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(33),
      I1 => weights_14_q0(66),
      I2 => weights_14_q0(67),
      I3 => \add_ln169_566_reg_30777[3]_i_7_n_3\,
      I4 => \add_ln169_566_reg_30777[3]_i_8_n_3\,
      O => \add_ln169_566_reg_30777[3]_i_2_n_3\
    );
\add_ln169_566_reg_30777[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(31),
      I1 => weights_14_q0(62),
      I2 => weights_14_q0(63),
      O => \add_ln169_566_reg_30777[3]_i_3_n_3\
    );
\add_ln169_566_reg_30777[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_14_q0(59),
      I1 => weights_14_q0(58),
      I2 => Q(29),
      O => \add_ln169_566_reg_30777[3]_i_4_n_3\
    );
\add_ln169_566_reg_30777[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_14_q0(66),
      I2 => weights_14_q0(67),
      O => \add_ln169_566_reg_30777[3]_i_5_n_3\
    );
\add_ln169_566_reg_30777[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_14_q0(66),
      I1 => weights_14_q0(62),
      I2 => weights_14_q0(58),
      I3 => \add_ln169_566_reg_30777[1]_i_2_n_3\,
      O => \add_ln169_566_reg_30777[3]_i_6_n_3\
    );
\add_ln169_566_reg_30777[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_14_q0(58),
      I2 => weights_14_q0(59),
      O => \add_ln169_566_reg_30777[3]_i_7_n_3\
    );
\add_ln169_566_reg_30777[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(31),
      I1 => weights_14_q0(62),
      I2 => weights_14_q0(63),
      O => \add_ln169_566_reg_30777[3]_i_8_n_3\
    );
\add_ln169_569_reg_30782[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_14_q0(40),
      I1 => weights_14_q0(64),
      O => \q0_reg[65]_0\(0)
    );
\add_ln169_569_reg_30782[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_14_q0(40),
      I2 => weights_14_q0(41),
      I3 => Q(32),
      I4 => weights_14_q0(64),
      I5 => weights_14_q0(65),
      O => \q0_reg[65]_0\(1)
    );
\add_ln169_569_reg_30782[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_14_q0(40),
      I2 => weights_14_q0(41),
      I3 => weights_14_q0(65),
      I4 => weights_14_q0(64),
      I5 => Q(32),
      O => \q0_reg[65]_0\(2)
    );
\add_ln169_569_reg_30782[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DFD089808009D98"
    )
        port map (
      I0 => weights_14_q0(65),
      I1 => Q(32),
      I2 => weights_14_q0(64),
      I3 => weights_14_q0(40),
      I4 => weights_14_q0(41),
      I5 => Q(20),
      O => \q0_reg[65]_0\(3)
    );
\add_ln169_571_reg_30787[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(42),
      I1 => weights_14_q0(46),
      I2 => weights_14_q0(38),
      O => \q0_reg[42]_0\(0)
    );
\add_ln169_571_reg_30787[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_14_q0(42),
      I1 => weights_14_q0(38),
      I2 => weights_14_q0(46),
      I3 => \add_ln169_571_reg_30787[1]_i_2_n_3\,
      O => \q0_reg[42]_0\(1)
    );
\add_ln169_571_reg_30787[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => weights_14_q0(42),
      I2 => Q(21),
      I3 => sext_ln90_1156_fu_22106_p1(1),
      I4 => sext_ln90_1152_fu_22018_p1(1),
      O => \add_ln169_571_reg_30787[1]_i_2_n_3\
    );
\add_ln169_571_reg_30787[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_14_q0(46),
      I2 => weights_14_q0(47),
      O => sext_ln90_1156_fu_22106_p1(1)
    );
\add_ln169_571_reg_30787[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_571_reg_30787[2]_i_2_n_3\,
      I1 => \^q0_reg[75]_0\(0),
      I2 => weights_14_q0(42),
      I3 => Q(21),
      I4 => \add_ln169_571_reg_30787[3]_i_2_n_3\,
      I5 => \add_ln169_571_reg_30787[3]_i_3_n_3\,
      O => \q0_reg[42]_0\(2)
    );
\add_ln169_571_reg_30787[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_14_q0(39),
      I1 => weights_14_q0(38),
      I2 => Q(19),
      I3 => weights_14_q0(47),
      I4 => weights_14_q0(46),
      I5 => Q(23),
      O => \add_ln169_571_reg_30787[2]_i_2_n_3\
    );
\add_ln169_571_reg_30787[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_571_reg_30787[3]_i_2_n_3\,
      I1 => \add_ln169_571_reg_30787[3]_i_3_n_3\,
      I2 => sext_ln90_1152_fu_22018_p1(2),
      I3 => sext_ln90_1156_fu_22106_p1(2),
      I4 => sext_ln90_1154_fu_22062_p1(2),
      O => \q0_reg[42]_0\(3)
    );
\add_ln169_571_reg_30787[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_571_reg_30787[1]_i_2_n_3\,
      I1 => weights_14_q0(42),
      I2 => weights_14_q0(38),
      I3 => weights_14_q0(46),
      O => \add_ln169_571_reg_30787[3]_i_2_n_3\
    );
\add_ln169_571_reg_30787[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_14_q0(47),
      I1 => weights_14_q0(46),
      I2 => Q(23),
      I3 => sext_ln90_1152_fu_22018_p1(1),
      I4 => sext_ln90_1154_fu_22062_p1(1),
      O => \add_ln169_571_reg_30787[3]_i_3_n_3\
    );
\add_ln169_571_reg_30787[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_14_q0(38),
      I2 => weights_14_q0(39),
      O => sext_ln90_1152_fu_22018_p1(2)
    );
\add_ln169_571_reg_30787[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_14_q0(46),
      I2 => weights_14_q0(47),
      O => sext_ln90_1156_fu_22106_p1(2)
    );
\add_ln169_571_reg_30787[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_14_q0(42),
      I2 => \^q0_reg[75]_0\(0),
      O => sext_ln90_1154_fu_22062_p1(2)
    );
\add_ln169_571_reg_30787[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_14_q0(38),
      I2 => weights_14_q0(39),
      O => sext_ln90_1152_fu_22018_p1(1)
    );
\add_ln169_571_reg_30787[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_14_q0(42),
      I2 => \^q0_reg[75]_0\(0),
      O => sext_ln90_1154_fu_22062_p1(1)
    );
\add_ln169_573_reg_30792[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_14_q0(45),
      I1 => weights_14_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_573_reg_30792[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8778B4B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_14_q0(50),
      I2 => weights_14_q0(51),
      I3 => Q(22),
      I4 => weights_14_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_573_reg_30792[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A720A4A4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_14_q0(50),
      I2 => weights_14_q0(51),
      I3 => Q(22),
      I4 => weights_14_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_573_reg_30792[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B5A420A4"
    )
        port map (
      I0 => weights_14_q0(51),
      I1 => weights_14_q0(50),
      I2 => Q(25),
      I3 => weights_14_q0(45),
      I4 => Q(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_575_reg_30797[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(52),
      I1 => weights_14_q0(48),
      I2 => weights_14_q0(56),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(0)
    );
\add_ln169_575_reg_30797[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_14_q0(56),
      I1 => weights_14_q0(52),
      I2 => weights_14_q0(48),
      I3 => \add_ln169_575_reg_30797[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(1)
    );
\add_ln169_575_reg_30797[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_14_q0(57),
      I1 => weights_14_q0(56),
      I2 => Q(28),
      I3 => \add_ln169_575_reg_30797[3]_i_8_n_3\,
      I4 => \add_ln169_575_reg_30797[3]_i_7_n_3\,
      O => \add_ln169_575_reg_30797[1]_i_2_n_3\
    );
\add_ln169_575_reg_30797[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_14_q0(53),
      I1 => weights_14_q0(52),
      I2 => Q(26),
      I3 => \add_ln169_575_reg_30797[2]_i_2_n_3\,
      I4 => \add_ln169_575_reg_30797[3]_i_6_n_3\,
      I5 => \add_ln169_575_reg_30797[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(2)
    );
\add_ln169_575_reg_30797[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_14_q0(57),
      I1 => weights_14_q0(56),
      I2 => Q(28),
      I3 => Q(24),
      I4 => weights_14_q0(48),
      I5 => weights_14_q0(49),
      O => \add_ln169_575_reg_30797[2]_i_2_n_3\
    );
\add_ln169_575_reg_30797[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_575_reg_30797[3]_i_2_n_3\,
      I1 => \add_ln169_575_reg_30797[3]_i_3_n_3\,
      I2 => \add_ln169_575_reg_30797[3]_i_4_n_3\,
      I3 => \add_ln169_575_reg_30797[3]_i_5_n_3\,
      I4 => \add_ln169_575_reg_30797[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3)
    );
\add_ln169_575_reg_30797[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(28),
      I1 => weights_14_q0(56),
      I2 => weights_14_q0(57),
      I3 => \add_ln169_575_reg_30797[3]_i_7_n_3\,
      I4 => \add_ln169_575_reg_30797[3]_i_8_n_3\,
      O => \add_ln169_575_reg_30797[3]_i_2_n_3\
    );
\add_ln169_575_reg_30797[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(26),
      I1 => weights_14_q0(52),
      I2 => weights_14_q0(53),
      O => \add_ln169_575_reg_30797[3]_i_3_n_3\
    );
\add_ln169_575_reg_30797[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_14_q0(49),
      I1 => weights_14_q0(48),
      I2 => Q(24),
      O => \add_ln169_575_reg_30797[3]_i_4_n_3\
    );
\add_ln169_575_reg_30797[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_14_q0(56),
      I2 => weights_14_q0(57),
      O => \add_ln169_575_reg_30797[3]_i_5_n_3\
    );
\add_ln169_575_reg_30797[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_14_q0(56),
      I1 => weights_14_q0(52),
      I2 => weights_14_q0(48),
      I3 => \add_ln169_575_reg_30797[1]_i_2_n_3\,
      O => \add_ln169_575_reg_30797[3]_i_6_n_3\
    );
\add_ln169_575_reg_30797[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_14_q0(48),
      I2 => weights_14_q0(49),
      O => \add_ln169_575_reg_30797[3]_i_7_n_3\
    );
\add_ln169_575_reg_30797[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(26),
      I1 => weights_14_q0(52),
      I2 => weights_14_q0(53),
      O => \add_ln169_575_reg_30797[3]_i_8_n_3\
    );
\add_ln169_579_reg_30802[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_14_q0(0),
      I1 => weights_14_q0(54),
      O => \q0_reg[55]_0\(0)
    );
\add_ln169_579_reg_30802[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_14_q0(0),
      I2 => weights_14_q0(1),
      I3 => Q(27),
      I4 => weights_14_q0(54),
      I5 => weights_14_q0(55),
      O => \q0_reg[55]_0\(1)
    );
\add_ln169_579_reg_30802[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_14_q0(0),
      I2 => weights_14_q0(1),
      I3 => weights_14_q0(55),
      I4 => weights_14_q0(54),
      I5 => Q(27),
      O => \q0_reg[55]_0\(2)
    );
\add_ln169_579_reg_30802[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DFD089808009D98"
    )
        port map (
      I0 => weights_14_q0(55),
      I1 => Q(27),
      I2 => weights_14_q0(54),
      I3 => weights_14_q0(0),
      I4 => weights_14_q0(1),
      I5 => Q(0),
      O => \q0_reg[55]_0\(3)
    );
\add_ln169_581_reg_30807[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(7),
      I1 => weights_14_q0(4),
      I2 => weights_14_q0(2),
      O => \q0_reg[7]_0\(0)
    );
\add_ln169_581_reg_30807[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11E87788778"
    )
        port map (
      I0 => weights_14_q0(2),
      I1 => weights_14_q0(4),
      I2 => sext_ln90_1134_fu_21622_p1(1),
      I3 => sext_ln90_1135_fu_21644_p1(1),
      I4 => Q(3),
      I5 => weights_14_q0(7),
      O => \q0_reg[7]_0\(1)
    );
\add_ln169_581_reg_30807[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_14_q0(2),
      I2 => weights_14_q0(3),
      O => sext_ln90_1134_fu_21622_p1(1)
    );
\add_ln169_581_reg_30807[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_14_q0(4),
      I2 => weights_14_q0(5),
      O => sext_ln90_1135_fu_21644_p1(1)
    );
\add_ln169_581_reg_30807[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \add_ln169_581_reg_30807[2]_i_2_n_3\,
      I1 => weights_14_q0(7),
      I2 => Q(3),
      I3 => \add_ln169_581_reg_30807[3]_i_2_n_3\,
      I4 => \add_ln169_581_reg_30807[3]_i_3_n_3\,
      O => \q0_reg[7]_0\(2)
    );
\add_ln169_581_reg_30807[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_14_q0(3),
      I1 => weights_14_q0(2),
      I2 => Q(1),
      I3 => weights_14_q0(5),
      I4 => weights_14_q0(4),
      I5 => Q(2),
      O => \add_ln169_581_reg_30807[2]_i_2_n_3\
    );
\add_ln169_581_reg_30807[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771711871187118"
    )
        port map (
      I0 => \add_ln169_581_reg_30807[3]_i_2_n_3\,
      I1 => \add_ln169_581_reg_30807[3]_i_3_n_3\,
      I2 => sext_ln90_1134_fu_21622_p1(2),
      I3 => sext_ln90_1135_fu_21644_p1(2),
      I4 => weights_14_q0(7),
      I5 => Q(3),
      O => \q0_reg[7]_0\(3)
    );
\add_ln169_581_reg_30807[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666960096000000"
    )
        port map (
      I0 => sext_ln90_1134_fu_21622_p1(1),
      I1 => sext_ln90_1135_fu_21644_p1(1),
      I2 => Q(3),
      I3 => weights_14_q0(7),
      I4 => weights_14_q0(2),
      I5 => weights_14_q0(4),
      O => \add_ln169_581_reg_30807[3]_i_2_n_3\
    );
\add_ln169_581_reg_30807[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A600A600A600"
    )
        port map (
      I0 => weights_14_q0(5),
      I1 => weights_14_q0(4),
      I2 => Q(2),
      I3 => sext_ln90_1134_fu_21622_p1(1),
      I4 => weights_14_q0(7),
      I5 => Q(3),
      O => \add_ln169_581_reg_30807[3]_i_3_n_3\
    );
\add_ln169_581_reg_30807[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_14_q0(2),
      I2 => weights_14_q0(3),
      O => sext_ln90_1134_fu_21622_p1(2)
    );
\add_ln169_581_reg_30807[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_14_q0(4),
      I2 => weights_14_q0(5),
      O => sext_ln90_1135_fu_21644_p1(2)
    );
\add_ln169_583_reg_30812[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_14_q0(10),
      I1 => weights_14_q0(8),
      O => \q0_reg[32]_0\(0)
    );
\add_ln169_583_reg_30812[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_14_q0(8),
      I2 => weights_15_q0(0),
      I3 => Q(5),
      I4 => weights_14_q0(10),
      I5 => weights_14_q0(11),
      O => \q0_reg[32]_0\(1)
    );
\add_ln169_583_reg_30812[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_14_q0(8),
      I2 => weights_15_q0(0),
      I3 => Q(5),
      I4 => weights_14_q0(10),
      I5 => weights_14_q0(11),
      O => \q0_reg[32]_0\(2)
    );
\add_ln169_583_reg_30812[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_15_q0(0),
      I1 => weights_14_q0(8),
      I2 => Q(4),
      I3 => weights_14_q0(11),
      I4 => weights_14_q0(10),
      I5 => Q(5),
      O => \q0_reg[32]_0\(3)
    );
\add_ln169_585_reg_30817[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(16),
      I1 => weights_14_q0(14),
      I2 => weights_14_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_585_reg_30817[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_14_q0(16),
      I1 => weights_14_q0(12),
      I2 => weights_14_q0(14),
      I3 => \add_ln169_585_reg_30817[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_585_reg_30817[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_14_q0(17),
      I1 => weights_14_q0(16),
      I2 => Q(8),
      I3 => sext_ln90_1140_fu_21754_p1(1),
      I4 => sext_ln90_1139_fu_21732_p1(1),
      O => \add_ln169_585_reg_30817[1]_i_2_n_3\
    );
\add_ln169_585_reg_30817[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_14_q0(14),
      I2 => weights_14_q0(15),
      O => sext_ln90_1140_fu_21754_p1(1)
    );
\add_ln169_585_reg_30817[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_585_reg_30817[2]_i_2_n_3\,
      I1 => weights_14_q0(17),
      I2 => weights_14_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_585_reg_30817[3]_i_2_n_3\,
      I5 => \add_ln169_585_reg_30817[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_585_reg_30817[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_14_q0(13),
      I1 => weights_14_q0(12),
      I2 => Q(6),
      I3 => weights_14_q0(15),
      I4 => weights_14_q0(14),
      I5 => Q(7),
      O => \add_ln169_585_reg_30817[2]_i_2_n_3\
    );
\add_ln169_585_reg_30817[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_585_reg_30817[3]_i_2_n_3\,
      I1 => \add_ln169_585_reg_30817[3]_i_3_n_3\,
      I2 => sext_ln90_1139_fu_21732_p1(2),
      I3 => sext_ln90_1140_fu_21754_p1(2),
      I4 => sext_ln90_1141_fu_21776_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_585_reg_30817[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_585_reg_30817[1]_i_2_n_3\,
      I1 => weights_14_q0(16),
      I2 => weights_14_q0(12),
      I3 => weights_14_q0(14),
      O => \add_ln169_585_reg_30817[3]_i_2_n_3\
    );
\add_ln169_585_reg_30817[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_14_q0(15),
      I1 => weights_14_q0(14),
      I2 => Q(7),
      I3 => sext_ln90_1139_fu_21732_p1(1),
      I4 => sext_ln90_1141_fu_21776_p1(1),
      O => \add_ln169_585_reg_30817[3]_i_3_n_3\
    );
\add_ln169_585_reg_30817[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_14_q0(12),
      I2 => weights_14_q0(13),
      O => sext_ln90_1139_fu_21732_p1(2)
    );
\add_ln169_585_reg_30817[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_14_q0(14),
      I2 => weights_14_q0(15),
      O => sext_ln90_1140_fu_21754_p1(2)
    );
\add_ln169_585_reg_30817[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_14_q0(16),
      I2 => weights_14_q0(17),
      O => sext_ln90_1141_fu_21776_p1(2)
    );
\add_ln169_585_reg_30817[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_14_q0(12),
      I2 => weights_14_q0(13),
      O => sext_ln90_1139_fu_21732_p1(1)
    );
\add_ln169_585_reg_30817[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_14_q0(16),
      I2 => weights_14_q0(17),
      O => sext_ln90_1141_fu_21776_p1(1)
    );
\add_ln169_588_reg_30822[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_14_q0(21),
      I1 => weights_14_q0(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(0)
    );
\add_ln169_588_reg_30822[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7822"
    )
        port map (
      I0 => weights_14_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_14_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(1)
    );
\add_ln169_588_reg_30822[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7022"
    )
        port map (
      I0 => weights_14_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_14_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2)
    );
\add_ln169_588_reg_30822[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7404"
    )
        port map (
      I0 => Q(9),
      I1 => weights_14_q0(18),
      I2 => weights_14_q0(21),
      I3 => Q(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3)
    );
\add_ln169_590_reg_30827[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(26),
      I1 => weights_14_q0(24),
      I2 => weights_14_q0(22),
      O => \q0_reg[26]_0\(0)
    );
\add_ln169_590_reg_30827[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_14_q0(26),
      I1 => weights_14_q0(22),
      I2 => weights_14_q0(24),
      I3 => \add_ln169_590_reg_30827[1]_i_2_n_3\,
      O => \q0_reg[26]_0\(1)
    );
\add_ln169_590_reg_30827[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_14_q0(27),
      I1 => weights_14_q0(26),
      I2 => Q(13),
      I3 => sext_ln90_1145_fu_21864_p1(1),
      I4 => sext_ln90_1144_fu_21842_p1(1),
      O => \add_ln169_590_reg_30827[1]_i_2_n_3\
    );
\add_ln169_590_reg_30827[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_14_q0(24),
      I2 => weights_6_q0(0),
      O => sext_ln90_1145_fu_21864_p1(1)
    );
\add_ln169_590_reg_30827[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_590_reg_30827[2]_i_2_n_3\,
      I1 => weights_14_q0(27),
      I2 => weights_14_q0(26),
      I3 => Q(13),
      I4 => \add_ln169_590_reg_30827[3]_i_2_n_3\,
      I5 => \add_ln169_590_reg_30827[3]_i_3_n_3\,
      O => \q0_reg[26]_0\(2)
    );
\add_ln169_590_reg_30827[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_7_q0(0),
      I1 => weights_14_q0(22),
      I2 => Q(11),
      I3 => weights_6_q0(0),
      I4 => weights_14_q0(24),
      I5 => Q(12),
      O => \add_ln169_590_reg_30827[2]_i_2_n_3\
    );
\add_ln169_590_reg_30827[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_590_reg_30827[3]_i_2_n_3\,
      I1 => \add_ln169_590_reg_30827[3]_i_3_n_3\,
      I2 => sext_ln90_1144_fu_21842_p1(2),
      I3 => sext_ln90_1145_fu_21864_p1(2),
      I4 => sext_ln90_1146_fu_21886_p1(2),
      O => \q0_reg[26]_0\(3)
    );
\add_ln169_590_reg_30827[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_590_reg_30827[1]_i_2_n_3\,
      I1 => weights_14_q0(26),
      I2 => weights_14_q0(22),
      I3 => weights_14_q0(24),
      O => \add_ln169_590_reg_30827[3]_i_2_n_3\
    );
\add_ln169_590_reg_30827[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_6_q0(0),
      I1 => weights_14_q0(24),
      I2 => Q(12),
      I3 => sext_ln90_1144_fu_21842_p1(1),
      I4 => sext_ln90_1146_fu_21886_p1(1),
      O => \add_ln169_590_reg_30827[3]_i_3_n_3\
    );
\add_ln169_590_reg_30827[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_14_q0(22),
      I2 => weights_7_q0(0),
      O => sext_ln90_1144_fu_21842_p1(2)
    );
\add_ln169_590_reg_30827[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_14_q0(24),
      I2 => weights_6_q0(0),
      O => sext_ln90_1145_fu_21864_p1(2)
    );
\add_ln169_590_reg_30827[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_14_q0(26),
      I2 => weights_14_q0(27),
      O => sext_ln90_1146_fu_21886_p1(2)
    );
\add_ln169_590_reg_30827[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_14_q0(22),
      I2 => weights_7_q0(0),
      O => sext_ln90_1144_fu_21842_p1(1)
    );
\add_ln169_590_reg_30827[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_14_q0(26),
      I2 => weights_14_q0(27),
      O => sext_ln90_1146_fu_21886_p1(1)
    );
\add_ln169_593_reg_30832[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(29),
      I1 => weights_14_q0(32),
      I2 => weights_14_q0(30),
      O => \q0_reg[29]_0\(0)
    );
\add_ln169_593_reg_30832[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11E87788778"
    )
        port map (
      I0 => weights_14_q0(30),
      I1 => weights_14_q0(32),
      I2 => sext_ln90_1148_fu_21930_p1(1),
      I3 => sext_ln90_1149_fu_21952_p1(1),
      I4 => Q(14),
      I5 => weights_14_q0(29),
      O => \q0_reg[29]_0\(1)
    );
\add_ln169_593_reg_30832[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_14_q0(30),
      I2 => weights_14_q0(31),
      O => sext_ln90_1148_fu_21930_p1(1)
    );
\add_ln169_593_reg_30832[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_14_q0(32),
      I2 => weights_14_q0(33),
      O => sext_ln90_1149_fu_21952_p1(1)
    );
\add_ln169_593_reg_30832[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \add_ln169_593_reg_30832[2]_i_2_n_3\,
      I1 => weights_14_q0(29),
      I2 => Q(14),
      I3 => \add_ln169_593_reg_30832[3]_i_2_n_3\,
      I4 => \add_ln169_593_reg_30832[3]_i_3_n_3\,
      O => \q0_reg[29]_0\(2)
    );
\add_ln169_593_reg_30832[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_14_q0(31),
      I1 => weights_14_q0(30),
      I2 => Q(15),
      I3 => weights_14_q0(33),
      I4 => weights_14_q0(32),
      I5 => Q(16),
      O => \add_ln169_593_reg_30832[2]_i_2_n_3\
    );
\add_ln169_593_reg_30832[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771711871187118"
    )
        port map (
      I0 => \add_ln169_593_reg_30832[3]_i_2_n_3\,
      I1 => \add_ln169_593_reg_30832[3]_i_3_n_3\,
      I2 => sext_ln90_1148_fu_21930_p1(2),
      I3 => sext_ln90_1149_fu_21952_p1(2),
      I4 => weights_14_q0(29),
      I5 => Q(14),
      O => \q0_reg[29]_0\(3)
    );
\add_ln169_593_reg_30832[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666960096000000"
    )
        port map (
      I0 => sext_ln90_1148_fu_21930_p1(1),
      I1 => sext_ln90_1149_fu_21952_p1(1),
      I2 => Q(14),
      I3 => weights_14_q0(29),
      I4 => weights_14_q0(30),
      I5 => weights_14_q0(32),
      O => \add_ln169_593_reg_30832[3]_i_2_n_3\
    );
\add_ln169_593_reg_30832[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A600A600A600"
    )
        port map (
      I0 => weights_14_q0(33),
      I1 => weights_14_q0(32),
      I2 => Q(16),
      I3 => sext_ln90_1148_fu_21930_p1(1),
      I4 => weights_14_q0(29),
      I5 => Q(14),
      O => \add_ln169_593_reg_30832[3]_i_3_n_3\
    );
\add_ln169_593_reg_30832[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_14_q0(30),
      I2 => weights_14_q0(31),
      O => sext_ln90_1148_fu_21930_p1(2)
    );
\add_ln169_593_reg_30832[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_14_q0(32),
      I2 => weights_14_q0(33),
      O => sext_ln90_1149_fu_21952_p1(2)
    );
\add_ln169_595_reg_30837[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_14_q0(34),
      I1 => weights_14_q0(78),
      I2 => weights_14_q0(36),
      O => \q0_reg[34]_0\(0)
    );
\add_ln169_595_reg_30837[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_14_q0(34),
      I1 => weights_14_q0(36),
      I2 => weights_14_q0(78),
      I3 => \add_ln169_595_reg_30837[1]_i_2_n_3\,
      O => \q0_reg[34]_0\(1)
    );
\add_ln169_595_reg_30837[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_14_q0(35),
      I1 => weights_14_q0(34),
      I2 => Q(17),
      I3 => sext_ln169_393_fu_22446_p1(1),
      I4 => sext_ln90_1151_fu_21996_p1(1),
      O => \add_ln169_595_reg_30837[1]_i_2_n_3\
    );
\add_ln169_595_reg_30837[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_14_q0(78),
      I2 => weights_14_q0(79),
      O => sext_ln169_393_fu_22446_p1(1)
    );
\add_ln169_595_reg_30837[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_595_reg_30837[2]_i_2_n_3\,
      I1 => weights_14_q0(35),
      I2 => weights_14_q0(34),
      I3 => Q(17),
      I4 => \add_ln169_595_reg_30837[3]_i_2_n_3\,
      I5 => \add_ln169_595_reg_30837[3]_i_3_n_3\,
      O => \q0_reg[34]_0\(2)
    );
\add_ln169_595_reg_30837[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_14_q0(37),
      I1 => weights_14_q0(36),
      I2 => Q(18),
      I3 => weights_14_q0(79),
      I4 => weights_14_q0(78),
      I5 => Q(38),
      O => \add_ln169_595_reg_30837[2]_i_2_n_3\
    );
\add_ln169_595_reg_30837[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_595_reg_30837[3]_i_2_n_3\,
      I1 => \add_ln169_595_reg_30837[3]_i_3_n_3\,
      I2 => sext_ln90_1151_fu_21996_p1(2),
      I3 => sext_ln169_393_fu_22446_p1(2),
      I4 => sext_ln90_1150_fu_21974_p1(2),
      O => \q0_reg[34]_0\(3)
    );
\add_ln169_595_reg_30837[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_595_reg_30837[1]_i_2_n_3\,
      I1 => weights_14_q0(34),
      I2 => weights_14_q0(36),
      I3 => weights_14_q0(78),
      O => \add_ln169_595_reg_30837[3]_i_2_n_3\
    );
\add_ln169_595_reg_30837[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_14_q0(79),
      I1 => weights_14_q0(78),
      I2 => Q(38),
      I3 => sext_ln90_1151_fu_21996_p1(1),
      I4 => sext_ln90_1150_fu_21974_p1(1),
      O => \add_ln169_595_reg_30837[3]_i_3_n_3\
    );
\add_ln169_595_reg_30837[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_14_q0(36),
      I2 => weights_14_q0(37),
      O => sext_ln90_1151_fu_21996_p1(2)
    );
\add_ln169_595_reg_30837[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_14_q0(78),
      I2 => weights_14_q0(79),
      O => sext_ln169_393_fu_22446_p1(2)
    );
\add_ln169_595_reg_30837[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_14_q0(34),
      I2 => weights_14_q0(35),
      O => sext_ln90_1150_fu_21974_p1(2)
    );
\add_ln169_595_reg_30837[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_14_q0(36),
      I2 => weights_14_q0(37),
      O => sext_ln90_1151_fu_21996_p1(1)
    );
\add_ln169_595_reg_30837[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_14_q0(34),
      I2 => weights_14_q0(35),
      O => sext_ln90_1150_fu_21974_p1(1)
    );
\q0[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEC8480088880000"
    )
        port map (
      I0 => \q0_reg[55]_1\,
      I1 => \q0_reg[34]_2\,
      I2 => \q0_reg[15]_0\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[34]_1\,
      O => \q0[0]_i_1__9_n_3\
    );
\q0[10]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080C0008000008"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[34]_2\,
      I2 => \q0_reg[45]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[11]_2\,
      O => \q0[10]_i_1__7_n_3\
    );
\q0[11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000000000"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[11]_1\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[34]_2\,
      I5 => \q0_reg[11]_2\,
      O => \q0[11]_i_1__7_n_3\
    );
\q0[12]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A2000000008880"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[34]_4\,
      I2 => \q0_reg[34]_1\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[15]_0\,
      O => \q0[12]_i_1__11_n_3\
    );
\q0[13]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080030000800"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[34]_3\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[34]_2\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[34]_1\,
      O => \q0[13]_i_1__8_n_3\
    );
\q0[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000A8008A80"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[15]_0\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[55]_1\,
      O => \q0[14]_i_1__5_n_3\
    );
\q0[15]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A02A08000008820"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[34]_1\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[55]_1\,
      I5 => \q0_reg[34]_4\,
      O => \q0[15]_i_1__8_n_3\
    );
\q0[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8084044400008804"
    )
        port map (
      I0 => \q0_reg[34]_3\,
      I1 => \q0_reg[34]_2\,
      I2 => \q0_reg[34]_4\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[55]_1\,
      I5 => \q0_reg[34]_1\,
      O => \q0[16]_i_1__6_n_3\
    );
\q0[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202000404040"
    )
        port map (
      I0 => \q0_reg[34]_3\,
      I1 => \q0_reg[34]_1\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[34]_4\,
      I4 => \q0_reg[55]_1\,
      I5 => \q0_reg[7]_1\,
      O => \q0[17]_i_1__6_n_3\
    );
\q0[18]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0900000A0800090"
    )
        port map (
      I0 => \q0_reg[34]_3\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[34]_1\,
      O => \q0[18]_i_1__7_n_3\
    );
\q0[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80088000A8000000"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[55]_2\,
      I2 => \q0_reg[34]_4\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[34]_2\,
      I5 => \q0_reg[15]_0\,
      O => \q0[1]_i_1__7_n_3\
    );
\q0[21]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24000000"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[34]_1\,
      I2 => \q0_reg[34]_3\,
      I3 => \q0_reg[34]_4\,
      I4 => \q0_reg[34]_2\,
      O => \q0[21]_i_1__5_n_3\
    );
\q0[22]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000044100000"
    )
        port map (
      I0 => \q0_reg[51]_1\,
      I1 => \q0_reg[22]_0\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[22]_1\,
      I4 => \q0_reg[61]_1\,
      I5 => \q0_reg[45]_0\,
      O => \q0[22]_i_1__3_n_3\
    );
\q0[24]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \q0_reg[45]_0\,
      I1 => \q0_reg[61]_1\,
      I2 => \q0_reg[51]_1\,
      I3 => \q0_reg[22]_0\,
      O => \q0[24]_i_1__8_n_3\
    );
\q0[26]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9080080088001000"
    )
        port map (
      I0 => \q0_reg[51]_1\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[61]_1\,
      I4 => \q0_reg[22]_0\,
      I5 => \q0_reg[22]_1\,
      O => \q0[26]_i_1__4_n_3\
    );
\q0[27]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9080080000001000"
    )
        port map (
      I0 => \q0_reg[51]_1\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[61]_1\,
      I4 => \q0_reg[22]_0\,
      I5 => \q0_reg[22]_1\,
      O => \q0[27]_i_1__3_n_3\
    );
\q0[29]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050008000000"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[34]_3\,
      I2 => \q0_reg[34]_4\,
      I3 => \q0_reg[34]_2\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[29]_i_1__3_n_3\
    );
\q0[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2208000800080082"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[15]_0\,
      O => \q0[2]_i_1__10_n_3\
    );
\q0[30]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A208800054400000"
    )
        port map (
      I0 => \q0_reg[34]_3\,
      I1 => \q0_reg[34]_1\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[34]_4\,
      I4 => \q0_reg[34]_2\,
      I5 => \q0_reg[7]_1\,
      O => \q0[30]_i_1__7_n_3\
    );
\q0[31]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080200008002000"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[34]_2\,
      I4 => \q0_reg[34]_3\,
      I5 => \q0_reg[34]_4\,
      O => \q0[31]_i_1__9_n_3\
    );
\q0[32]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880A08080800080"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[34]_4\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[34]_3\,
      I4 => \q0_reg[34]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[32]_i_1__10_n_3\
    );
\q0[33]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D484000000000000"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[34]_4\,
      I2 => \q0_reg[34]_3\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[34]_2\,
      O => \q0[33]_i_1__7_n_3\
    );
\q0[34]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2120000D2000000"
    )
        port map (
      I0 => \q0_reg[34]_3\,
      I1 => \q0_reg[34]_1\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[34]_4\,
      I4 => \q0_reg[34]_2\,
      I5 => \q0_reg[7]_1\,
      O => \q0[34]_i_1__5_n_3\
    );
\q0[35]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000800000080"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[34]_2\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[34]_3\,
      O => \q0[35]_i_1__6_n_3\
    );
\q0[36]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \q0_reg[45]_0\,
      I1 => \q0_reg[61]_1\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[22]_0\,
      O => \^d\(0)
    );
\q0[36]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A882000000080"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[34]_3\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[55]_1\,
      I5 => \q0_reg[34]_4\,
      O => \q0[36]_i_1__9_n_3\
    );
\q0[37]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000040000004000"
    )
        port map (
      I0 => \q0_reg[55]_1\,
      I1 => \q0_reg[34]_3\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[34]_2\,
      I4 => \q0_reg[34]_1\,
      I5 => \q0_reg[34]_4\,
      O => \q0[37]_i_1__2_n_3\
    );
\q0[38]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0000082000082"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[45]_0\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[11]_0\,
      O => \q0[38]_i_1__9_n_3\
    );
\q0[39]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[51]_1\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[61]_1\,
      I5 => \q0_reg[45]_0\,
      O => \q0[39]_i_1__5_n_3\
    );
\q0[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000808080800"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[34]_1\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[15]_0\,
      O => \q0[3]_i_1__7_n_3\
    );
\q0[40]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A088028000000280"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[22]_0\,
      I3 => \q0_reg[22]_1\,
      I4 => \q0_reg[48]_0\,
      I5 => \q0_reg[7]_1\,
      O => \q0[40]_i_1__12_n_3\
    );
\q0[41]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \q0_reg[22]_0\,
      I1 => \q0_reg[48]_0\,
      I2 => \q0_reg[22]_1\,
      I3 => \q0_reg[76]_0\,
      I4 => \q0_reg[59]_0\,
      O => \q0[41]_i_1__7_n_3\
    );
\q0[42]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D40080000000000"
    )
        port map (
      I0 => \q0_reg[51]_1\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[61]_1\,
      O => \q0[42]_i_1__6_n_3\
    );
\q0[43]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[51]_1\,
      I1 => E(0),
      O => \q0[43]_i_1__3_n_3\
    );
\q0[45]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080140000000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[51]_1\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[61]_1\,
      O => \q0[45]_i_1__3_n_3\
    );
\q0[46]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800002000000080"
    )
        port map (
      I0 => \q0_reg[51]_1\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[11]_0\,
      O => \q0[46]_i_1__6_n_3\
    );
\q0[47]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080120000000000"
    )
        port map (
      I0 => \q0_reg[45]_0\,
      I1 => \q0_reg[45]_1\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[61]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[51]_1\,
      O => \q0[47]_i_1__2_n_3\
    );
\q0[48]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A040004000"
    )
        port map (
      I0 => \q0_reg[7]_1\,
      I1 => \q0_reg[22]_0\,
      I2 => \q0_reg[76]_0\,
      I3 => \q0_reg[22]_1\,
      I4 => \q0_reg[48]_0\,
      I5 => \q0_reg[59]_0\,
      O => \q0[48]_i_1__5_n_3\
    );
\q0[49]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000880"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[45]_0\,
      I2 => \q0_reg[51]_1\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[11]_0\,
      O => \^tile_fu_444_reg[5]_rep__7\
    );
\q0[49]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[22]_1\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[76]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[48]_0\,
      O => \q0[49]_i_1__9_n_3\
    );
\q0[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E488000008004884"
    )
        port map (
      I0 => \q0_reg[15]_0\,
      I1 => \q0_reg[34]_2\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[34]_1\,
      O => \q0[4]_i_1__7_n_3\
    );
\q0[50]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808A8802008002"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[45]_0\,
      I4 => \q0_reg[51]_1\,
      I5 => \q0_reg[45]_1\,
      O => \q0[50]_i_1__7_n_3\
    );
\q0[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => E(0),
      O => \q0[51]_i_1__0_n_3\
    );
\q0[52]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D00000000000800"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[76]_0\,
      I4 => \q0_reg[22]_1\,
      I5 => \q0_reg[22]_0\,
      O => \q0[52]_i_1__8_n_3\
    );
\q0[53]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => \q0_reg[22]_0\,
      I1 => \q0_reg[22]_1\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[59]_0\,
      I5 => \q0_reg[76]_0\,
      O => \q0[53]_i_1__3_n_3\
    );
\q0[54]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200008000002802"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[34]_1\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[34]_4\,
      I5 => \q0_reg[15]_0\,
      O => \q0[54]_i_1__10_n_3\
    );
\q0[55]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010008010"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[34]_4\,
      O => \q0[55]_i_1__6_n_3\
    );
\q0[56]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880080044100000"
    )
        port map (
      I0 => \q0_reg[22]_1\,
      I1 => \q0_reg[22]_0\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[76]_0\,
      I5 => \q0_reg[7]_1\,
      O => \q0[56]_i_1__6_n_3\
    );
\q0[57]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A008000080088000"
    )
        port map (
      I0 => \q0_reg[22]_0\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[22]_1\,
      I4 => \q0_reg[76]_0\,
      I5 => \q0_reg[48]_0\,
      O => \q0[57]_i_1__8_n_3\
    );
\q0[58]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"450040009A420000"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[22]_1\,
      I3 => \q0_reg[22]_0\,
      I4 => \q0_reg[76]_0\,
      I5 => \q0_reg[59]_0\,
      O => \q0[58]_i_1__6_n_3\
    );
\q0[59]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D404800000000000"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[76]_0\,
      I2 => \q0_reg[22]_1\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[59]_0\,
      I5 => \q0_reg[22]_0\,
      O => \q0[59]_i_1__4_n_3\
    );
\q0[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810802000A00010"
    )
        port map (
      I0 => \q0_reg[15]_0\,
      I1 => \q0_reg[34]_4\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[5]_i_1__6_n_3\
    );
\q0[60]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0882000A0901090"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[61]_3\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[61]_4\,
      I4 => \q0_reg[61]_2\,
      I5 => \q0_reg[74]_1\,
      O => \q0[60]_i_1__9_n_3\
    );
\q0[61]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000010"
    )
        port map (
      I0 => \q0_reg[61]_3\,
      I1 => \q0_reg[61]_4\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[74]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[61]_2\,
      O => \q0[61]_i_1__5_n_3\
    );
\q0[62]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808088888822A202"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[22]_0\,
      I2 => \q0_reg[63]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => tile_fu_444_reg(0),
      I5 => \q0_reg[59]_0\,
      O => \q0[62]_i_1__10_n_3\
    );
\q0[63]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404000"
    )
        port map (
      I0 => \q0_reg[22]_0\,
      I1 => \q0_reg[63]_0\,
      I2 => \q0_reg[76]_0\,
      I3 => tile_fu_444_reg(0),
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[59]_0\,
      O => \q0[63]_i_1__9_n_3\
    );
\q0[64]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0000002020020A"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[48]_0\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[7]_1\,
      I4 => \q0_reg[22]_0\,
      I5 => \q0_reg[22]_1\,
      O => \q0[64]_i_1__12_n_3\
    );
\q0[65]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8010000080000010"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[76]_0\,
      I3 => \q0_reg[22]_1\,
      I4 => \q0_reg[22]_0\,
      I5 => \q0_reg[59]_0\,
      O => \q0[65]_i_1__9_n_3\
    );
\q0[66]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4001488240000000"
    )
        port map (
      I0 => \q0_reg[48]_0\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[22]_1\,
      I3 => \q0_reg[22]_0\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[76]_0\,
      O => \q0[66]_i_1__8_n_3\
    );
\q0[67]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808600000000000"
    )
        port map (
      I0 => \q0_reg[22]_1\,
      I1 => \q0_reg[22]_0\,
      I2 => \q0_reg[48]_0\,
      I3 => \q0_reg[76]_0\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[59]_0\,
      O => \q0[67]_i_1__3_n_3\
    );
\q0[68]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000802A8000020"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[74]_1\,
      I2 => \q0_reg[61]_2\,
      I3 => \q0_reg[47]_0\,
      I4 => \q0_reg[61]_3\,
      I5 => \q0_reg[61]_4\,
      O => \q0[68]_i_1__11_n_3\
    );
\q0[69]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[74]_1\,
      I1 => E(0),
      O => \q0[69]_i_1__1_n_3\
    );
\q0[70]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6240240000001A00"
    )
        port map (
      I0 => \q0_reg[61]_4\,
      I1 => \q0_reg[61]_3\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[76]_0\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[76]_1\,
      O => \q0[70]_i_1__8_n_3\
    );
\q0[71]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000069200000000"
    )
        port map (
      I0 => \q0_reg[61]_4\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[61]_3\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[76]_0\,
      O => \q0[71]_i_1__3_n_3\
    );
\q0[72]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6401600040000000"
    )
        port map (
      I0 => \q0_reg[61]_4\,
      I1 => \q0_reg[61]_3\,
      I2 => \q0_reg[74]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[76]_0\,
      O => \q0[72]_i_1__8_n_3\
    );
\q0[73]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => \q0_reg[74]_1\,
      I1 => \q0_reg[76]_2\,
      I2 => \q0_reg[76]_0\,
      I3 => \q0_reg[61]_3\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[61]_4\,
      O => \q0[73]_i_1__7_n_3\
    );
\q0[74]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800091418000"
    )
        port map (
      I0 => \q0_reg[74]_1\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[74]_2\,
      I3 => \q0_reg[61]_2\,
      I4 => \q0_reg[76]_0\,
      I5 => \q0_reg[61]_4\,
      O => \q0[74]_i_1__7_n_3\
    );
\q0[75]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \q0_reg[76]_1\,
      I1 => \q0_reg[61]_4\,
      I2 => \q0_reg[74]_2\,
      I3 => \q0_reg[74]_1\,
      I4 => \q0_reg[61]_2\,
      O => \q0[75]_i_1__8_n_3\
    );
\q0[76]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04E0404088000040"
    )
        port map (
      I0 => \q0_reg[74]_1\,
      I1 => \q0_reg[76]_0\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[61]_4\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[61]_3\,
      O => \q0[76]_i_1__7_n_3\
    );
\q0[77]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000080080800000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[61]_4\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[61]_3\,
      O => \q0[77]_i_1__6_n_3\
    );
\q0[78]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028A0888A8000000"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[34]_4\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[34]_3\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[34]_1\,
      O => \q0[78]_i_1__13_n_3\
    );
\q0[79]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[7]_1\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[34]_3\,
      I4 => \q0_reg[55]_1\,
      O => \q0[79]_i_1__12_n_3\
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040002000400000"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[7]_1\,
      I5 => \q0_reg[34]_4\,
      O => \q0[7]_i_1__6_n_3\
    );
\q0[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8890000000000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[7]_1\,
      I3 => \q0_reg[45]_1\,
      I4 => \q0_reg[34]_2\,
      I5 => \q0_reg[11]_2\,
      O => \q0[8]_i_1__7_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__9_n_3\,
      Q => weights_14_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__7_n_3\,
      Q => weights_14_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__7_n_3\,
      Q => weights_14_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__11_n_3\,
      Q => weights_14_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__8_n_3\,
      Q => weights_14_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__5_n_3\,
      Q => weights_14_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__8_n_3\,
      Q => weights_14_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__6_n_3\,
      Q => weights_14_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__6_n_3\,
      Q => weights_14_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__7_n_3\,
      Q => weights_14_q0(18),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__7_n_3\,
      Q => weights_14_q0(1),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__5_n_3\,
      Q => weights_14_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__3_n_3\,
      Q => weights_14_q0(22),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__8_n_3\,
      Q => weights_14_q0(24),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__4_n_3\,
      Q => weights_14_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__3_n_3\,
      Q => weights_14_q0(27),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__3_n_3\,
      Q => weights_14_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__10_n_3\,
      Q => weights_14_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__7_n_3\,
      Q => weights_14_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__9_n_3\,
      Q => weights_14_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__10_n_3\,
      Q => weights_14_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__7_n_3\,
      Q => weights_14_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__5_n_3\,
      Q => weights_14_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__6_n_3\,
      Q => weights_14_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__9_n_3\,
      Q => weights_14_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__2_n_3\,
      Q => weights_14_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__9_n_3\,
      Q => weights_14_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__5_n_3\,
      Q => weights_14_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__7_n_3\,
      Q => weights_14_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__12_n_3\,
      Q => weights_14_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__7_n_3\,
      Q => weights_14_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__6_n_3\,
      Q => weights_14_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^d\(0),
      Q => \^q0_reg[75]_0\(0),
      R => \q0[43]_i_1__3_n_3\
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__3_n_3\,
      Q => weights_14_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__6_n_3\,
      Q => weights_14_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__2_n_3\,
      Q => weights_14_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__5_n_3\,
      Q => weights_14_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__9_n_3\,
      Q => weights_14_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__7_n_3\,
      Q => weights_14_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__7_n_3\,
      Q => weights_14_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[5]_rep__7\,
      Q => weights_14_q0(51),
      R => \q0[51]_i_1__0_n_3\
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__8_n_3\,
      Q => weights_14_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__3_n_3\,
      Q => weights_14_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__10_n_3\,
      Q => weights_14_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__6_n_3\,
      Q => weights_14_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__6_n_3\,
      Q => weights_14_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__8_n_3\,
      Q => weights_14_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__6_n_3\,
      Q => weights_14_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__4_n_3\,
      Q => weights_14_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__6_n_3\,
      Q => weights_14_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__9_n_3\,
      Q => weights_14_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__5_n_3\,
      Q => weights_14_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__10_n_3\,
      Q => weights_14_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__9_n_3\,
      Q => weights_14_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__12_n_3\,
      Q => weights_14_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__9_n_3\,
      Q => weights_14_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__8_n_3\,
      Q => weights_14_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__3_n_3\,
      Q => weights_14_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__11_n_3\,
      Q => weights_14_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[69]_0\,
      Q => weights_14_q0(69),
      R => \q0[69]_i_1__1_n_3\
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__8_n_3\,
      Q => weights_14_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__3_n_3\,
      Q => weights_14_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__8_n_3\,
      Q => weights_14_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__7_n_3\,
      Q => weights_14_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__7_n_3\,
      Q => \^q0_reg[75]_0\(1),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__8_n_3\,
      Q => \^q0_reg[75]_0\(2),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__7_n_3\,
      Q => weights_14_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__6_n_3\,
      Q => weights_14_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__13_n_3\,
      Q => weights_14_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__12_n_3\,
      Q => weights_14_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__6_n_3\,
      Q => weights_14_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__7_n_3\,
      Q => weights_14_q0(8),
      R => '0'
    );
\sub_ln90_597_reg_30762[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => \^q0_reg[75]_0\(2),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_597_reg_30762[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => \^q0_reg[75]_0\(2),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R is
  port (
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln90_793_fu_8990_p1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[57]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[18]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tile_fu_444_reg[3]_rep__7\ : out STD_LOGIC;
    \tile_fu_444_reg[2]_rep\ : out STD_LOGIC;
    \tile_fu_444_reg[1]_rep__4\ : out STD_LOGIC;
    sext_ln90_995_fu_16284_p1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[40]_0\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 37 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[60]_0\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[78]_0\ : in STD_LOGIC;
    \q0_reg[15]_0\ : in STD_LOGIC;
    \q0_reg[57]_1\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[15]_1\ : in STD_LOGIC;
    \q0_reg[15]_2\ : in STD_LOGIC;
    \q0_reg[30]_0\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[43]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[43]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln123_reg_29349_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln161_reg_29401_pp0_iter3_reg : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : in STD_LOGIC;
    \q0_reg[13]_1\ : in STD_LOGIC;
    \add_ln169_433_reg_30492_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : in STD_LOGIC;
    \q0_reg[32]_0\ : in STD_LOGIC;
    \q0_reg[33]_0\ : in STD_LOGIC;
    tile_fu_444_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    \q0_reg[15]_3\ : in STD_LOGIC;
    \q0_reg[12]_1\ : in STD_LOGIC;
    \q0_reg[36]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[49]_0\ : in STD_LOGIC;
    \q0_reg[23]_0\ : in STD_LOGIC;
    \q0_reg[62]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R is
  signal \add_ln169_602_reg_30852[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_602_reg_30852[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_602_reg_30852[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_606_reg_30862[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_606_reg_30862[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_606_reg_30862[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_611_reg_30872[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_611_reg_30872[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_611_reg_30872[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_615_reg_30882[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_615_reg_30882[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_615_reg_30882[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_621_reg_30892[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_621_reg_30892[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_621_reg_30892[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_625_reg_30902[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_625_reg_30902[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_625_reg_30902[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_633_reg_30917[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_633_reg_30917[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_633_reg_30917[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_633_reg_30917[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_635_reg_30922[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[33]_i_2_n_3\ : STD_LOGIC;
  signal \q0[35]_i_2_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1_n_3\ : STD_LOGIC;
  signal \q0[62]_i_2_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1_n_3\ : STD_LOGIC;
  signal \q0[74]_i_2_n_3\ : STD_LOGIC;
  signal \q0[78]_i_2_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1_n_3\ : STD_LOGIC;
  signal \^q0_reg[74]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_448_fu_23990_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_1172_fu_23026_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1173_fu_23048_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1177_fu_23136_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1179_fu_23180_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1188_fu_23396_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_1189_fu_23418_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_1191_fu_23462_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1194_fu_23528_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1196_fu_23572_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1199_fu_23638_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1201_fu_23682_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1205_fu_23770_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_1206_fu_23792_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^tile_fu_444_reg[1]_rep__4\ : STD_LOGIC;
  signal \^tile_fu_444_reg[2]_rep\ : STD_LOGIC;
  signal \^tile_fu_444_reg[3]_rep__7\ : STD_LOGIC;
  signal weights_15_q0 : STD_LOGIC_VECTOR ( 78 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[3]_i_6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \add_ln169_433_reg_30492[3]_i_8\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \add_ln169_602_reg_30852[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln169_602_reg_30852[1]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln169_602_reg_30852[1]_i_3\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln169_602_reg_30852[3]_i_4\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln169_602_reg_30852[3]_i_5\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln169_606_reg_30862[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln169_606_reg_30862[1]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln169_606_reg_30862[1]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \add_ln169_606_reg_30862[3]_i_4\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln169_606_reg_30862[3]_i_5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \add_ln169_609_reg_30867[0]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln169_609_reg_30867[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln169_609_reg_30867[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln169_609_reg_30867[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln169_611_reg_30872[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \add_ln169_611_reg_30872[1]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \add_ln169_611_reg_30872[3]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln169_611_reg_30872[3]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \add_ln169_611_reg_30872[3]_i_5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln169_613_reg_30877[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln169_613_reg_30877[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln169_613_reg_30877[2]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln169_613_reg_30877[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln169_615_reg_30882[1]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln169_615_reg_30882[1]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln169_615_reg_30882[3]_i_4\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln169_615_reg_30882[3]_i_5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln169_619_reg_30887[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \add_ln169_619_reg_30887[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \add_ln169_619_reg_30887[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \add_ln169_619_reg_30887[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \add_ln169_621_reg_30892[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln169_621_reg_30892[1]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln169_621_reg_30892[1]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln169_621_reg_30892[3]_i_4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln169_621_reg_30892[3]_i_5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln169_623_reg_30897[0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln169_623_reg_30897[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln169_623_reg_30897[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln169_623_reg_30897[3]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln169_625_reg_30902[0]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \add_ln169_625_reg_30902[1]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln169_625_reg_30902[1]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln169_625_reg_30902[2]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln169_625_reg_30902[3]_i_4\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \add_ln169_625_reg_30902[3]_i_5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln169_628_reg_30907[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \add_ln169_628_reg_30907[3]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \add_ln169_633_reg_30917[1]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln169_633_reg_30917[3]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln169_633_reg_30917[3]_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln169_633_reg_30917[3]_i_4\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln169_635_reg_30922[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln169_635_reg_30922[1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln169_635_reg_30922[3]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \q0[17]_i_1__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \q0[25]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \q0[43]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \q0[58]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \q0[61]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \q0[65]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sub_ln90_637_reg_30847[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sub_ln90_637_reg_30847[2]_i_1\ : label is "soft_lutpair274";
begin
  \q0_reg[74]_0\(5 downto 0) <= \^q0_reg[74]_0\(5 downto 0);
  \tile_fu_444_reg[1]_rep__4\ <= \^tile_fu_444_reg[1]_rep__4\;
  \tile_fu_444_reg[2]_rep\ <= \^tile_fu_444_reg[2]_rep\;
  \tile_fu_444_reg[3]_rep__7\ <= \^tile_fu_444_reg[3]_rep__7\;
\add_ln169_221_reg_30042[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(2),
      I1 => \^q0_reg[74]_0\(3),
      I2 => q0(0),
      O => sext_ln90_793_fu_8990_p1(0)
    );
\add_ln169_291_reg_30192[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[74]_0\(2),
      I1 => Q(22),
      O => \q0_reg[40]_0\
    );
\add_ln169_433_reg_30492[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(13),
      I1 => \^q0_reg[74]_0\(1),
      I2 => \add_ln169_433_reg_30492_reg[3]\(0),
      O => sext_ln90_995_fu_16284_p1(1)
    );
\add_ln169_433_reg_30492[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(13),
      I1 => \^q0_reg[74]_0\(1),
      I2 => \add_ln169_433_reg_30492_reg[3]\(0),
      O => sext_ln90_995_fu_16284_p1(0)
    );
\add_ln169_602_reg_30852[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(66),
      I1 => weights_15_q0(72),
      I2 => weights_15_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]\(0)
    );
\add_ln169_602_reg_30852[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1881E771E77E188"
    )
        port map (
      I0 => weights_15_q0(70),
      I1 => weights_15_q0(72),
      I2 => Q(36),
      I3 => weights_15_q0(66),
      I4 => sext_ln90_1206_fu_23792_p1(1),
      I5 => sext_ln90_1205_fu_23770_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]\(1)
    );
\add_ln169_602_reg_30852[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q0_reg[74]_0\(4),
      I1 => Q(35),
      I2 => weights_15_q0(72),
      O => sext_ln90_1206_fu_23792_p1(1)
    );
\add_ln169_602_reg_30852[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(23),
      I1 => Q(34),
      I2 => weights_15_q0(70),
      O => sext_ln90_1205_fu_23770_p1(1)
    );
\add_ln169_602_reg_30852[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_602_reg_30852[3]_i_3_n_3\,
      I1 => \add_ln169_602_reg_30852[2]_i_2_n_3\,
      I2 => \add_ln169_602_reg_30852[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]\(2)
    );
\add_ln169_602_reg_30852[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6798986767986798"
    )
        port map (
      I0 => \^q0_reg[74]_0\(4),
      I1 => Q(35),
      I2 => weights_15_q0(72),
      I3 => sext_ln90_1205_fu_23770_p1(2),
      I4 => Q(36),
      I5 => weights_15_q0(66),
      O => \add_ln169_602_reg_30852[2]_i_2_n_3\
    );
\add_ln169_602_reg_30852[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B224DBB2B224B224"
    )
        port map (
      I0 => \add_ln169_602_reg_30852[3]_i_2_n_3\,
      I1 => \add_ln169_602_reg_30852[3]_i_3_n_3\,
      I2 => sext_ln90_1206_fu_23792_p1(2),
      I3 => sext_ln90_1205_fu_23770_p1(2),
      I4 => Q(36),
      I5 => weights_15_q0(66),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]\(3)
    );
\add_ln169_602_reg_30852[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C396FF96FFFFFF"
    )
        port map (
      I0 => Q(36),
      I1 => sext_ln90_1206_fu_23792_p1(1),
      I2 => sext_ln90_1205_fu_23770_p1(1),
      I3 => weights_15_q0(66),
      I4 => weights_15_q0(70),
      I5 => weights_15_q0(72),
      O => \add_ln169_602_reg_30852[3]_i_2_n_3\
    );
\add_ln169_602_reg_30852[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2FFD2D200D20000"
    )
        port map (
      I0 => weights_15_q0(72),
      I1 => Q(35),
      I2 => \^q0_reg[74]_0\(4),
      I3 => Q(36),
      I4 => weights_15_q0(66),
      I5 => sext_ln90_1205_fu_23770_p1(1),
      O => \add_ln169_602_reg_30852[3]_i_3_n_3\
    );
\add_ln169_602_reg_30852[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(72),
      I1 => Q(35),
      I2 => \^q0_reg[74]_0\(4),
      O => sext_ln90_1206_fu_23792_p1(2)
    );
\add_ln169_602_reg_30852[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(70),
      I1 => Q(34),
      I2 => weights_15_q0(23),
      O => sext_ln90_1205_fu_23770_p1(2)
    );
\add_ln169_604_reg_30857[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_15_q0(68),
      I1 => weights_15_q0(60),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(0)
    );
\add_ln169_604_reg_30857[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95659A659A"
    )
        port map (
      I0 => weights_15_q0(61),
      I1 => Q(29),
      I2 => weights_15_q0(60),
      I3 => weights_15_q0(0),
      I4 => Q(33),
      I5 => weights_15_q0(68),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(1)
    );
\add_ln169_604_reg_30857[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C74040C7EFC210C2"
    )
        port map (
      I0 => weights_15_q0(60),
      I1 => Q(29),
      I2 => weights_15_q0(61),
      I3 => weights_15_q0(0),
      I4 => Q(33),
      I5 => weights_15_q0(68),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(2)
    );
\add_ln169_604_reg_30857[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FBB0988008099B8"
    )
        port map (
      I0 => Q(29),
      I1 => weights_15_q0(61),
      I2 => weights_15_q0(68),
      I3 => weights_15_q0(60),
      I4 => weights_15_q0(0),
      I5 => Q(33),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(3)
    );
\add_ln169_606_reg_30862[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(62),
      I1 => weights_15_q0(66),
      I2 => weights_15_q0(58),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(0)
    );
\add_ln169_606_reg_30862[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1881E771E77E188"
    )
        port map (
      I0 => weights_15_q0(58),
      I1 => weights_15_q0(62),
      I2 => Q(32),
      I3 => weights_15_q0(66),
      I4 => sext_ln90_1201_fu_23682_p1(1),
      I5 => sext_ln90_1199_fu_23638_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(1)
    );
\add_ln169_606_reg_30862[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(65),
      I1 => Q(30),
      I2 => weights_15_q0(62),
      O => sext_ln90_1201_fu_23682_p1(1)
    );
\add_ln169_606_reg_30862[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(57),
      I1 => Q(28),
      I2 => weights_15_q0(58),
      O => sext_ln90_1199_fu_23638_p1(1)
    );
\add_ln169_606_reg_30862[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_606_reg_30862[3]_i_3_n_3\,
      I1 => \add_ln169_606_reg_30862[2]_i_2_n_3\,
      I2 => \add_ln169_606_reg_30862[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(2)
    );
\add_ln169_606_reg_30862[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6798986767986798"
    )
        port map (
      I0 => weights_15_q0(65),
      I1 => Q(30),
      I2 => weights_15_q0(62),
      I3 => sext_ln90_1199_fu_23638_p1(2),
      I4 => Q(32),
      I5 => weights_15_q0(66),
      O => \add_ln169_606_reg_30862[2]_i_2_n_3\
    );
\add_ln169_606_reg_30862[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B224DBB2B224B224"
    )
        port map (
      I0 => \add_ln169_606_reg_30862[3]_i_2_n_3\,
      I1 => \add_ln169_606_reg_30862[3]_i_3_n_3\,
      I2 => sext_ln90_1201_fu_23682_p1(2),
      I3 => sext_ln90_1199_fu_23638_p1(2),
      I4 => Q(32),
      I5 => weights_15_q0(66),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(3)
    );
\add_ln169_606_reg_30862[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696C3FF96FFFFFF"
    )
        port map (
      I0 => Q(32),
      I1 => sext_ln90_1201_fu_23682_p1(1),
      I2 => sext_ln90_1199_fu_23638_p1(1),
      I3 => weights_15_q0(58),
      I4 => weights_15_q0(66),
      I5 => weights_15_q0(62),
      O => \add_ln169_606_reg_30862[3]_i_2_n_3\
    );
\add_ln169_606_reg_30862[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2FFD2D200D20000"
    )
        port map (
      I0 => weights_15_q0(62),
      I1 => Q(30),
      I2 => weights_15_q0(65),
      I3 => Q(32),
      I4 => weights_15_q0(66),
      I5 => sext_ln90_1199_fu_23638_p1(1),
      O => \add_ln169_606_reg_30862[3]_i_3_n_3\
    );
\add_ln169_606_reg_30862[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(62),
      I1 => Q(30),
      I2 => weights_15_q0(65),
      O => sext_ln90_1201_fu_23682_p1(2)
    );
\add_ln169_606_reg_30862[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(58),
      I1 => Q(28),
      I2 => weights_15_q0(57),
      O => sext_ln90_1199_fu_23638_p1(2)
    );
\add_ln169_609_reg_30867[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_15_q0(64),
      I1 => \^q0_reg[74]_0\(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(0)
    );
\add_ln169_609_reg_30867[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78D287D2"
    )
        port map (
      I0 => weights_15_q0(64),
      I1 => Q(31),
      I2 => weights_15_q0(65),
      I3 => \^q0_reg[74]_0\(2),
      I4 => Q(19),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(1)
    );
\add_ln169_609_reg_30867[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08989B98"
    )
        port map (
      I0 => Q(31),
      I1 => weights_15_q0(65),
      I2 => weights_15_q0(64),
      I3 => \^q0_reg[74]_0\(2),
      I4 => Q(19),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(2)
    );
\add_ln169_609_reg_30867[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000474"
    )
        port map (
      I0 => Q(19),
      I1 => \^q0_reg[74]_0\(2),
      I2 => weights_15_q0(64),
      I3 => Q(31),
      I4 => weights_15_q0(65),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3)
    );
\add_ln169_611_reg_30872[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(0),
      I1 => weights_15_q0(42),
      I2 => weights_15_q0(38),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]\(0)
    );
\add_ln169_611_reg_30872[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C53A9F603AC59F60"
    )
        port map (
      I0 => weights_15_q0(42),
      I1 => Q(22),
      I2 => weights_15_q0(0),
      I3 => sext_ln90_1191_fu_23462_p1(1),
      I4 => weights_15_q0(38),
      I5 => Q(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]\(1)
    );
\add_ln169_611_reg_30872[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(43),
      I1 => Q(20),
      I2 => weights_15_q0(42),
      O => sext_ln90_1191_fu_23462_p1(1)
    );
\add_ln169_611_reg_30872[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_611_reg_30872[3]_i_3_n_3\,
      I1 => \add_ln169_611_reg_30872[2]_i_2_n_3\,
      I2 => \add_ln169_611_reg_30872[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]\(2)
    );
\add_ln169_611_reg_30872[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AA6A5A6"
    )
        port map (
      I0 => sext_ln90_1191_fu_23462_p1(2),
      I1 => weights_15_q0(38),
      I2 => Q(18),
      I3 => weights_15_q0(0),
      I4 => Q(22),
      O => \add_ln169_611_reg_30872[2]_i_2_n_3\
    );
\add_ln169_611_reg_30872[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B224DBB2B224B224"
    )
        port map (
      I0 => \add_ln169_611_reg_30872[3]_i_2_n_3\,
      I1 => \add_ln169_611_reg_30872[3]_i_3_n_3\,
      I2 => sext_ln90_1191_fu_23462_p1(2),
      I3 => sext_ln90_1189_fu_23418_p1(2),
      I4 => Q(22),
      I5 => weights_15_q0(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]\(3)
    );
\add_ln169_611_reg_30872[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96993CFF96FFFFFF"
    )
        port map (
      I0 => Q(22),
      I1 => sext_ln90_1191_fu_23462_p1(1),
      I2 => Q(18),
      I3 => weights_15_q0(38),
      I4 => weights_15_q0(0),
      I5 => weights_15_q0(42),
      O => \add_ln169_611_reg_30872[3]_i_2_n_3\
    );
\add_ln169_611_reg_30872[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B02AB0B0"
    )
        port map (
      I0 => sext_ln90_1191_fu_23462_p1(1),
      I1 => Q(22),
      I2 => weights_15_q0(0),
      I3 => Q(18),
      I4 => weights_15_q0(38),
      O => \add_ln169_611_reg_30872[3]_i_3_n_3\
    );
\add_ln169_611_reg_30872[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(42),
      I1 => Q(20),
      I2 => weights_15_q0(43),
      O => sext_ln90_1191_fu_23462_p1(2)
    );
\add_ln169_611_reg_30872[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(38),
      I1 => Q(18),
      I2 => weights_15_q0(0),
      O => sext_ln90_1189_fu_23418_p1(2)
    );
\add_ln169_613_reg_30877[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_15_q0(44),
      I1 => \^q0_reg[74]_0\(3),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(0)
    );
\add_ln169_613_reg_30877[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78D287D2"
    )
        port map (
      I0 => weights_15_q0(44),
      I1 => Q(21),
      I2 => weights_15_q0(57),
      I3 => \^q0_reg[74]_0\(3),
      I4 => Q(24),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(1)
    );
\add_ln169_613_reg_30877[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08989B98"
    )
        port map (
      I0 => Q(21),
      I1 => weights_15_q0(57),
      I2 => weights_15_q0(44),
      I3 => \^q0_reg[74]_0\(3),
      I4 => Q(24),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(2)
    );
\add_ln169_613_reg_30877[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000474"
    )
        port map (
      I0 => Q(24),
      I1 => \^q0_reg[74]_0\(3),
      I2 => weights_15_q0(44),
      I3 => Q(21),
      I4 => weights_15_q0(57),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(3)
    );
\add_ln169_615_reg_30882[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(57),
      I1 => weights_15_q0(52),
      I2 => weights_15_q0(48),
      O => \q0_reg[57]_0\(0)
    );
\add_ln169_615_reg_30882[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E8E717E71718E8"
    )
        port map (
      I0 => weights_15_q0(48),
      I1 => weights_15_q0(52),
      I2 => weights_15_q0(57),
      I3 => Q(27),
      I4 => sext_ln90_1196_fu_23572_p1(1),
      I5 => sext_ln90_1194_fu_23528_p1(1),
      O => \q0_reg[57]_0\(1)
    );
\add_ln169_615_reg_30882[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(8),
      I1 => Q(25),
      I2 => weights_15_q0(52),
      O => sext_ln90_1196_fu_23572_p1(1)
    );
\add_ln169_615_reg_30882[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(49),
      I1 => Q(23),
      I2 => weights_15_q0(48),
      O => sext_ln90_1194_fu_23528_p1(1)
    );
\add_ln169_615_reg_30882[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_615_reg_30882[3]_i_3_n_3\,
      I1 => \add_ln169_615_reg_30882[2]_i_2_n_3\,
      I2 => \add_ln169_615_reg_30882[3]_i_2_n_3\,
      O => \q0_reg[57]_0\(2)
    );
\add_ln169_615_reg_30882[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679867986798"
    )
        port map (
      I0 => weights_15_q0(8),
      I1 => Q(25),
      I2 => weights_15_q0(52),
      I3 => sext_ln90_1194_fu_23528_p1(2),
      I4 => weights_15_q0(57),
      I5 => Q(27),
      O => \add_ln169_615_reg_30882[2]_i_2_n_3\
    );
\add_ln169_615_reg_30882[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBB2B224B224B224"
    )
        port map (
      I0 => \add_ln169_615_reg_30882[3]_i_2_n_3\,
      I1 => \add_ln169_615_reg_30882[3]_i_3_n_3\,
      I2 => sext_ln90_1196_fu_23572_p1(2),
      I3 => sext_ln90_1194_fu_23528_p1(2),
      I4 => weights_15_q0(57),
      I5 => Q(27),
      O => \q0_reg[57]_0\(3)
    );
\add_ln169_615_reg_30882[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969C3FF69FFFFFF"
    )
        port map (
      I0 => Q(27),
      I1 => sext_ln90_1196_fu_23572_p1(1),
      I2 => sext_ln90_1194_fu_23528_p1(1),
      I3 => weights_15_q0(48),
      I4 => weights_15_q0(57),
      I5 => weights_15_q0(52),
      O => \add_ln169_615_reg_30882[3]_i_2_n_3\
    );
\add_ln169_615_reg_30882[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD2D2D2D2000000"
    )
        port map (
      I0 => weights_15_q0(52),
      I1 => Q(25),
      I2 => weights_15_q0(8),
      I3 => weights_15_q0(57),
      I4 => Q(27),
      I5 => sext_ln90_1194_fu_23528_p1(1),
      O => \add_ln169_615_reg_30882[3]_i_3_n_3\
    );
\add_ln169_615_reg_30882[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(52),
      I1 => Q(25),
      I2 => weights_15_q0(8),
      O => sext_ln90_1196_fu_23572_p1(2)
    );
\add_ln169_615_reg_30882[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(48),
      I1 => Q(23),
      I2 => weights_15_q0(49),
      O => sext_ln90_1194_fu_23528_p1(2)
    );
\add_ln169_619_reg_30887[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[74]_0\(3),
      I1 => weights_15_q0(0),
      O => \q0_reg[0]_0\(0)
    );
\add_ln169_619_reg_30887[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8744"
    )
        port map (
      I0 => Q(26),
      I1 => \^q0_reg[74]_0\(3),
      I2 => Q(0),
      I3 => weights_15_q0(0),
      O => \q0_reg[0]_0\(1)
    );
\add_ln169_619_reg_30887[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0744"
    )
        port map (
      I0 => Q(26),
      I1 => \^q0_reg[74]_0\(3),
      I2 => Q(0),
      I3 => weights_15_q0(0),
      O => \q0_reg[0]_0\(2)
    );
\add_ln169_619_reg_30887[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0722"
    )
        port map (
      I0 => weights_15_q0(0),
      I1 => Q(0),
      I2 => Q(26),
      I3 => \^q0_reg[74]_0\(3),
      O => \q0_reg[0]_0\(3)
    );
\add_ln169_621_reg_30892[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(6),
      I1 => weights_15_q0(4),
      I2 => weights_15_q0(2),
      O => \q0_reg[6]_0\(0)
    );
\add_ln169_621_reg_30892[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1881E771E77E188"
    )
        port map (
      I0 => weights_15_q0(2),
      I1 => weights_15_q0(4),
      I2 => Q(3),
      I3 => weights_15_q0(6),
      I4 => sext_ln90_1172_fu_23026_p1(1),
      I5 => sext_ln90_1173_fu_23048_p1(1),
      O => \q0_reg[6]_0\(1)
    );
\add_ln169_621_reg_30892[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(3),
      I1 => Q(1),
      I2 => weights_15_q0(2),
      O => sext_ln90_1172_fu_23026_p1(1)
    );
\add_ln169_621_reg_30892[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(5),
      I1 => Q(2),
      I2 => weights_15_q0(4),
      O => sext_ln90_1173_fu_23048_p1(1)
    );
\add_ln169_621_reg_30892[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_621_reg_30892[3]_i_3_n_3\,
      I1 => \add_ln169_621_reg_30892[2]_i_2_n_3\,
      I2 => \add_ln169_621_reg_30892[3]_i_2_n_3\,
      O => \q0_reg[6]_0\(2)
    );
\add_ln169_621_reg_30892[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D2DD2D2D2D22DD2"
    )
        port map (
      I0 => weights_15_q0(6),
      I1 => Q(3),
      I2 => sext_ln90_1173_fu_23048_p1(2),
      I3 => weights_15_q0(2),
      I4 => Q(1),
      I5 => weights_15_q0(3),
      O => \add_ln169_621_reg_30892[2]_i_2_n_3\
    );
\add_ln169_621_reg_30892[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B224B224DBB2B224"
    )
        port map (
      I0 => \add_ln169_621_reg_30892[3]_i_2_n_3\,
      I1 => \add_ln169_621_reg_30892[3]_i_3_n_3\,
      I2 => sext_ln90_1172_fu_23026_p1(2),
      I3 => sext_ln90_1173_fu_23048_p1(2),
      I4 => weights_15_q0(6),
      I5 => Q(3),
      O => \q0_reg[6]_0\(3)
    );
\add_ln169_621_reg_30892[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696FFC3FFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => sext_ln90_1172_fu_23026_p1(1),
      I2 => sext_ln90_1173_fu_23048_p1(1),
      I3 => weights_15_q0(2),
      I4 => weights_15_q0(4),
      I5 => weights_15_q0(6),
      O => \add_ln169_621_reg_30892[3]_i_2_n_3\
    );
\add_ln169_621_reg_30892[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2FFD2D200D20000"
    )
        port map (
      I0 => weights_15_q0(4),
      I1 => Q(2),
      I2 => weights_15_q0(5),
      I3 => Q(3),
      I4 => weights_15_q0(6),
      I5 => sext_ln90_1172_fu_23026_p1(1),
      O => \add_ln169_621_reg_30892[3]_i_3_n_3\
    );
\add_ln169_621_reg_30892[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(2),
      I1 => Q(1),
      I2 => weights_15_q0(3),
      O => sext_ln90_1172_fu_23026_p1(2)
    );
\add_ln169_621_reg_30892[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(4),
      I1 => Q(2),
      I2 => weights_15_q0(5),
      O => sext_ln90_1173_fu_23048_p1(2)
    );
\add_ln169_623_reg_30897[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_15_q0(10),
      I1 => weights_15_q0(8),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(0)
    );
\add_ln169_623_reg_30897[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78D287D2"
    )
        port map (
      I0 => weights_15_q0(10),
      I1 => Q(5),
      I2 => weights_15_q0(11),
      I3 => weights_15_q0(8),
      I4 => Q(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(1)
    );
\add_ln169_623_reg_30897[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08989B98"
    )
        port map (
      I0 => Q(5),
      I1 => weights_15_q0(11),
      I2 => weights_15_q0(10),
      I3 => weights_15_q0(8),
      I4 => Q(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(2)
    );
\add_ln169_623_reg_30897[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000474"
    )
        port map (
      I0 => Q(4),
      I1 => weights_15_q0(8),
      I2 => weights_15_q0(10),
      I3 => Q(5),
      I4 => weights_15_q0(11),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(3)
    );
\add_ln169_625_reg_30902[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(16),
      I1 => weights_15_q0(15),
      I2 => weights_15_q0(12),
      O => D(0)
    );
\add_ln169_625_reg_30902[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_15_q0(16),
      I1 => weights_15_q0(12),
      I2 => sext_ln90_1177_fu_23136_p1(1),
      I3 => weights_15_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_1179_fu_23180_p1(1),
      O => D(1)
    );
\add_ln169_625_reg_30902[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_15_q0(12),
      I2 => weights_15_q0(13),
      O => sext_ln90_1177_fu_23136_p1(1)
    );
\add_ln169_625_reg_30902[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_15_q0(16),
      I2 => weights_15_q0(17),
      O => sext_ln90_1179_fu_23180_p1(1)
    );
\add_ln169_625_reg_30902[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_625_reg_30902[2]_i_2_n_3\,
      I1 => weights_15_q0(17),
      I2 => weights_15_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_625_reg_30902[3]_i_2_n_3\,
      I5 => \add_ln169_625_reg_30902[3]_i_3_n_3\,
      O => D(2)
    );
\add_ln169_625_reg_30902[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_15_q0(13),
      I1 => weights_15_q0(12),
      I2 => Q(6),
      I3 => weights_15_q0(15),
      I4 => Q(7),
      O => \add_ln169_625_reg_30902[2]_i_2_n_3\
    );
\add_ln169_625_reg_30902[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_625_reg_30902[3]_i_2_n_3\,
      I1 => \add_ln169_625_reg_30902[3]_i_3_n_3\,
      I2 => sext_ln90_1177_fu_23136_p1(2),
      I3 => weights_15_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_1179_fu_23180_p1(2),
      O => D(3)
    );
\add_ln169_625_reg_30902[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_1177_fu_23136_p1(1),
      I1 => Q(7),
      I2 => sext_ln90_1179_fu_23180_p1(1),
      I3 => weights_15_q0(16),
      I4 => weights_15_q0(12),
      I5 => weights_15_q0(15),
      O => \add_ln169_625_reg_30902[3]_i_2_n_3\
    );
\add_ln169_625_reg_30902[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_15_q0(15),
      I1 => Q(7),
      I2 => sext_ln90_1177_fu_23136_p1(1),
      I3 => weights_15_q0(17),
      I4 => weights_15_q0(16),
      I5 => Q(8),
      O => \add_ln169_625_reg_30902[3]_i_3_n_3\
    );
\add_ln169_625_reg_30902[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_15_q0(12),
      I2 => weights_15_q0(13),
      O => sext_ln90_1177_fu_23136_p1(2)
    );
\add_ln169_625_reg_30902[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_15_q0(16),
      I2 => weights_15_q0(17),
      O => sext_ln90_1179_fu_23180_p1(2)
    );
\add_ln169_628_reg_30907[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_15_q0(8),
      I1 => Q(9),
      I2 => \^q0_reg[74]_0\(0),
      O => \q0_reg[18]_0\(0)
    );
\add_ln169_628_reg_30907[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q0_reg[74]_0\(0),
      I1 => Q(9),
      I2 => weights_15_q0(8),
      O => \q0_reg[18]_0\(1)
    );
\add_ln169_630_reg_30912[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(27),
      I1 => weights_15_q0(25),
      I2 => weights_15_q0(23),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(0)
    );
\add_ln169_630_reg_30912[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78BBB4888744B488"
    )
        port map (
      I0 => Q(10),
      I1 => weights_15_q0(23),
      I2 => Q(11),
      I3 => weights_15_q0(25),
      I4 => weights_15_q0(27),
      I5 => Q(12),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(1)
    );
\add_ln169_630_reg_30912[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FED4B2108E040200"
    )
        port map (
      I0 => weights_15_q0(27),
      I1 => weights_15_q0(25),
      I2 => weights_15_q0(23),
      I3 => Q(12),
      I4 => Q(11),
      I5 => Q(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(2)
    );
\add_ln169_630_reg_30912[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8BB8000B088B088"
    )
        port map (
      I0 => Q(10),
      I1 => weights_15_q0(23),
      I2 => Q(11),
      I3 => weights_15_q0(25),
      I4 => Q(12),
      I5 => weights_15_q0(27),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(3)
    );
\add_ln169_633_reg_30917[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg[74]_0\(1),
      I1 => weights_15_q0(30),
      I2 => weights_15_q0(29),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]\(0)
    );
\add_ln169_633_reg_30917[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE17878E11E8787"
    )
        port map (
      I0 => weights_15_q0(30),
      I1 => weights_15_q0(29),
      I2 => \add_ln169_633_reg_30917[1]_i_2_n_3\,
      I3 => Q(15),
      I4 => \^q0_reg[74]_0\(1),
      I5 => weights_15_q0(33),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]\(1)
    );
\add_ln169_633_reg_30917[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7787"
    )
        port map (
      I0 => weights_15_q0(29),
      I1 => Q(13),
      I2 => weights_15_q0(30),
      I3 => Q(14),
      O => \add_ln169_633_reg_30917[1]_i_2_n_3\
    );
\add_ln169_633_reg_30917[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E18E886C69C6CC"
    )
        port map (
      I0 => \add_ln169_633_reg_30917[3]_i_2_n_3\,
      I1 => \add_ln169_633_reg_30917[3]_i_3_n_3\,
      I2 => Q(15),
      I3 => \^q0_reg[74]_0\(1),
      I4 => weights_15_q0(33),
      I5 => \add_ln169_633_reg_30917[3]_i_4_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]\(2)
    );
\add_ln169_633_reg_30917[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E08E88DCD8CDCC"
    )
        port map (
      I0 => \add_ln169_633_reg_30917[3]_i_2_n_3\,
      I1 => \add_ln169_633_reg_30917[3]_i_3_n_3\,
      I2 => Q(15),
      I3 => \^q0_reg[74]_0\(1),
      I4 => weights_15_q0(33),
      I5 => \add_ln169_633_reg_30917[3]_i_4_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]\(3)
    );
\add_ln169_633_reg_30917[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \^q0_reg[74]_0\(1),
      I1 => weights_15_q0(29),
      I2 => weights_15_q0(30),
      O => \add_ln169_633_reg_30917[3]_i_2_n_3\
    );
\add_ln169_633_reg_30917[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => Q(14),
      I1 => weights_15_q0(30),
      I2 => Q(13),
      I3 => weights_15_q0(29),
      O => \add_ln169_633_reg_30917[3]_i_3_n_3\
    );
\add_ln169_633_reg_30917[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => Q(14),
      I1 => weights_15_q0(30),
      I2 => Q(13),
      I3 => weights_15_q0(29),
      O => \add_ln169_633_reg_30917[3]_i_4_n_3\
    );
\add_ln169_635_reg_30922[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_15_q0(78),
      I1 => weights_15_q0(35),
      I2 => weights_15_q0(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(0)
    );
\add_ln169_635_reg_30922[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69960F0F9669F0F0"
    )
        port map (
      I0 => weights_15_q0(35),
      I1 => weights_15_q0(78),
      I2 => weights_15_q0(0),
      I3 => Q(17),
      I4 => weights_15_q0(36),
      I5 => sext_ln169_448_fu_23990_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(1)
    );
\add_ln169_635_reg_30922[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D288"
    )
        port map (
      I0 => weights_15_q0(78),
      I1 => Q(37),
      I2 => Q(16),
      I3 => weights_15_q0(35),
      O => sext_ln169_448_fu_23990_p1(1)
    );
\add_ln169_635_reg_30922[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966969669666666"
    )
        port map (
      I0 => sext_ln90_1188_fu_23396_p1(2),
      I1 => \add_ln169_635_reg_30922[3]_i_3_n_3\,
      I2 => weights_15_q0(35),
      I3 => Q(37),
      I4 => weights_15_q0(78),
      I5 => Q(16),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(2)
    );
\add_ln169_635_reg_30922[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2B222B2BB222222"
    )
        port map (
      I0 => sext_ln90_1188_fu_23396_p1(2),
      I1 => \add_ln169_635_reg_30922[3]_i_3_n_3\,
      I2 => Q(16),
      I3 => weights_15_q0(78),
      I4 => Q(37),
      I5 => weights_15_q0(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(3)
    );
\add_ln169_635_reg_30922[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_15_q0(36),
      I1 => Q(17),
      I2 => weights_15_q0(0),
      O => sext_ln90_1188_fu_23396_p1(2)
    );
\add_ln169_635_reg_30922[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF9CCCC09900000"
    )
        port map (
      I0 => Q(17),
      I1 => weights_15_q0(0),
      I2 => weights_15_q0(78),
      I3 => weights_15_q0(35),
      I4 => weights_15_q0(36),
      I5 => sext_ln169_448_fu_23990_p1(1),
      O => \add_ln169_635_reg_30922[3]_i_3_n_3\
    );
\q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[15]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[78]_0\,
      O => \q0[0]_i_1_n_3\
    );
\q0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000C00088008000"
    )
        port map (
      I0 => \q0_reg[57]_1\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[15]_0\,
      I4 => \q0_reg[5]_0\,
      I5 => \q0_reg[2]_0\,
      O => \q0[10]_i_1_n_3\
    );
\q0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400000000000000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[15]_0\,
      O => \q0[11]_i_1_n_3\
    );
\q0[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8A808"
    )
        port map (
      I0 => \q0_reg[15]_3\,
      I1 => tile_fu_444_reg(0),
      I2 => \q0_reg[15]_2\,
      I3 => \q0_reg[12]_1\,
      I4 => \q0_reg[12]_0\,
      O => \q0[12]_i_1_n_3\
    );
\q0[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \q0_reg[15]_2\,
      I1 => \q0_reg[13]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[15]_1\,
      I4 => \q0_reg[15]_0\,
      O => \q0[13]_i_1_n_3\
    );
\q0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A4000000000000"
    )
        port map (
      I0 => \q0_reg[15]_3\,
      I1 => \q0_reg[15]_1\,
      I2 => \q0_reg[15]_2\,
      I3 => \q0_reg[12]_1\,
      I4 => \q0_reg[15]_0\,
      I5 => \q0_reg[57]_1\,
      O => \q0[15]_i_1_n_3\
    );
\q0[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9080140000000000"
    )
        port map (
      I0 => \q0_reg[12]_1\,
      I1 => \q0_reg[15]_2\,
      I2 => \q0_reg[15]_1\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[15]_3\,
      I5 => \q0_reg[15]_0\,
      O => \q0[16]_i_1_n_3\
    );
\q0[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \q0_reg[57]_1\,
      I1 => \q0_reg[15]_1\,
      I2 => \q0_reg[15]_0\,
      I3 => \q0_reg[15]_2\,
      O => \q0[17]_i_1__0_n_3\
    );
\q0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC20000000000000"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[2]_0\,
      I4 => \q0_reg[15]_0\,
      I5 => \q0_reg[60]_0\,
      O => \q0[18]_i_1_n_3\
    );
\q0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC408000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[5]_0\,
      I3 => \q0_reg[60]_0\,
      I4 => tile_fu_444_reg(0),
      O => \q0[25]_i_1_n_3\
    );
\q0[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[57]_1\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[15]_0\,
      I4 => \q0_reg[5]_0\,
      I5 => \q0_reg[78]_0\,
      O => \q0[27]_i_1_n_3\
    );
\q0[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000000"
    )
        port map (
      I0 => \q0_reg[0]_1\,
      I1 => \q0_reg[12]_0\,
      I2 => \q0_reg[32]_0\,
      I3 => \q0_reg[5]_0\,
      I4 => \q0_reg[33]_0\,
      O => \q0[29]_i_1_n_3\
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4000000000000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[2]_1\,
      O => \q0[2]_i_1__2_n_3\
    );
\q0[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[32]_0\,
      I3 => \q0_reg[30]_0\,
      I4 => \q0_reg[12]_0\,
      I5 => \q0_reg[33]_0\,
      O => \q0[30]_i_1_n_3\
    );
\q0[32]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810000000000000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[12]_0\,
      I2 => \q0_reg[32]_0\,
      I3 => \q0_reg[2]_0\,
      I4 => \q0_reg[33]_0\,
      I5 => \q0_reg[30]_0\,
      O => \q0[32]_i_1__9_n_3\
    );
\q0[33]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[43]_0\(0),
      I2 => \q0_reg[43]_1\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \^tile_fu_444_reg[1]_rep__4\
    );
\q0[33]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => \q0_reg[32]_0\,
      I3 => \q0_reg[12]_0\,
      O => \q0[33]_i_2_n_3\
    );
\q0[35]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \q0_reg[13]_1\,
      I1 => \q0_reg[43]_0\(0),
      I2 => \q0_reg[43]_1\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \^tile_fu_444_reg[2]_rep\
    );
\q0[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40004040"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[5]_0\,
      O => \q0[35]_i_2_n_3\
    );
\q0[38]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000000000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[5]_0\,
      I4 => \q0_reg[15]_0\,
      I5 => \q0_reg[30]_0\,
      O => \q0[38]_i_1__1_n_3\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[60]_0\,
      I2 => \q0_reg[2]_1\,
      I3 => \q0_reg[6]_2\,
      I4 => \q0_reg[6]_1\,
      I5 => \q0_reg[5]_0\,
      O => \q0[3]_i_1_n_3\
    );
\q0[40]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \q0_reg[57]_1\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[30]_0\,
      I3 => \q0_reg[2]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[15]_0\,
      O => \q0[40]_i_1__10_n_3\
    );
\q0[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080008000800080"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[57]_1\,
      I2 => \q0_reg[15]_0\,
      I3 => \q0_reg[5]_0\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[2]_0\,
      O => \q0[42]_i_1_n_3\
    );
\q0[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[2]_0\,
      O => \q0[43]_i_1_n_3\
    );
\q0[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404000000000000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[57]_1\,
      I5 => \q0_reg[15]_0\,
      O => \q0[44]_i_1_n_3\
    );
\q0[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000016000000"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[15]_0\,
      I5 => \q0_reg[60]_0\,
      O => \q0[48]_i_1_n_3\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11E2000000000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[4]_0\,
      I5 => \q0_reg[6]_2\,
      O => \q0[4]_i_1_n_3\
    );
\q0[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC10000000000000"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[2]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[5]_0\,
      I5 => \q0_reg[15]_0\,
      O => \q0[52]_i_1_n_3\
    );
\q0[54]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000000000"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[2]_0\,
      I4 => \q0_reg[15]_0\,
      I5 => \q0_reg[57]_1\,
      O => \q0[54]_i_1__8_n_3\
    );
\q0[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1180000000000000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[2]_0\,
      I4 => \q0_reg[15]_0\,
      I5 => \q0_reg[57]_1\,
      O => \q0[57]_i_1_n_3\
    );
\q0[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8000440"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => tile_fu_444_reg(0),
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[5]_0\,
      I4 => \q0_reg[78]_0\,
      O => \q0[58]_i_1_n_3\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \q0_reg[5]_1\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[4]_0\,
      I3 => \q0_reg[6]_2\,
      O => \q0[5]_i_1_n_3\
    );
\q0[60]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[5]_0\,
      I4 => \q0_reg[15]_0\,
      I5 => \q0_reg[60]_0\,
      O => \q0[60]_i_1__2_n_3\
    );
\q0[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \q0_reg[57]_1\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[0]_1\,
      I3 => \q0_reg[5]_0\,
      I4 => \q0_reg[78]_0\,
      O => \q0[61]_i_1_n_3\
    );
\q0[62]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88408830"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[60]_0\,
      I2 => tile_fu_444_reg(0),
      I3 => \q0_reg[2]_0\,
      I4 => \q0_reg[78]_0\,
      O => \q0[62]_i_2_n_3\
    );
\q0[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400004000000040"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[30]_0\,
      I4 => \q0_reg[2]_0\,
      I5 => \q0_reg[5]_0\,
      O => \q0[64]_i_1_n_3\
    );
\q0[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[5]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[2]_0\,
      O => \q0[65]_i_1_n_3\
    );
\q0[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000881000000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[15]_0\,
      O => \q0[66]_i_1_n_3\
    );
\q0[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000080800400"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[5]_0\,
      O => \q0[68]_i_1_n_3\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[2]_0\,
      I4 => \q0_reg[6]_2\,
      O => \q0[6]_i_1_n_3\
    );
\q0[70]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00080C0000000"
    )
        port map (
      I0 => \q0_reg[57]_1\,
      I1 => \q0_reg[15]_0\,
      I2 => \q0_reg[30]_0\,
      I3 => \q0_reg[5]_0\,
      I4 => \q0_reg[2]_0\,
      I5 => \q0_reg[78]_0\,
      O => \q0[70]_i_1__1_n_3\
    );
\q0[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808410000000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[15]_0\,
      O => \q0[72]_i_1_n_3\
    );
\q0[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2240000000000000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[57]_1\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[5]_0\,
      I5 => \q0_reg[15]_0\,
      O => \q0[73]_i_1_n_3\
    );
\q0[74]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0090000000000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[2]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[15]_0\,
      O => \q0[74]_i_2_n_3\
    );
\q0[78]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\(0),
      I2 => \q0_reg[43]_1\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \^tile_fu_444_reg[3]_rep__7\
    );
\q0[78]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[15]_0\,
      I3 => \q0_reg[57]_1\,
      I4 => \q0_reg[2]_0\,
      O => \q0[78]_i_2_n_3\
    );
\q0[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \q0_reg[2]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[15]_0\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[78]_0\,
      O => \q0[8]_i_1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1_n_3\,
      Q => weights_15_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1_n_3\,
      Q => weights_15_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1_n_3\,
      Q => weights_15_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1_n_3\,
      Q => weights_15_q0(12),
      R => \q0_reg[62]_0\
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1_n_3\,
      Q => weights_15_q0(13),
      R => \^tile_fu_444_reg[2]_rep\
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1_n_3\,
      Q => weights_15_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1_n_3\,
      Q => weights_15_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__0_n_3\,
      Q => weights_15_q0(17),
      R => \^tile_fu_444_reg[2]_rep\
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1_n_3\,
      Q => \^q0_reg[74]_0\(0),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[23]_0\,
      Q => weights_15_q0(23),
      R => \^tile_fu_444_reg[1]_rep__4\
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1_n_3\,
      Q => weights_15_q0(25),
      R => \q0_reg[62]_0\
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1_n_3\,
      Q => weights_15_q0(27),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1_n_3\,
      Q => weights_15_q0(29),
      R => \^tile_fu_444_reg[2]_rep\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__2_n_3\,
      Q => weights_15_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1_n_3\,
      Q => weights_15_q0(30),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__9_n_3\,
      Q => \^q0_reg[74]_0\(1),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_2_n_3\,
      Q => weights_15_q0(33),
      R => \^tile_fu_444_reg[1]_rep__4\
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_2_n_3\,
      Q => weights_15_q0(35),
      R => \^tile_fu_444_reg[2]_rep\
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[36]_0\(0),
      Q => weights_15_q0(36),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__1_n_3\,
      Q => weights_15_q0(38),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1_n_3\,
      Q => weights_15_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__10_n_3\,
      Q => \^q0_reg[74]_0\(2),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1_n_3\,
      Q => weights_15_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1_n_3\,
      Q => weights_15_q0(43),
      R => \^tile_fu_444_reg[3]_rep__7\
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1_n_3\,
      Q => weights_15_q0(44),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1_n_3\,
      Q => weights_15_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[49]_0\,
      Q => weights_15_q0(49),
      R => \^tile_fu_444_reg[3]_rep__7\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1_n_3\,
      Q => weights_15_q0(4),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1_n_3\,
      Q => weights_15_q0(52),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__8_n_3\,
      Q => \^q0_reg[74]_0\(3),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1_n_3\,
      Q => weights_15_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1_n_3\,
      Q => weights_15_q0(58),
      R => \q0_reg[62]_0\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1_n_3\,
      Q => weights_15_q0(5),
      R => \^tile_fu_444_reg[1]_rep__4\
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__2_n_3\,
      Q => weights_15_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1_n_3\,
      Q => weights_15_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_2_n_3\,
      Q => weights_15_q0(62),
      R => \q0_reg[62]_0\
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1_n_3\,
      Q => weights_15_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1_n_3\,
      Q => weights_15_q0(65),
      R => \^tile_fu_444_reg[3]_rep__7\
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1_n_3\,
      Q => weights_15_q0(66),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1_n_3\,
      Q => weights_15_q0(68),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1_n_3\,
      Q => weights_15_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__1_n_3\,
      Q => weights_15_q0(70),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1_n_3\,
      Q => weights_15_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1_n_3\,
      Q => \^q0_reg[74]_0\(4),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_2_n_3\,
      Q => \^q0_reg[74]_0\(5),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_2_n_3\,
      Q => weights_15_q0(78),
      R => \^tile_fu_444_reg[3]_rep__7\
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1_n_3\,
      Q => weights_15_q0(8),
      R => '0'
    );
\sub_ln90_637_reg_30847[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[74]_0\(4),
      I1 => \^q0_reg[74]_0\(5),
      O => \q0_reg[74]_1\(0)
    );
\sub_ln90_637_reg_30847[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[74]_0\(5),
      I1 => \^q0_reg[74]_0\(4),
      O => \q0_reg[74]_1\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[42]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[40]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \q0_reg[42]_1\ : in STD_LOGIC;
    tile_fu_444_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[20]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[20]_1\ : in STD_LOGIC;
    \q0_reg[79]_0\ : in STD_LOGIC;
    \q0_reg[20]_2\ : in STD_LOGIC;
    \q0_reg[20]_3\ : in STD_LOGIC;
    \q0_reg[30]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R is
  signal \add_ln169_42_reg_29662[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_42_reg_29662[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_42_reg_29662[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_42_reg_29662[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_42_reg_29662[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_42_reg_29662[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_42_reg_29662[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_42_reg_29662[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_46_reg_29672[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_51_reg_29682[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_51_reg_29682[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_51_reg_29682[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_51_reg_29682[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_55_reg_29692[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_61_reg_29702[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_61_reg_29702[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_61_reg_29702[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_61_reg_29702[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_65_reg_29712[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_65_reg_29712[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_65_reg_29712[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_70_reg_29722[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_70_reg_29722[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_70_reg_29722[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_70_reg_29722[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_75_reg_29732[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_75_reg_29732[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_75_reg_29732[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_75_reg_29732[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__14_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[42]_i_2_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[5]_i_2_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__10_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sext_ln169_29_fu_4168_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_640_fu_3344_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_641_fu_3366_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_642_fu_3388_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_645_fu_3454_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_647_fu_3498_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_650_fu_3564_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_651_fu_3586_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_652_fu_3608_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_656_fu_3696_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_657_fu_3718_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_658_fu_3740_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_660_fu_3784_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_662_fu_3828_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_1_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[1]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[3]_i_4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[3]_i_5\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[3]_i_6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[3]_i_7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \add_ln169_42_reg_29662[3]_i_8\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[1]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[1]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[3]_i_4\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[3]_i_5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[3]_i_6\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[3]_i_7\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \add_ln169_46_reg_29672[3]_i_8\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[1]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[1]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[3]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[3]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[3]_i_4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[3]_i_5\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[3]_i_7\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \add_ln169_51_reg_29682[3]_i_8\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_ln169_53_reg_29687[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln169_53_reg_29687[1]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln169_53_reg_29687[2]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln169_53_reg_29687[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[0]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[1]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[3]_i_4\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[3]_i_5\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[3]_i_6\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[3]_i_7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \add_ln169_55_reg_29692[3]_i_8\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[1]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[1]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[1]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[3]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[3]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[3]_i_4\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[3]_i_5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[3]_i_7\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \add_ln169_61_reg_29702[3]_i_8\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln169_65_reg_29712[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln169_65_reg_29712[1]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_ln169_65_reg_29712[1]_i_3\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \add_ln169_65_reg_29712[2]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_ln169_65_reg_29712[3]_i_4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln169_65_reg_29712[3]_i_5\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[0]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[1]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[1]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[3]_i_2\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[3]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[3]_i_4\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[3]_i_5\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[3]_i_7\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \add_ln169_70_reg_29722[3]_i_8\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[1]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[1]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[3]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[3]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[3]_i_4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[3]_i_5\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[3]_i_7\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \add_ln169_75_reg_29732[3]_i_8\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sub_ln90_77_reg_29657[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sub_ln90_77_reg_29657[2]_i_1\ : label is "soft_lutpair312";
begin
  \q0_reg[75]_0\(1 downto 0) <= \^q0_reg[75]_0\(1 downto 0);
\add_ln169_42_reg_29662[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(72),
      I1 => weights_1_q0(76),
      I2 => weights_1_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(0)
    );
\add_ln169_42_reg_29662[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_1_q0(70),
      I1 => weights_1_q0(72),
      I2 => weights_1_q0(76),
      I3 => \add_ln169_42_reg_29662[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(1)
    );
\add_ln169_42_reg_29662[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_1_q0(71),
      I1 => weights_1_q0(70),
      I2 => Q(34),
      I3 => \add_ln169_42_reg_29662[3]_i_8_n_3\,
      I4 => \add_ln169_42_reg_29662[3]_i_7_n_3\,
      O => \add_ln169_42_reg_29662[1]_i_2_n_3\
    );
\add_ln169_42_reg_29662[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_1_q0(73),
      I1 => weights_1_q0(72),
      I2 => Q(35),
      I3 => \add_ln169_42_reg_29662[3]_i_3_n_3\,
      I4 => \add_ln169_42_reg_29662[3]_i_5_n_3\,
      I5 => \add_ln169_42_reg_29662[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(2)
    );
\add_ln169_42_reg_29662[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_42_reg_29662[3]_i_2_n_3\,
      I1 => \add_ln169_42_reg_29662[3]_i_3_n_3\,
      I2 => \add_ln169_42_reg_29662[3]_i_4_n_3\,
      I3 => \add_ln169_42_reg_29662[3]_i_5_n_3\,
      I4 => \add_ln169_42_reg_29662[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3)
    );
\add_ln169_42_reg_29662[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(34),
      I1 => weights_1_q0(70),
      I2 => weights_1_q0(71),
      I3 => Q(36),
      I4 => weights_1_q0(76),
      I5 => weights_1_q0(77),
      O => \add_ln169_42_reg_29662[3]_i_2_n_3\
    );
\add_ln169_42_reg_29662[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(34),
      I1 => weights_1_q0(70),
      I2 => weights_1_q0(71),
      I3 => Q(36),
      I4 => weights_1_q0(76),
      I5 => weights_1_q0(77),
      O => \add_ln169_42_reg_29662[3]_i_3_n_3\
    );
\add_ln169_42_reg_29662[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(35),
      I1 => weights_1_q0(72),
      I2 => weights_1_q0(73),
      O => \add_ln169_42_reg_29662[3]_i_4_n_3\
    );
\add_ln169_42_reg_29662[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_1_q0(70),
      I1 => weights_1_q0(72),
      I2 => weights_1_q0(76),
      I3 => \add_ln169_42_reg_29662[1]_i_2_n_3\,
      O => \add_ln169_42_reg_29662[3]_i_5_n_3\
    );
\add_ln169_42_reg_29662[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(34),
      I1 => weights_1_q0(70),
      I2 => weights_1_q0(71),
      I3 => \add_ln169_42_reg_29662[3]_i_7_n_3\,
      I4 => \add_ln169_42_reg_29662[3]_i_8_n_3\,
      O => \add_ln169_42_reg_29662[3]_i_6_n_3\
    );
\add_ln169_42_reg_29662[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_1_q0(72),
      I2 => weights_1_q0(73),
      O => \add_ln169_42_reg_29662[3]_i_7_n_3\
    );
\add_ln169_42_reg_29662[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_1_q0(76),
      I2 => weights_1_q0(77),
      O => \add_ln169_42_reg_29662[3]_i_8_n_3\
    );
\add_ln169_44_reg_29667[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_1_q0(68),
      I1 => weights_1_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_44_reg_29667[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_1_q0(60),
      I2 => weights_1_q0(61),
      I3 => Q(33),
      I4 => weights_1_q0(68),
      I5 => weights_1_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_44_reg_29667[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_1_q0(60),
      I2 => weights_1_q0(61),
      I3 => Q(33),
      I4 => weights_1_q0(68),
      I5 => weights_1_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_44_reg_29667[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_1_q0(61),
      I1 => weights_1_q0(60),
      I2 => Q(29),
      I3 => weights_1_q0(69),
      I4 => weights_1_q0(68),
      I5 => Q(33),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_46_reg_29672[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(62),
      I1 => weights_1_q0(58),
      I2 => weights_1_q0(66),
      O => D(0)
    );
\add_ln169_46_reg_29672[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_1_q0(66),
      I1 => weights_1_q0(62),
      I2 => weights_1_q0(58),
      I3 => \add_ln169_46_reg_29672[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_46_reg_29672[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_1_q0(67),
      I1 => weights_1_q0(66),
      I2 => Q(32),
      I3 => \add_ln169_46_reg_29672[3]_i_8_n_3\,
      I4 => \add_ln169_46_reg_29672[3]_i_7_n_3\,
      O => \add_ln169_46_reg_29672[1]_i_2_n_3\
    );
\add_ln169_46_reg_29672[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_1_q0(63),
      I1 => weights_1_q0(62),
      I2 => Q(30),
      I3 => \add_ln169_46_reg_29672[3]_i_3_n_3\,
      I4 => \add_ln169_46_reg_29672[3]_i_5_n_3\,
      I5 => \add_ln169_46_reg_29672[3]_i_6_n_3\,
      O => D(2)
    );
\add_ln169_46_reg_29672[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_46_reg_29672[3]_i_2_n_3\,
      I1 => \add_ln169_46_reg_29672[3]_i_3_n_3\,
      I2 => \add_ln169_46_reg_29672[3]_i_4_n_3\,
      I3 => \add_ln169_46_reg_29672[3]_i_5_n_3\,
      I4 => \add_ln169_46_reg_29672[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_46_reg_29672[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(32),
      I1 => weights_1_q0(66),
      I2 => weights_1_q0(67),
      I3 => Q(28),
      I4 => weights_1_q0(58),
      I5 => weights_1_q0(59),
      O => \add_ln169_46_reg_29672[3]_i_2_n_3\
    );
\add_ln169_46_reg_29672[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(32),
      I1 => weights_1_q0(66),
      I2 => weights_1_q0(67),
      I3 => Q(28),
      I4 => weights_1_q0(58),
      I5 => weights_1_q0(59),
      O => \add_ln169_46_reg_29672[3]_i_3_n_3\
    );
\add_ln169_46_reg_29672[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(30),
      I1 => weights_1_q0(62),
      I2 => weights_1_q0(63),
      O => \add_ln169_46_reg_29672[3]_i_4_n_3\
    );
\add_ln169_46_reg_29672[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_1_q0(66),
      I1 => weights_1_q0(62),
      I2 => weights_1_q0(58),
      I3 => \add_ln169_46_reg_29672[1]_i_2_n_3\,
      O => \add_ln169_46_reg_29672[3]_i_5_n_3\
    );
\add_ln169_46_reg_29672[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(32),
      I1 => weights_1_q0(66),
      I2 => weights_1_q0(67),
      I3 => \add_ln169_46_reg_29672[3]_i_7_n_3\,
      I4 => \add_ln169_46_reg_29672[3]_i_8_n_3\,
      O => \add_ln169_46_reg_29672[3]_i_6_n_3\
    );
\add_ln169_46_reg_29672[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_1_q0(58),
      I2 => weights_1_q0(59),
      O => \add_ln169_46_reg_29672[3]_i_7_n_3\
    );
\add_ln169_46_reg_29672[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_1_q0(62),
      I2 => weights_1_q0(63),
      O => \add_ln169_46_reg_29672[3]_i_8_n_3\
    );
\add_ln169_49_reg_29677[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_1_q0(40),
      I1 => weights_1_q0(64),
      O => \q0_reg[40]_0\(0)
    );
\add_ln169_49_reg_29677[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_1_q0(40),
      I2 => weights_1_q0(41),
      I3 => Q(31),
      I4 => weights_1_q0(64),
      I5 => weights_1_q0(65),
      O => \q0_reg[40]_0\(1)
    );
\add_ln169_49_reg_29677[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5FD20A42002B5A4"
    )
        port map (
      I0 => weights_1_q0(41),
      I1 => weights_1_q0(40),
      I2 => Q(19),
      I3 => weights_1_q0(64),
      I4 => weights_1_q0(65),
      I5 => Q(31),
      O => \q0_reg[40]_0\(2)
    );
\add_ln169_49_reg_29677[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB00C2C2"
    )
        port map (
      I0 => weights_1_q0(40),
      I1 => weights_1_q0(41),
      I2 => Q(19),
      I3 => Q(31),
      I4 => weights_1_q0(65),
      I5 => weights_1_q0(64),
      O => \q0_reg[40]_0\(3)
    );
\add_ln169_51_reg_29682[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(42),
      I1 => weights_1_q0(46),
      I2 => weights_1_q0(38),
      O => \q0_reg[42]_0\(0)
    );
\add_ln169_51_reg_29682[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_1_q0(42),
      I1 => weights_1_q0(38),
      I2 => weights_1_q0(46),
      I3 => \add_ln169_51_reg_29682[1]_i_2_n_3\,
      O => \q0_reg[42]_0\(1)
    );
\add_ln169_51_reg_29682[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_1_q0(43),
      I1 => weights_1_q0(42),
      I2 => Q(20),
      I3 => sext_ln90_662_fu_3828_p1(1),
      I4 => sext_ln90_658_fu_3740_p1(1),
      O => \add_ln169_51_reg_29682[1]_i_2_n_3\
    );
\add_ln169_51_reg_29682[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(22),
      I1 => weights_1_q0(46),
      I2 => weights_1_q0(47),
      O => sext_ln90_662_fu_3828_p1(1)
    );
\add_ln169_51_reg_29682[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_51_reg_29682[2]_i_2_n_3\,
      I1 => weights_1_q0(43),
      I2 => weights_1_q0(42),
      I3 => Q(20),
      I4 => \add_ln169_51_reg_29682[3]_i_2_n_3\,
      I5 => \add_ln169_51_reg_29682[3]_i_3_n_3\,
      O => \q0_reg[42]_0\(2)
    );
\add_ln169_51_reg_29682[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_1_q0(39),
      I1 => weights_1_q0(38),
      I2 => Q(18),
      I3 => weights_1_q0(47),
      I4 => weights_1_q0(46),
      I5 => Q(22),
      O => \add_ln169_51_reg_29682[2]_i_2_n_3\
    );
\add_ln169_51_reg_29682[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_51_reg_29682[3]_i_2_n_3\,
      I1 => \add_ln169_51_reg_29682[3]_i_3_n_3\,
      I2 => sext_ln90_658_fu_3740_p1(2),
      I3 => sext_ln90_662_fu_3828_p1(2),
      I4 => sext_ln90_660_fu_3784_p1(2),
      O => \q0_reg[42]_0\(3)
    );
\add_ln169_51_reg_29682[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_51_reg_29682[1]_i_2_n_3\,
      I1 => weights_1_q0(42),
      I2 => weights_1_q0(38),
      I3 => weights_1_q0(46),
      O => \add_ln169_51_reg_29682[3]_i_2_n_3\
    );
\add_ln169_51_reg_29682[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_1_q0(47),
      I1 => weights_1_q0(46),
      I2 => Q(22),
      I3 => sext_ln90_658_fu_3740_p1(1),
      I4 => sext_ln90_660_fu_3784_p1(1),
      O => \add_ln169_51_reg_29682[3]_i_3_n_3\
    );
\add_ln169_51_reg_29682[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_1_q0(38),
      I2 => weights_1_q0(39),
      O => sext_ln90_658_fu_3740_p1(2)
    );
\add_ln169_51_reg_29682[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(22),
      I1 => weights_1_q0(46),
      I2 => weights_1_q0(47),
      O => sext_ln90_662_fu_3828_p1(2)
    );
\add_ln169_51_reg_29682[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_1_q0(42),
      I2 => weights_1_q0(43),
      O => sext_ln90_660_fu_3784_p1(2)
    );
\add_ln169_51_reg_29682[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_1_q0(38),
      I2 => weights_1_q0(39),
      O => sext_ln90_658_fu_3740_p1(1)
    );
\add_ln169_51_reg_29682[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_1_q0(42),
      I2 => weights_1_q0(43),
      O => sext_ln90_660_fu_3784_p1(1)
    );
\add_ln169_53_reg_29687[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_1_q0(44),
      I1 => weights_1_q0(51),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_53_reg_29687[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4774B88"
    )
        port map (
      I0 => Q(24),
      I1 => weights_1_q0(51),
      I2 => Q(21),
      I3 => weights_1_q0(44),
      I4 => weights_1_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_53_reg_29687[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F00B88"
    )
        port map (
      I0 => Q(24),
      I1 => weights_1_q0(51),
      I2 => Q(21),
      I3 => weights_1_q0(44),
      I4 => weights_1_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_53_reg_29687[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F80D08"
    )
        port map (
      I0 => weights_1_q0(51),
      I1 => Q(24),
      I2 => weights_1_q0(45),
      I3 => weights_1_q0(44),
      I4 => Q(21),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_55_reg_29692[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(52),
      I1 => weights_1_q0(48),
      I2 => weights_1_q0(56),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(0)
    );
\add_ln169_55_reg_29692[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_1_q0(56),
      I1 => weights_1_q0(52),
      I2 => weights_1_q0(48),
      I3 => \add_ln169_55_reg_29692[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(1)
    );
\add_ln169_55_reg_29692[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_1_q0(57),
      I1 => weights_1_q0(56),
      I2 => Q(27),
      I3 => \add_ln169_55_reg_29692[3]_i_8_n_3\,
      I4 => \add_ln169_55_reg_29692[3]_i_7_n_3\,
      O => \add_ln169_55_reg_29692[1]_i_2_n_3\
    );
\add_ln169_55_reg_29692[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_1_q0(53),
      I1 => weights_1_q0(52),
      I2 => Q(25),
      I3 => \add_ln169_55_reg_29692[3]_i_3_n_3\,
      I4 => \add_ln169_55_reg_29692[3]_i_5_n_3\,
      I5 => \add_ln169_55_reg_29692[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(2)
    );
\add_ln169_55_reg_29692[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_55_reg_29692[3]_i_2_n_3\,
      I1 => \add_ln169_55_reg_29692[3]_i_3_n_3\,
      I2 => \add_ln169_55_reg_29692[3]_i_4_n_3\,
      I3 => \add_ln169_55_reg_29692[3]_i_5_n_3\,
      I4 => \add_ln169_55_reg_29692[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3)
    );
\add_ln169_55_reg_29692[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(27),
      I1 => weights_1_q0(56),
      I2 => weights_1_q0(57),
      I3 => Q(23),
      I4 => weights_1_q0(48),
      I5 => weights_1_q0(49),
      O => \add_ln169_55_reg_29692[3]_i_2_n_3\
    );
\add_ln169_55_reg_29692[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(27),
      I1 => weights_1_q0(56),
      I2 => weights_1_q0(57),
      I3 => Q(23),
      I4 => weights_1_q0(48),
      I5 => weights_1_q0(49),
      O => \add_ln169_55_reg_29692[3]_i_3_n_3\
    );
\add_ln169_55_reg_29692[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(25),
      I1 => weights_1_q0(52),
      I2 => weights_1_q0(53),
      O => \add_ln169_55_reg_29692[3]_i_4_n_3\
    );
\add_ln169_55_reg_29692[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_1_q0(56),
      I1 => weights_1_q0(52),
      I2 => weights_1_q0(48),
      I3 => \add_ln169_55_reg_29692[1]_i_2_n_3\,
      O => \add_ln169_55_reg_29692[3]_i_5_n_3\
    );
\add_ln169_55_reg_29692[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(27),
      I1 => weights_1_q0(56),
      I2 => weights_1_q0(57),
      I3 => \add_ln169_55_reg_29692[3]_i_7_n_3\,
      I4 => \add_ln169_55_reg_29692[3]_i_8_n_3\,
      O => \add_ln169_55_reg_29692[3]_i_6_n_3\
    );
\add_ln169_55_reg_29692[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_1_q0(48),
      I2 => weights_1_q0(49),
      O => \add_ln169_55_reg_29692[3]_i_7_n_3\
    );
\add_ln169_55_reg_29692[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_1_q0(52),
      I2 => weights_1_q0(53),
      O => \add_ln169_55_reg_29692[3]_i_8_n_3\
    );
\add_ln169_59_reg_29697[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_1_q0(0),
      I1 => weights_1_q0(54),
      O => \q0_reg[0]_0\(0)
    );
\add_ln169_59_reg_29697[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_1_q0(0),
      I2 => weights_1_q0(1),
      I3 => Q(26),
      I4 => weights_1_q0(54),
      I5 => weights_1_q0(55),
      O => \q0_reg[0]_0\(1)
    );
\add_ln169_59_reg_29697[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5FD20A42002B5A4"
    )
        port map (
      I0 => weights_1_q0(1),
      I1 => weights_1_q0(0),
      I2 => Q(0),
      I3 => weights_1_q0(54),
      I4 => weights_1_q0(55),
      I5 => Q(26),
      O => \q0_reg[0]_0\(2)
    );
\add_ln169_59_reg_29697[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB00C2C2"
    )
        port map (
      I0 => weights_1_q0(0),
      I1 => weights_1_q0(1),
      I2 => Q(0),
      I3 => Q(26),
      I4 => weights_1_q0(55),
      I5 => weights_1_q0(54),
      O => \q0_reg[0]_0\(3)
    );
\add_ln169_61_reg_29702[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(6),
      I1 => weights_1_q0(4),
      I2 => weights_1_q0(2),
      O => \q0_reg[6]_0\(0)
    );
\add_ln169_61_reg_29702[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_1_q0(6),
      I1 => weights_1_q0(2),
      I2 => weights_1_q0(4),
      I3 => \add_ln169_61_reg_29702[1]_i_2_n_3\,
      O => \q0_reg[6]_0\(1)
    );
\add_ln169_61_reg_29702[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_1_q0(7),
      I1 => weights_1_q0(6),
      I2 => Q(3),
      I3 => sext_ln90_641_fu_3366_p1(1),
      I4 => sext_ln90_640_fu_3344_p1(1),
      O => \add_ln169_61_reg_29702[1]_i_2_n_3\
    );
\add_ln169_61_reg_29702[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_1_q0(4),
      I2 => weights_1_q0(5),
      O => sext_ln90_641_fu_3366_p1(1)
    );
\add_ln169_61_reg_29702[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_61_reg_29702[2]_i_2_n_3\,
      I1 => weights_1_q0(7),
      I2 => weights_1_q0(6),
      I3 => Q(3),
      I4 => \add_ln169_61_reg_29702[3]_i_2_n_3\,
      I5 => \add_ln169_61_reg_29702[3]_i_3_n_3\,
      O => \q0_reg[6]_0\(2)
    );
\add_ln169_61_reg_29702[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_1_q0(3),
      I1 => weights_1_q0(2),
      I2 => Q(1),
      I3 => weights_1_q0(5),
      I4 => weights_1_q0(4),
      I5 => Q(2),
      O => \add_ln169_61_reg_29702[2]_i_2_n_3\
    );
\add_ln169_61_reg_29702[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_61_reg_29702[3]_i_2_n_3\,
      I1 => \add_ln169_61_reg_29702[3]_i_3_n_3\,
      I2 => sext_ln90_640_fu_3344_p1(2),
      I3 => sext_ln90_641_fu_3366_p1(2),
      I4 => sext_ln90_642_fu_3388_p1(2),
      O => \q0_reg[6]_0\(3)
    );
\add_ln169_61_reg_29702[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_61_reg_29702[1]_i_2_n_3\,
      I1 => weights_1_q0(6),
      I2 => weights_1_q0(2),
      I3 => weights_1_q0(4),
      O => \add_ln169_61_reg_29702[3]_i_2_n_3\
    );
\add_ln169_61_reg_29702[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_1_q0(5),
      I1 => weights_1_q0(4),
      I2 => Q(2),
      I3 => sext_ln90_640_fu_3344_p1(1),
      I4 => sext_ln90_642_fu_3388_p1(1),
      O => \add_ln169_61_reg_29702[3]_i_3_n_3\
    );
\add_ln169_61_reg_29702[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_1_q0(2),
      I2 => weights_1_q0(3),
      O => sext_ln90_640_fu_3344_p1(2)
    );
\add_ln169_61_reg_29702[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_1_q0(4),
      I2 => weights_1_q0(5),
      O => sext_ln90_641_fu_3366_p1(2)
    );
\add_ln169_61_reg_29702[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_1_q0(6),
      I2 => weights_1_q0(7),
      O => sext_ln90_642_fu_3388_p1(2)
    );
\add_ln169_61_reg_29702[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_1_q0(2),
      I2 => weights_1_q0(3),
      O => sext_ln90_640_fu_3344_p1(1)
    );
\add_ln169_61_reg_29702[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_1_q0(6),
      I2 => weights_1_q0(7),
      O => sext_ln90_642_fu_3388_p1(1)
    );
\add_ln169_63_reg_29707[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_1_q0(10),
      I1 => weights_1_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_63_reg_29707[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_1_q0(8),
      I2 => weights_1_q0(9),
      I3 => Q(5),
      I4 => weights_1_q0(10),
      I5 => weights_1_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_63_reg_29707[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_1_q0(8),
      I2 => weights_1_q0(9),
      I3 => Q(5),
      I4 => weights_1_q0(10),
      I5 => weights_1_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_63_reg_29707[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_1_q0(9),
      I1 => weights_1_q0(8),
      I2 => Q(4),
      I3 => weights_1_q0(11),
      I4 => weights_1_q0(10),
      I5 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_65_reg_29712[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(16),
      I1 => weights_1_q0(14),
      I2 => weights_1_q0(12),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]\(0)
    );
\add_ln169_65_reg_29712[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E87871EE17878"
    )
        port map (
      I0 => weights_1_q0(16),
      I1 => weights_1_q0(12),
      I2 => sext_ln90_645_fu_3454_p1(1),
      I3 => Q(7),
      I4 => weights_1_q0(14),
      I5 => sext_ln90_647_fu_3498_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]\(1)
    );
\add_ln169_65_reg_29712[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_1_q0(12),
      I2 => weights_1_q0(13),
      O => sext_ln90_645_fu_3454_p1(1)
    );
\add_ln169_65_reg_29712[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_1_q0(16),
      I2 => weights_1_q0(17),
      O => sext_ln90_647_fu_3498_p1(1)
    );
\add_ln169_65_reg_29712[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_65_reg_29712[2]_i_2_n_3\,
      I1 => weights_1_q0(17),
      I2 => weights_1_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_65_reg_29712[3]_i_2_n_3\,
      I5 => \add_ln169_65_reg_29712[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]\(2)
    );
\add_ln169_65_reg_29712[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A45BA4A4"
    )
        port map (
      I0 => weights_1_q0(13),
      I1 => weights_1_q0(12),
      I2 => Q(6),
      I3 => Q(7),
      I4 => weights_1_q0(14),
      O => \add_ln169_65_reg_29712[2]_i_2_n_3\
    );
\add_ln169_65_reg_29712[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71E7717118711818"
    )
        port map (
      I0 => \add_ln169_65_reg_29712[3]_i_2_n_3\,
      I1 => \add_ln169_65_reg_29712[3]_i_3_n_3\,
      I2 => sext_ln90_645_fu_3454_p1(2),
      I3 => Q(7),
      I4 => weights_1_q0(14),
      I5 => sext_ln90_647_fu_3498_p1(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]\(3)
    );
\add_ln169_65_reg_29712[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696969005A000000"
    )
        port map (
      I0 => sext_ln90_645_fu_3454_p1(1),
      I1 => Q(7),
      I2 => sext_ln90_647_fu_3498_p1(1),
      I3 => weights_1_q0(16),
      I4 => weights_1_q0(12),
      I5 => weights_1_q0(14),
      O => \add_ln169_65_reg_29712[3]_i_2_n_3\
    );
\add_ln169_65_reg_29712[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F440F44040F4F440"
    )
        port map (
      I0 => Q(7),
      I1 => weights_1_q0(14),
      I2 => sext_ln90_645_fu_3454_p1(1),
      I3 => weights_1_q0(17),
      I4 => weights_1_q0(16),
      I5 => Q(8),
      O => \add_ln169_65_reg_29712[3]_i_3_n_3\
    );
\add_ln169_65_reg_29712[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_1_q0(12),
      I2 => weights_1_q0(13),
      O => sext_ln90_645_fu_3454_p1(2)
    );
\add_ln169_65_reg_29712[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_1_q0(16),
      I2 => weights_1_q0(17),
      O => sext_ln90_647_fu_3498_p1(2)
    );
\add_ln169_68_reg_29717[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_1_q0(20),
      I1 => weights_1_q0(18),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_68_reg_29717[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_1_q0(18),
      I2 => weights_1_q0(19),
      I3 => Q(10),
      I4 => weights_1_q0(20),
      I5 => weights_1_q0(23),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_68_reg_29717[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_1_q0(18),
      I2 => weights_1_q0(19),
      I3 => Q(10),
      I4 => weights_1_q0(20),
      I5 => weights_1_q0(23),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_68_reg_29717[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_1_q0(19),
      I1 => weights_1_q0(18),
      I2 => Q(9),
      I3 => weights_1_q0(23),
      I4 => weights_1_q0(20),
      I5 => Q(10),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_70_reg_29722[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(26),
      I1 => weights_1_q0(24),
      I2 => weights_1_q0(22),
      O => \q0_reg[26]_0\(0)
    );
\add_ln169_70_reg_29722[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_1_q0(26),
      I1 => weights_1_q0(22),
      I2 => weights_1_q0(24),
      I3 => \add_ln169_70_reg_29722[1]_i_2_n_3\,
      O => \q0_reg[26]_0\(1)
    );
\add_ln169_70_reg_29722[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_1_q0(27),
      I1 => weights_1_q0(26),
      I2 => Q(13),
      I3 => sext_ln90_651_fu_3586_p1(1),
      I4 => sext_ln90_650_fu_3564_p1(1),
      O => \add_ln169_70_reg_29722[1]_i_2_n_3\
    );
\add_ln169_70_reg_29722[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_1_q0(24),
      I2 => weights_1_q0(25),
      O => sext_ln90_651_fu_3586_p1(1)
    );
\add_ln169_70_reg_29722[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_70_reg_29722[2]_i_2_n_3\,
      I1 => weights_1_q0(27),
      I2 => weights_1_q0(26),
      I3 => Q(13),
      I4 => \add_ln169_70_reg_29722[3]_i_2_n_3\,
      I5 => \add_ln169_70_reg_29722[3]_i_3_n_3\,
      O => \q0_reg[26]_0\(2)
    );
\add_ln169_70_reg_29722[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_1_q0(23),
      I1 => weights_1_q0(22),
      I2 => Q(11),
      I3 => weights_1_q0(25),
      I4 => weights_1_q0(24),
      I5 => Q(12),
      O => \add_ln169_70_reg_29722[2]_i_2_n_3\
    );
\add_ln169_70_reg_29722[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_70_reg_29722[3]_i_2_n_3\,
      I1 => \add_ln169_70_reg_29722[3]_i_3_n_3\,
      I2 => sext_ln90_650_fu_3564_p1(2),
      I3 => sext_ln90_651_fu_3586_p1(2),
      I4 => sext_ln90_652_fu_3608_p1(2),
      O => \q0_reg[26]_0\(3)
    );
\add_ln169_70_reg_29722[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_70_reg_29722[1]_i_2_n_3\,
      I1 => weights_1_q0(26),
      I2 => weights_1_q0(22),
      I3 => weights_1_q0(24),
      O => \add_ln169_70_reg_29722[3]_i_2_n_3\
    );
\add_ln169_70_reg_29722[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_1_q0(25),
      I1 => weights_1_q0(24),
      I2 => Q(12),
      I3 => sext_ln90_650_fu_3564_p1(1),
      I4 => sext_ln90_652_fu_3608_p1(1),
      O => \add_ln169_70_reg_29722[3]_i_3_n_3\
    );
\add_ln169_70_reg_29722[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_1_q0(22),
      I2 => weights_1_q0(23),
      O => sext_ln90_650_fu_3564_p1(2)
    );
\add_ln169_70_reg_29722[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_1_q0(24),
      I2 => weights_1_q0(25),
      O => sext_ln90_651_fu_3586_p1(2)
    );
\add_ln169_70_reg_29722[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_1_q0(26),
      I2 => weights_1_q0(27),
      O => sext_ln90_652_fu_3608_p1(2)
    );
\add_ln169_70_reg_29722[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_1_q0(22),
      I2 => weights_1_q0(23),
      O => sext_ln90_650_fu_3564_p1(1)
    );
\add_ln169_70_reg_29722[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_1_q0(26),
      I2 => weights_1_q0(27),
      O => sext_ln90_652_fu_3608_p1(1)
    );
\add_ln169_73_reg_29727[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_1_q0(30),
      I1 => weights_1_q0(32),
      O => \q0_reg[31]_0\(0)
    );
\add_ln169_73_reg_29727[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_1_q0(32),
      I2 => weights_1_q0(33),
      I3 => Q(14),
      I4 => weights_1_q0(30),
      I5 => weights_1_q0(31),
      O => \q0_reg[31]_0\(1)
    );
\add_ln169_73_reg_29727[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B502A4"
    )
        port map (
      I0 => weights_1_q0(33),
      I1 => weights_1_q0(32),
      I2 => Q(15),
      I3 => weights_1_q0(31),
      I4 => weights_1_q0(30),
      I5 => Q(14),
      O => \q0_reg[31]_0\(2)
    );
\add_ln169_73_reg_29727[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_1_q0(31),
      I1 => weights_1_q0(30),
      I2 => Q(14),
      I3 => weights_1_q0(33),
      I4 => weights_1_q0(32),
      I5 => Q(15),
      O => \q0_reg[31]_0\(3)
    );
\add_ln169_75_reg_29732[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_1_q0(34),
      I1 => weights_1_q0(78),
      I2 => weights_1_q0(36),
      O => \q0_reg[34]_0\(0)
    );
\add_ln169_75_reg_29732[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_1_q0(34),
      I1 => weights_1_q0(36),
      I2 => weights_1_q0(78),
      I3 => \add_ln169_75_reg_29732[1]_i_2_n_3\,
      O => \q0_reg[34]_0\(1)
    );
\add_ln169_75_reg_29732[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_1_q0(35),
      I1 => weights_1_q0(34),
      I2 => Q(16),
      I3 => sext_ln169_29_fu_4168_p1(1),
      I4 => sext_ln90_657_fu_3718_p1(1),
      O => \add_ln169_75_reg_29732[1]_i_2_n_3\
    );
\add_ln169_75_reg_29732[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_1_q0(78),
      I2 => weights_1_q0(79),
      O => sext_ln169_29_fu_4168_p1(1)
    );
\add_ln169_75_reg_29732[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_75_reg_29732[2]_i_2_n_3\,
      I1 => weights_1_q0(35),
      I2 => weights_1_q0(34),
      I3 => Q(16),
      I4 => \add_ln169_75_reg_29732[3]_i_2_n_3\,
      I5 => \add_ln169_75_reg_29732[3]_i_3_n_3\,
      O => \q0_reg[34]_0\(2)
    );
\add_ln169_75_reg_29732[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_1_q0(37),
      I1 => weights_1_q0(36),
      I2 => Q(17),
      I3 => weights_1_q0(79),
      I4 => weights_1_q0(78),
      I5 => Q(37),
      O => \add_ln169_75_reg_29732[2]_i_2_n_3\
    );
\add_ln169_75_reg_29732[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_75_reg_29732[3]_i_2_n_3\,
      I1 => \add_ln169_75_reg_29732[3]_i_3_n_3\,
      I2 => sext_ln90_657_fu_3718_p1(2),
      I3 => sext_ln169_29_fu_4168_p1(2),
      I4 => sext_ln90_656_fu_3696_p1(2),
      O => \q0_reg[34]_0\(3)
    );
\add_ln169_75_reg_29732[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_75_reg_29732[1]_i_2_n_3\,
      I1 => weights_1_q0(34),
      I2 => weights_1_q0(36),
      I3 => weights_1_q0(78),
      O => \add_ln169_75_reg_29732[3]_i_2_n_3\
    );
\add_ln169_75_reg_29732[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_1_q0(79),
      I1 => weights_1_q0(78),
      I2 => Q(37),
      I3 => sext_ln90_657_fu_3718_p1(1),
      I4 => sext_ln90_656_fu_3696_p1(1),
      O => \add_ln169_75_reg_29732[3]_i_3_n_3\
    );
\add_ln169_75_reg_29732[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_1_q0(36),
      I2 => weights_1_q0(37),
      O => sext_ln90_657_fu_3718_p1(2)
    );
\add_ln169_75_reg_29732[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_1_q0(78),
      I2 => weights_1_q0(79),
      O => sext_ln169_29_fu_4168_p1(2)
    );
\add_ln169_75_reg_29732[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_1_q0(34),
      I2 => weights_1_q0(35),
      O => sext_ln90_656_fu_3696_p1(2)
    );
\add_ln169_75_reg_29732[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_1_q0(36),
      I2 => weights_1_q0(37),
      O => sext_ln90_657_fu_3718_p1(1)
    );
\add_ln169_75_reg_29732[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_1_q0(34),
      I2 => weights_1_q0(35),
      O => sext_ln90_656_fu_3696_p1(1)
    );
\q0[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0210202020112000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[0]_i_1__13_n_3\
    );
\q0[10]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200182218110000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[10]_i_1__13_n_3\
    );
\q0[11]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200002018010000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[11]_i_1__14_n_3\
    );
\q0[12]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"030088A080910200"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[12]_i_1__14_n_3\
    );
\q0[13]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0380800200818000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[13]_i_1__14_n_3\
    );
\q0[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \q0_reg[14]_0\,
      I1 => \q0_reg[20]_0\,
      I2 => tile_fu_444_reg(0),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(3),
      O => \q0[14]_i_1__4_n_3\
    );
\q0[16]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000001080020000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[16]_i_1__11_n_3\
    );
\q0[17]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000020000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[17]_i_1__13_n_3\
    );
\q0[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A989A0004000810"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[79]_0\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[20]_1\,
      O => \q0[18]_i_1__2_n_3\
    );
\q0[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8898980004000010"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[79]_0\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[20]_1\,
      O => \q0[19]_i_1__1_n_3\
    );
\q0[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200100000200000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[1]_i_1__13_n_3\
    );
\q0[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000C000002000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[79]_0\,
      I5 => \q0_reg[20]_3\,
      O => \q0[20]_i_1__1_n_3\
    );
\q0[22]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000002000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[79]_0\,
      O => \q0[22]_i_1__8_n_3\
    );
\q0[23]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_3\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[79]_0\,
      I5 => \q0_reg[20]_1\,
      O => \q0[23]_i_1__10_n_3\
    );
\q0[24]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000011010008"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[79]_0\,
      I4 => \q0_reg[20]_2\,
      I5 => \q0_reg[20]_3\,
      O => \q0[24]_i_1__10_n_3\
    );
\q0[25]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000100080000008"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[79]_0\,
      O => \q0[25]_i_1__11_n_3\
    );
\q0[26]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080001200800000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[30]_0\,
      O => \q0[26]_i_1__9_n_3\
    );
\q0[27]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080001000800000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[79]_0\,
      O => \q0[27]_i_1__9_n_3\
    );
\q0[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"828001100000A080"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[2]_i_1__12_n_3\
    );
\q0[30]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80809080A080A080"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[30]_0\,
      O => \q0[30]_i_1__13_n_3\
    );
\q0[31]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80801000A0800000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_2\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[30]_0\,
      O => \q0[31]_i_1__11_n_3\
    );
\q0[32]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A090818000008A92"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[30]_0\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[20]_2\,
      O => \q0[32]_i_1__11_n_3\
    );
\q0[33]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800002000200"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[20]_2\,
      I2 => \q0_reg[20]_3\,
      I3 => \q0_reg[30]_0\,
      I4 => \q0_reg[5]_0\,
      I5 => \q0_reg[20]_1\,
      O => \q0[33]_i_1__11_n_3\
    );
\q0[34]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8020100280002000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_3\,
      I4 => \q0_reg[20]_2\,
      I5 => \q0_reg[79]_0\,
      O => \q0[34]_i_1__11_n_3\
    );
\q0[35]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800020020000000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[79]_0\,
      I3 => \q0_reg[20]_1\,
      I4 => \q0_reg[20]_2\,
      I5 => \q0_reg[20]_3\,
      O => \q0[35]_i_1__13_n_3\
    );
\q0[36]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80900800B0800000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_3\,
      I4 => \q0_reg[20]_2\,
      I5 => \q0_reg[79]_0\,
      O => \q0[36]_i_1__11_n_3\
    );
\q0[37]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80100800B0000000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[20]_3\,
      I4 => \q0_reg[20]_2\,
      I5 => \q0_reg[79]_0\,
      O => \q0[37]_i_1__9_n_3\
    );
\q0[38]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008081A0810000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[5]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[38]_i_1__12_n_3\
    );
\q0[39]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808120010000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[5]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[39]_i_1__11_n_3\
    );
\q0[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000020000000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => tile_fu_444_reg(1),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(3),
      O => \q0[3]_i_1__12_n_3\
    );
\q0[40]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1008002008000002"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[40]_i_1__14_n_3\
    );
\q0[41]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020200000000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => tile_fu_444_reg(3),
      I2 => \q0_reg[42]_1\,
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[41]_i_1__8_n_3\
    );
\q0[42]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \q0_reg[42]_1\,
      I1 => tile_fu_444_reg(4),
      I2 => \q0[42]_i_2_n_3\,
      O => \q0[42]_i_1__10_n_3\
    );
\q0[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0D8C000C0C0C0"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[5]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[42]_i_2_n_3\
    );
\q0[43]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A000008000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => tile_fu_444_reg(0),
      I2 => tile_fu_444_reg(1),
      I3 => tile_fu_444_reg(2),
      I4 => \q0_reg[5]_0\,
      I5 => tile_fu_444_reg(3),
      O => \q0[43]_i_1__9_n_3\
    );
\q0[44]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81B0000000080000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[44]_i_1__11_n_3\
    );
\q0[45]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000800000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[45]_i_1__10_n_3\
    );
\q0[46]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010800800018000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[46]_i_1__9_n_3\
    );
\q0[47]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080100800800000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[47]_i_1__9_n_3\
    );
\q0[48]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000088090"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[48]_i_1__12_n_3\
    );
\q0[49]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000088090"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[49]_i_1__11_n_3\
    );
\q0[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0211809088A28180"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[4]_i_1__12_n_3\
    );
\q0[51]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(3),
      O => \q0[51]_i_1__9_n_3\
    );
\q0[52]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080500001002000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[52]_i_1__1_n_3\
    );
\q0[53]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000012000000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[53]_i_1__10_n_3\
    );
\q0[54]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8111800080088800"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(0),
      O => \q0[54]_i_1__12_n_3\
    );
\q0[55]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003004000000080"
    )
        port map (
      I0 => tile_fu_444_reg(1),
      I1 => \q0_reg[20]_0\,
      I2 => \q0_reg[14]_0\,
      I3 => tile_fu_444_reg(3),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(2),
      O => \q0[55]_i_1__12_n_3\
    );
\q0[56]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2011600800228888"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[56]_i_1__1_n_3\
    );
\q0[57]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2001400800200808"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[57]_i_1__2_n_3\
    );
\q0[58]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001221220000A08B"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[58]_i_1__13_n_3\
    );
\q0[59]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000012000002008"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[59]_i_1__9_n_3\
    );
\q0[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[20]_0\,
      I2 => \q0[5]_i_2_n_3\,
      O => \q0[5]_i_1__9_n_3\
    );
\q0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0205C0C0C0C20000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[5]_i_2_n_3\
    );
\q0[60]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0021400820022009"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[60]_i_1__3_n_3\
    );
\q0[61]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001200000082009"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[61]_i_1__12_n_3\
    );
\q0[62]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013600000028082"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[62]_i_1__2_n_3\
    );
\q0[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0013600000008080"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[63]_i_1__1_n_3\
    );
\q0[64]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0031500002020810"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[64]_i_1__3_n_3\
    );
\q0[65]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011400000000810"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[65]_i_1__2_n_3\
    );
\q0[66]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4160110100000200"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(1),
      O => \q0[66]_i_1__3_n_3\
    );
\q0[67]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111600000000000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[67]_i_1__0_n_3\
    );
\q0[68]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020008031080280"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[68]_i_1__13_n_3\
    );
\q0[69]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020008031000080"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(0),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(2),
      O => \q0[69]_i_1__9_n_3\
    );
\q0[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82822828A0980100"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[6]_i_1__11_n_3\
    );
\q0[70]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000480700000048"
    )
        port map (
      I0 => tile_fu_444_reg(1),
      I1 => tile_fu_444_reg(4),
      I2 => \q0_reg[42]_1\,
      I3 => tile_fu_444_reg(3),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(0),
      O => \q0[70]_i_1__13_n_3\
    );
\q0[71]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200030000"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[71]_i_1__11_n_3\
    );
\q0[72]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0021E18030000008"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[72]_i_1__2_n_3\
    );
\q0[73]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0021200020000008"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(1),
      I5 => tile_fu_444_reg(0),
      O => \q0[73]_i_1__11_n_3\
    );
\q0[74]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080218001800B8A"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(0),
      O => \q0[74]_i_1__13_n_3\
    );
\q0[75]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000047C000C040"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => tile_fu_444_reg(4),
      I2 => \q0_reg[42]_1\,
      I3 => tile_fu_444_reg(3),
      I4 => tile_fu_444_reg(2),
      I5 => tile_fu_444_reg(1),
      O => \q0[75]_i_1__10_n_3\
    );
\q0[76]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009C08020000009"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[76]_i_1__2_n_3\
    );
\q0[77]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009C08000000008"
    )
        port map (
      I0 => tile_fu_444_reg(4),
      I1 => \q0_reg[42]_1\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[77]_i_1__1_n_3\
    );
\q0[78]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020A28829004011"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[79]_0\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[20]_2\,
      O => \q0[78]_i_1__3_n_3\
    );
\q0[79]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A28821004001"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[5]_0\,
      I2 => \q0_reg[20]_1\,
      I3 => \q0_reg[79]_0\,
      I4 => \q0_reg[20]_3\,
      I5 => \q0_reg[20]_2\,
      O => \q0[79]_i_1__1_n_3\
    );
\q0[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04004000"
    )
        port map (
      I0 => \q0_reg[5]_0\,
      I1 => \q0_reg[20]_0\,
      I2 => tile_fu_444_reg(0),
      I3 => tile_fu_444_reg(1),
      I4 => tile_fu_444_reg(3),
      O => \q0[7]_i_1__8_n_3\
    );
\q0[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200480080902000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(3),
      I3 => tile_fu_444_reg(2),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[8]_i_1__2_n_3\
    );
\q0[9]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000088000000"
    )
        port map (
      I0 => \q0_reg[20]_0\,
      I1 => \q0_reg[14]_0\,
      I2 => tile_fu_444_reg(2),
      I3 => tile_fu_444_reg(3),
      I4 => tile_fu_444_reg(0),
      I5 => tile_fu_444_reg(1),
      O => \q0[9]_i_1__10_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__13_n_3\,
      Q => weights_1_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__13_n_3\,
      Q => weights_1_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__14_n_3\,
      Q => weights_1_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__14_n_3\,
      Q => weights_1_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__14_n_3\,
      Q => weights_1_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__4_n_3\,
      Q => weights_1_q0(14),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__11_n_3\,
      Q => weights_1_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__13_n_3\,
      Q => weights_1_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__2_n_3\,
      Q => weights_1_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__1_n_3\,
      Q => weights_1_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__13_n_3\,
      Q => weights_1_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__1_n_3\,
      Q => weights_1_q0(20),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__8_n_3\,
      Q => weights_1_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__10_n_3\,
      Q => weights_1_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__10_n_3\,
      Q => weights_1_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__11_n_3\,
      Q => weights_1_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__9_n_3\,
      Q => weights_1_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__9_n_3\,
      Q => weights_1_q0(27),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__12_n_3\,
      Q => weights_1_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__13_n_3\,
      Q => weights_1_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__11_n_3\,
      Q => weights_1_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__11_n_3\,
      Q => weights_1_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__11_n_3\,
      Q => weights_1_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__11_n_3\,
      Q => weights_1_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__13_n_3\,
      Q => weights_1_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__11_n_3\,
      Q => weights_1_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__9_n_3\,
      Q => weights_1_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__12_n_3\,
      Q => weights_1_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__11_n_3\,
      Q => weights_1_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__12_n_3\,
      Q => weights_1_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__14_n_3\,
      Q => weights_1_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__8_n_3\,
      Q => weights_1_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__10_n_3\,
      Q => weights_1_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__9_n_3\,
      Q => weights_1_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__11_n_3\,
      Q => weights_1_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__10_n_3\,
      Q => weights_1_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__9_n_3\,
      Q => weights_1_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__9_n_3\,
      Q => weights_1_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__12_n_3\,
      Q => weights_1_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__11_n_3\,
      Q => weights_1_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__12_n_3\,
      Q => weights_1_q0(4),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__9_n_3\,
      Q => weights_1_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__1_n_3\,
      Q => weights_1_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__10_n_3\,
      Q => weights_1_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__12_n_3\,
      Q => weights_1_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__12_n_3\,
      Q => weights_1_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__1_n_3\,
      Q => weights_1_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__2_n_3\,
      Q => weights_1_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__13_n_3\,
      Q => weights_1_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__9_n_3\,
      Q => weights_1_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__9_n_3\,
      Q => weights_1_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__3_n_3\,
      Q => weights_1_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__12_n_3\,
      Q => weights_1_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__2_n_3\,
      Q => weights_1_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__1_n_3\,
      Q => weights_1_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__3_n_3\,
      Q => weights_1_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__2_n_3\,
      Q => weights_1_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__3_n_3\,
      Q => weights_1_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__0_n_3\,
      Q => weights_1_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__13_n_3\,
      Q => weights_1_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__9_n_3\,
      Q => weights_1_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__11_n_3\,
      Q => weights_1_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__13_n_3\,
      Q => weights_1_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__11_n_3\,
      Q => weights_1_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__2_n_3\,
      Q => weights_1_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__11_n_3\,
      Q => weights_1_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__13_n_3\,
      Q => \^q0_reg[75]_0\(0),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__10_n_3\,
      Q => \^q0_reg[75]_0\(1),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__2_n_3\,
      Q => weights_1_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__1_n_3\,
      Q => weights_1_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__3_n_3\,
      Q => weights_1_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__1_n_3\,
      Q => weights_1_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__8_n_3\,
      Q => weights_1_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__2_n_3\,
      Q => weights_1_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__10_n_3\,
      Q => weights_1_q0(9),
      R => '0'
    );
\sub_ln90_77_reg_29657[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => \^q0_reg[75]_0\(1),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_77_reg_29657[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => \^q0_reg[75]_0\(1),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[63]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[73]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[75]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[41]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[77]_0\ : in STD_LOGIC;
    \q0_reg[77]_1\ : in STD_LOGIC;
    \q0_reg[77]_2\ : in STD_LOGIC;
    \q0_reg[77]_3\ : in STD_LOGIC;
    \q0_reg[75]_2\ : in STD_LOGIC;
    \q0_reg[60]_0\ : in STD_LOGIC;
    \q0_reg[47]_0\ : in STD_LOGIC;
    \q0_reg[16]_1\ : in STD_LOGIC;
    \q0_reg[47]_1\ : in STD_LOGIC;
    \q0_reg[47]_2\ : in STD_LOGIC;
    \q0_reg[60]_1\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[28]_0\ : in STD_LOGIC;
    \q0_reg[16]_2\ : in STD_LOGIC;
    \q0_reg[54]_0\ : in STD_LOGIC;
    \q0_reg[77]_4\ : in STD_LOGIC;
    \q0_reg[4]_1\ : in STD_LOGIC;
    \q0_reg[4]_2\ : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    \add_ln169_82_reg_29747_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln169_110_reg_29807_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R is
  signal \add_ln169_101_reg_29787[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_101_reg_29787[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_105_reg_29797[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_105_reg_29797[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_105_reg_29797[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_105_reg_29797[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_110_reg_29807[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_113_reg_29812[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_113_reg_29812[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_113_reg_29812[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_82_reg_29747[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_82_reg_29747[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_82_reg_29747[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_86_reg_29757[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_86_reg_29757[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_86_reg_29757[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_91_reg_29767[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_91_reg_29767[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_91_reg_29767[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_95_reg_29777[3]_i_8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__7_n_3\ : STD_LOGIC;
  signal sext_ln90_683_fu_4860_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_684_fu_4882_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_685_fu_4904_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_688_fu_4970_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_689_fu_4992_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_690_fu_5014_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_692_fu_5058_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_693_fu_5080_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_698_fu_5190_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_700_fu_5234_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_706_fu_5366_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_710_fu_5454_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_712_fu_5498_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_714_fu_5552_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_2_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[0]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[1]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[1]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[3]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[3]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[3]_i_4\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[3]_i_5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[3]_i_6\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[3]_i_7\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \add_ln169_101_reg_29787[3]_i_8\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[0]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[1]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[1]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[3]_i_2\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[3]_i_3\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[3]_i_4\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[3]_i_5\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[3]_i_7\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \add_ln169_105_reg_29797[3]_i_8\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \add_ln169_108_reg_29802[0]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \add_ln169_108_reg_29802[1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \add_ln169_108_reg_29802[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \add_ln169_108_reg_29802[3]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \add_ln169_110_reg_29807[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \add_ln169_110_reg_29807[1]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \add_ln169_113_reg_29812[1]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \add_ln169_113_reg_29812[1]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \add_ln169_113_reg_29812[3]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \add_ln169_113_reg_29812[3]_i_5\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \add_ln169_82_reg_29747[1]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \add_ln169_82_reg_29747[1]_i_3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \add_ln169_82_reg_29747[3]_i_4\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \add_ln169_82_reg_29747[3]_i_5\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \add_ln169_86_reg_29757[1]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \add_ln169_86_reg_29757[1]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \add_ln169_86_reg_29757[3]_i_4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \add_ln169_86_reg_29757[3]_i_5\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \add_ln169_91_reg_29767[0]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \add_ln169_91_reg_29767[1]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \add_ln169_91_reg_29767[1]_i_3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \add_ln169_91_reg_29767[2]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \add_ln169_91_reg_29767[3]_i_4\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \add_ln169_91_reg_29767[3]_i_5\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \add_ln169_93_reg_29772[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \add_ln169_93_reg_29772[1]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \add_ln169_93_reg_29772[2]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \add_ln169_93_reg_29772[3]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[0]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[1]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[1]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[3]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[3]_i_3\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[3]_i_4\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[3]_i_5\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[3]_i_6\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[3]_i_7\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \add_ln169_95_reg_29777[3]_i_8\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \add_ln169_99_reg_29782[0]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \add_ln169_99_reg_29782[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \add_ln169_99_reg_29782[2]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \add_ln169_99_reg_29782[3]_i_1\ : label is "soft_lutpair320";
begin
\add_ln169_101_reg_29787[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(6),
      I1 => weights_2_q0(2),
      I2 => weights_2_q0(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(0)
    );
\add_ln169_101_reg_29787[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_2_q0(4),
      I1 => weights_2_q0(6),
      I2 => weights_2_q0(2),
      I3 => \add_ln169_101_reg_29787[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(1)
    );
\add_ln169_101_reg_29787[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => \add_ln169_82_reg_29747_reg[3]\(0),
      I1 => weights_2_q0(4),
      I2 => Q(2),
      I3 => \add_ln169_101_reg_29787[3]_i_8_n_3\,
      I4 => \add_ln169_101_reg_29787[3]_i_7_n_3\,
      O => \add_ln169_101_reg_29787[1]_i_2_n_3\
    );
\add_ln169_101_reg_29787[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_2_q0(7),
      I1 => weights_2_q0(6),
      I2 => Q(3),
      I3 => \add_ln169_101_reg_29787[2]_i_2_n_3\,
      I4 => \add_ln169_101_reg_29787[3]_i_6_n_3\,
      I5 => \add_ln169_101_reg_29787[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(2)
    );
\add_ln169_101_reg_29787[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_82_reg_29747_reg[3]\(0),
      I1 => weights_2_q0(4),
      I2 => Q(2),
      I3 => Q(1),
      I4 => weights_2_q0(2),
      I5 => weights_2_q0(3),
      O => \add_ln169_101_reg_29787[2]_i_2_n_3\
    );
\add_ln169_101_reg_29787[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_101_reg_29787[3]_i_2_n_3\,
      I1 => \add_ln169_101_reg_29787[3]_i_3_n_3\,
      I2 => \add_ln169_101_reg_29787[3]_i_4_n_3\,
      I3 => \add_ln169_101_reg_29787[3]_i_5_n_3\,
      I4 => \add_ln169_101_reg_29787[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(3)
    );
\add_ln169_101_reg_29787[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(2),
      I1 => weights_2_q0(4),
      I2 => \add_ln169_82_reg_29747_reg[3]\(0),
      I3 => \add_ln169_101_reg_29787[3]_i_7_n_3\,
      I4 => \add_ln169_101_reg_29787[3]_i_8_n_3\,
      O => \add_ln169_101_reg_29787[3]_i_2_n_3\
    );
\add_ln169_101_reg_29787[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(3),
      I1 => weights_2_q0(6),
      I2 => weights_2_q0(7),
      O => \add_ln169_101_reg_29787[3]_i_3_n_3\
    );
\add_ln169_101_reg_29787[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_2_q0(3),
      I1 => weights_2_q0(2),
      I2 => Q(1),
      O => \add_ln169_101_reg_29787[3]_i_4_n_3\
    );
\add_ln169_101_reg_29787[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_2_q0(4),
      I2 => \add_ln169_82_reg_29747_reg[3]\(0),
      O => \add_ln169_101_reg_29787[3]_i_5_n_3\
    );
\add_ln169_101_reg_29787[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_2_q0(4),
      I1 => weights_2_q0(6),
      I2 => weights_2_q0(2),
      I3 => \add_ln169_101_reg_29787[1]_i_2_n_3\,
      O => \add_ln169_101_reg_29787[3]_i_6_n_3\
    );
\add_ln169_101_reg_29787[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_2_q0(2),
      I2 => weights_2_q0(3),
      O => \add_ln169_101_reg_29787[3]_i_7_n_3\
    );
\add_ln169_101_reg_29787[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_2_q0(6),
      I2 => weights_2_q0(7),
      O => \add_ln169_101_reg_29787[3]_i_8_n_3\
    );
\add_ln169_103_reg_29792[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_2_q0(10),
      I1 => weights_2_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_103_reg_29792[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_2_q0(8),
      I2 => weights_2_q0(9),
      I3 => Q(5),
      I4 => weights_2_q0(10),
      I5 => weights_2_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_103_reg_29792[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_2_q0(8),
      I2 => weights_2_q0(9),
      I3 => Q(5),
      I4 => weights_2_q0(10),
      I5 => weights_2_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_103_reg_29792[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_2_q0(9),
      I1 => weights_2_q0(8),
      I2 => Q(4),
      I3 => weights_2_q0(11),
      I4 => weights_2_q0(10),
      I5 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_105_reg_29797[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(16),
      I1 => weights_2_q0(14),
      I2 => weights_2_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_105_reg_29797[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_2_q0(16),
      I1 => weights_2_q0(12),
      I2 => weights_2_q0(14),
      I3 => \add_ln169_105_reg_29797[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_105_reg_29797[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_2_q0(17),
      I1 => weights_2_q0(16),
      I2 => Q(8),
      I3 => sext_ln90_684_fu_4882_p1(1),
      I4 => sext_ln90_683_fu_4860_p1(1),
      O => \add_ln169_105_reg_29797[1]_i_2_n_3\
    );
\add_ln169_105_reg_29797[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_2_q0(14),
      I2 => weights_2_q0(15),
      O => sext_ln90_684_fu_4882_p1(1)
    );
\add_ln169_105_reg_29797[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_105_reg_29797[2]_i_2_n_3\,
      I1 => weights_2_q0(17),
      I2 => weights_2_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_105_reg_29797[3]_i_2_n_3\,
      I5 => \add_ln169_105_reg_29797[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_105_reg_29797[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_2_q0(13),
      I1 => weights_2_q0(12),
      I2 => Q(6),
      I3 => weights_2_q0(15),
      I4 => weights_2_q0(14),
      I5 => Q(7),
      O => \add_ln169_105_reg_29797[2]_i_2_n_3\
    );
\add_ln169_105_reg_29797[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_105_reg_29797[3]_i_2_n_3\,
      I1 => \add_ln169_105_reg_29797[3]_i_3_n_3\,
      I2 => sext_ln90_683_fu_4860_p1(2),
      I3 => sext_ln90_684_fu_4882_p1(2),
      I4 => sext_ln90_685_fu_4904_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_105_reg_29797[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_105_reg_29797[1]_i_2_n_3\,
      I1 => weights_2_q0(16),
      I2 => weights_2_q0(12),
      I3 => weights_2_q0(14),
      O => \add_ln169_105_reg_29797[3]_i_2_n_3\
    );
\add_ln169_105_reg_29797[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_2_q0(15),
      I1 => weights_2_q0(14),
      I2 => Q(7),
      I3 => sext_ln90_683_fu_4860_p1(1),
      I4 => sext_ln90_685_fu_4904_p1(1),
      O => \add_ln169_105_reg_29797[3]_i_3_n_3\
    );
\add_ln169_105_reg_29797[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_2_q0(12),
      I2 => weights_2_q0(13),
      O => sext_ln90_683_fu_4860_p1(2)
    );
\add_ln169_105_reg_29797[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_2_q0(14),
      I2 => weights_2_q0(15),
      O => sext_ln90_684_fu_4882_p1(2)
    );
\add_ln169_105_reg_29797[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_2_q0(16),
      I2 => weights_2_q0(17),
      O => sext_ln90_685_fu_4904_p1(2)
    );
\add_ln169_105_reg_29797[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_2_q0(12),
      I2 => weights_2_q0(13),
      O => sext_ln90_683_fu_4860_p1(1)
    );
\add_ln169_105_reg_29797[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_2_q0(16),
      I2 => weights_2_q0(17),
      O => sext_ln90_685_fu_4904_p1(1)
    );
\add_ln169_108_reg_29802[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_2_q0(20),
      I1 => weights_2_q0(19),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_108_reg_29802[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4774B88"
    )
        port map (
      I0 => Q(9),
      I1 => weights_2_q0(19),
      I2 => Q(10),
      I3 => weights_2_q0(20),
      I4 => weights_2_q0(25),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_108_reg_29802[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0F00B88"
    )
        port map (
      I0 => Q(9),
      I1 => weights_2_q0(19),
      I2 => Q(10),
      I3 => weights_2_q0(20),
      I4 => weights_2_q0(25),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_108_reg_29802[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F80D08"
    )
        port map (
      I0 => weights_2_q0(19),
      I1 => Q(9),
      I2 => weights_2_q0(25),
      I3 => weights_2_q0(20),
      I4 => Q(10),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_110_reg_29807[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(27),
      I1 => weights_2_q0(25),
      I2 => weights_2_q0(28),
      O => \q0_reg[75]_1\(0)
    );
\add_ln169_110_reg_29807[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"39C9C6369C6C9C6C"
    )
        port map (
      I0 => weights_2_q0(28),
      I1 => sext_ln90_688_fu_4970_p1(1),
      I2 => weights_2_q0(25),
      I3 => Q(12),
      I4 => Q(13),
      I5 => weights_2_q0(27),
      O => \q0_reg[75]_1\(1)
    );
\add_ln169_110_reg_29807[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_2_q0(28),
      I2 => \add_ln169_110_reg_29807_reg[2]\(0),
      O => sext_ln90_688_fu_4970_p1(1)
    );
\add_ln169_110_reg_29807[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95955965565665A6"
    )
        port map (
      I0 => \add_ln169_110_reg_29807[3]_i_2_n_3\,
      I1 => sext_ln90_689_fu_4992_p1(2),
      I2 => \add_ln169_110_reg_29807_reg[2]\(0),
      I3 => weights_2_q0(28),
      I4 => Q(11),
      I5 => sext_ln90_690_fu_5014_p1(2),
      O => \q0_reg[75]_1\(2)
    );
\add_ln169_110_reg_29807[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD75555155514410"
    )
        port map (
      I0 => \add_ln169_110_reg_29807[3]_i_2_n_3\,
      I1 => \add_ln169_110_reg_29807_reg[2]\(0),
      I2 => weights_2_q0(28),
      I3 => Q(11),
      I4 => sext_ln90_689_fu_4992_p1(2),
      I5 => sext_ln90_690_fu_5014_p1(2),
      O => \q0_reg[75]_1\(3)
    );
\add_ln169_110_reg_29807[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966696005A000000"
    )
        port map (
      I0 => sext_ln90_688_fu_4970_p1(1),
      I1 => Q(12),
      I2 => Q(13),
      I3 => weights_2_q0(27),
      I4 => weights_2_q0(28),
      I5 => weights_2_q0(25),
      O => \add_ln169_110_reg_29807[3]_i_2_n_3\
    );
\add_ln169_110_reg_29807[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => weights_2_q0(25),
      O => sext_ln90_689_fu_4992_p1(2)
    );
\add_ln169_110_reg_29807[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(13),
      I1 => weights_2_q0(27),
      O => sext_ln90_690_fu_5014_p1(2)
    );
\add_ln169_113_reg_29812[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(28),
      I1 => weights_2_q0(32),
      I2 => weights_2_q0(30),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(0)
    );
\add_ln169_113_reg_29812[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E87781EE18778"
    )
        port map (
      I0 => weights_2_q0(30),
      I1 => weights_2_q0(32),
      I2 => sext_ln90_692_fu_5058_p1(1),
      I3 => sext_ln90_693_fu_5080_p1(1),
      I4 => weights_2_q0(28),
      I5 => Q(14),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(1)
    );
\add_ln169_113_reg_29812[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_2_q0(30),
      I2 => weights_2_q0(31),
      O => sext_ln90_692_fu_5058_p1(1)
    );
\add_ln169_113_reg_29812[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_2_q0(32),
      I2 => weights_2_q0(17),
      O => sext_ln90_693_fu_5080_p1(1)
    );
\add_ln169_113_reg_29812[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \add_ln169_113_reg_29812[2]_i_2_n_3\,
      I1 => Q(14),
      I2 => weights_2_q0(28),
      I3 => \add_ln169_113_reg_29812[3]_i_2_n_3\,
      I4 => \add_ln169_113_reg_29812[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(2)
    );
\add_ln169_113_reg_29812[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_2_q0(31),
      I1 => weights_2_q0(30),
      I2 => Q(15),
      I3 => weights_2_q0(17),
      I4 => weights_2_q0(32),
      I5 => Q(16),
      O => \add_ln169_113_reg_29812[2]_i_2_n_3\
    );
\add_ln169_113_reg_29812[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7118E77171187118"
    )
        port map (
      I0 => \add_ln169_113_reg_29812[3]_i_2_n_3\,
      I1 => \add_ln169_113_reg_29812[3]_i_3_n_3\,
      I2 => sext_ln90_692_fu_5058_p1(2),
      I3 => sext_ln90_693_fu_5080_p1(2),
      I4 => Q(14),
      I5 => weights_2_q0(28),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(3)
    );
\add_ln169_113_reg_29812[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966690069000000"
    )
        port map (
      I0 => sext_ln90_692_fu_5058_p1(1),
      I1 => sext_ln90_693_fu_5080_p1(1),
      I2 => Q(14),
      I3 => weights_2_q0(28),
      I4 => weights_2_q0(30),
      I5 => weights_2_q0(32),
      O => \add_ln169_113_reg_29812[3]_i_2_n_3\
    );
\add_ln169_113_reg_29812[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A600FFA6A600A600"
    )
        port map (
      I0 => weights_2_q0(17),
      I1 => weights_2_q0(32),
      I2 => Q(16),
      I3 => sext_ln90_692_fu_5058_p1(1),
      I4 => Q(14),
      I5 => weights_2_q0(28),
      O => \add_ln169_113_reg_29812[3]_i_3_n_3\
    );
\add_ln169_113_reg_29812[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_2_q0(30),
      I2 => weights_2_q0(31),
      O => sext_ln90_692_fu_5058_p1(2)
    );
\add_ln169_113_reg_29812[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_2_q0(32),
      I2 => weights_2_q0(17),
      O => sext_ln90_693_fu_5080_p1(2)
    );
\add_ln169_115_reg_29817[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_2_q0(78),
      I1 => weights_2_q0(34),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(0)
    );
\add_ln169_115_reg_29817[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_2_q0(78),
      I2 => weights_2_q0(79),
      I3 => Q(17),
      I4 => weights_2_q0(34),
      I5 => weights_2_q0(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(1)
    );
\add_ln169_115_reg_29817[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_2_q0(78),
      I2 => weights_2_q0(79),
      I3 => weights_2_q0(35),
      I4 => weights_2_q0(34),
      I5 => Q(17),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(2)
    );
\add_ln169_115_reg_29817[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A700A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_2_q0(34),
      I2 => weights_2_q0(35),
      I3 => weights_2_q0(79),
      I4 => weights_2_q0(78),
      I5 => Q(37),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(3)
    );
\add_ln169_82_reg_29747[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(73),
      I1 => weights_2_q0(70),
      I2 => weights_2_q0(76),
      O => \q0_reg[73]_0\(0)
    );
\add_ln169_82_reg_29747[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11E87788778"
    )
        port map (
      I0 => weights_2_q0(76),
      I1 => weights_2_q0(70),
      I2 => sext_ln90_714_fu_5552_p1(1),
      I3 => sext_ln90_712_fu_5498_p1(1),
      I4 => Q(35),
      I5 => weights_2_q0(73),
      O => \q0_reg[73]_0\(1)
    );
\add_ln169_82_reg_29747[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_2_q0(76),
      I2 => weights_2_q0(77),
      O => sext_ln90_714_fu_5552_p1(1)
    );
\add_ln169_82_reg_29747[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(34),
      I1 => weights_2_q0(70),
      I2 => \add_ln169_82_reg_29747_reg[3]\(1),
      O => sext_ln90_712_fu_5498_p1(1)
    );
\add_ln169_82_reg_29747[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \add_ln169_82_reg_29747[2]_i_2_n_3\,
      I1 => weights_2_q0(73),
      I2 => Q(35),
      I3 => \add_ln169_82_reg_29747[3]_i_2_n_3\,
      I4 => \add_ln169_82_reg_29747[3]_i_3_n_3\,
      O => \q0_reg[73]_0\(2)
    );
\add_ln169_82_reg_29747[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_2_q0(77),
      I1 => weights_2_q0(76),
      I2 => Q(36),
      I3 => \add_ln169_82_reg_29747_reg[3]\(1),
      I4 => weights_2_q0(70),
      I5 => Q(34),
      O => \add_ln169_82_reg_29747[2]_i_2_n_3\
    );
\add_ln169_82_reg_29747[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771711871187118"
    )
        port map (
      I0 => \add_ln169_82_reg_29747[3]_i_2_n_3\,
      I1 => \add_ln169_82_reg_29747[3]_i_3_n_3\,
      I2 => sext_ln90_714_fu_5552_p1(2),
      I3 => sext_ln90_712_fu_5498_p1(2),
      I4 => weights_2_q0(73),
      I5 => Q(35),
      O => \q0_reg[73]_0\(3)
    );
\add_ln169_82_reg_29747[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666960096000000"
    )
        port map (
      I0 => sext_ln90_714_fu_5552_p1(1),
      I1 => sext_ln90_712_fu_5498_p1(1),
      I2 => Q(35),
      I3 => weights_2_q0(73),
      I4 => weights_2_q0(76),
      I5 => weights_2_q0(70),
      O => \add_ln169_82_reg_29747[3]_i_2_n_3\
    );
\add_ln169_82_reg_29747[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A600A600A600"
    )
        port map (
      I0 => \add_ln169_82_reg_29747_reg[3]\(1),
      I1 => weights_2_q0(70),
      I2 => Q(34),
      I3 => sext_ln90_714_fu_5552_p1(1),
      I4 => weights_2_q0(73),
      I5 => Q(35),
      O => \add_ln169_82_reg_29747[3]_i_3_n_3\
    );
\add_ln169_82_reg_29747[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_2_q0(76),
      I2 => weights_2_q0(77),
      O => sext_ln90_714_fu_5552_p1(2)
    );
\add_ln169_82_reg_29747[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(34),
      I1 => weights_2_q0(70),
      I2 => \add_ln169_82_reg_29747_reg[3]\(1),
      O => sext_ln90_712_fu_5498_p1(2)
    );
\add_ln169_84_reg_29752[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_2_q0(68),
      I1 => weights_2_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_84_reg_29752[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_2_q0(60),
      I2 => weights_2_q0(61),
      I3 => Q(33),
      I4 => weights_2_q0(68),
      I5 => weights_2_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_84_reg_29752[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_2_q0(60),
      I2 => weights_2_q0(61),
      I3 => Q(33),
      I4 => weights_2_q0(68),
      I5 => weights_2_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_84_reg_29752[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_2_q0(61),
      I1 => weights_2_q0(60),
      I2 => Q(29),
      I3 => weights_2_q0(69),
      I4 => weights_2_q0(68),
      I5 => Q(33),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_86_reg_29757[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(63),
      I1 => weights_2_q0(66),
      I2 => weights_2_q0(58),
      O => \q0_reg[63]_0\(0)
    );
\add_ln169_86_reg_29757[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11E87788778"
    )
        port map (
      I0 => weights_2_q0(58),
      I1 => weights_2_q0(66),
      I2 => sext_ln90_706_fu_5366_p1(1),
      I3 => sext_ln90_710_fu_5454_p1(1),
      I4 => Q(30),
      I5 => weights_2_q0(63),
      O => \q0_reg[63]_0\(1)
    );
\add_ln169_86_reg_29757[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_2_q0(58),
      I2 => weights_2_q0(59),
      O => sext_ln90_706_fu_5366_p1(1)
    );
\add_ln169_86_reg_29757[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(32),
      I1 => weights_2_q0(66),
      I2 => weights_2_q0(67),
      O => sext_ln90_710_fu_5454_p1(1)
    );
\add_ln169_86_reg_29757[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \add_ln169_86_reg_29757[2]_i_2_n_3\,
      I1 => weights_2_q0(63),
      I2 => Q(30),
      I3 => \add_ln169_86_reg_29757[3]_i_2_n_3\,
      I4 => \add_ln169_86_reg_29757[3]_i_3_n_3\,
      O => \q0_reg[63]_0\(2)
    );
\add_ln169_86_reg_29757[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_2_q0(59),
      I1 => weights_2_q0(58),
      I2 => Q(28),
      I3 => weights_2_q0(67),
      I4 => weights_2_q0(66),
      I5 => Q(32),
      O => \add_ln169_86_reg_29757[2]_i_2_n_3\
    );
\add_ln169_86_reg_29757[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771711871187118"
    )
        port map (
      I0 => \add_ln169_86_reg_29757[3]_i_2_n_3\,
      I1 => \add_ln169_86_reg_29757[3]_i_3_n_3\,
      I2 => sext_ln90_706_fu_5366_p1(2),
      I3 => sext_ln90_710_fu_5454_p1(2),
      I4 => weights_2_q0(63),
      I5 => Q(30),
      O => \q0_reg[63]_0\(3)
    );
\add_ln169_86_reg_29757[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666960096000000"
    )
        port map (
      I0 => sext_ln90_706_fu_5366_p1(1),
      I1 => sext_ln90_710_fu_5454_p1(1),
      I2 => Q(30),
      I3 => weights_2_q0(63),
      I4 => weights_2_q0(58),
      I5 => weights_2_q0(66),
      O => \add_ln169_86_reg_29757[3]_i_2_n_3\
    );
\add_ln169_86_reg_29757[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A600A600A600"
    )
        port map (
      I0 => weights_2_q0(67),
      I1 => weights_2_q0(66),
      I2 => Q(32),
      I3 => sext_ln90_706_fu_5366_p1(1),
      I4 => weights_2_q0(63),
      I5 => Q(30),
      O => \add_ln169_86_reg_29757[3]_i_3_n_3\
    );
\add_ln169_86_reg_29757[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_2_q0(58),
      I2 => weights_2_q0(59),
      O => sext_ln90_706_fu_5366_p1(2)
    );
\add_ln169_86_reg_29757[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(32),
      I1 => weights_2_q0(66),
      I2 => weights_2_q0(67),
      O => sext_ln90_710_fu_5454_p1(2)
    );
\add_ln169_89_reg_29762[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_2_q0(64),
      I1 => weights_2_q0(40),
      O => \q0_reg[41]_0\(0)
    );
\add_ln169_89_reg_29762[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_2_q0(40),
      I2 => weights_2_q0(41),
      I3 => Q(31),
      I4 => weights_2_q0(64),
      I5 => weights_2_q0(65),
      O => \q0_reg[41]_0\(1)
    );
\add_ln169_89_reg_29762[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_2_q0(40),
      I2 => weights_2_q0(41),
      I3 => Q(31),
      I4 => weights_2_q0(64),
      I5 => weights_2_q0(65),
      O => \q0_reg[41]_0\(2)
    );
\add_ln169_89_reg_29762[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_2_q0(41),
      I1 => weights_2_q0(40),
      I2 => Q(19),
      I3 => weights_2_q0(65),
      I4 => weights_2_q0(64),
      I5 => Q(31),
      O => \q0_reg[41]_0\(3)
    );
\add_ln169_91_reg_29767[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(42),
      I1 => weights_2_q0(46),
      I2 => weights_2_q0(38),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]\(0)
    );
\add_ln169_91_reg_29767[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1881E771E77E188"
    )
        port map (
      I0 => weights_2_q0(42),
      I1 => weights_2_q0(46),
      I2 => Q(18),
      I3 => weights_2_q0(38),
      I4 => sext_ln90_700_fu_5234_p1(1),
      I5 => sext_ln90_698_fu_5190_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]\(1)
    );
\add_ln169_91_reg_29767[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(22),
      I1 => weights_2_q0(46),
      I2 => weights_2_q0(47),
      O => sext_ln90_700_fu_5234_p1(1)
    );
\add_ln169_91_reg_29767[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_2_q0(42),
      I2 => weights_2_q0(43),
      O => sext_ln90_698_fu_5190_p1(1)
    );
\add_ln169_91_reg_29767[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_91_reg_29767[2]_i_2_n_3\,
      I1 => weights_2_q0(43),
      I2 => weights_2_q0(42),
      I3 => Q(20),
      I4 => \add_ln169_91_reg_29767[3]_i_2_n_3\,
      I5 => \add_ln169_91_reg_29767[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]\(2)
    );
\add_ln169_91_reg_29767[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B44B44"
    )
        port map (
      I0 => Q(18),
      I1 => weights_2_q0(38),
      I2 => weights_2_q0(47),
      I3 => weights_2_q0(46),
      I4 => Q(22),
      O => \add_ln169_91_reg_29767[2]_i_2_n_3\
    );
\add_ln169_91_reg_29767[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E77171117118188"
    )
        port map (
      I0 => \add_ln169_91_reg_29767[3]_i_2_n_3\,
      I1 => \add_ln169_91_reg_29767[3]_i_3_n_3\,
      I2 => Q(18),
      I3 => weights_2_q0(38),
      I4 => sext_ln90_700_fu_5234_p1(2),
      I5 => sext_ln90_698_fu_5190_p1(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]\(3)
    );
\add_ln169_91_reg_29767[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69693C0069000000"
    )
        port map (
      I0 => Q(18),
      I1 => sext_ln90_700_fu_5234_p1(1),
      I2 => sext_ln90_698_fu_5190_p1(1),
      I3 => weights_2_q0(42),
      I4 => weights_2_q0(38),
      I5 => weights_2_q0(46),
      O => \add_ln169_91_reg_29767[3]_i_2_n_3\
    );
\add_ln169_91_reg_29767[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6FFA6A600A60000"
    )
        port map (
      I0 => weights_2_q0(47),
      I1 => weights_2_q0(46),
      I2 => Q(22),
      I3 => Q(18),
      I4 => weights_2_q0(38),
      I5 => sext_ln90_698_fu_5190_p1(1),
      O => \add_ln169_91_reg_29767[3]_i_3_n_3\
    );
\add_ln169_91_reg_29767[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(22),
      I1 => weights_2_q0(46),
      I2 => weights_2_q0(47),
      O => sext_ln90_700_fu_5234_p1(2)
    );
\add_ln169_91_reg_29767[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_2_q0(42),
      I2 => weights_2_q0(43),
      O => sext_ln90_698_fu_5190_p1(2)
    );
\add_ln169_93_reg_29772[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_2_q0(44),
      I1 => weights_2_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_93_reg_29772[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78B487B4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_2_q0(50),
      I2 => weights_2_q0(51),
      I3 => weights_2_q0(44),
      I4 => Q(21),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_93_reg_29772[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A4A7A4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_2_q0(50),
      I2 => weights_2_q0(51),
      I3 => weights_2_q0(44),
      I4 => Q(21),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_93_reg_29772[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20B5A4A4"
    )
        port map (
      I0 => weights_2_q0(51),
      I1 => weights_2_q0(50),
      I2 => Q(24),
      I3 => Q(21),
      I4 => weights_2_q0(44),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_95_reg_29777[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_2_q0(52),
      I1 => weights_2_q0(48),
      I2 => weights_2_q0(56),
      O => D(0)
    );
\add_ln169_95_reg_29777[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_2_q0(56),
      I1 => weights_2_q0(52),
      I2 => weights_2_q0(48),
      I3 => \add_ln169_95_reg_29777[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_95_reg_29777[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_2_q0(57),
      I1 => weights_2_q0(56),
      I2 => Q(27),
      I3 => \add_ln169_95_reg_29777[3]_i_8_n_3\,
      I4 => \add_ln169_95_reg_29777[3]_i_7_n_3\,
      O => \add_ln169_95_reg_29777[1]_i_2_n_3\
    );
\add_ln169_95_reg_29777[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_2_q0(53),
      I1 => weights_2_q0(52),
      I2 => Q(25),
      I3 => \add_ln169_95_reg_29777[2]_i_2_n_3\,
      I4 => \add_ln169_95_reg_29777[3]_i_6_n_3\,
      I5 => \add_ln169_95_reg_29777[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_95_reg_29777[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_2_q0(57),
      I1 => weights_2_q0(56),
      I2 => Q(27),
      I3 => Q(23),
      I4 => weights_2_q0(48),
      I5 => weights_2_q0(49),
      O => \add_ln169_95_reg_29777[2]_i_2_n_3\
    );
\add_ln169_95_reg_29777[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_95_reg_29777[3]_i_2_n_3\,
      I1 => \add_ln169_95_reg_29777[3]_i_3_n_3\,
      I2 => \add_ln169_95_reg_29777[3]_i_4_n_3\,
      I3 => \add_ln169_95_reg_29777[3]_i_5_n_3\,
      I4 => \add_ln169_95_reg_29777[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_95_reg_29777[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(27),
      I1 => weights_2_q0(56),
      I2 => weights_2_q0(57),
      I3 => \add_ln169_95_reg_29777[3]_i_7_n_3\,
      I4 => \add_ln169_95_reg_29777[3]_i_8_n_3\,
      O => \add_ln169_95_reg_29777[3]_i_2_n_3\
    );
\add_ln169_95_reg_29777[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(25),
      I1 => weights_2_q0(52),
      I2 => weights_2_q0(53),
      O => \add_ln169_95_reg_29777[3]_i_3_n_3\
    );
\add_ln169_95_reg_29777[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_2_q0(49),
      I1 => weights_2_q0(48),
      I2 => Q(23),
      O => \add_ln169_95_reg_29777[3]_i_4_n_3\
    );
\add_ln169_95_reg_29777[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(27),
      I1 => weights_2_q0(56),
      I2 => weights_2_q0(57),
      O => \add_ln169_95_reg_29777[3]_i_5_n_3\
    );
\add_ln169_95_reg_29777[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_2_q0(56),
      I1 => weights_2_q0(52),
      I2 => weights_2_q0(48),
      I3 => \add_ln169_95_reg_29777[1]_i_2_n_3\,
      O => \add_ln169_95_reg_29777[3]_i_6_n_3\
    );
\add_ln169_95_reg_29777[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_2_q0(48),
      I2 => weights_2_q0(49),
      O => \add_ln169_95_reg_29777[3]_i_7_n_3\
    );
\add_ln169_95_reg_29777[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_2_q0(52),
      I2 => weights_2_q0(53),
      O => \add_ln169_95_reg_29777[3]_i_8_n_3\
    );
\add_ln169_99_reg_29782[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_2_q0(54),
      I1 => weights_2_q0(0),
      O => \q0_reg[1]_0\(0)
    );
\add_ln169_99_reg_29782[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78B487B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_2_q0(0),
      I2 => weights_2_q0(1),
      I3 => weights_2_q0(54),
      I4 => Q(26),
      O => \q0_reg[1]_0\(1)
    );
\add_ln169_99_reg_29782[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A4A7A4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_2_q0(0),
      I2 => weights_2_q0(1),
      I3 => weights_2_q0(54),
      I4 => Q(26),
      O => \q0_reg[1]_0\(2)
    );
\add_ln169_99_reg_29782[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20B5A4A4"
    )
        port map (
      I0 => weights_2_q0(1),
      I1 => weights_2_q0(0),
      I2 => Q(0),
      I3 => Q(26),
      I4 => weights_2_q0(54),
      O => \q0_reg[1]_0\(3)
    );
\q0[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000024814800"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[54]_0\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[16]_2\,
      I4 => \q0_reg[28]_0\,
      I5 => \q0_reg[60]_0\,
      O => \q0[0]_i_1__8_n_3\
    );
\q0[10]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000822020800"
    )
        port map (
      I0 => \q0_reg[28]_0\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[16]_2\,
      I4 => \q0_reg[54]_0\,
      I5 => \q0_reg[4]_0\,
      O => \q0[10]_i_1__11_n_3\
    );
\q0[11]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000040"
    )
        port map (
      I0 => \q0_reg[16]_1\,
      I1 => \q0_reg[54]_0\,
      I2 => \q0_reg[28]_0\,
      I3 => \q0_reg[4]_0\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[16]_2\,
      O => \q0[11]_i_1__9_n_3\
    );
\q0[12]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0114000040000004"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[28]_0\,
      I4 => \q0_reg[54]_0\,
      I5 => \q0_reg[16]_2\,
      O => \q0[12]_i_1__12_n_3\
    );
\q0[13]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[28]_0\,
      I2 => \q0_reg[4]_0\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[16]_2\,
      I5 => \q0_reg[54]_0\,
      O => \q0[13]_i_1__11_n_3\
    );
\q0[14]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010101014"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[28]_0\,
      I2 => \q0_reg[54]_0\,
      I3 => \q0_reg[16]_2\,
      I4 => \q0_reg[4]_0\,
      I5 => \q0_reg[16]_1\,
      O => \q0[14]_i_1__7_n_3\
    );
\q0[15]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[16]_2\,
      I2 => \q0_reg[54]_0\,
      I3 => \q0_reg[4]_0\,
      I4 => \q0_reg[28]_0\,
      I5 => \q0_reg[16]_1\,
      O => \q0[15]_i_1__10_n_3\
    );
\q0[16]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000100"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[4]_2\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[16]_2\,
      I5 => \q0_reg[54]_0\,
      O => \q0[16]_i_1__9_n_3\
    );
\q0[17]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[54]_0\,
      I2 => \q0_reg[4]_0\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[28]_0\,
      I5 => \q0_reg[16]_2\,
      O => \q0[17]_i_1__12_n_3\
    );
\q0[19]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003180"
    )
        port map (
      I0 => \q0_reg[28]_0\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[16]_2\,
      I3 => \q0_reg[54]_0\,
      I4 => \q0_reg[3]_0\,
      I5 => \q0_reg[4]_0\,
      O => \q0[19]_i_1__5_n_3\
    );
\q0[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100140040000010"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[28]_0\,
      I3 => \q0_reg[16]_2\,
      I4 => \q0_reg[16]_1\,
      I5 => \q0_reg[54]_0\,
      O => \q0[1]_i_1__10_n_3\
    );
\q0[20]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002C0"
    )
        port map (
      I0 => \q0_reg[28]_0\,
      I1 => \q0_reg[54]_0\,
      I2 => \q0_reg[16]_2\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[4]_0\,
      I5 => \q0_reg[3]_0\,
      O => \q0[20]_i_1__8_n_3\
    );
\q0[25]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002400"
    )
        port map (
      I0 => \q0_reg[16]_2\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[54]_0\,
      I3 => \q0_reg[28]_0\,
      I4 => \q0_reg[4]_0\,
      I5 => \q0_reg[3]_0\,
      O => \q0[25]_i_1__7_n_3\
    );
\q0[27]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020202000000"
    )
        port map (
      I0 => \q0_reg[16]_2\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[4]_2\,
      I4 => \q0_reg[16]_1\,
      I5 => \q0_reg[54]_0\,
      O => \q0[27]_i_1__5_n_3\
    );
\q0[28]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0081000000000000"
    )
        port map (
      I0 => \q0_reg[16]_2\,
      I1 => \q0_reg[3]_0\,
      I2 => \q0_reg[4]_0\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[28]_0\,
      I5 => \q0_reg[54]_0\,
      O => \q0[28]_i_1__6_n_3\
    );
\q0[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8084404034000400"
    )
        port map (
      I0 => \q0_reg[77]_4\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[54]_0\,
      I3 => \q0_reg[4]_3\,
      I4 => \q0_reg[4]_1\,
      I5 => \q0_reg[4]_2\,
      O => \q0[2]_i_1__9_n_3\
    );
\q0[30]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0114000000400010"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[28]_0\,
      I4 => \q0_reg[16]_2\,
      I5 => \q0_reg[54]_0\,
      O => \q0[30]_i_1__11_n_3\
    );
\q0[31]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000000000002"
    )
        port map (
      I0 => \q0_reg[16]_1\,
      I1 => \q0_reg[28]_0\,
      I2 => \q0_reg[4]_0\,
      I3 => \q0_reg[3]_0\,
      I4 => \q0_reg[54]_0\,
      I5 => \q0_reg[16]_2\,
      O => \q0[31]_i_1__7_n_3\
    );
\q0[32]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000210800"
    )
        port map (
      I0 => \q0_reg[16]_2\,
      I1 => \q0_reg[4]_2\,
      I2 => \q0_reg[4]_0\,
      I3 => \q0_reg[54]_0\,
      I4 => \q0_reg[16]_1\,
      I5 => \q0_reg[3]_0\,
      O => \q0[32]_i_1__8_n_3\
    );
\q0[34]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000104D0000"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[54]_0\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[28]_0\,
      I4 => \q0_reg[16]_2\,
      I5 => \q0_reg[60]_0\,
      O => \q0[34]_i_1__7_n_3\
    );
\q0[35]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006200"
    )
        port map (
      I0 => \q0_reg[54]_0\,
      I1 => \q0_reg[28]_0\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[16]_2\,
      I4 => \q0_reg[4]_0\,
      I5 => \q0_reg[60]_0\,
      O => \q0[35]_i_1__9_n_3\
    );
\q0[38]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010008000000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[60]_0\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[47]_1\,
      I5 => \q0_reg[60]_1\,
      O => \q0[38]_i_1__7_n_3\
    );
\q0[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800020000000020"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[54]_0\,
      I2 => \q0_reg[4]_3\,
      I3 => \q0_reg[4]_1\,
      I4 => \q0_reg[3]_0\,
      I5 => \q0_reg[4]_2\,
      O => \q0[3]_i_1__10_n_3\
    );
\q0[40]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500100000000010"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[60]_1\,
      I4 => \q0_reg[16]_1\,
      I5 => \q0_reg[47]_0\,
      O => \q0[40]_i_1__13_n_3\
    );
\q0[41]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000890"
    )
        port map (
      I0 => \q0_reg[60]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[47]_2\,
      I5 => \q0_reg[60]_0\,
      O => \q0[41]_i_1__5_n_3\
    );
\q0[42]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A014"
    )
        port map (
      I0 => \q0_reg[16]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[47]_2\,
      I4 => \q0_reg[60]_1\,
      I5 => \q0_reg[60]_0\,
      O => \q0[42]_i_1__9_n_3\
    );
\q0[43]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002014"
    )
        port map (
      I0 => \q0_reg[16]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[47]_2\,
      I4 => \q0_reg[60]_1\,
      I5 => \q0_reg[60]_0\,
      O => \q0[43]_i_1__6_n_3\
    );
\q0[44]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000080"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[60]_1\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[47]_1\,
      I5 => \q0_reg[16]_1\,
      O => \q0[44]_i_1__8_n_3\
    );
\q0[46]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011400004000100"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[47]_0\,
      I4 => \q0_reg[60]_1\,
      I5 => \q0_reg[47]_1\,
      O => \q0[46]_i_1__7_n_3\
    );
\q0[47]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008100"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[47]_2\,
      I3 => \q0_reg[47]_0\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[60]_1\,
      O => \q0[47]_i_1__4_n_3\
    );
\q0[48]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000C10D00"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[60]_1\,
      I4 => \q0_reg[47]_1\,
      I5 => \q0_reg[60]_0\,
      O => \q0[48]_i_1__8_n_3\
    );
\q0[49]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050000000000020"
    )
        port map (
      I0 => \q0_reg[60]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[47]_2\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[47]_1\,
      I5 => \q0_reg[16]_1\,
      O => \q0[49]_i_1__4_n_3\
    );
\q0[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000050880000"
    )
        port map (
      I0 => \q0_reg[54]_0\,
      I1 => \q0_reg[4]_2\,
      I2 => \q0_reg[4]_3\,
      I3 => \q0_reg[4]_1\,
      I4 => \q0_reg[4]_0\,
      I5 => \q0_reg[77]_4\,
      O => \q0[4]_i_1__10_n_3\
    );
\q0[50]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000004110"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[60]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[16]_1\,
      O => \q0[50]_i_1__8_n_3\
    );
\q0[51]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000000000"
    )
        port map (
      I0 => \q0_reg[16]_1\,
      I1 => \q0_reg[60]_1\,
      I2 => \q0_reg[47]_0\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[47]_2\,
      I5 => \q0_reg[47]_1\,
      O => \q0[51]_i_1__3_n_3\
    );
\q0[52]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000007"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[60]_1\,
      I3 => \q0_reg[47]_1\,
      I4 => \q0_reg[16]_1\,
      I5 => \q0_reg[60]_0\,
      O => \q0[52]_i_1__10_n_3\
    );
\q0[53]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[47]_1\,
      I2 => \q0_reg[47]_2\,
      I3 => \q0_reg[60]_1\,
      I4 => \q0_reg[16]_1\,
      O => \q0[53]_i_1__8_n_3\
    );
\q0[54]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000082001"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[54]_0\,
      I3 => \q0_reg[28]_0\,
      I4 => \q0_reg[16]_2\,
      I5 => \q0_reg[60]_0\,
      O => \q0[54]_i_1__6_n_3\
    );
\q0[56]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040410000001"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[60]_1\,
      I3 => \q0_reg[47]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[16]_1\,
      O => \q0[56]_i_1__10_n_3\
    );
\q0[57]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[60]_1\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[47]_2\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[47]_1\,
      O => \q0[57]_i_1__11_n_3\
    );
\q0[58]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050500200220101"
    )
        port map (
      I0 => \q0_reg[47]_2\,
      I1 => \q0_reg[60]_0\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[47]_0\,
      I4 => \q0_reg[16]_1\,
      I5 => \q0_reg[60]_1\,
      O => \q0[58]_i_1__9_n_3\
    );
\q0[59]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000442"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[47]_2\,
      I2 => \q0_reg[60]_1\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[47]_1\,
      O => \q0[59]_i_1__6_n_3\
    );
\q0[60]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040000010288201"
    )
        port map (
      I0 => \q0_reg[47]_2\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[60]_1\,
      I5 => \q0_reg[60]_0\,
      O => \q0[60]_i_1__12_n_3\
    );
\q0[61]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200240000801"
    )
        port map (
      I0 => \q0_reg[47]_2\,
      I1 => \q0_reg[60]_1\,
      I2 => \q0_reg[47]_0\,
      I3 => \q0_reg[47]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[16]_1\,
      O => \q0[61]_i_1__8_n_3\
    );
\q0[63]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010000000000110"
    )
        port map (
      I0 => \q0_reg[60]_1\,
      I1 => \q0_reg[60]_0\,
      I2 => \q0_reg[47]_2\,
      I3 => \q0_reg[47]_0\,
      I4 => \q0_reg[16]_1\,
      I5 => \q0_reg[47]_1\,
      O => \q0[63]_i_1__6_n_3\
    );
\q0[64]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000201800000000"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[60]_1\,
      I2 => \q0_reg[47]_0\,
      I3 => \q0_reg[47]_2\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[16]_1\,
      O => \q0[64]_i_1__10_n_3\
    );
\q0[65]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000040"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[47]_0\,
      I3 => \q0_reg[60]_1\,
      I4 => \q0_reg[47]_1\,
      I5 => \q0_reg[47]_2\,
      O => \q0[65]_i_1__12_n_3\
    );
\q0[66]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000A1"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[47]_2\,
      I3 => \q0_reg[47]_0\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[60]_1\,
      O => \q0[66]_i_1__11_n_3\
    );
\q0[67]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[47]_1\,
      I4 => \q0_reg[47]_2\,
      I5 => \q0_reg[60]_1\,
      O => \q0[67]_i_1__8_n_3\
    );
\q0[68]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080004011"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[60]_1\,
      I2 => \q0_reg[47]_2\,
      I3 => \q0_reg[47]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[16]_1\,
      O => \q0[68]_i_1__9_n_3\
    );
\q0[69]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000011"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[60]_0\,
      I2 => \q0_reg[47]_2\,
      I3 => \q0_reg[47]_0\,
      I4 => \q0_reg[60]_1\,
      I5 => \q0_reg[16]_1\,
      O => \q0[69]_i_1__5_n_3\
    );
\q0[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000410114100"
    )
        port map (
      I0 => \q0_reg[77]_4\,
      I1 => \q0_reg[4]_1\,
      I2 => \q0_reg[4]_2\,
      I3 => \q0_reg[4]_0\,
      I4 => \q0_reg[4]_3\,
      I5 => \q0_reg[54]_0\,
      O => \q0[6]_i_1__9_n_3\
    );
\q0[70]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080000000000401"
    )
        port map (
      I0 => \q0_reg[75]_2\,
      I1 => \q0_reg[77]_1\,
      I2 => \q0_reg[77]_0\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[77]_2\,
      I5 => \q0_reg[77]_4\,
      O => \q0[70]_i_1__11_n_3\
    );
\q0[73]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \q0_reg[77]_2\,
      I1 => \q0_reg[75]_2\,
      I2 => \q0_reg[77]_0\,
      I3 => \q0_reg[77]_4\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[77]_1\,
      O => \q0[73]_i_1__9_n_3\
    );
\q0[75]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010110004"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[77]_0\,
      I2 => \q0_reg[77]_1\,
      I3 => \q0_reg[77]_2\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[75]_2\,
      O => \q0[75]_i_1__7_n_3\
    );
\q0[76]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100201008020010"
    )
        port map (
      I0 => \q0_reg[77]_0\,
      I1 => \q0_reg[77]_4\,
      I2 => \q0_reg[77]_3\,
      I3 => \q0_reg[77]_2\,
      I4 => \q0_reg[75]_2\,
      I5 => \q0_reg[77]_1\,
      O => \q0[76]_i_1__10_n_3\
    );
\q0[77]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000001014000"
    )
        port map (
      I0 => \q0_reg[77]_4\,
      I1 => \q0_reg[77]_2\,
      I2 => \q0_reg[75]_2\,
      I3 => \q0_reg[77]_1\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[77]_0\,
      O => \q0[77]_i_1__9_n_3\
    );
\q0[78]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4410200002002000"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[60]_0\,
      I2 => \q0_reg[16]_1\,
      I3 => \q0_reg[16]_2\,
      I4 => \q0_reg[54]_0\,
      I5 => \q0_reg[28]_0\,
      O => \q0[78]_i_1__10_n_3\
    );
\q0[79]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000004000800080"
    )
        port map (
      I0 => \q0_reg[16]_1\,
      I1 => \q0_reg[4]_0\,
      I2 => \q0_reg[16]_2\,
      I3 => \q0_reg[60]_0\,
      I4 => \q0_reg[28]_0\,
      I5 => \q0_reg[54]_0\,
      O => \q0[79]_i_1__7_n_3\
    );
\q0[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \q0_reg[4]_1\,
      I1 => \q0_reg[54]_0\,
      I2 => \q0_reg[4]_3\,
      I3 => \q0_reg[4]_0\,
      I4 => \q0_reg[4]_2\,
      I5 => \q0_reg[77]_4\,
      O => \q0[7]_i_1__11_n_3\
    );
\q0[8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040080000004004"
    )
        port map (
      I0 => \q0_reg[4]_0\,
      I1 => \q0_reg[28]_0\,
      I2 => \q0_reg[16]_2\,
      I3 => \q0_reg[16]_1\,
      I4 => \q0_reg[60]_0\,
      I5 => \q0_reg[54]_0\,
      O => \q0[8]_i_1__10_n_3\
    );
\q0[9]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A4000000000000"
    )
        port map (
      I0 => \q0_reg[60]_0\,
      I1 => \q0_reg[16]_1\,
      I2 => \q0_reg[54]_0\,
      I3 => \q0_reg[4]_0\,
      I4 => \q0_reg[28]_0\,
      I5 => \q0_reg[16]_2\,
      O => \q0[9]_i_1__7_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__8_n_3\,
      Q => weights_2_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__11_n_3\,
      Q => weights_2_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__9_n_3\,
      Q => weights_2_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__12_n_3\,
      Q => weights_2_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__11_n_3\,
      Q => weights_2_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__7_n_3\,
      Q => weights_2_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__10_n_3\,
      Q => weights_2_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__9_n_3\,
      Q => weights_2_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__12_n_3\,
      Q => weights_2_q0(17),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__5_n_3\,
      Q => weights_2_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__10_n_3\,
      Q => weights_2_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__8_n_3\,
      Q => weights_2_q0(20),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__7_n_3\,
      Q => weights_2_q0(25),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__5_n_3\,
      Q => weights_2_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1__6_n_3\,
      Q => weights_2_q0(28),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__9_n_3\,
      Q => weights_2_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__11_n_3\,
      Q => weights_2_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__7_n_3\,
      Q => weights_2_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__8_n_3\,
      Q => weights_2_q0(32),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__7_n_3\,
      Q => weights_2_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__9_n_3\,
      Q => weights_2_q0(35),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__7_n_3\,
      Q => weights_2_q0(38),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__10_n_3\,
      Q => weights_2_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__13_n_3\,
      Q => weights_2_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__5_n_3\,
      Q => weights_2_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__9_n_3\,
      Q => weights_2_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__6_n_3\,
      Q => weights_2_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__8_n_3\,
      Q => weights_2_q0(44),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__7_n_3\,
      Q => weights_2_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__4_n_3\,
      Q => weights_2_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__8_n_3\,
      Q => weights_2_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__4_n_3\,
      Q => weights_2_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__10_n_3\,
      Q => weights_2_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__8_n_3\,
      Q => weights_2_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__3_n_3\,
      Q => weights_2_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__10_n_3\,
      Q => weights_2_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__8_n_3\,
      Q => weights_2_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__6_n_3\,
      Q => weights_2_q0(54),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__10_n_3\,
      Q => weights_2_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__11_n_3\,
      Q => weights_2_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__9_n_3\,
      Q => weights_2_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__6_n_3\,
      Q => weights_2_q0(59),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__12_n_3\,
      Q => weights_2_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__8_n_3\,
      Q => weights_2_q0(61),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__6_n_3\,
      Q => weights_2_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__10_n_3\,
      Q => weights_2_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__12_n_3\,
      Q => weights_2_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__11_n_3\,
      Q => weights_2_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__8_n_3\,
      Q => weights_2_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__9_n_3\,
      Q => weights_2_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__5_n_3\,
      Q => weights_2_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__9_n_3\,
      Q => weights_2_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__11_n_3\,
      Q => weights_2_q0(70),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__9_n_3\,
      Q => weights_2_q0(73),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__7_n_3\,
      Q => \q0_reg[75]_0\(0),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__10_n_3\,
      Q => weights_2_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__9_n_3\,
      Q => weights_2_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__10_n_3\,
      Q => weights_2_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__7_n_3\,
      Q => weights_2_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__11_n_3\,
      Q => weights_2_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__10_n_3\,
      Q => weights_2_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__7_n_3\,
      Q => weights_2_q0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[42]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[68]_0\ : in STD_LOGIC;
    \q0_reg[55]_1\ : in STD_LOGIC;
    \q0_reg[68]_1\ : in STD_LOGIC;
    \q0_reg[55]_2\ : in STD_LOGIC;
    \q0_reg[68]_2\ : in STD_LOGIC;
    \q0_reg[68]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R is
  signal \add_ln169_122_reg_29832[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_122_reg_29832[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_122_reg_29832[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_122_reg_29832[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_122_reg_29832[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_122_reg_29832[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_122_reg_29832[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_122_reg_29832[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_126_reg_29842[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_131_reg_29852[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_131_reg_29852[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_131_reg_29852[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_131_reg_29852[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_135_reg_29862[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_141_reg_29872[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_141_reg_29872[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_141_reg_29872[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_141_reg_29872[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_145_reg_29882[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_145_reg_29882[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_145_reg_29882[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_150_reg_29892[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_150_reg_29892[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_150_reg_29892[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_153_reg_29897[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_153_reg_29897[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_153_reg_29897[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_155_reg_29902[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_155_reg_29902[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_155_reg_29902[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_155_reg_29902[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__1_n_3\ : STD_LOGIC;
  signal \^q0_reg[74]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sext_ln169_85_fu_6980_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_716_fu_6156_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_717_fu_6178_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_718_fu_6200_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_721_fu_6266_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_723_fu_6310_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_726_fu_6376_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_727_fu_6398_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_730_fu_6464_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_731_fu_6486_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_732_fu_6508_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_733_fu_6530_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_734_fu_6552_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_736_fu_6596_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_738_fu_6640_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_3_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[0]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[1]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[1]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[3]_i_4\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[3]_i_5\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[3]_i_6\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[3]_i_7\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \add_ln169_122_reg_29832[3]_i_8\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[1]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[1]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[3]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[3]_i_3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[3]_i_4\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[3]_i_5\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[3]_i_6\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[3]_i_7\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \add_ln169_126_reg_29842[3]_i_8\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \add_ln169_129_reg_29847[1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_ln169_129_reg_29847[2]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[1]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[1]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[3]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[3]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[3]_i_4\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[3]_i_5\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[3]_i_7\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \add_ln169_131_reg_29852[3]_i_8\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[0]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[1]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[1]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[3]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[3]_i_3\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[3]_i_4\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[3]_i_5\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[3]_i_6\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[3]_i_7\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \add_ln169_135_reg_29862[3]_i_8\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[1]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[1]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[1]_i_3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[3]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[3]_i_3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[3]_i_4\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[3]_i_5\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[3]_i_7\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \add_ln169_141_reg_29872[3]_i_8\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln169_145_reg_29882[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \add_ln169_145_reg_29882[1]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \add_ln169_145_reg_29882[1]_i_3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \add_ln169_145_reg_29882[2]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \add_ln169_145_reg_29882[3]_i_4\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \add_ln169_145_reg_29882[3]_i_5\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \add_ln169_148_reg_29887[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \add_ln169_148_reg_29887[1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \add_ln169_148_reg_29887[2]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \add_ln169_148_reg_29887[3]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \add_ln169_150_reg_29892[1]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \add_ln169_150_reg_29892[1]_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \add_ln169_150_reg_29892[3]_i_4\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \add_ln169_150_reg_29892[3]_i_5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \add_ln169_153_reg_29897[0]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \add_ln169_153_reg_29897[1]_i_2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \add_ln169_153_reg_29897[1]_i_3\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \add_ln169_153_reg_29897[3]_i_4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \add_ln169_153_reg_29897[3]_i_5\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[0]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[1]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[1]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[1]_i_3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[3]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[3]_i_3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[3]_i_4\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[3]_i_5\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[3]_i_7\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \add_ln169_155_reg_29902[3]_i_8\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \sub_ln90_157_reg_29827[1]_i_1\ : label is "soft_lutpair383";
begin
  \q0_reg[74]_0\(1 downto 0) <= \^q0_reg[74]_0\(1 downto 0);
\add_ln169_122_reg_29832[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(72),
      I1 => weights_3_q0(76),
      I2 => weights_3_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(0)
    );
\add_ln169_122_reg_29832[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_3_q0(70),
      I1 => weights_3_q0(72),
      I2 => weights_3_q0(76),
      I3 => \add_ln169_122_reg_29832[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(1)
    );
\add_ln169_122_reg_29832[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_3_q0(71),
      I1 => weights_3_q0(70),
      I2 => Q(35),
      I3 => \add_ln169_122_reg_29832[3]_i_8_n_3\,
      I4 => \add_ln169_122_reg_29832[3]_i_7_n_3\,
      O => \add_ln169_122_reg_29832[1]_i_2_n_3\
    );
\add_ln169_122_reg_29832[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_3_q0(73),
      I1 => weights_3_q0(72),
      I2 => Q(36),
      I3 => \add_ln169_122_reg_29832[3]_i_3_n_3\,
      I4 => \add_ln169_122_reg_29832[3]_i_5_n_3\,
      I5 => \add_ln169_122_reg_29832[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(2)
    );
\add_ln169_122_reg_29832[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_122_reg_29832[3]_i_2_n_3\,
      I1 => \add_ln169_122_reg_29832[3]_i_3_n_3\,
      I2 => \add_ln169_122_reg_29832[3]_i_4_n_3\,
      I3 => \add_ln169_122_reg_29832[3]_i_5_n_3\,
      I4 => \add_ln169_122_reg_29832[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3)
    );
\add_ln169_122_reg_29832[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(35),
      I1 => weights_3_q0(70),
      I2 => weights_3_q0(71),
      I3 => Q(37),
      I4 => weights_3_q0(76),
      I5 => weights_3_q0(77),
      O => \add_ln169_122_reg_29832[3]_i_2_n_3\
    );
\add_ln169_122_reg_29832[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_3_q0(70),
      I2 => weights_3_q0(71),
      I3 => Q(37),
      I4 => weights_3_q0(76),
      I5 => weights_3_q0(77),
      O => \add_ln169_122_reg_29832[3]_i_3_n_3\
    );
\add_ln169_122_reg_29832[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(36),
      I1 => weights_3_q0(72),
      I2 => weights_3_q0(73),
      O => \add_ln169_122_reg_29832[3]_i_4_n_3\
    );
\add_ln169_122_reg_29832[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_3_q0(70),
      I1 => weights_3_q0(72),
      I2 => weights_3_q0(76),
      I3 => \add_ln169_122_reg_29832[1]_i_2_n_3\,
      O => \add_ln169_122_reg_29832[3]_i_5_n_3\
    );
\add_ln169_122_reg_29832[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(35),
      I1 => weights_3_q0(70),
      I2 => weights_3_q0(71),
      I3 => \add_ln169_122_reg_29832[3]_i_7_n_3\,
      I4 => \add_ln169_122_reg_29832[3]_i_8_n_3\,
      O => \add_ln169_122_reg_29832[3]_i_6_n_3\
    );
\add_ln169_122_reg_29832[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_3_q0(72),
      I2 => weights_3_q0(73),
      O => \add_ln169_122_reg_29832[3]_i_7_n_3\
    );
\add_ln169_122_reg_29832[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_3_q0(76),
      I2 => weights_3_q0(77),
      O => \add_ln169_122_reg_29832[3]_i_8_n_3\
    );
\add_ln169_124_reg_29837[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_3_q0(68),
      I1 => weights_3_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_124_reg_29837[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_3_q0(60),
      I2 => weights_3_q0(61),
      I3 => Q(34),
      I4 => weights_3_q0(68),
      I5 => weights_3_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_124_reg_29837[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_3_q0(60),
      I2 => weights_3_q0(61),
      I3 => Q(34),
      I4 => weights_3_q0(68),
      I5 => weights_3_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_124_reg_29837[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_3_q0(61),
      I1 => weights_3_q0(60),
      I2 => Q(30),
      I3 => weights_3_q0(69),
      I4 => weights_3_q0(68),
      I5 => Q(34),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_126_reg_29842[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(66),
      I1 => weights_3_q0(62),
      I2 => weights_3_q0(58),
      O => D(0)
    );
\add_ln169_126_reg_29842[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln169_126_reg_29842[1]_i_2_n_3\,
      I1 => weights_3_q0(62),
      I2 => weights_3_q0(58),
      I3 => weights_3_q0(66),
      O => D(1)
    );
\add_ln169_126_reg_29842[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_3_q0(67),
      I1 => weights_3_q0(66),
      I2 => Q(33),
      I3 => \add_ln169_126_reg_29842[3]_i_8_n_3\,
      I4 => \add_ln169_126_reg_29842[3]_i_7_n_3\,
      O => \add_ln169_126_reg_29842[1]_i_2_n_3\
    );
\add_ln169_126_reg_29842[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_3_q0(63),
      I1 => weights_3_q0(62),
      I2 => Q(31),
      I3 => \add_ln169_126_reg_29842[2]_i_2_n_3\,
      I4 => \add_ln169_126_reg_29842[3]_i_6_n_3\,
      I5 => \add_ln169_126_reg_29842[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_126_reg_29842[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_3_q0(67),
      I1 => weights_3_q0(66),
      I2 => Q(33),
      I3 => Q(29),
      I4 => weights_3_q0(58),
      I5 => weights_3_q0(65),
      O => \add_ln169_126_reg_29842[2]_i_2_n_3\
    );
\add_ln169_126_reg_29842[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_126_reg_29842[3]_i_2_n_3\,
      I1 => \add_ln169_126_reg_29842[3]_i_3_n_3\,
      I2 => \add_ln169_126_reg_29842[3]_i_4_n_3\,
      I3 => \add_ln169_126_reg_29842[3]_i_5_n_3\,
      I4 => \add_ln169_126_reg_29842[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_126_reg_29842[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(33),
      I1 => weights_3_q0(66),
      I2 => weights_3_q0(67),
      I3 => \add_ln169_126_reg_29842[3]_i_7_n_3\,
      I4 => \add_ln169_126_reg_29842[3]_i_8_n_3\,
      O => \add_ln169_126_reg_29842[3]_i_2_n_3\
    );
\add_ln169_126_reg_29842[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(31),
      I1 => weights_3_q0(62),
      I2 => weights_3_q0(63),
      O => \add_ln169_126_reg_29842[3]_i_3_n_3\
    );
\add_ln169_126_reg_29842[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_3_q0(65),
      I1 => weights_3_q0(58),
      I2 => Q(29),
      O => \add_ln169_126_reg_29842[3]_i_4_n_3\
    );
\add_ln169_126_reg_29842[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_3_q0(66),
      I2 => weights_3_q0(67),
      O => \add_ln169_126_reg_29842[3]_i_5_n_3\
    );
\add_ln169_126_reg_29842[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_126_reg_29842[1]_i_2_n_3\,
      I1 => weights_3_q0(62),
      I2 => weights_3_q0(58),
      I3 => weights_3_q0(66),
      O => \add_ln169_126_reg_29842[3]_i_6_n_3\
    );
\add_ln169_126_reg_29842[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(31),
      I1 => weights_3_q0(62),
      I2 => weights_3_q0(63),
      O => \add_ln169_126_reg_29842[3]_i_7_n_3\
    );
\add_ln169_126_reg_29842[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_3_q0(58),
      I2 => weights_3_q0(65),
      O => \add_ln169_126_reg_29842[3]_i_8_n_3\
    );
\add_ln169_129_reg_29847[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_3_q0(40),
      I1 => weights_3_q0(64),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(0)
    );
\add_ln169_129_reg_29847[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69A5C3F0"
    )
        port map (
      I0 => Q(20),
      I1 => Q(32),
      I2 => weights_3_q0(65),
      I3 => weights_3_q0(64),
      I4 => weights_3_q0(40),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(1)
    );
\add_ln169_129_reg_29847[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A4A7A4"
    )
        port map (
      I0 => Q(32),
      I1 => weights_3_q0(64),
      I2 => weights_3_q0(65),
      I3 => weights_3_q0(40),
      I4 => Q(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(2)
    );
\add_ln169_131_reg_29852[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(42),
      I1 => weights_3_q0(46),
      I2 => weights_3_q0(38),
      O => \q0_reg[42]_0\(0)
    );
\add_ln169_131_reg_29852[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_3_q0(42),
      I1 => weights_3_q0(38),
      I2 => weights_3_q0(46),
      I3 => \add_ln169_131_reg_29852[1]_i_2_n_3\,
      O => \q0_reg[42]_0\(1)
    );
\add_ln169_131_reg_29852[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_3_q0(43),
      I1 => weights_3_q0(42),
      I2 => Q(21),
      I3 => sext_ln90_738_fu_6640_p1(1),
      I4 => sext_ln90_734_fu_6552_p1(1),
      O => \add_ln169_131_reg_29852[1]_i_2_n_3\
    );
\add_ln169_131_reg_29852[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_3_q0(46),
      I2 => weights_3_q0(47),
      O => sext_ln90_738_fu_6640_p1(1)
    );
\add_ln169_131_reg_29852[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_131_reg_29852[2]_i_2_n_3\,
      I1 => weights_3_q0(43),
      I2 => weights_3_q0(42),
      I3 => Q(21),
      I4 => \add_ln169_131_reg_29852[3]_i_2_n_3\,
      I5 => \add_ln169_131_reg_29852[3]_i_3_n_3\,
      O => \q0_reg[42]_0\(2)
    );
\add_ln169_131_reg_29852[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_3_q0(39),
      I1 => weights_3_q0(38),
      I2 => Q(19),
      I3 => weights_3_q0(47),
      I4 => weights_3_q0(46),
      I5 => Q(23),
      O => \add_ln169_131_reg_29852[2]_i_2_n_3\
    );
\add_ln169_131_reg_29852[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_131_reg_29852[3]_i_2_n_3\,
      I1 => \add_ln169_131_reg_29852[3]_i_3_n_3\,
      I2 => sext_ln90_734_fu_6552_p1(2),
      I3 => sext_ln90_738_fu_6640_p1(2),
      I4 => sext_ln90_736_fu_6596_p1(2),
      O => \q0_reg[42]_0\(3)
    );
\add_ln169_131_reg_29852[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_131_reg_29852[1]_i_2_n_3\,
      I1 => weights_3_q0(42),
      I2 => weights_3_q0(38),
      I3 => weights_3_q0(46),
      O => \add_ln169_131_reg_29852[3]_i_2_n_3\
    );
\add_ln169_131_reg_29852[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_3_q0(47),
      I1 => weights_3_q0(46),
      I2 => Q(23),
      I3 => sext_ln90_734_fu_6552_p1(1),
      I4 => sext_ln90_736_fu_6596_p1(1),
      O => \add_ln169_131_reg_29852[3]_i_3_n_3\
    );
\add_ln169_131_reg_29852[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_3_q0(38),
      I2 => weights_3_q0(39),
      O => sext_ln90_734_fu_6552_p1(2)
    );
\add_ln169_131_reg_29852[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_3_q0(46),
      I2 => weights_3_q0(47),
      O => sext_ln90_738_fu_6640_p1(2)
    );
\add_ln169_131_reg_29852[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_3_q0(42),
      I2 => weights_3_q0(43),
      O => sext_ln90_736_fu_6596_p1(2)
    );
\add_ln169_131_reg_29852[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_3_q0(38),
      I2 => weights_3_q0(39),
      O => sext_ln90_734_fu_6552_p1(1)
    );
\add_ln169_131_reg_29852[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(21),
      I1 => weights_3_q0(42),
      I2 => weights_3_q0(43),
      O => sext_ln90_736_fu_6596_p1(1)
    );
\add_ln169_133_reg_29857[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_3_q0(44),
      I1 => weights_3_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_133_reg_29857[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_3_q0(50),
      I2 => weights_3_q0(51),
      I3 => Q(22),
      I4 => weights_3_q0(44),
      I5 => weights_3_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_133_reg_29857[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_3_q0(50),
      I2 => weights_3_q0(51),
      I3 => Q(22),
      I4 => weights_3_q0(44),
      I5 => weights_3_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_133_reg_29857[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_3_q0(51),
      I1 => weights_3_q0(50),
      I2 => Q(25),
      I3 => weights_3_q0(45),
      I4 => weights_3_q0(44),
      I5 => Q(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_135_reg_29862[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(52),
      I1 => weights_3_q0(48),
      I2 => weights_3_q0(56),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(0)
    );
\add_ln169_135_reg_29862[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_3_q0(56),
      I1 => weights_3_q0(52),
      I2 => weights_3_q0(48),
      I3 => \add_ln169_135_reg_29862[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(1)
    );
\add_ln169_135_reg_29862[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_3_q0(57),
      I1 => weights_3_q0(56),
      I2 => Q(28),
      I3 => \add_ln169_135_reg_29862[3]_i_8_n_3\,
      I4 => \add_ln169_135_reg_29862[3]_i_7_n_3\,
      O => \add_ln169_135_reg_29862[1]_i_2_n_3\
    );
\add_ln169_135_reg_29862[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_3_q0(53),
      I1 => weights_3_q0(52),
      I2 => Q(26),
      I3 => \add_ln169_135_reg_29862[2]_i_2_n_3\,
      I4 => \add_ln169_135_reg_29862[3]_i_6_n_3\,
      I5 => \add_ln169_135_reg_29862[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(2)
    );
\add_ln169_135_reg_29862[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_3_q0(57),
      I1 => weights_3_q0(56),
      I2 => Q(28),
      I3 => Q(24),
      I4 => weights_3_q0(48),
      I5 => weights_3_q0(49),
      O => \add_ln169_135_reg_29862[2]_i_2_n_3\
    );
\add_ln169_135_reg_29862[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_135_reg_29862[3]_i_2_n_3\,
      I1 => \add_ln169_135_reg_29862[3]_i_3_n_3\,
      I2 => \add_ln169_135_reg_29862[3]_i_4_n_3\,
      I3 => \add_ln169_135_reg_29862[3]_i_5_n_3\,
      I4 => \add_ln169_135_reg_29862[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3)
    );
\add_ln169_135_reg_29862[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(28),
      I1 => weights_3_q0(56),
      I2 => weights_3_q0(57),
      I3 => \add_ln169_135_reg_29862[3]_i_7_n_3\,
      I4 => \add_ln169_135_reg_29862[3]_i_8_n_3\,
      O => \add_ln169_135_reg_29862[3]_i_2_n_3\
    );
\add_ln169_135_reg_29862[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(26),
      I1 => weights_3_q0(52),
      I2 => weights_3_q0(53),
      O => \add_ln169_135_reg_29862[3]_i_3_n_3\
    );
\add_ln169_135_reg_29862[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_3_q0(49),
      I1 => weights_3_q0(48),
      I2 => Q(24),
      O => \add_ln169_135_reg_29862[3]_i_4_n_3\
    );
\add_ln169_135_reg_29862[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_3_q0(56),
      I2 => weights_3_q0(57),
      O => \add_ln169_135_reg_29862[3]_i_5_n_3\
    );
\add_ln169_135_reg_29862[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_3_q0(56),
      I1 => weights_3_q0(52),
      I2 => weights_3_q0(48),
      I3 => \add_ln169_135_reg_29862[1]_i_2_n_3\,
      O => \add_ln169_135_reg_29862[3]_i_6_n_3\
    );
\add_ln169_135_reg_29862[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(26),
      I1 => weights_3_q0(52),
      I2 => weights_3_q0(53),
      O => \add_ln169_135_reg_29862[3]_i_7_n_3\
    );
\add_ln169_135_reg_29862[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_3_q0(48),
      I2 => weights_3_q0(49),
      O => \add_ln169_135_reg_29862[3]_i_8_n_3\
    );
\add_ln169_139_reg_29867[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_3_q0(0),
      I1 => weights_3_q0(54),
      O => \q0_reg[55]_0\(0)
    );
\add_ln169_139_reg_29867[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_3_q0(0),
      I2 => weights_3_q0(1),
      I3 => Q(27),
      I4 => weights_3_q0(54),
      I5 => weights_3_q0(55),
      O => \q0_reg[55]_0\(1)
    );
\add_ln169_139_reg_29867[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_3_q0(0),
      I2 => weights_3_q0(1),
      I3 => weights_3_q0(55),
      I4 => weights_3_q0(54),
      I5 => Q(27),
      O => \q0_reg[55]_0\(2)
    );
\add_ln169_139_reg_29867[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DFD089808009D98"
    )
        port map (
      I0 => weights_3_q0(55),
      I1 => Q(27),
      I2 => weights_3_q0(54),
      I3 => weights_3_q0(0),
      I4 => weights_3_q0(1),
      I5 => Q(0),
      O => \q0_reg[55]_0\(3)
    );
\add_ln169_141_reg_29872[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(6),
      I1 => weights_3_q0(4),
      I2 => weights_3_q0(2),
      O => \q0_reg[6]_0\(0)
    );
\add_ln169_141_reg_29872[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_3_q0(6),
      I1 => weights_3_q0(2),
      I2 => weights_3_q0(4),
      I3 => \add_ln169_141_reg_29872[1]_i_2_n_3\,
      O => \q0_reg[6]_0\(1)
    );
\add_ln169_141_reg_29872[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_3_q0(7),
      I1 => weights_3_q0(6),
      I2 => Q(3),
      I3 => sext_ln90_717_fu_6178_p1(1),
      I4 => sext_ln90_716_fu_6156_p1(1),
      O => \add_ln169_141_reg_29872[1]_i_2_n_3\
    );
\add_ln169_141_reg_29872[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_3_q0(4),
      I2 => weights_3_q0(5),
      O => sext_ln90_717_fu_6178_p1(1)
    );
\add_ln169_141_reg_29872[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_141_reg_29872[2]_i_2_n_3\,
      I1 => weights_3_q0(7),
      I2 => weights_3_q0(6),
      I3 => Q(3),
      I4 => \add_ln169_141_reg_29872[3]_i_2_n_3\,
      I5 => \add_ln169_141_reg_29872[3]_i_3_n_3\,
      O => \q0_reg[6]_0\(2)
    );
\add_ln169_141_reg_29872[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_3_q0(3),
      I1 => weights_3_q0(2),
      I2 => Q(1),
      I3 => weights_3_q0(5),
      I4 => weights_3_q0(4),
      I5 => Q(2),
      O => \add_ln169_141_reg_29872[2]_i_2_n_3\
    );
\add_ln169_141_reg_29872[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_141_reg_29872[3]_i_2_n_3\,
      I1 => \add_ln169_141_reg_29872[3]_i_3_n_3\,
      I2 => sext_ln90_716_fu_6156_p1(2),
      I3 => sext_ln90_717_fu_6178_p1(2),
      I4 => sext_ln90_718_fu_6200_p1(2),
      O => \q0_reg[6]_0\(3)
    );
\add_ln169_141_reg_29872[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_141_reg_29872[1]_i_2_n_3\,
      I1 => weights_3_q0(6),
      I2 => weights_3_q0(2),
      I3 => weights_3_q0(4),
      O => \add_ln169_141_reg_29872[3]_i_2_n_3\
    );
\add_ln169_141_reg_29872[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_3_q0(5),
      I1 => weights_3_q0(4),
      I2 => Q(2),
      I3 => sext_ln90_716_fu_6156_p1(1),
      I4 => sext_ln90_718_fu_6200_p1(1),
      O => \add_ln169_141_reg_29872[3]_i_3_n_3\
    );
\add_ln169_141_reg_29872[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_3_q0(2),
      I2 => weights_3_q0(3),
      O => sext_ln90_716_fu_6156_p1(2)
    );
\add_ln169_141_reg_29872[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_3_q0(4),
      I2 => weights_3_q0(5),
      O => sext_ln90_717_fu_6178_p1(2)
    );
\add_ln169_141_reg_29872[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_3_q0(6),
      I2 => weights_3_q0(7),
      O => sext_ln90_718_fu_6200_p1(2)
    );
\add_ln169_141_reg_29872[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_3_q0(2),
      I2 => weights_3_q0(3),
      O => sext_ln90_716_fu_6156_p1(1)
    );
\add_ln169_141_reg_29872[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_3_q0(6),
      I2 => weights_3_q0(7),
      O => sext_ln90_718_fu_6200_p1(1)
    );
\add_ln169_143_reg_29877[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_3_q0(10),
      I1 => weights_3_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_143_reg_29877[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_3_q0(8),
      I2 => weights_3_q0(9),
      I3 => Q(5),
      I4 => weights_3_q0(10),
      I5 => weights_3_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_143_reg_29877[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_3_q0(8),
      I2 => weights_3_q0(9),
      I3 => Q(5),
      I4 => weights_3_q0(10),
      I5 => weights_3_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_143_reg_29877[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_3_q0(9),
      I1 => weights_3_q0(8),
      I2 => Q(4),
      I3 => weights_3_q0(11),
      I4 => weights_3_q0(10),
      I5 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_145_reg_29882[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(16),
      I1 => weights_3_q0(15),
      I2 => weights_3_q0(12),
      O => \q0_reg[15]_0\(0)
    );
\add_ln169_145_reg_29882[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_3_q0(16),
      I1 => weights_3_q0(12),
      I2 => sext_ln90_721_fu_6266_p1(1),
      I3 => weights_3_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_723_fu_6310_p1(1),
      O => \q0_reg[15]_0\(1)
    );
\add_ln169_145_reg_29882[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_3_q0(12),
      I2 => weights_3_q0(13),
      O => sext_ln90_721_fu_6266_p1(1)
    );
\add_ln169_145_reg_29882[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_3_q0(16),
      I2 => weights_3_q0(17),
      O => sext_ln90_723_fu_6310_p1(1)
    );
\add_ln169_145_reg_29882[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_145_reg_29882[2]_i_2_n_3\,
      I1 => weights_3_q0(17),
      I2 => weights_3_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_145_reg_29882[3]_i_2_n_3\,
      I5 => \add_ln169_145_reg_29882[3]_i_3_n_3\,
      O => \q0_reg[15]_0\(2)
    );
\add_ln169_145_reg_29882[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_3_q0(13),
      I1 => weights_3_q0(12),
      I2 => Q(6),
      I3 => weights_3_q0(15),
      I4 => Q(7),
      O => \add_ln169_145_reg_29882[2]_i_2_n_3\
    );
\add_ln169_145_reg_29882[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_145_reg_29882[3]_i_2_n_3\,
      I1 => \add_ln169_145_reg_29882[3]_i_3_n_3\,
      I2 => sext_ln90_721_fu_6266_p1(2),
      I3 => weights_3_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_723_fu_6310_p1(2),
      O => \q0_reg[15]_0\(3)
    );
\add_ln169_145_reg_29882[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_721_fu_6266_p1(1),
      I1 => Q(7),
      I2 => sext_ln90_723_fu_6310_p1(1),
      I3 => weights_3_q0(16),
      I4 => weights_3_q0(12),
      I5 => weights_3_q0(15),
      O => \add_ln169_145_reg_29882[3]_i_2_n_3\
    );
\add_ln169_145_reg_29882[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_3_q0(15),
      I1 => Q(7),
      I2 => sext_ln90_721_fu_6266_p1(1),
      I3 => weights_3_q0(17),
      I4 => weights_3_q0(16),
      I5 => Q(8),
      O => \add_ln169_145_reg_29882[3]_i_3_n_3\
    );
\add_ln169_145_reg_29882[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_3_q0(12),
      I2 => weights_3_q0(13),
      O => sext_ln90_721_fu_6266_p1(2)
    );
\add_ln169_145_reg_29882[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_3_q0(16),
      I2 => weights_3_q0(17),
      O => sext_ln90_723_fu_6310_p1(2)
    );
\add_ln169_148_reg_29887[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_3_q0(20),
      I1 => weights_3_q0(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(0)
    );
\add_ln169_148_reg_29887[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78DD8722"
    )
        port map (
      I0 => weights_3_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_3_q0(20),
      I4 => weights_3_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(1)
    );
\add_ln169_148_reg_29887[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F00722"
    )
        port map (
      I0 => weights_3_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_3_q0(20),
      I4 => weights_3_q0(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2)
    );
\add_ln169_148_reg_29887[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F40704"
    )
        port map (
      I0 => Q(9),
      I1 => weights_3_q0(18),
      I2 => weights_3_q0(21),
      I3 => weights_3_q0(20),
      I4 => Q(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3)
    );
\add_ln169_150_reg_29892[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(26),
      I1 => weights_3_q0(24),
      I2 => weights_3_q0(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]\(0)
    );
\add_ln169_150_reg_29892[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E87781EE18778"
    )
        port map (
      I0 => weights_3_q0(22),
      I1 => weights_3_q0(24),
      I2 => sext_ln90_726_fu_6376_p1(1),
      I3 => sext_ln90_727_fu_6398_p1(1),
      I4 => weights_3_q0(26),
      I5 => Q(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]\(1)
    );
\add_ln169_150_reg_29892[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_3_q0(22),
      I2 => weights_3_q0(23),
      O => sext_ln90_726_fu_6376_p1(1)
    );
\add_ln169_150_reg_29892[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_3_q0(24),
      I2 => weights_3_q0(25),
      O => sext_ln90_727_fu_6398_p1(1)
    );
\add_ln169_150_reg_29892[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \add_ln169_150_reg_29892[2]_i_2_n_3\,
      I1 => Q(13),
      I2 => weights_3_q0(26),
      I3 => \add_ln169_150_reg_29892[3]_i_2_n_3\,
      I4 => \add_ln169_150_reg_29892[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]\(2)
    );
\add_ln169_150_reg_29892[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_3_q0(23),
      I1 => weights_3_q0(22),
      I2 => Q(11),
      I3 => weights_3_q0(25),
      I4 => weights_3_q0(24),
      I5 => Q(12),
      O => \add_ln169_150_reg_29892[2]_i_2_n_3\
    );
\add_ln169_150_reg_29892[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7118E77171187118"
    )
        port map (
      I0 => \add_ln169_150_reg_29892[3]_i_2_n_3\,
      I1 => \add_ln169_150_reg_29892[3]_i_3_n_3\,
      I2 => sext_ln90_726_fu_6376_p1(2),
      I3 => sext_ln90_727_fu_6398_p1(2),
      I4 => Q(13),
      I5 => weights_3_q0(26),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]\(3)
    );
\add_ln169_150_reg_29892[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966690069000000"
    )
        port map (
      I0 => sext_ln90_726_fu_6376_p1(1),
      I1 => sext_ln90_727_fu_6398_p1(1),
      I2 => Q(13),
      I3 => weights_3_q0(26),
      I4 => weights_3_q0(22),
      I5 => weights_3_q0(24),
      O => \add_ln169_150_reg_29892[3]_i_2_n_3\
    );
\add_ln169_150_reg_29892[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A600FFA6A600A600"
    )
        port map (
      I0 => weights_3_q0(25),
      I1 => weights_3_q0(24),
      I2 => Q(12),
      I3 => sext_ln90_726_fu_6376_p1(1),
      I4 => Q(13),
      I5 => weights_3_q0(26),
      O => \add_ln169_150_reg_29892[3]_i_3_n_3\
    );
\add_ln169_150_reg_29892[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_3_q0(22),
      I2 => weights_3_q0(23),
      O => sext_ln90_726_fu_6376_p1(2)
    );
\add_ln169_150_reg_29892[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_3_q0(24),
      I2 => weights_3_q0(25),
      O => sext_ln90_727_fu_6398_p1(2)
    );
\add_ln169_153_reg_29897[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg[74]_0\(0),
      I1 => weights_3_q0(32),
      I2 => weights_3_q0(30),
      O => \q0_reg[29]_0\(0)
    );
\add_ln169_153_reg_29897[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11E87788778"
    )
        port map (
      I0 => weights_3_q0(30),
      I1 => weights_3_q0(32),
      I2 => sext_ln90_730_fu_6464_p1(1),
      I3 => sext_ln90_731_fu_6486_p1(1),
      I4 => Q(14),
      I5 => \^q0_reg[74]_0\(0),
      O => \q0_reg[29]_0\(1)
    );
\add_ln169_153_reg_29897[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_3_q0(30),
      I2 => weights_3_q0(31),
      O => sext_ln90_730_fu_6464_p1(1)
    );
\add_ln169_153_reg_29897[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_3_q0(32),
      I2 => weights_3_q0(33),
      O => sext_ln90_731_fu_6486_p1(1)
    );
\add_ln169_153_reg_29897[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \add_ln169_153_reg_29897[2]_i_2_n_3\,
      I1 => \^q0_reg[74]_0\(0),
      I2 => Q(14),
      I3 => \add_ln169_153_reg_29897[3]_i_2_n_3\,
      I4 => \add_ln169_153_reg_29897[3]_i_3_n_3\,
      O => \q0_reg[29]_0\(2)
    );
\add_ln169_153_reg_29897[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_3_q0(31),
      I1 => weights_3_q0(30),
      I2 => Q(15),
      I3 => weights_3_q0(33),
      I4 => weights_3_q0(32),
      I5 => Q(16),
      O => \add_ln169_153_reg_29897[2]_i_2_n_3\
    );
\add_ln169_153_reg_29897[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771711871187118"
    )
        port map (
      I0 => \add_ln169_153_reg_29897[3]_i_2_n_3\,
      I1 => \add_ln169_153_reg_29897[3]_i_3_n_3\,
      I2 => sext_ln90_730_fu_6464_p1(2),
      I3 => sext_ln90_731_fu_6486_p1(2),
      I4 => \^q0_reg[74]_0\(0),
      I5 => Q(14),
      O => \q0_reg[29]_0\(3)
    );
\add_ln169_153_reg_29897[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666960096000000"
    )
        port map (
      I0 => sext_ln90_730_fu_6464_p1(1),
      I1 => sext_ln90_731_fu_6486_p1(1),
      I2 => Q(14),
      I3 => \^q0_reg[74]_0\(0),
      I4 => weights_3_q0(30),
      I5 => weights_3_q0(32),
      O => \add_ln169_153_reg_29897[3]_i_2_n_3\
    );
\add_ln169_153_reg_29897[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A600A600A600"
    )
        port map (
      I0 => weights_3_q0(33),
      I1 => weights_3_q0(32),
      I2 => Q(16),
      I3 => sext_ln90_730_fu_6464_p1(1),
      I4 => \^q0_reg[74]_0\(0),
      I5 => Q(14),
      O => \add_ln169_153_reg_29897[3]_i_3_n_3\
    );
\add_ln169_153_reg_29897[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_3_q0(30),
      I2 => weights_3_q0(31),
      O => sext_ln90_730_fu_6464_p1(2)
    );
\add_ln169_153_reg_29897[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_3_q0(32),
      I2 => weights_3_q0(33),
      O => sext_ln90_731_fu_6486_p1(2)
    );
\add_ln169_155_reg_29902[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_3_q0(34),
      I1 => weights_3_q0(78),
      I2 => weights_3_q0(36),
      O => \q0_reg[34]_0\(0)
    );
\add_ln169_155_reg_29902[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_3_q0(34),
      I1 => weights_3_q0(36),
      I2 => weights_3_q0(78),
      I3 => \add_ln169_155_reg_29902[1]_i_2_n_3\,
      O => \q0_reg[34]_0\(1)
    );
\add_ln169_155_reg_29902[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_3_q0(35),
      I1 => weights_3_q0(34),
      I2 => Q(17),
      I3 => sext_ln169_85_fu_6980_p1(1),
      I4 => sext_ln90_733_fu_6530_p1(1),
      O => \add_ln169_155_reg_29902[1]_i_2_n_3\
    );
\add_ln169_155_reg_29902[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_3_q0(78),
      I2 => weights_3_q0(79),
      O => sext_ln169_85_fu_6980_p1(1)
    );
\add_ln169_155_reg_29902[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_155_reg_29902[2]_i_2_n_3\,
      I1 => weights_3_q0(35),
      I2 => weights_3_q0(34),
      I3 => Q(17),
      I4 => \add_ln169_155_reg_29902[3]_i_2_n_3\,
      I5 => \add_ln169_155_reg_29902[3]_i_3_n_3\,
      O => \q0_reg[34]_0\(2)
    );
\add_ln169_155_reg_29902[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_3_q0(37),
      I1 => weights_3_q0(36),
      I2 => Q(18),
      I3 => weights_3_q0(79),
      I4 => weights_3_q0(78),
      I5 => Q(38),
      O => \add_ln169_155_reg_29902[2]_i_2_n_3\
    );
\add_ln169_155_reg_29902[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_155_reg_29902[3]_i_2_n_3\,
      I1 => \add_ln169_155_reg_29902[3]_i_3_n_3\,
      I2 => sext_ln90_733_fu_6530_p1(2),
      I3 => sext_ln169_85_fu_6980_p1(2),
      I4 => sext_ln90_732_fu_6508_p1(2),
      O => \q0_reg[34]_0\(3)
    );
\add_ln169_155_reg_29902[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_155_reg_29902[1]_i_2_n_3\,
      I1 => weights_3_q0(34),
      I2 => weights_3_q0(36),
      I3 => weights_3_q0(78),
      O => \add_ln169_155_reg_29902[3]_i_2_n_3\
    );
\add_ln169_155_reg_29902[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_3_q0(79),
      I1 => weights_3_q0(78),
      I2 => Q(38),
      I3 => sext_ln90_733_fu_6530_p1(1),
      I4 => sext_ln90_732_fu_6508_p1(1),
      O => \add_ln169_155_reg_29902[3]_i_3_n_3\
    );
\add_ln169_155_reg_29902[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_3_q0(36),
      I2 => weights_3_q0(37),
      O => sext_ln90_733_fu_6530_p1(2)
    );
\add_ln169_155_reg_29902[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_3_q0(78),
      I2 => weights_3_q0(79),
      O => sext_ln169_85_fu_6980_p1(2)
    );
\add_ln169_155_reg_29902[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_3_q0(34),
      I2 => weights_3_q0(35),
      O => sext_ln90_732_fu_6508_p1(2)
    );
\add_ln169_155_reg_29902[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_3_q0(36),
      I2 => weights_3_q0(37),
      O => sext_ln90_733_fu_6530_p1(1)
    );
\add_ln169_155_reg_29902[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_3_q0(34),
      I2 => weights_3_q0(35),
      O => sext_ln90_732_fu_6508_p1(1)
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9010984080018404"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[55]_2\,
      O => \q0[0]_i_1__2_n_3\
    );
\q0[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0048290014041000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[10]_i_1__2_n_3\
    );
\q0[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040080000041000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[11]_i_1__3_n_3\
    );
\q0[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C41900C0850100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[12]_i_1__3_n_3\
    );
\q0[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400804010910000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[13]_i_1__3_n_3\
    );
\q0[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000014100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_3\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_1\,
      O => \q0[15]_i_1__2_n_3\
    );
\q0[16]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000005011100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[16]_i_1__10_n_3\
    );
\q0[17]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004001110000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[17]_i_1__10_n_3\
    );
\q0[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040800010100000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[18]_i_1__3_n_3\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000080000010004"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[55]_2\,
      O => \q0[1]_i_1__2_n_3\
    );
\q0[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080000104000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_1\,
      O => \q0[20]_i_1__2_n_3\
    );
\q0[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000880000100000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[21]_i_1__1_n_3\
    );
\q0[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2048000401011104"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[22]_i_1__0_n_3\
    );
\q0[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000408401110000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[23]_i_1__2_n_3\
    );
\q0[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808440010110100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[24]_i_1__1_n_3\
    );
\q0[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040000110100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[25]_i_1__2_n_3\
    );
\q0[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020000001000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_2\,
      I2 => \q0_reg[68]_3\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[26]_i_1__0_n_3\
    );
\q0[29]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[29]_i_1__6_n_3\
    );
\q0[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B180080400004000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[2]_i_1__3_n_3\
    );
\q0[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80881100C0801000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[30]_i_1__2_n_3\
    );
\q0[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000100000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[31]_i_1__2_n_3\
    );
\q0[32]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080C0015041001"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[32]_i_1__2_n_3\
    );
\q0[33]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080C0001001001"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[33]_i_1__3_n_3\
    );
\q0[34]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040808080819180"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[34]_i_1__2_n_3\
    );
\q0[35]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800000010"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[35]_i_1__3_n_3\
    );
\q0[36]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410400000801080"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_2\,
      O => \q0[36]_i_1__1_n_3\
    );
\q0[37]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000401000800080"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[37]_i_1__0_n_3\
    );
\q0[38]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000110"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[38]_i_1__2_n_3\
    );
\q0[39]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[39]_i_1__6_n_3\
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8820000010000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[3]_i_1__3_n_3\
    );
\q0[40]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8410800000000410"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_2\,
      O => \q0[40]_i_1__3_n_3\
    );
\q0[42]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020184000010000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_2\,
      O => \q0[42]_i_1__2_n_3\
    );
\q0[43]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000004000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[43]_i_1__7_n_3\
    );
\q0[44]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0140948090800000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[44]_i_1__2_n_3\
    );
\q0[45]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004004000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_2\,
      I2 => \q0_reg[68]_3\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[45]_i_1__6_n_3\
    );
\q0[46]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000C0801040"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[46]_i_1__0_n_3\
    );
\q0[47]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000080801000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[47]_i_1__0_n_3\
    );
\q0[48]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100084884000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[48]_i_1__1_n_3\
    );
\q0[49]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[49]_i_1__6_n_3\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010010089C814000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[4]_i_1__2_n_3\
    );
\q0[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000204000080804"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_1\,
      O => \q0[50]_i_1_n_3\
    );
\q0[51]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[55]_2\,
      O => \q0[51]_i_1__4_n_3\
    );
\q0[52]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2104000000090010"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[52]_i_1__2_n_3\
    );
\q0[53]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010004000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_1\,
      O => \q0[53]_i_1__5_n_3\
    );
\q0[54]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1104010180890000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[54]_i_1__1_n_3\
    );
\q0[55]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1104000180810000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[55]_i_1__1_n_3\
    );
\q0[56]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2010200000010104"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_2\,
      O => \q0[56]_i_1__2_n_3\
    );
\q0[57]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020100000010004"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[55]_2\,
      O => \q0[57]_i_1__3_n_3\
    );
\q0[58]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020010804101"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_3\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[58]_i_1__2_n_3\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001C000180"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_3\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_1\,
      O => \q0[5]_i_1__1_n_3\
    );
\q0[60]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10B0300005840009"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_2\,
      O => \q0[60]_i_1__4_n_3\
    );
\q0[61]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_2\,
      I2 => \q0_reg[68]_3\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[61]_i_1__9_n_3\
    );
\q0[62]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020400100040D"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_1\,
      O => \q0[62]_i_1__3_n_3\
    );
\q0[63]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800001"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[68]_3\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[55]_1\,
      O => \q0[63]_i_1__2_n_3\
    );
\q0[64]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030200801040009"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_2\,
      O => \q0[64]_i_1__4_n_3\
    );
\q0[65]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008400001"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_2\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[55]_1\,
      O => \q0[65]_i_1__3_n_3\
    );
\q0[66]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1021000020040549"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[66]_i_1__4_n_3\
    );
\q0[67]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000210000000441"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[67]_i_1__1_n_3\
    );
\q0[68]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020A80001000408"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_1\,
      O => \q0[68]_i_1__3_n_3\
    );
\q0[69]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_1\,
      O => \q0[69]_i_1__7_n_3\
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044808828491500"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[6]_i_1__2_n_3\
    );
\q0[70]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80001000408"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_1\,
      O => \q0[70]_i_1__2_n_3\
    );
\q0[71]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000408"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_1\,
      O => \q0[71]_i_1__1_n_3\
    );
\q0[72]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1080304000800001"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_2\,
      O => \q0[72]_i_1__3_n_3\
    );
\q0[73]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100080804000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[73]_i_1__2_n_3\
    );
\q0[74]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000310481815000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[74]_i_1__3_n_3\
    );
\q0[76]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00401000A1804009"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[76]_i_1__3_n_3\
    );
\q0[77]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001001"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[55]_1\,
      O => \q0[77]_i_1__10_n_3\
    );
\q0[78]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30A040803D500101"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[55]_2\,
      I5 => \q0_reg[68]_2\,
      O => \q0[78]_i_1__4_n_3\
    );
\q0[79]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[68]_3\,
      O => \q0[79]_i_1__9_n_3\
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044084880881500"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[55]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_2\,
      O => \q0[7]_i_1__2_n_3\
    );
\q0[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0282000C0010400"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_2\,
      I5 => \q0_reg[55]_2\,
      O => \q0[8]_i_1__3_n_3\
    );
\q0[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000000048100"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_2\,
      I3 => \q0_reg[68]_2\,
      I4 => \q0_reg[68]_3\,
      I5 => \q0_reg[68]_1\,
      O => \q0[9]_i_1__1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__2_n_3\,
      Q => weights_3_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__2_n_3\,
      Q => weights_3_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__3_n_3\,
      Q => weights_3_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__3_n_3\,
      Q => weights_3_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__3_n_3\,
      Q => weights_3_q0(13),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__2_n_3\,
      Q => weights_3_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__10_n_3\,
      Q => weights_3_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__10_n_3\,
      Q => weights_3_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__3_n_3\,
      Q => weights_3_q0(18),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__2_n_3\,
      Q => weights_3_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__2_n_3\,
      Q => weights_3_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__1_n_3\,
      Q => weights_3_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__0_n_3\,
      Q => weights_3_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__2_n_3\,
      Q => weights_3_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__1_n_3\,
      Q => weights_3_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__2_n_3\,
      Q => weights_3_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__0_n_3\,
      Q => weights_3_q0(26),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__6_n_3\,
      Q => \^q0_reg[74]_0\(0),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__3_n_3\,
      Q => weights_3_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__2_n_3\,
      Q => weights_3_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__2_n_3\,
      Q => weights_3_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__2_n_3\,
      Q => weights_3_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__3_n_3\,
      Q => weights_3_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__2_n_3\,
      Q => weights_3_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__3_n_3\,
      Q => weights_3_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__1_n_3\,
      Q => weights_3_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__0_n_3\,
      Q => weights_3_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__2_n_3\,
      Q => weights_3_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__6_n_3\,
      Q => weights_3_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__3_n_3\,
      Q => weights_3_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__3_n_3\,
      Q => weights_3_q0(40),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__2_n_3\,
      Q => weights_3_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__7_n_3\,
      Q => weights_3_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__2_n_3\,
      Q => weights_3_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__6_n_3\,
      Q => weights_3_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__0_n_3\,
      Q => weights_3_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__0_n_3\,
      Q => weights_3_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__1_n_3\,
      Q => weights_3_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__6_n_3\,
      Q => weights_3_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__2_n_3\,
      Q => weights_3_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1_n_3\,
      Q => weights_3_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__4_n_3\,
      Q => weights_3_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__2_n_3\,
      Q => weights_3_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__5_n_3\,
      Q => weights_3_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__1_n_3\,
      Q => weights_3_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__1_n_3\,
      Q => weights_3_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__2_n_3\,
      Q => weights_3_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__3_n_3\,
      Q => weights_3_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__2_n_3\,
      Q => weights_3_q0(58),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__1_n_3\,
      Q => weights_3_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__4_n_3\,
      Q => weights_3_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__9_n_3\,
      Q => weights_3_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__3_n_3\,
      Q => weights_3_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__2_n_3\,
      Q => weights_3_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__4_n_3\,
      Q => weights_3_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__3_n_3\,
      Q => weights_3_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__4_n_3\,
      Q => weights_3_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__1_n_3\,
      Q => weights_3_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__3_n_3\,
      Q => weights_3_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__7_n_3\,
      Q => weights_3_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__2_n_3\,
      Q => weights_3_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__2_n_3\,
      Q => weights_3_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__1_n_3\,
      Q => weights_3_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__3_n_3\,
      Q => weights_3_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__2_n_3\,
      Q => weights_3_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__3_n_3\,
      Q => \^q0_reg[74]_0\(1),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__3_n_3\,
      Q => weights_3_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__10_n_3\,
      Q => weights_3_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__4_n_3\,
      Q => weights_3_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__9_n_3\,
      Q => weights_3_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__2_n_3\,
      Q => weights_3_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__3_n_3\,
      Q => weights_3_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__1_n_3\,
      Q => weights_3_q0(9),
      R => '0'
    );
\sub_ln90_157_reg_29827[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[74]_0\(1),
      I1 => \^q0_reg[74]_0\(0),
      O => \q0_reg[74]_1\(0)
    );
\sub_ln90_157_reg_29827[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[74]_0\(1),
      I1 => \^q0_reg[74]_0\(0),
      O => \q0_reg[74]_1\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R is
  port (
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tile_fu_444_reg[3]_rep__5\ : out STD_LOGIC;
    \tile_fu_444_reg[3]_rep__4\ : out STD_LOGIC;
    \tile_fu_444_reg[1]_rep__5\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[40]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[57]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[22]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[57]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \q0_reg[24]_0\ : in STD_LOGIC;
    \q0_reg[44]_0\ : in STD_LOGIC;
    \q0_reg[19]_1\ : in STD_LOGIC;
    \q0_reg[24]_1\ : in STD_LOGIC;
    \q0_reg[55]_0\ : in STD_LOGIC;
    \q0_reg[24]_2\ : in STD_LOGIC;
    \q0_reg[70]_0\ : in STD_LOGIC;
    \q0_reg[70]_1\ : in STD_LOGIC;
    \q0_reg[75]_1\ : in STD_LOGIC;
    \q0_reg[70]_2\ : in STD_LOGIC;
    \q0_reg[75]_2\ : in STD_LOGIC;
    \q0_reg[70]_3\ : in STD_LOGIC;
    \q0_reg[71]_0\ : in STD_LOGIC;
    \q0_reg[57]_2\ : in STD_LOGIC;
    \q0_reg[38]_0\ : in STD_LOGIC;
    \q0_reg[69]_0\ : in STD_LOGIC;
    \q0_reg[58]_0\ : in STD_LOGIC;
    \q0_reg[55]_1\ : in STD_LOGIC;
    \q0_reg[57]_3\ : in STD_LOGIC;
    \q0_reg[57]_4\ : in STD_LOGIC;
    weights_6_q0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[44]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R is
  signal \add_ln169_162_reg_29917[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_162_reg_29917[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_166_reg_29927[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_166_reg_29927[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_166_reg_29927[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_166_reg_29927[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_171_reg_29937[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_171_reg_29937[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_171_reg_29937[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[2]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_175_reg_29947[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_181_reg_29957[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_181_reg_29957[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_181_reg_29957[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_185_reg_29967[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_185_reg_29967[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_185_reg_29967[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_195_reg_29987[3]_i_2_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__12_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sext_ln169_113_fu_8386_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_755_fu_7584_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_756_fu_7606_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_759_fu_7672_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_761_fu_7716_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_770_fu_7914_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_771_fu_7936_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_772_fu_7958_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_774_fu_8002_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^tile_fu_444_reg[1]_rep__5\ : STD_LOGIC;
  signal \^tile_fu_444_reg[3]_rep__4\ : STD_LOGIC;
  signal \^tile_fu_444_reg[3]_rep__5\ : STD_LOGIC;
  signal weights_4_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[0]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[1]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[1]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[3]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[3]_i_3\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[3]_i_4\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[3]_i_5\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[3]_i_6\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[3]_i_7\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \add_ln169_162_reg_29917[3]_i_8\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \add_ln169_164_reg_29922[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \add_ln169_164_reg_29922[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \add_ln169_164_reg_29922[2]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \add_ln169_164_reg_29922[3]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \add_ln169_166_reg_29927[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \add_ln169_166_reg_29927[1]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_ln169_166_reg_29927[3]_i_3\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \add_ln169_166_reg_29927[3]_i_4\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_ln169_171_reg_29937[0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \add_ln169_171_reg_29937[1]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \add_ln169_171_reg_29937[1]_i_3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \add_ln169_171_reg_29937[2]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \add_ln169_171_reg_29937[3]_i_4\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \add_ln169_171_reg_29937[3]_i_5\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \add_ln169_173_reg_29942[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \add_ln169_173_reg_29942[3]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[2]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[2]_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[2]_i_4\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[2]_i_5\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[2]_i_6\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[3]_i_3\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_ln169_175_reg_29947[3]_i_4\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_ln169_181_reg_29957[0]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \add_ln169_181_reg_29957[1]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \add_ln169_181_reg_29957[1]_i_3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \add_ln169_181_reg_29957[2]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \add_ln169_181_reg_29957[3]_i_4\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \add_ln169_181_reg_29957[3]_i_5\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \add_ln169_185_reg_29967[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_ln169_185_reg_29967[1]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \add_ln169_185_reg_29967[1]_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \add_ln169_185_reg_29967[2]_i_2\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \add_ln169_185_reg_29967[3]_i_4\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_ln169_185_reg_29967[3]_i_5\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \add_ln169_188_reg_29972[0]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \add_ln169_188_reg_29972[1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \add_ln169_188_reg_29972[2]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \add_ln169_188_reg_29972[3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \add_ln169_190_reg_29977[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \add_ln169_193_reg_29982[0]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \add_ln169_193_reg_29982[1]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \add_ln169_193_reg_29982[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \add_ln169_193_reg_29982[3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \add_ln169_195_reg_29987[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_ln169_195_reg_29987[1]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_ln169_195_reg_29987[3]_i_4\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \q0[21]_i_1__8\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \q0[27]_i_1__6\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \sub_ln90_197_reg_29912[1]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \sub_ln90_197_reg_29912[2]_i_1\ : label is "soft_lutpair414";
begin
  \q0_reg[75]_0\(2 downto 0) <= \^q0_reg[75]_0\(2 downto 0);
  \tile_fu_444_reg[1]_rep__5\ <= \^tile_fu_444_reg[1]_rep__5\;
  \tile_fu_444_reg[3]_rep__4\ <= \^tile_fu_444_reg[3]_rep__4\;
  \tile_fu_444_reg[3]_rep__5\ <= \^tile_fu_444_reg[3]_rep__5\;
\add_ln169_162_reg_29917[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(72),
      I1 => weights_4_q0(76),
      I2 => weights_4_q0(70),
      O => D(0)
    );
\add_ln169_162_reg_29917[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_4_q0(70),
      I1 => weights_4_q0(72),
      I2 => weights_4_q0(76),
      I3 => \add_ln169_162_reg_29917[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_162_reg_29917[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_4_q0(71),
      I1 => weights_4_q0(70),
      I2 => Q(33),
      I3 => \add_ln169_162_reg_29917[3]_i_8_n_3\,
      I4 => \add_ln169_162_reg_29917[3]_i_7_n_3\,
      O => \add_ln169_162_reg_29917[1]_i_2_n_3\
    );
\add_ln169_162_reg_29917[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_4_q0(73),
      I1 => weights_4_q0(72),
      I2 => Q(34),
      I3 => \add_ln169_162_reg_29917[2]_i_2_n_3\,
      I4 => \add_ln169_162_reg_29917[3]_i_6_n_3\,
      I5 => \add_ln169_162_reg_29917[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_162_reg_29917[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_4_q0(71),
      I1 => weights_4_q0(70),
      I2 => Q(33),
      I3 => Q(35),
      I4 => weights_4_q0(76),
      I5 => weights_4_q0(77),
      O => \add_ln169_162_reg_29917[2]_i_2_n_3\
    );
\add_ln169_162_reg_29917[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_162_reg_29917[3]_i_2_n_3\,
      I1 => \add_ln169_162_reg_29917[3]_i_3_n_3\,
      I2 => \add_ln169_162_reg_29917[3]_i_4_n_3\,
      I3 => \add_ln169_162_reg_29917[3]_i_5_n_3\,
      I4 => \add_ln169_162_reg_29917[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_162_reg_29917[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(33),
      I1 => weights_4_q0(70),
      I2 => weights_4_q0(71),
      I3 => \add_ln169_162_reg_29917[3]_i_7_n_3\,
      I4 => \add_ln169_162_reg_29917[3]_i_8_n_3\,
      O => \add_ln169_162_reg_29917[3]_i_2_n_3\
    );
\add_ln169_162_reg_29917[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(34),
      I1 => weights_4_q0(72),
      I2 => weights_4_q0(73),
      O => \add_ln169_162_reg_29917[3]_i_3_n_3\
    );
\add_ln169_162_reg_29917[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_4_q0(77),
      I1 => weights_4_q0(76),
      I2 => Q(35),
      O => \add_ln169_162_reg_29917[3]_i_4_n_3\
    );
\add_ln169_162_reg_29917[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_4_q0(70),
      I2 => weights_4_q0(71),
      O => \add_ln169_162_reg_29917[3]_i_5_n_3\
    );
\add_ln169_162_reg_29917[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_4_q0(70),
      I1 => weights_4_q0(72),
      I2 => weights_4_q0(76),
      I3 => \add_ln169_162_reg_29917[1]_i_2_n_3\,
      O => \add_ln169_162_reg_29917[3]_i_6_n_3\
    );
\add_ln169_162_reg_29917[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(34),
      I1 => weights_4_q0(72),
      I2 => weights_4_q0(73),
      O => \add_ln169_162_reg_29917[3]_i_7_n_3\
    );
\add_ln169_162_reg_29917[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_4_q0(76),
      I2 => weights_4_q0(77),
      O => \add_ln169_162_reg_29917[3]_i_8_n_3\
    );
\add_ln169_164_reg_29922[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_4_q0(69),
      I1 => weights_4_q0(61),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_164_reg_29922[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B488"
    )
        port map (
      I0 => Q(28),
      I1 => weights_4_q0(61),
      I2 => Q(32),
      I3 => weights_4_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_164_reg_29922[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B088"
    )
        port map (
      I0 => Q(28),
      I1 => weights_4_q0(61),
      I2 => Q(32),
      I3 => weights_4_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_164_reg_29922[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D808"
    )
        port map (
      I0 => weights_4_q0(61),
      I1 => Q(28),
      I2 => weights_4_q0(69),
      I3 => Q(32),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_166_reg_29927[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(63),
      I1 => weights_4_q0(58),
      I2 => weights_4_q0(67),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]\(0)
    );
\add_ln169_166_reg_29927[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AC59F60C53A9F60"
    )
        port map (
      I0 => weights_4_q0(58),
      I1 => Q(31),
      I2 => weights_4_q0(67),
      I3 => \add_ln169_166_reg_29927[1]_i_2_n_3\,
      I4 => weights_4_q0(63),
      I5 => Q(29),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]\(1)
    );
\add_ln169_166_reg_29927[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(27),
      I1 => weights_4_q0(58),
      I2 => weights_4_q0(57),
      O => \add_ln169_166_reg_29927[1]_i_2_n_3\
    );
\add_ln169_166_reg_29927[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEB277DB8824EEB2"
    )
        port map (
      I0 => \add_ln169_166_reg_29927[3]_i_4_n_3\,
      I1 => weights_4_q0(57),
      I2 => weights_4_q0(58),
      I3 => Q(27),
      I4 => \add_ln169_166_reg_29927[3]_i_3_n_3\,
      I5 => \add_ln169_166_reg_29927[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]\(2)
    );
\add_ln169_166_reg_29927[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF2BFBBB2B02B22"
    )
        port map (
      I0 => \add_ln169_166_reg_29927[3]_i_2_n_3\,
      I1 => \add_ln169_166_reg_29927[3]_i_3_n_3\,
      I2 => Q(27),
      I3 => weights_4_q0(58),
      I4 => weights_4_q0(57),
      I5 => \add_ln169_166_reg_29927[3]_i_4_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]\(3)
    );
\add_ln169_166_reg_29927[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => weights_4_q0(67),
      I1 => Q(31),
      O => \add_ln169_166_reg_29927[3]_i_2_n_3\
    );
\add_ln169_166_reg_29927[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => weights_4_q0(63),
      I1 => Q(29),
      O => \add_ln169_166_reg_29927[3]_i_3_n_3\
    );
\add_ln169_166_reg_29927[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => weights_4_q0(58),
      I1 => weights_4_q0(63),
      I2 => weights_4_q0(67),
      O => \add_ln169_166_reg_29927[3]_i_4_n_3\
    );
\add_ln169_169_reg_29932[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_4_q0(40),
      I1 => weights_4_q0(64),
      O => \q0_reg[40]_0\(0)
    );
\add_ln169_169_reg_29932[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_4_q0(40),
      I2 => weights_4_q0(41),
      I3 => Q(30),
      I4 => weights_4_q0(64),
      I5 => weights_4_q0(65),
      O => \q0_reg[40]_0\(1)
    );
\add_ln169_169_reg_29932[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5FD20A42002B5A4"
    )
        port map (
      I0 => weights_4_q0(41),
      I1 => weights_4_q0(40),
      I2 => Q(19),
      I3 => weights_4_q0(64),
      I4 => weights_4_q0(65),
      I5 => Q(30),
      O => \q0_reg[40]_0\(2)
    );
\add_ln169_169_reg_29932[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB00C2C2"
    )
        port map (
      I0 => weights_4_q0(40),
      I1 => weights_4_q0(41),
      I2 => Q(19),
      I3 => Q(30),
      I4 => weights_4_q0(65),
      I5 => weights_4_q0(64),
      O => \q0_reg[40]_0\(3)
    );
\add_ln169_171_reg_29937[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(42),
      I1 => weights_4_q0(47),
      I2 => weights_4_q0(38),
      O => \q0_reg[47]_0\(0)
    );
\add_ln169_171_reg_29937[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_4_q0(42),
      I1 => weights_4_q0(38),
      I2 => sext_ln90_772_fu_7958_p1(1),
      I3 => weights_4_q0(47),
      I4 => Q(22),
      I5 => sext_ln90_774_fu_8002_p1(1),
      O => \q0_reg[47]_0\(1)
    );
\add_ln169_171_reg_29937[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_4_q0(38),
      I2 => weights_4_q0(39),
      O => sext_ln90_772_fu_7958_p1(1)
    );
\add_ln169_171_reg_29937[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_4_q0(42),
      I2 => weights_4_q0(43),
      O => sext_ln90_774_fu_8002_p1(1)
    );
\add_ln169_171_reg_29937[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_171_reg_29937[2]_i_2_n_3\,
      I1 => weights_4_q0(43),
      I2 => weights_4_q0(42),
      I3 => Q(20),
      I4 => \add_ln169_171_reg_29937[3]_i_2_n_3\,
      I5 => \add_ln169_171_reg_29937[3]_i_3_n_3\,
      O => \q0_reg[47]_0\(2)
    );
\add_ln169_171_reg_29937[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_4_q0(39),
      I1 => weights_4_q0(38),
      I2 => Q(18),
      I3 => weights_4_q0(47),
      I4 => Q(22),
      O => \add_ln169_171_reg_29937[2]_i_2_n_3\
    );
\add_ln169_171_reg_29937[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_171_reg_29937[3]_i_2_n_3\,
      I1 => \add_ln169_171_reg_29937[3]_i_3_n_3\,
      I2 => sext_ln90_772_fu_7958_p1(2),
      I3 => weights_4_q0(47),
      I4 => Q(22),
      I5 => sext_ln90_774_fu_8002_p1(2),
      O => \q0_reg[47]_0\(3)
    );
\add_ln169_171_reg_29937[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_772_fu_7958_p1(1),
      I1 => Q(22),
      I2 => sext_ln90_774_fu_8002_p1(1),
      I3 => weights_4_q0(42),
      I4 => weights_4_q0(38),
      I5 => weights_4_q0(47),
      O => \add_ln169_171_reg_29937[3]_i_2_n_3\
    );
\add_ln169_171_reg_29937[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_4_q0(47),
      I1 => Q(22),
      I2 => sext_ln90_772_fu_7958_p1(1),
      I3 => weights_4_q0(43),
      I4 => weights_4_q0(42),
      I5 => Q(20),
      O => \add_ln169_171_reg_29937[3]_i_3_n_3\
    );
\add_ln169_171_reg_29937[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_4_q0(38),
      I2 => weights_4_q0(39),
      O => sext_ln90_772_fu_7958_p1(2)
    );
\add_ln169_171_reg_29937[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(20),
      I1 => weights_4_q0(42),
      I2 => weights_4_q0(43),
      O => sext_ln90_774_fu_8002_p1(2)
    );
\add_ln169_173_reg_29942[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(21),
      I1 => \^q0_reg[75]_0\(0),
      I2 => weights_6_q0(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[22]\(0)
    );
\add_ln169_173_reg_29942[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(21),
      I1 => \^q0_reg[75]_0\(0),
      I2 => weights_6_q0(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[22]\(1)
    );
\add_ln169_175_reg_29947[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(52),
      I1 => weights_4_q0(48),
      I2 => weights_4_q0(57),
      O => \q0_reg[57]_0\(0)
    );
\add_ln169_175_reg_29947[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE18778E11E8778"
    )
        port map (
      I0 => weights_4_q0(52),
      I1 => weights_4_q0(48),
      I2 => \add_ln169_175_reg_29947[2]_i_3_n_3\,
      I3 => \add_ln169_175_reg_29947[2]_i_4_n_3\,
      I4 => weights_4_q0(57),
      I5 => Q(26),
      O => \q0_reg[57]_0\(1)
    );
\add_ln169_175_reg_29947[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDD4D4D4422B2B2B"
    )
        port map (
      I0 => \add_ln169_175_reg_29947[2]_i_2_n_3\,
      I1 => \add_ln169_175_reg_29947[2]_i_3_n_3\,
      I2 => \add_ln169_175_reg_29947[2]_i_4_n_3\,
      I3 => weights_4_q0(57),
      I4 => Q(26),
      I5 => \add_ln169_175_reg_29947[2]_i_5_n_3\,
      O => \q0_reg[57]_0\(2)
    );
\add_ln169_175_reg_29947[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => weights_4_q0(48),
      I1 => weights_4_q0(52),
      I2 => weights_4_q0(57),
      O => \add_ln169_175_reg_29947[2]_i_2_n_3\
    );
\add_ln169_175_reg_29947[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_4_q0(52),
      I2 => weights_6_q0(1),
      O => \add_ln169_175_reg_29947[2]_i_3_n_3\
    );
\add_ln169_175_reg_29947[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_4_q0(48),
      I2 => weights_4_q0(49),
      O => \add_ln169_175_reg_29947[2]_i_4_n_3\
    );
\add_ln169_175_reg_29947[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A45B"
    )
        port map (
      I0 => weights_6_q0(1),
      I1 => weights_4_q0(52),
      I2 => Q(24),
      I3 => \add_ln169_175_reg_29947[2]_i_6_n_3\,
      O => \add_ln169_175_reg_29947[2]_i_5_n_3\
    );
\add_ln169_175_reg_29947[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788788"
    )
        port map (
      I0 => Q(26),
      I1 => weights_4_q0(57),
      I2 => Q(23),
      I3 => weights_4_q0(48),
      I4 => weights_4_q0(49),
      O => \add_ln169_175_reg_29947[2]_i_6_n_3\
    );
\add_ln169_175_reg_29947[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_175_reg_29947[3]_i_2_n_3\,
      I1 => \add_ln169_175_reg_29947[3]_i_3_n_3\,
      I2 => \add_ln169_175_reg_29947[3]_i_4_n_3\,
      I3 => weights_4_q0(57),
      I4 => Q(26),
      I5 => \add_ln169_175_reg_29947[3]_i_5_n_3\,
      O => \q0_reg[57]_0\(3)
    );
\add_ln169_175_reg_29947[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A600A600A600"
    )
        port map (
      I0 => weights_6_q0(1),
      I1 => weights_4_q0(52),
      I2 => Q(24),
      I3 => \add_ln169_175_reg_29947[2]_i_4_n_3\,
      I4 => weights_4_q0(57),
      I5 => Q(26),
      O => \add_ln169_175_reg_29947[3]_i_2_n_3\
    );
\add_ln169_175_reg_29947[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(24),
      I1 => weights_4_q0(52),
      I2 => weights_6_q0(1),
      O => \add_ln169_175_reg_29947[3]_i_3_n_3\
    );
\add_ln169_175_reg_29947[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_4_q0(49),
      I1 => weights_4_q0(48),
      I2 => Q(23),
      O => \add_ln169_175_reg_29947[3]_i_4_n_3\
    );
\add_ln169_175_reg_29947[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FF1F77FF11FF77F"
    )
        port map (
      I0 => weights_4_q0(52),
      I1 => weights_4_q0(48),
      I2 => \add_ln169_175_reg_29947[2]_i_3_n_3\,
      I3 => \add_ln169_175_reg_29947[2]_i_4_n_3\,
      I4 => weights_4_q0(57),
      I5 => Q(26),
      O => \add_ln169_175_reg_29947[3]_i_5_n_3\
    );
\add_ln169_179_reg_29952[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_4_q0(0),
      I1 => weights_4_q0(54),
      O => \q0_reg[0]_0\(0)
    );
\add_ln169_179_reg_29952[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_4_q0(0),
      I2 => weights_4_q0(1),
      I3 => Q(25),
      I4 => weights_4_q0(54),
      I5 => weights_4_q0(55),
      O => \q0_reg[0]_0\(1)
    );
\add_ln169_179_reg_29952[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5FD20A42002B5A4"
    )
        port map (
      I0 => weights_4_q0(1),
      I1 => weights_4_q0(0),
      I2 => Q(0),
      I3 => weights_4_q0(54),
      I4 => weights_4_q0(55),
      I5 => Q(25),
      O => \q0_reg[0]_0\(2)
    );
\add_ln169_179_reg_29952[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB00C2C2"
    )
        port map (
      I0 => weights_4_q0(0),
      I1 => weights_4_q0(1),
      I2 => Q(0),
      I3 => Q(25),
      I4 => weights_4_q0(55),
      I5 => weights_4_q0(54),
      O => \q0_reg[0]_0\(3)
    );
\add_ln169_181_reg_29957[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(6),
      I1 => weights_4_q0(4),
      I2 => weights_4_q0(3),
      O => \q0_reg[3]_0\(0)
    );
\add_ln169_181_reg_29957[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E8E717E71718E8"
    )
        port map (
      I0 => weights_4_q0(6),
      I1 => weights_4_q0(4),
      I2 => weights_4_q0(3),
      I3 => Q(1),
      I4 => sext_ln90_755_fu_7584_p1(1),
      I5 => sext_ln90_756_fu_7606_p1(1),
      O => \q0_reg[3]_0\(1)
    );
\add_ln169_181_reg_29957[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_4_q0(4),
      I2 => weights_4_q0(5),
      O => sext_ln90_755_fu_7584_p1(1)
    );
\add_ln169_181_reg_29957[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_4_q0(6),
      I2 => weights_4_q0(11),
      O => sext_ln90_756_fu_7606_p1(1)
    );
\add_ln169_181_reg_29957[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_181_reg_29957[2]_i_2_n_3\,
      I1 => weights_4_q0(11),
      I2 => weights_4_q0(6),
      I3 => Q(3),
      I4 => \add_ln169_181_reg_29957[3]_i_2_n_3\,
      I5 => \add_ln169_181_reg_29957[3]_i_3_n_3\,
      O => \q0_reg[3]_0\(2)
    );
\add_ln169_181_reg_29957[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78788788"
    )
        port map (
      I0 => weights_4_q0(3),
      I1 => Q(1),
      I2 => weights_4_q0(5),
      I3 => weights_4_q0(4),
      I4 => Q(2),
      O => \add_ln169_181_reg_29957[2]_i_2_n_3\
    );
\add_ln169_181_reg_29957[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E777711171111888"
    )
        port map (
      I0 => \add_ln169_181_reg_29957[3]_i_2_n_3\,
      I1 => \add_ln169_181_reg_29957[3]_i_3_n_3\,
      I2 => weights_4_q0(3),
      I3 => Q(1),
      I4 => sext_ln90_755_fu_7584_p1(2),
      I5 => sext_ln90_756_fu_7606_p1(2),
      O => \q0_reg[3]_0\(3)
    );
\add_ln169_181_reg_29957[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96963C0096000000"
    )
        port map (
      I0 => Q(1),
      I1 => sext_ln90_755_fu_7584_p1(1),
      I2 => sext_ln90_756_fu_7606_p1(1),
      I3 => weights_4_q0(6),
      I4 => weights_4_q0(3),
      I5 => weights_4_q0(4),
      O => \add_ln169_181_reg_29957[3]_i_2_n_3\
    );
\add_ln169_181_reg_29957[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A6A6A6000000"
    )
        port map (
      I0 => weights_4_q0(5),
      I1 => weights_4_q0(4),
      I2 => Q(2),
      I3 => weights_4_q0(3),
      I4 => Q(1),
      I5 => sext_ln90_756_fu_7606_p1(1),
      O => \add_ln169_181_reg_29957[3]_i_3_n_3\
    );
\add_ln169_181_reg_29957[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_4_q0(4),
      I2 => weights_4_q0(5),
      O => sext_ln90_755_fu_7584_p1(2)
    );
\add_ln169_181_reg_29957[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_4_q0(6),
      I2 => weights_4_q0(11),
      O => sext_ln90_756_fu_7606_p1(2)
    );
\add_ln169_183_reg_29962[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_4_q0(10),
      I1 => weights_4_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_183_reg_29962[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_4_q0(8),
      I2 => weights_4_q0(9),
      I3 => Q(5),
      I4 => weights_4_q0(10),
      I5 => weights_4_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_183_reg_29962[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_4_q0(8),
      I2 => weights_4_q0(9),
      I3 => Q(5),
      I4 => weights_4_q0(10),
      I5 => weights_4_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_183_reg_29962[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_4_q0(9),
      I1 => weights_4_q0(8),
      I2 => Q(4),
      I3 => weights_4_q0(11),
      I4 => weights_4_q0(10),
      I5 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_185_reg_29967[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(16),
      I1 => weights_4_q0(15),
      I2 => weights_4_q0(12),
      O => \q0_reg[15]_0\(0)
    );
\add_ln169_185_reg_29967[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_4_q0(16),
      I1 => weights_4_q0(12),
      I2 => sext_ln90_759_fu_7672_p1(1),
      I3 => weights_4_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_761_fu_7716_p1(1),
      O => \q0_reg[15]_0\(1)
    );
\add_ln169_185_reg_29967[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_4_q0(12),
      I2 => weights_4_q0(13),
      O => sext_ln90_759_fu_7672_p1(1)
    );
\add_ln169_185_reg_29967[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_4_q0(16),
      I2 => weights_4_q0(17),
      O => sext_ln90_761_fu_7716_p1(1)
    );
\add_ln169_185_reg_29967[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_185_reg_29967[2]_i_2_n_3\,
      I1 => weights_4_q0(17),
      I2 => weights_4_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_185_reg_29967[3]_i_2_n_3\,
      I5 => \add_ln169_185_reg_29967[3]_i_3_n_3\,
      O => \q0_reg[15]_0\(2)
    );
\add_ln169_185_reg_29967[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_4_q0(13),
      I1 => weights_4_q0(12),
      I2 => Q(6),
      I3 => weights_4_q0(15),
      I4 => Q(7),
      O => \add_ln169_185_reg_29967[2]_i_2_n_3\
    );
\add_ln169_185_reg_29967[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_185_reg_29967[3]_i_2_n_3\,
      I1 => \add_ln169_185_reg_29967[3]_i_3_n_3\,
      I2 => sext_ln90_759_fu_7672_p1(2),
      I3 => weights_4_q0(15),
      I4 => Q(7),
      I5 => sext_ln90_761_fu_7716_p1(2),
      O => \q0_reg[15]_0\(3)
    );
\add_ln169_185_reg_29967[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_759_fu_7672_p1(1),
      I1 => Q(7),
      I2 => sext_ln90_761_fu_7716_p1(1),
      I3 => weights_4_q0(16),
      I4 => weights_4_q0(12),
      I5 => weights_4_q0(15),
      O => \add_ln169_185_reg_29967[3]_i_2_n_3\
    );
\add_ln169_185_reg_29967[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_4_q0(15),
      I1 => Q(7),
      I2 => sext_ln90_759_fu_7672_p1(1),
      I3 => weights_4_q0(17),
      I4 => weights_4_q0(16),
      I5 => Q(8),
      O => \add_ln169_185_reg_29967[3]_i_3_n_3\
    );
\add_ln169_185_reg_29967[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_4_q0(12),
      I2 => weights_4_q0(13),
      O => sext_ln90_759_fu_7672_p1(2)
    );
\add_ln169_185_reg_29967[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_4_q0(16),
      I2 => weights_4_q0(17),
      O => sext_ln90_761_fu_7716_p1(2)
    );
\add_ln169_188_reg_29972[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_4_q0(9),
      I1 => weights_4_q0(19),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_188_reg_29972[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"48B8"
    )
        port map (
      I0 => Q(9),
      I1 => weights_4_q0(19),
      I2 => weights_4_q0(9),
      I3 => Q(10),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_188_reg_29972[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08B8"
    )
        port map (
      I0 => Q(9),
      I1 => weights_4_q0(19),
      I2 => weights_4_q0(9),
      I3 => Q(10),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_188_reg_29972[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D88"
    )
        port map (
      I0 => weights_4_q0(19),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_4_q0(9),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_190_reg_29977[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(35),
      I1 => weights_4_q0(24),
      I2 => weights_4_q0(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(0)
    );
\add_ln169_190_reg_29977[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B48887444B778744"
    )
        port map (
      I0 => Q(11),
      I1 => weights_4_q0(22),
      I2 => Q(12),
      I3 => weights_4_q0(24),
      I4 => weights_4_q0(35),
      I5 => Q(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(1)
    );
\add_ln169_190_reg_29977[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04004F7707440744"
    )
        port map (
      I0 => Q(12),
      I1 => weights_4_q0(24),
      I2 => Q(11),
      I3 => weights_4_q0(22),
      I4 => Q(13),
      I5 => weights_4_q0(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(2)
    );
\add_ln169_190_reg_29977[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04004F7707440744"
    )
        port map (
      I0 => Q(11),
      I1 => weights_4_q0(22),
      I2 => Q(12),
      I3 => weights_4_q0(24),
      I4 => Q(13),
      I5 => weights_4_q0(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(3)
    );
\add_ln169_193_reg_29982[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_4_q0(30),
      I1 => weights_4_q0(32),
      O => \q0_reg[10]_0\(0)
    );
\add_ln169_193_reg_29982[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78DD8722"
    )
        port map (
      I0 => weights_4_q0(32),
      I1 => Q(15),
      I2 => Q(14),
      I3 => weights_4_q0(30),
      I4 => weights_4_q0(10),
      O => \q0_reg[10]_0\(1)
    );
\add_ln169_193_reg_29982[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F40704"
    )
        port map (
      I0 => Q(15),
      I1 => weights_4_q0(32),
      I2 => weights_4_q0(10),
      I3 => weights_4_q0(30),
      I4 => Q(14),
      O => \q0_reg[10]_0\(2)
    );
\add_ln169_193_reg_29982[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20B5A4A4"
    )
        port map (
      I0 => weights_4_q0(10),
      I1 => weights_4_q0(30),
      I2 => Q(14),
      I3 => Q(15),
      I4 => weights_4_q0(32),
      O => \q0_reg[10]_0\(3)
    );
\add_ln169_195_reg_29987[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_4_q0(35),
      I1 => weights_4_q0(78),
      I2 => weights_4_q0(37),
      O => \q0_reg[79]_0\(0)
    );
\add_ln169_195_reg_29987[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2ED1D12EB748B748"
    )
        port map (
      I0 => weights_4_q0(78),
      I1 => weights_4_q0(37),
      I2 => Q(17),
      I3 => sext_ln169_113_fu_8386_p1(1),
      I4 => Q(16),
      I5 => weights_4_q0(35),
      O => \q0_reg[79]_0\(1)
    );
\add_ln169_195_reg_29987[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_4_q0(78),
      I2 => weights_4_q0(79),
      O => sext_ln169_113_fu_8386_p1(1)
    );
\add_ln169_195_reg_29987[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996555595559669A"
    )
        port map (
      I0 => \add_ln169_195_reg_29987[3]_i_2_n_3\,
      I1 => weights_4_q0(79),
      I2 => weights_4_q0(78),
      I3 => Q(36),
      I4 => sext_ln90_771_fu_7936_p1(2),
      I5 => sext_ln90_770_fu_7914_p1(2),
      O => \q0_reg[79]_0\(2)
    );
\add_ln169_195_reg_29987[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D55D4554544504"
    )
        port map (
      I0 => \add_ln169_195_reg_29987[3]_i_2_n_3\,
      I1 => sext_ln90_771_fu_7936_p1(2),
      I2 => weights_4_q0(79),
      I3 => weights_4_q0(78),
      I4 => Q(36),
      I5 => sext_ln90_770_fu_7914_p1(2),
      O => \q0_reg[79]_0\(3)
    );
\add_ln169_195_reg_29987[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96663C0096000000"
    )
        port map (
      I0 => Q(17),
      I1 => sext_ln169_113_fu_8386_p1(1),
      I2 => Q(16),
      I3 => weights_4_q0(35),
      I4 => weights_4_q0(37),
      I5 => weights_4_q0(78),
      O => \add_ln169_195_reg_29987[3]_i_2_n_3\
    );
\add_ln169_195_reg_29987[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(17),
      I1 => weights_4_q0(37),
      O => sext_ln90_771_fu_7936_p1(2)
    );
\add_ln169_195_reg_29987[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(16),
      I1 => weights_4_q0(35),
      O => sext_ln90_770_fu_7914_p1(2)
    );
\q0[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000104"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[24]_2\,
      I5 => \q0_reg[55]_0\,
      O => \q0[0]_i_1__10_n_3\
    );
\q0[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000180"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[24]_1\,
      I2 => \q0_reg[24]_2\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[10]_i_1__3_n_3\
    );
\q0[11]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[24]_1\,
      I5 => \q0_reg[24]_2\,
      O => \q0[11]_i_1__11_n_3\
    );
\q0[12]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000005001000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[24]_2\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[55]_1\,
      I5 => \q0_reg[24]_1\,
      O => \q0[12]_i_1__9_n_3\
    );
\q0[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002400"
    )
        port map (
      I0 => \q0_reg[55]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[24]_2\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[13]_i_1__4_n_3\
    );
\q0[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[55]_1\,
      I3 => \q0_reg[24]_1\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[24]_2\,
      O => \q0[15]_i_1__6_n_3\
    );
\q0[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002600000"
    )
        port map (
      I0 => \q0_reg[24]_1\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[24]_2\,
      I5 => \q0_reg[24]_0\,
      O => \q0[16]_i_1__1_n_3\
    );
\q0[17]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[55]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[24]_2\,
      I3 => \q0_reg[24]_1\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[17]_i_1__11_n_3\
    );
\q0[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000006"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[24]_1\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[24]_0\,
      I4 => \q0_reg[24]_2\,
      I5 => \q0_reg[19]_1\,
      O => \q0[19]_i_1__2_n_3\
    );
\q0[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014000000000000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[55]_1\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[24]_2\,
      I5 => \q0_reg[55]_0\,
      O => \q0[1]_i_1__6_n_3\
    );
\q0[21]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \q0_reg[24]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[24]_2\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[24]_0\,
      O => \^tile_fu_444_reg[1]_rep__5\
    );
\q0[22]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[24]_1\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[19]_1\,
      I5 => \q0_reg[24]_2\,
      O => \q0[22]_i_1__6_n_3\
    );
\q0[27]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[24]_2\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[24]_0\,
      O => \^tile_fu_444_reg[3]_rep__4\
    );
\q0[30]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000212800"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[24]_1\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[24]_2\,
      I4 => \q0_reg[19]_1\,
      I5 => \q0_reg[24]_0\,
      O => \q0[30]_i_1__3_n_3\
    );
\q0[32]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000042040000"
    )
        port map (
      I0 => \q0_reg[24]_2\,
      I1 => \q0_reg[24]_1\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[32]_i_1__3_n_3\
    );
\q0[35]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[24]_2\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[35]_i_1__12_n_3\
    );
\q0[37]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q0_reg[24]_1\,
      I1 => \q0_reg[24]_2\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[55]_0\,
      O => \q0[37]_i_1__6_n_3\
    );
\q0[38]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000000000"
    )
        port map (
      I0 => \q0_reg[69]_0\,
      I1 => \q0_reg[58]_0\,
      I2 => \q0_reg[57]_2\,
      I3 => \q0_reg[24]_0\,
      I4 => \q0_reg[38]_0\,
      I5 => \q0_reg[19]_1\,
      O => \q0[38]_i_1__3_n_3\
    );
\q0[39]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[57]_2\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[58]_0\,
      I4 => \q0_reg[38]_0\,
      I5 => \q0_reg[69]_0\,
      O => \q0[39]_i_1__7_n_3\
    );
\q0[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400000000000000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[19]_1\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[24]_1\,
      I5 => \q0_reg[24]_2\,
      O => \q0[3]_i_1__6_n_3\
    );
\q0[40]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000300800"
    )
        port map (
      I0 => \q0_reg[38]_0\,
      I1 => \q0_reg[69]_0\,
      I2 => \q0_reg[57]_2\,
      I3 => \q0_reg[58]_0\,
      I4 => \q0_reg[19]_1\,
      I5 => \q0_reg[24]_0\,
      O => \q0[40]_i_1__4_n_3\
    );
\q0[41]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000040"
    )
        port map (
      I0 => \q0_reg[58]_0\,
      I1 => \q0_reg[19]_1\,
      I2 => \q0_reg[57]_2\,
      I3 => \q0_reg[69]_0\,
      I4 => \q0_reg[38]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[41]_i_1__2_n_3\
    );
\q0[42]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000030000400"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[57]_2\,
      I2 => \q0_reg[69]_0\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[58]_0\,
      I5 => \q0_reg[38]_0\,
      O => \q0[42]_i_1__3_n_3\
    );
\q0[43]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002400"
    )
        port map (
      I0 => \q0_reg[58]_0\,
      I1 => \q0_reg[19]_1\,
      I2 => \q0_reg[38]_0\,
      I3 => \q0_reg[57]_2\,
      I4 => \q0_reg[24]_0\,
      I5 => \q0_reg[69]_0\,
      O => \q0[43]_i_1__2_n_3\
    );
\q0[44]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001600000"
    )
        port map (
      I0 => \q0_reg[38]_0\,
      I1 => \q0_reg[58]_0\,
      I2 => \q0_reg[69]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[44]_1\,
      I5 => \q0_reg[24]_0\,
      O => \q0[44]_i_1__3_n_3\
    );
\q0[47]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[58]_0\,
      I2 => \q0_reg[69]_0\,
      I3 => \q0_reg[57]_2\,
      I4 => \q0_reg[19]_1\,
      I5 => \q0_reg[38]_0\,
      O => \q0[47]_i_1__6_n_3\
    );
\q0[48]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040400"
    )
        port map (
      I0 => \q0_reg[57]_3\,
      I1 => \q0_reg[69]_0\,
      I2 => \q0_reg[57]_2\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[57]_4\,
      I5 => \q0_reg[24]_0\,
      O => \q0[48]_i_1__9_n_3\
    );
\q0[49]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[57]_2\,
      I2 => \q0_reg[69]_0\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[57]_3\,
      O => \q0[49]_i_1__7_n_3\
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000224404"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[24]_1\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[24]_2\,
      I5 => \q0_reg[24]_0\,
      O => \q0[4]_i_1__3_n_3\
    );
\q0[52]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002400"
    )
        port map (
      I0 => \q0_reg[57]_3\,
      I1 => \q0_reg[19]_1\,
      I2 => \q0_reg[57]_4\,
      I3 => \q0_reg[69]_0\,
      I4 => \q0_reg[57]_2\,
      I5 => \q0_reg[24]_0\,
      O => \q0[52]_i_1__3_n_3\
    );
\q0[54]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054004010400001"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[24]_2\,
      O => \q0[54]_i_1__9_n_3\
    );
\q0[55]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000010400001"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[55]_1\,
      I4 => \q0_reg[24]_1\,
      I5 => \q0_reg[24]_2\,
      O => \q0[55]_i_1__9_n_3\
    );
\q0[58]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000140000040"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[57]_2\,
      I2 => \q0_reg[57]_4\,
      I3 => \q0_reg[58]_0\,
      I4 => \q0_reg[69]_0\,
      I5 => \q0_reg[19]_1\,
      O => \q0[58]_i_1__3_n_3\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001005000010"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[24]_2\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[19]_1\,
      O => \q0[5]_i_1__2_n_3\
    );
\q0[61]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000011000001"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[57]_2\,
      I2 => \q0_reg[58]_0\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[38]_0\,
      I5 => \q0_reg[69]_0\,
      O => \q0[61]_i_1__10_n_3\
    );
\q0[63]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002400"
    )
        port map (
      I0 => \q0_reg[58]_0\,
      I1 => \q0_reg[19]_1\,
      I2 => \q0_reg[57]_2\,
      I3 => \q0_reg[57]_4\,
      I4 => \q0_reg[24]_0\,
      I5 => \q0_reg[69]_0\,
      O => \q0[63]_i_1__3_n_3\
    );
\q0[64]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500100050100000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[57]_2\,
      I2 => \q0_reg[38]_0\,
      I3 => \q0_reg[58]_0\,
      I4 => \q0_reg[19]_1\,
      I5 => \q0_reg[69]_0\,
      O => \q0[64]_i_1__11_n_3\
    );
\q0[65]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D400000"
    )
        port map (
      I0 => \q0_reg[57]_2\,
      I1 => \q0_reg[58]_0\,
      I2 => \q0_reg[69]_0\,
      I3 => \q0_reg[38]_0\,
      I4 => \q0_reg[19]_1\,
      I5 => \q0_reg[24]_0\,
      O => \q0[65]_i_1__4_n_3\
    );
\q0[67]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[69]_0\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[57]_2\,
      I4 => \q0_reg[58]_0\,
      O => \q0[67]_i_1__6_n_3\
    );
\q0[68]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \q0_reg[57]_3\,
      I1 => \q0_reg[57]_4\,
      I2 => \q0_reg[57]_2\,
      I3 => \q0_reg[69]_0\,
      I4 => \q0_reg[24]_0\,
      O => \^tile_fu_444_reg[3]_rep__5\
    );
\q0[69]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[57]_2\,
      I2 => \q0_reg[38]_0\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[69]_0\,
      O => \q0[69]_i_1__8_n_3\
    );
\q0[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001004104000100"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[24]_1\,
      I2 => \q0_reg[24]_2\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[55]_0\,
      O => \q0[6]_i_1__8_n_3\
    );
\q0[70]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014001400001400"
    )
        port map (
      I0 => \q0_reg[70]_0\,
      I1 => \q0_reg[70]_1\,
      I2 => \q0_reg[75]_2\,
      I3 => \q0_reg[75]_1\,
      I4 => \q0_reg[70]_3\,
      I5 => \q0_reg[70]_2\,
      O => \q0[70]_i_1__3_n_3\
    );
\q0[71]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404000"
    )
        port map (
      I0 => \q0_reg[70]_0\,
      I1 => \q0_reg[70]_2\,
      I2 => \q0_reg[70]_3\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[75]_2\,
      I5 => \q0_reg[75]_1\,
      O => \q0[71]_i_1__7_n_3\
    );
\q0[72]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100040004100041"
    )
        port map (
      I0 => \q0_reg[70]_0\,
      I1 => \q0_reg[70]_1\,
      I2 => \q0_reg[70]_2\,
      I3 => \q0_reg[75]_1\,
      I4 => \q0_reg[75]_2\,
      I5 => \q0_reg[70]_3\,
      O => \q0[72]_i_1__11_n_3\
    );
\q0[73]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000001000001"
    )
        port map (
      I0 => \q0_reg[70]_3\,
      I1 => \q0_reg[70]_0\,
      I2 => \q0_reg[75]_1\,
      I3 => \q0_reg[75]_2\,
      I4 => \q0_reg[70]_2\,
      I5 => \q0_reg[70]_1\,
      O => \q0[73]_i_1__3_n_3\
    );
\q0[74]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004100010141044"
    )
        port map (
      I0 => \q0_reg[70]_0\,
      I1 => \q0_reg[70]_2\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[75]_1\,
      I4 => \q0_reg[75]_2\,
      I5 => \q0_reg[70]_3\,
      O => \q0[74]_i_1__9_n_3\
    );
\q0[75]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010011104001400"
    )
        port map (
      I0 => \q0_reg[70]_0\,
      I1 => \q0_reg[75]_1\,
      I2 => \q0_reg[75]_2\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[70]_3\,
      I5 => \q0_reg[70]_2\,
      O => \q0[75]_i_1__4_n_3\
    );
\q0[76]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0401000400004001"
    )
        port map (
      I0 => \q0_reg[70]_0\,
      I1 => \q0_reg[70]_1\,
      I2 => \q0_reg[75]_1\,
      I3 => \q0_reg[70]_3\,
      I4 => \q0_reg[75]_2\,
      I5 => \q0_reg[70]_2\,
      O => \q0[76]_i_1__12_n_3\
    );
\q0[77]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400004001000400"
    )
        port map (
      I0 => \q0_reg[70]_0\,
      I1 => \q0_reg[70]_1\,
      I2 => \q0_reg[75]_1\,
      I3 => \q0_reg[70]_2\,
      I4 => \q0_reg[75]_2\,
      I5 => \q0_reg[70]_3\,
      O => \q0[77]_i_1__11_n_3\
    );
\q0[78]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004400041000000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[24]_1\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[24]_2\,
      O => \q0[78]_i_1__11_n_3\
    );
\q0[79]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000000000"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[24]_0\,
      I4 => \q0_reg[44]_0\,
      I5 => \q0_reg[24]_2\,
      O => \q0[79]_i_1__2_n_3\
    );
\q0[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000600"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[24]_2\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[24]_1\,
      I5 => \q0_reg[24]_0\,
      O => \q0[8]_i_1__4_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__10_n_3\,
      Q => weights_4_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__3_n_3\,
      Q => weights_4_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__11_n_3\,
      Q => weights_4_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__9_n_3\,
      Q => weights_4_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__4_n_3\,
      Q => weights_4_q0(13),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__6_n_3\,
      Q => weights_4_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__1_n_3\,
      Q => weights_4_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__11_n_3\,
      Q => weights_4_q0(17),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__2_n_3\,
      Q => weights_4_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__6_n_3\,
      Q => weights_4_q0(1),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__6_n_3\,
      Q => weights_4_q0(22),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[3]_rep__4\,
      Q => weights_4_q0(24),
      R => \q0_reg[57]_1\
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__3_n_3\,
      Q => weights_4_q0(30),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__3_n_3\,
      Q => weights_4_q0(32),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__12_n_3\,
      Q => weights_4_q0(35),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__6_n_3\,
      Q => weights_4_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__3_n_3\,
      Q => weights_4_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__7_n_3\,
      Q => weights_4_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__6_n_3\,
      Q => weights_4_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__4_n_3\,
      Q => weights_4_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__2_n_3\,
      Q => weights_4_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__3_n_3\,
      Q => weights_4_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__2_n_3\,
      Q => weights_4_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__3_n_3\,
      Q => \^q0_reg[75]_0\(0),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__6_n_3\,
      Q => weights_4_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__9_n_3\,
      Q => weights_4_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__7_n_3\,
      Q => weights_4_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__3_n_3\,
      Q => weights_4_q0(4),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__3_n_3\,
      Q => weights_4_q0(52),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__9_n_3\,
      Q => weights_4_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__9_n_3\,
      Q => weights_4_q0(55),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[3]_rep__5\,
      Q => weights_4_q0(57),
      R => \q0_reg[57]_1\
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__3_n_3\,
      Q => weights_4_q0(58),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__2_n_3\,
      Q => weights_4_q0(5),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__10_n_3\,
      Q => weights_4_q0(61),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__3_n_3\,
      Q => weights_4_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__11_n_3\,
      Q => weights_4_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__4_n_3\,
      Q => weights_4_q0(65),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__6_n_3\,
      Q => weights_4_q0(67),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__8_n_3\,
      Q => weights_4_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__8_n_3\,
      Q => weights_4_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__3_n_3\,
      Q => weights_4_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__7_n_3\,
      Q => weights_4_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__11_n_3\,
      Q => weights_4_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__3_n_3\,
      Q => weights_4_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__9_n_3\,
      Q => \^q0_reg[75]_0\(1),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__4_n_3\,
      Q => \^q0_reg[75]_0\(2),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__12_n_3\,
      Q => weights_4_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__11_n_3\,
      Q => weights_4_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__11_n_3\,
      Q => weights_4_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__2_n_3\,
      Q => weights_4_q0(79),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__4_n_3\,
      Q => weights_4_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[1]_rep__5\,
      Q => weights_4_q0(9),
      R => \q0_reg[57]_1\
    );
\sub_ln90_197_reg_29912[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => \^q0_reg[75]_0\(2),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_197_reg_29912[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => \^q0_reg[75]_0\(2),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[17]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[58]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[38]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[79]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[36]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[76]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tile_fu_444_reg[5]_rep__7\ : out STD_LOGIC;
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tile_fu_444_reg[4]_rep__0\ : out STD_LOGIC;
    \tile_fu_444_reg[1]_rep__5\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \add_ln169_221_reg_30042_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln169_221_reg_30042[3]_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[78]_0\ : in STD_LOGIC;
    \q0_reg[50]_0\ : in STD_LOGIC;
    \q0_reg[24]_0\ : in STD_LOGIC;
    \q0_reg[46]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[25]_0\ : in STD_LOGIC;
    \q0_reg[41]_0\ : in STD_LOGIC;
    \q0_reg[18]_0\ : in STD_LOGIC;
    \q0_reg[37]_0\ : in STD_LOGIC;
    \q0_reg[40]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[44]_0\ : in STD_LOGIC;
    \q0_reg[59]_0\ : in STD_LOGIC;
    \q0_reg[17]_1\ : in STD_LOGIC;
    \q0_reg[61]_1\ : in STD_LOGIC;
    \q0_reg[78]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[78]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln123_reg_29349_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln161_reg_29401_pp0_iter3_reg : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : in STD_LOGIC;
    \q0_reg[59]_1\ : in STD_LOGIC;
    tile_fu_444_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[78]_3\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[62]_0\ : in STD_LOGIC;
    \q0_reg[66]_0\ : in STD_LOGIC;
    \q0_reg[25]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[66]_1\ : in STD_LOGIC;
    \q0_reg[17]_2\ : in STD_LOGIC;
    \q0_reg[25]_2\ : in STD_LOGIC;
    \q0_reg[35]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R is
  signal \add_ln169_202_reg_30002[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_202_reg_30002[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_202_reg_30002[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_202_reg_30002[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_202_reg_30002[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_202_reg_30002[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_206_reg_30012[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_206_reg_30012[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_206_reg_30012[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_206_reg_30012[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_206_reg_30012[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_206_reg_30012[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_211_reg_30022[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_211_reg_30022[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_211_reg_30022[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_211_reg_30022[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_211_reg_30022[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_211_reg_30022[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_215_reg_30032[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_215_reg_30032[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_215_reg_30032[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_221_reg_30042[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_221_reg_30042[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_221_reg_30042[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_221_reg_30042[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_221_reg_30042[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_221_reg_30042[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_225_reg_30052[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_225_reg_30052[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_225_reg_30052[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_230_reg_30062[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_230_reg_30062[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_230_reg_30062[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_233_reg_30067[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_235_reg_30072[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_235_reg_30072[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_235_reg_30072[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_235_reg_30072[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_235_reg_30072[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_235_reg_30072[3]_i_8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sext_ln169_141_fu_9792_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_792_fu_8968_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_793_fu_8990_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_794_fu_9012_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_797_fu_9078_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_798_fu_9100_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_802_fu_9188_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_803_fu_9210_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_808_fu_9320_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_809_fu_9342_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_810_fu_9364_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_812_fu_9408_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_814_fu_9452_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_817_fu_9518_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_819_fu_9562_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_820_fu_9584_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_822_fu_9628_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_824_fu_9672_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_826_fu_9716_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_827_fu_9738_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_828_fu_9770_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^tile_fu_444_reg[1]_rep__5\ : STD_LOGIC;
  signal \^tile_fu_444_reg[4]_rep__0\ : STD_LOGIC;
  signal \^tile_fu_444_reg[5]_rep__7\ : STD_LOGIC;
  signal weights_5_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[1]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[1]_i_2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[1]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[2]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_10\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_4\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_6\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_7\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \add_ln169_202_reg_30002[3]_i_9\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[1]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[1]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[1]_i_3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[2]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_10\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_6\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_7\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \add_ln169_206_reg_30012[3]_i_9\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \add_ln169_209_reg_30017[0]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \add_ln169_209_reg_30017[1]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \add_ln169_209_reg_30017[2]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \add_ln169_209_reg_30017[3]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[1]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[1]_i_2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[1]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[2]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_10\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_4\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_7\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \add_ln169_211_reg_30022[3]_i_9\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \add_ln169_215_reg_30032[1]_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \add_ln169_215_reg_30032[1]_i_3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \add_ln169_215_reg_30032[3]_i_4\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \add_ln169_215_reg_30032[3]_i_5\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[0]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[1]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[1]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[1]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[2]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_10\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_4\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_7\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \add_ln169_221_reg_30042[3]_i_9\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \add_ln169_225_reg_30052[1]_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \add_ln169_225_reg_30052[1]_i_3\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \add_ln169_225_reg_30052[3]_i_4\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \add_ln169_225_reg_30052[3]_i_5\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \add_ln169_230_reg_30062[1]_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \add_ln169_230_reg_30062[1]_i_3\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \add_ln169_230_reg_30062[3]_i_4\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \add_ln169_230_reg_30062[3]_i_5\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[0]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[1]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[1]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[3]_i_4\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[3]_i_5\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[3]_i_6\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[3]_i_7\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \add_ln169_233_reg_30067[3]_i_8\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[1]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[1]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[1]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[2]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_10\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_4\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_6\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_7\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \add_ln169_235_reg_30072[3]_i_9\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \q0[0]_i_1__1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \q0[14]_i_1__0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \q0[22]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \q0[23]_i_1__1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \q0[53]_i_1__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \q0[56]_i_1__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \q0[74]_i_1__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \q0[75]_i_1__0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \sub_ln90_237_reg_29997[1]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \sub_ln90_237_reg_29997[2]_i_1\ : label is "soft_lutpair461";
begin
  \q0_reg[75]_0\(2 downto 0) <= \^q0_reg[75]_0\(2 downto 0);
  \tile_fu_444_reg[1]_rep__5\ <= \^tile_fu_444_reg[1]_rep__5\;
  \tile_fu_444_reg[4]_rep__0\ <= \^tile_fu_444_reg[4]_rep__0\;
  \tile_fu_444_reg[5]_rep__7\ <= \^tile_fu_444_reg[5]_rep__7\;
\add_ln169_202_reg_30002[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(72),
      I1 => weights_5_q0(70),
      I2 => weights_5_q0(76),
      O => \q0_reg[76]_0\(0)
    );
\add_ln169_202_reg_30002[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_5_q0(76),
      I1 => weights_5_q0(70),
      I2 => weights_5_q0(72),
      I3 => \add_ln169_202_reg_30002[1]_i_2_n_3\,
      O => \q0_reg[76]_0\(1)
    );
\add_ln169_202_reg_30002[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A5695A"
    )
        port map (
      I0 => sext_ln90_826_fu_9716_p1(1),
      I1 => Q(37),
      I2 => weights_5_q0(77),
      I3 => weights_5_q0(76),
      I4 => sext_ln90_827_fu_9738_p1(1),
      O => \add_ln169_202_reg_30002[1]_i_2_n_3\
    );
\add_ln169_202_reg_30002[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(36),
      I1 => weights_5_q0(73),
      I2 => weights_5_q0(72),
      O => sext_ln90_827_fu_9738_p1(1)
    );
\add_ln169_202_reg_30002[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_202_reg_30002[3]_i_3_n_3\,
      I1 => \add_ln169_202_reg_30002[3]_i_4_n_3\,
      I2 => \add_ln169_202_reg_30002[3]_i_2_n_3\,
      O => \q0_reg[76]_0\(2)
    );
\add_ln169_202_reg_30002[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_202_reg_30002[3]_i_2_n_3\,
      I1 => \add_ln169_202_reg_30002[3]_i_3_n_3\,
      I2 => \add_ln169_202_reg_30002[3]_i_4_n_3\,
      I3 => \add_ln169_202_reg_30002[3]_i_5_n_3\,
      O => \q0_reg[76]_0\(3)
    );
\add_ln169_202_reg_30002[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(70),
      I1 => weights_5_q0(71),
      I2 => Q(35),
      O => sext_ln90_826_fu_9716_p1(2)
    );
\add_ln169_202_reg_30002[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_202_reg_30002[1]_i_2_n_3\,
      I1 => weights_5_q0(76),
      I2 => weights_5_q0(70),
      I3 => weights_5_q0(72),
      O => \add_ln169_202_reg_30002[3]_i_2_n_3\
    );
\add_ln169_202_reg_30002[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC6C600"
    )
        port map (
      I0 => weights_5_q0(72),
      I1 => weights_5_q0(73),
      I2 => Q(36),
      I3 => sext_ln90_826_fu_9716_p1(1),
      I4 => sext_ln90_828_fu_9770_p1(1),
      O => \add_ln169_202_reg_30002[3]_i_3_n_3\
    );
\add_ln169_202_reg_30002[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_202_reg_30002[3]_i_8_n_3\,
      I1 => Q(36),
      I2 => weights_5_q0(73),
      I3 => weights_5_q0(72),
      O => \add_ln169_202_reg_30002[3]_i_4_n_3\
    );
\add_ln169_202_reg_30002[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_827_fu_9738_p1(2),
      I1 => sext_ln90_826_fu_9716_p1(2),
      I2 => weights_5_q0(76),
      I3 => weights_5_q0(77),
      I4 => Q(37),
      O => \add_ln169_202_reg_30002[3]_i_5_n_3\
    );
\add_ln169_202_reg_30002[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(35),
      I1 => weights_5_q0(71),
      I2 => weights_5_q0(70),
      O => sext_ln90_826_fu_9716_p1(1)
    );
\add_ln169_202_reg_30002[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(37),
      I1 => weights_5_q0(77),
      I2 => weights_5_q0(76),
      O => sext_ln90_828_fu_9770_p1(1)
    );
\add_ln169_202_reg_30002[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => Q(37),
      I1 => weights_5_q0(77),
      I2 => weights_5_q0(76),
      I3 => Q(35),
      I4 => weights_5_q0(71),
      I5 => weights_5_q0(70),
      O => \add_ln169_202_reg_30002[3]_i_8_n_3\
    );
\add_ln169_202_reg_30002[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(72),
      I1 => weights_5_q0(73),
      I2 => Q(36),
      O => sext_ln90_827_fu_9738_p1(2)
    );
\add_ln169_204_reg_30007[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_5_q0(68),
      I1 => weights_5_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_204_reg_30007[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936C6C9363639C9C"
    )
        port map (
      I0 => Q(30),
      I1 => weights_5_q0(61),
      I2 => weights_5_q0(60),
      I3 => Q(34),
      I4 => weights_5_q0(69),
      I5 => weights_5_q0(68),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_204_reg_30007[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB04C2C2"
    )
        port map (
      I0 => weights_5_q0(60),
      I1 => weights_5_q0(61),
      I2 => Q(30),
      I3 => Q(34),
      I4 => weights_5_q0(69),
      I5 => weights_5_q0(68),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_204_reg_30007[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FDD0080098899D8"
    )
        port map (
      I0 => weights_5_q0(61),
      I1 => Q(30),
      I2 => weights_5_q0(68),
      I3 => weights_5_q0(60),
      I4 => Q(34),
      I5 => weights_5_q0(69),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_206_reg_30012[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(62),
      I1 => weights_5_q0(66),
      I2 => weights_5_q0(58),
      O => \q0_reg[58]_0\(0)
    );
\add_ln169_206_reg_30012[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_5_q0(58),
      I1 => weights_5_q0(66),
      I2 => weights_5_q0(62),
      I3 => \add_ln169_206_reg_30012[1]_i_2_n_3\,
      O => \q0_reg[58]_0\(1)
    );
\add_ln169_206_reg_30012[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A5695A"
    )
        port map (
      I0 => sext_ln90_824_fu_9672_p1(1),
      I1 => Q(29),
      I2 => weights_5_q0(59),
      I3 => weights_5_q0(58),
      I4 => sext_ln90_822_fu_9628_p1(1),
      O => \add_ln169_206_reg_30012[1]_i_2_n_3\
    );
\add_ln169_206_reg_30012[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(31),
      I1 => weights_5_q0(63),
      I2 => weights_5_q0(62),
      O => sext_ln90_822_fu_9628_p1(1)
    );
\add_ln169_206_reg_30012[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_206_reg_30012[3]_i_3_n_3\,
      I1 => \add_ln169_206_reg_30012[3]_i_4_n_3\,
      I2 => \add_ln169_206_reg_30012[3]_i_2_n_3\,
      O => \q0_reg[58]_0\(2)
    );
\add_ln169_206_reg_30012[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_206_reg_30012[3]_i_2_n_3\,
      I1 => \add_ln169_206_reg_30012[3]_i_3_n_3\,
      I2 => \add_ln169_206_reg_30012[3]_i_4_n_3\,
      I3 => \add_ln169_206_reg_30012[3]_i_5_n_3\,
      O => \q0_reg[58]_0\(3)
    );
\add_ln169_206_reg_30012[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(66),
      I1 => weights_5_q0(67),
      I2 => Q(33),
      O => sext_ln90_824_fu_9672_p1(2)
    );
\add_ln169_206_reg_30012[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_206_reg_30012[1]_i_2_n_3\,
      I1 => weights_5_q0(58),
      I2 => weights_5_q0(66),
      I3 => weights_5_q0(62),
      O => \add_ln169_206_reg_30012[3]_i_2_n_3\
    );
\add_ln169_206_reg_30012[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC6C600"
    )
        port map (
      I0 => weights_5_q0(62),
      I1 => weights_5_q0(63),
      I2 => Q(31),
      I3 => sext_ln90_824_fu_9672_p1(1),
      I4 => sext_ln90_820_fu_9584_p1(1),
      O => \add_ln169_206_reg_30012[3]_i_3_n_3\
    );
\add_ln169_206_reg_30012[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_206_reg_30012[3]_i_8_n_3\,
      I1 => Q(31),
      I2 => weights_5_q0(63),
      I3 => weights_5_q0(62),
      O => \add_ln169_206_reg_30012[3]_i_4_n_3\
    );
\add_ln169_206_reg_30012[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_822_fu_9628_p1(2),
      I1 => sext_ln90_824_fu_9672_p1(2),
      I2 => weights_5_q0(58),
      I3 => weights_5_q0(59),
      I4 => Q(29),
      O => \add_ln169_206_reg_30012[3]_i_5_n_3\
    );
\add_ln169_206_reg_30012[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(33),
      I1 => weights_5_q0(67),
      I2 => weights_5_q0(66),
      O => sext_ln90_824_fu_9672_p1(1)
    );
\add_ln169_206_reg_30012[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(29),
      I1 => weights_5_q0(59),
      I2 => weights_5_q0(58),
      O => sext_ln90_820_fu_9584_p1(1)
    );
\add_ln169_206_reg_30012[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => Q(29),
      I1 => weights_5_q0(59),
      I2 => weights_5_q0(58),
      I3 => Q(33),
      I4 => weights_5_q0(67),
      I5 => weights_5_q0(66),
      O => \add_ln169_206_reg_30012[3]_i_8_n_3\
    );
\add_ln169_206_reg_30012[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(62),
      I1 => weights_5_q0(63),
      I2 => Q(31),
      O => sext_ln90_822_fu_9628_p1(2)
    );
\add_ln169_209_reg_30017[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_5_q0(64),
      I1 => weights_5_q0(40),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(0)
    );
\add_ln169_209_reg_30017[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CC693C6"
    )
        port map (
      I0 => weights_5_q0(40),
      I1 => weights_5_q0(41),
      I2 => Q(20),
      I3 => weights_5_q0(64),
      I4 => Q(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(1)
    );
\add_ln169_209_reg_30017[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40C2D3C2"
    )
        port map (
      I0 => weights_5_q0(40),
      I1 => weights_5_q0(41),
      I2 => Q(20),
      I3 => weights_5_q0(64),
      I4 => Q(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(2)
    );
\add_ln169_209_reg_30017[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7007F404"
    )
        port map (
      I0 => Q(32),
      I1 => weights_5_q0(64),
      I2 => weights_5_q0(41),
      I3 => Q(20),
      I4 => weights_5_q0(40),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(3)
    );
\add_ln169_211_reg_30022[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(42),
      I1 => weights_5_q0(46),
      I2 => weights_5_q0(38),
      O => \q0_reg[38]_0\(0)
    );
\add_ln169_211_reg_30022[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_5_q0(38),
      I1 => weights_5_q0(46),
      I2 => weights_5_q0(42),
      I3 => \add_ln169_211_reg_30022[1]_i_2_n_3\,
      O => \q0_reg[38]_0\(1)
    );
\add_ln169_211_reg_30022[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A5695A"
    )
        port map (
      I0 => sext_ln90_814_fu_9452_p1(1),
      I1 => Q(19),
      I2 => weights_5_q0(39),
      I3 => weights_5_q0(38),
      I4 => sext_ln90_812_fu_9408_p1(1),
      O => \add_ln169_211_reg_30022[1]_i_2_n_3\
    );
\add_ln169_211_reg_30022[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(21),
      I1 => weights_5_q0(43),
      I2 => weights_5_q0(42),
      O => sext_ln90_812_fu_9408_p1(1)
    );
\add_ln169_211_reg_30022[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_211_reg_30022[3]_i_3_n_3\,
      I1 => \add_ln169_211_reg_30022[3]_i_4_n_3\,
      I2 => \add_ln169_211_reg_30022[3]_i_2_n_3\,
      O => \q0_reg[38]_0\(2)
    );
\add_ln169_211_reg_30022[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_211_reg_30022[3]_i_2_n_3\,
      I1 => \add_ln169_211_reg_30022[3]_i_3_n_3\,
      I2 => \add_ln169_211_reg_30022[3]_i_4_n_3\,
      I3 => \add_ln169_211_reg_30022[3]_i_5_n_3\,
      O => \q0_reg[38]_0\(3)
    );
\add_ln169_211_reg_30022[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(46),
      I1 => weights_5_q0(79),
      I2 => Q(23),
      O => sext_ln90_814_fu_9452_p1(2)
    );
\add_ln169_211_reg_30022[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_211_reg_30022[1]_i_2_n_3\,
      I1 => weights_5_q0(38),
      I2 => weights_5_q0(46),
      I3 => weights_5_q0(42),
      O => \add_ln169_211_reg_30022[3]_i_2_n_3\
    );
\add_ln169_211_reg_30022[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC6C600"
    )
        port map (
      I0 => weights_5_q0(42),
      I1 => weights_5_q0(43),
      I2 => Q(21),
      I3 => sext_ln90_814_fu_9452_p1(1),
      I4 => sext_ln90_810_fu_9364_p1(1),
      O => \add_ln169_211_reg_30022[3]_i_3_n_3\
    );
\add_ln169_211_reg_30022[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_211_reg_30022[3]_i_8_n_3\,
      I1 => Q(21),
      I2 => weights_5_q0(43),
      I3 => weights_5_q0(42),
      O => \add_ln169_211_reg_30022[3]_i_4_n_3\
    );
\add_ln169_211_reg_30022[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_812_fu_9408_p1(2),
      I1 => sext_ln90_814_fu_9452_p1(2),
      I2 => weights_5_q0(38),
      I3 => weights_5_q0(39),
      I4 => Q(19),
      O => \add_ln169_211_reg_30022[3]_i_5_n_3\
    );
\add_ln169_211_reg_30022[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(23),
      I1 => weights_5_q0(79),
      I2 => weights_5_q0(46),
      O => sext_ln90_814_fu_9452_p1(1)
    );
\add_ln169_211_reg_30022[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(19),
      I1 => weights_5_q0(39),
      I2 => weights_5_q0(38),
      O => sext_ln90_810_fu_9364_p1(1)
    );
\add_ln169_211_reg_30022[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => Q(19),
      I1 => weights_5_q0(39),
      I2 => weights_5_q0(38),
      I3 => Q(23),
      I4 => weights_5_q0(79),
      I5 => weights_5_q0(46),
      O => \add_ln169_211_reg_30022[3]_i_8_n_3\
    );
\add_ln169_211_reg_30022[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(42),
      I1 => weights_5_q0(43),
      I2 => Q(21),
      O => sext_ln90_812_fu_9408_p1(2)
    );
\add_ln169_213_reg_30027[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_5_q0(44),
      I1 => weights_5_q0(50),
      O => \q0_reg[79]_0\(0)
    );
\add_ln169_213_reg_30027[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936C6C9363639C9C"
    )
        port map (
      I0 => Q(25),
      I1 => weights_5_q0(79),
      I2 => weights_5_q0(50),
      I3 => Q(22),
      I4 => weights_5_q0(45),
      I5 => weights_5_q0(44),
      O => \q0_reg[79]_0\(1)
    );
\add_ln169_213_reg_30027[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB04C2C2"
    )
        port map (
      I0 => weights_5_q0(50),
      I1 => weights_5_q0(79),
      I2 => Q(25),
      I3 => Q(22),
      I4 => weights_5_q0(45),
      I5 => weights_5_q0(44),
      O => \q0_reg[79]_0\(2)
    );
\add_ln169_213_reg_30027[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FDD0080098899D8"
    )
        port map (
      I0 => weights_5_q0(79),
      I1 => Q(25),
      I2 => weights_5_q0(44),
      I3 => weights_5_q0(50),
      I4 => Q(22),
      I5 => weights_5_q0(45),
      O => \q0_reg[79]_0\(3)
    );
\add_ln169_215_reg_30032[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(52),
      I1 => weights_5_q0(56),
      I2 => weights_5_q0(49),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]\(0)
    );
\add_ln169_215_reg_30032[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E88E177E1771E88"
    )
        port map (
      I0 => weights_5_q0(56),
      I1 => weights_5_q0(52),
      I2 => Q(24),
      I3 => weights_5_q0(49),
      I4 => sext_ln90_817_fu_9518_p1(1),
      I5 => sext_ln90_819_fu_9562_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]\(1)
    );
\add_ln169_215_reg_30032[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(26),
      I1 => weights_5_q0(53),
      I2 => weights_5_q0(52),
      O => sext_ln90_817_fu_9518_p1(1)
    );
\add_ln169_215_reg_30032[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(28),
      I1 => weights_5_q0(57),
      I2 => weights_5_q0(56),
      O => sext_ln90_819_fu_9562_p1(1)
    );
\add_ln169_215_reg_30032[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_215_reg_30032[3]_i_3_n_3\,
      I1 => \add_ln169_215_reg_30032[2]_i_2_n_3\,
      I2 => \add_ln169_215_reg_30032[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]\(2)
    );
\add_ln169_215_reg_30032[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679867986798"
    )
        port map (
      I0 => Q(26),
      I1 => weights_5_q0(53),
      I2 => weights_5_q0(52),
      I3 => sext_ln90_819_fu_9562_p1(2),
      I4 => Q(24),
      I5 => weights_5_q0(49),
      O => \add_ln169_215_reg_30032[2]_i_2_n_3\
    );
\add_ln169_215_reg_30032[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBB2B224B224B224"
    )
        port map (
      I0 => \add_ln169_215_reg_30032[3]_i_2_n_3\,
      I1 => \add_ln169_215_reg_30032[3]_i_3_n_3\,
      I2 => sext_ln90_817_fu_9518_p1(2),
      I3 => sext_ln90_819_fu_9562_p1(2),
      I4 => Q(24),
      I5 => weights_5_q0(49),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]\(3)
    );
\add_ln169_215_reg_30032[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C369FF69FFFFFF"
    )
        port map (
      I0 => Q(24),
      I1 => sext_ln90_817_fu_9518_p1(1),
      I2 => sext_ln90_819_fu_9562_p1(1),
      I3 => weights_5_q0(49),
      I4 => weights_5_q0(56),
      I5 => weights_5_q0(52),
      O => \add_ln169_215_reg_30032[3]_i_2_n_3\
    );
\add_ln169_215_reg_30032[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC6C6C6C6000000"
    )
        port map (
      I0 => weights_5_q0(52),
      I1 => weights_5_q0(53),
      I2 => Q(26),
      I3 => Q(24),
      I4 => weights_5_q0(49),
      I5 => sext_ln90_819_fu_9562_p1(1),
      O => \add_ln169_215_reg_30032[3]_i_3_n_3\
    );
\add_ln169_215_reg_30032[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(52),
      I1 => weights_5_q0(53),
      I2 => Q(26),
      O => sext_ln90_817_fu_9518_p1(2)
    );
\add_ln169_215_reg_30032[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(56),
      I1 => weights_5_q0(57),
      I2 => Q(28),
      O => sext_ln90_819_fu_9562_p1(2)
    );
\add_ln169_219_reg_30037[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_5_q0(54),
      I1 => weights_5_q0(0),
      O => \q0_reg[1]_0\(0)
    );
\add_ln169_219_reg_30037[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936C6C9363639C9C"
    )
        port map (
      I0 => Q(0),
      I1 => weights_5_q0(1),
      I2 => weights_5_q0(0),
      I3 => Q(27),
      I4 => weights_5_q0(55),
      I5 => weights_5_q0(54),
      O => \q0_reg[1]_0\(1)
    );
\add_ln169_219_reg_30037[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB04C2C2"
    )
        port map (
      I0 => weights_5_q0(0),
      I1 => weights_5_q0(1),
      I2 => Q(0),
      I3 => Q(27),
      I4 => weights_5_q0(55),
      I5 => weights_5_q0(54),
      O => \q0_reg[1]_0\(2)
    );
\add_ln169_219_reg_30037[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FDD0080098899D8"
    )
        port map (
      I0 => weights_5_q0(1),
      I1 => Q(0),
      I2 => weights_5_q0(54),
      I3 => weights_5_q0(0),
      I4 => Q(27),
      I5 => weights_5_q0(55),
      O => \q0_reg[1]_0\(3)
    );
\add_ln169_221_reg_30042[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(6),
      I1 => \^q0_reg[75]_0\(0),
      I2 => weights_5_q0(2),
      O => \q0_reg[2]_0\(0)
    );
\add_ln169_221_reg_30042[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_5_q0(2),
      I1 => \^q0_reg[75]_0\(0),
      I2 => weights_5_q0(6),
      I3 => \add_ln169_221_reg_30042[1]_i_2_n_3\,
      O => \q0_reg[2]_0\(1)
    );
\add_ln169_221_reg_30042[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A5695A"
    )
        port map (
      I0 => \add_ln169_221_reg_30042_reg[1]\(0),
      I1 => Q(1),
      I2 => weights_5_q0(3),
      I3 => weights_5_q0(2),
      I4 => sext_ln90_794_fu_9012_p1(1),
      O => \add_ln169_221_reg_30042[1]_i_2_n_3\
    );
\add_ln169_221_reg_30042[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(3),
      I1 => weights_5_q0(7),
      I2 => weights_5_q0(6),
      O => sext_ln90_794_fu_9012_p1(1)
    );
\add_ln169_221_reg_30042[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_221_reg_30042[3]_i_3_n_3\,
      I1 => \add_ln169_221_reg_30042[3]_i_4_n_3\,
      I2 => \add_ln169_221_reg_30042[3]_i_2_n_3\,
      O => \q0_reg[2]_0\(2)
    );
\add_ln169_221_reg_30042[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_221_reg_30042[3]_i_2_n_3\,
      I1 => \add_ln169_221_reg_30042[3]_i_3_n_3\,
      I2 => \add_ln169_221_reg_30042[3]_i_4_n_3\,
      I3 => \add_ln169_221_reg_30042[3]_i_5_n_3\,
      O => \q0_reg[2]_0\(3)
    );
\add_ln169_221_reg_30042[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => \add_ln169_221_reg_30042[3]_i_4_0\(0),
      I2 => Q(2),
      O => sext_ln90_793_fu_8990_p1(2)
    );
\add_ln169_221_reg_30042[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_221_reg_30042[1]_i_2_n_3\,
      I1 => weights_5_q0(2),
      I2 => \^q0_reg[75]_0\(0),
      I3 => weights_5_q0(6),
      O => \add_ln169_221_reg_30042[3]_i_2_n_3\
    );
\add_ln169_221_reg_30042[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC6C600"
    )
        port map (
      I0 => weights_5_q0(6),
      I1 => weights_5_q0(7),
      I2 => Q(3),
      I3 => \add_ln169_221_reg_30042_reg[1]\(0),
      I4 => sext_ln90_792_fu_8968_p1(1),
      O => \add_ln169_221_reg_30042[3]_i_3_n_3\
    );
\add_ln169_221_reg_30042[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_221_reg_30042[3]_i_8_n_3\,
      I1 => Q(3),
      I2 => weights_5_q0(7),
      I3 => weights_5_q0(6),
      O => \add_ln169_221_reg_30042[3]_i_4_n_3\
    );
\add_ln169_221_reg_30042[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_794_fu_9012_p1(2),
      I1 => sext_ln90_793_fu_8990_p1(2),
      I2 => weights_5_q0(2),
      I3 => weights_5_q0(3),
      I4 => Q(1),
      O => \add_ln169_221_reg_30042[3]_i_5_n_3\
    );
\add_ln169_221_reg_30042[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(1),
      I1 => weights_5_q0(3),
      I2 => weights_5_q0(2),
      O => sext_ln90_792_fu_8968_p1(1)
    );
\add_ln169_221_reg_30042[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => Q(1),
      I1 => weights_5_q0(3),
      I2 => weights_5_q0(2),
      I3 => Q(2),
      I4 => \add_ln169_221_reg_30042[3]_i_4_0\(0),
      I5 => \^q0_reg[75]_0\(0),
      O => \add_ln169_221_reg_30042[3]_i_8_n_3\
    );
\add_ln169_221_reg_30042[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(6),
      I1 => weights_5_q0(7),
      I2 => Q(3),
      O => sext_ln90_794_fu_9012_p1(2)
    );
\add_ln169_223_reg_30047[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_5_q0(10),
      I1 => weights_5_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_223_reg_30047[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936C6C9363639C9C"
    )
        port map (
      I0 => Q(4),
      I1 => weights_5_q0(9),
      I2 => weights_5_q0(8),
      I3 => Q(5),
      I4 => weights_5_q0(11),
      I5 => weights_5_q0(10),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_223_reg_30047[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB04C2C2"
    )
        port map (
      I0 => weights_5_q0(8),
      I1 => weights_5_q0(9),
      I2 => Q(4),
      I3 => Q(5),
      I4 => weights_5_q0(11),
      I5 => weights_5_q0(10),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_223_reg_30047[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FDD0080098899D8"
    )
        port map (
      I0 => weights_5_q0(9),
      I1 => Q(4),
      I2 => weights_5_q0(10),
      I3 => weights_5_q0(8),
      I4 => Q(5),
      I5 => weights_5_q0(11),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_225_reg_30052[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(17),
      I1 => weights_5_q0(14),
      I2 => weights_5_q0(12),
      O => \q0_reg[17]_0\(0)
    );
\add_ln169_225_reg_30052[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1E11E87788778"
    )
        port map (
      I0 => weights_5_q0(12),
      I1 => weights_5_q0(14),
      I2 => sext_ln90_797_fu_9078_p1(1),
      I3 => sext_ln90_798_fu_9100_p1(1),
      I4 => Q(8),
      I5 => weights_5_q0(17),
      O => \q0_reg[17]_0\(1)
    );
\add_ln169_225_reg_30052[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_5_q0(12),
      I2 => weights_5_q0(13),
      O => sext_ln90_797_fu_9078_p1(1)
    );
\add_ln169_225_reg_30052[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_5_q0(14),
      I2 => weights_5_q0(15),
      O => sext_ln90_798_fu_9100_p1(1)
    );
\add_ln169_225_reg_30052[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => \add_ln169_225_reg_30052[2]_i_2_n_3\,
      I1 => weights_5_q0(17),
      I2 => Q(8),
      I3 => \add_ln169_225_reg_30052[3]_i_2_n_3\,
      I4 => \add_ln169_225_reg_30052[3]_i_3_n_3\,
      O => \q0_reg[17]_0\(2)
    );
\add_ln169_225_reg_30052[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_5_q0(13),
      I1 => weights_5_q0(12),
      I2 => Q(6),
      I3 => weights_5_q0(15),
      I4 => weights_5_q0(14),
      I5 => Q(7),
      O => \add_ln169_225_reg_30052[2]_i_2_n_3\
    );
\add_ln169_225_reg_30052[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771711871187118"
    )
        port map (
      I0 => \add_ln169_225_reg_30052[3]_i_2_n_3\,
      I1 => \add_ln169_225_reg_30052[3]_i_3_n_3\,
      I2 => sext_ln90_797_fu_9078_p1(2),
      I3 => sext_ln90_798_fu_9100_p1(2),
      I4 => weights_5_q0(17),
      I5 => Q(8),
      O => \q0_reg[17]_0\(3)
    );
\add_ln169_225_reg_30052[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666960096000000"
    )
        port map (
      I0 => sext_ln90_797_fu_9078_p1(1),
      I1 => sext_ln90_798_fu_9100_p1(1),
      I2 => Q(8),
      I3 => weights_5_q0(17),
      I4 => weights_5_q0(12),
      I5 => weights_5_q0(14),
      O => \add_ln169_225_reg_30052[3]_i_2_n_3\
    );
\add_ln169_225_reg_30052[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA6A600A600A600"
    )
        port map (
      I0 => weights_5_q0(15),
      I1 => weights_5_q0(14),
      I2 => Q(7),
      I3 => sext_ln90_797_fu_9078_p1(1),
      I4 => weights_5_q0(17),
      I5 => Q(8),
      O => \add_ln169_225_reg_30052[3]_i_3_n_3\
    );
\add_ln169_225_reg_30052[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_5_q0(12),
      I2 => weights_5_q0(13),
      O => sext_ln90_797_fu_9078_p1(2)
    );
\add_ln169_225_reg_30052[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_5_q0(14),
      I2 => weights_5_q0(15),
      O => sext_ln90_798_fu_9100_p1(2)
    );
\add_ln169_228_reg_30057[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_5_q0(20),
      I1 => weights_5_q0(18),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_228_reg_30057[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936C6C9363639C9C"
    )
        port map (
      I0 => Q(9),
      I1 => weights_5_q0(19),
      I2 => weights_5_q0(18),
      I3 => Q(10),
      I4 => weights_5_q0(21),
      I5 => weights_5_q0(20),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_228_reg_30057[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB04C2C2"
    )
        port map (
      I0 => weights_5_q0(18),
      I1 => weights_5_q0(19),
      I2 => Q(9),
      I3 => Q(10),
      I4 => weights_5_q0(21),
      I5 => weights_5_q0(20),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_228_reg_30057[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FDD0080098899D8"
    )
        port map (
      I0 => weights_5_q0(19),
      I1 => Q(9),
      I2 => weights_5_q0(20),
      I3 => weights_5_q0(18),
      I4 => Q(10),
      I5 => weights_5_q0(21),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_230_reg_30062[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(27),
      I1 => weights_5_q0(24),
      I2 => weights_5_q0(22),
      O => \q0_reg[27]_0\(0)
    );
\add_ln169_230_reg_30062[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E88E177E1771E88"
    )
        port map (
      I0 => weights_5_q0(22),
      I1 => weights_5_q0(24),
      I2 => Q(13),
      I3 => weights_5_q0(27),
      I4 => sext_ln90_802_fu_9188_p1(1),
      I5 => sext_ln90_803_fu_9210_p1(1),
      O => \q0_reg[27]_0\(1)
    );
\add_ln169_230_reg_30062[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(11),
      I1 => weights_5_q0(23),
      I2 => weights_5_q0(22),
      O => sext_ln90_802_fu_9188_p1(1)
    );
\add_ln169_230_reg_30062[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(12),
      I1 => weights_5_q0(25),
      I2 => weights_5_q0(24),
      O => sext_ln90_803_fu_9210_p1(1)
    );
\add_ln169_230_reg_30062[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_230_reg_30062[3]_i_3_n_3\,
      I1 => \add_ln169_230_reg_30062[2]_i_2_n_3\,
      I2 => \add_ln169_230_reg_30062[3]_i_2_n_3\,
      O => \q0_reg[27]_0\(2)
    );
\add_ln169_230_reg_30062[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787787878788778"
    )
        port map (
      I0 => weights_5_q0(27),
      I1 => Q(13),
      I2 => sext_ln90_803_fu_9210_p1(2),
      I3 => weights_5_q0(22),
      I4 => weights_5_q0(23),
      I5 => Q(11),
      O => \add_ln169_230_reg_30062[2]_i_2_n_3\
    );
\add_ln169_230_reg_30062[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBB2B224B224B224"
    )
        port map (
      I0 => \add_ln169_230_reg_30062[3]_i_2_n_3\,
      I1 => \add_ln169_230_reg_30062[3]_i_3_n_3\,
      I2 => sext_ln90_802_fu_9188_p1(2),
      I3 => sext_ln90_803_fu_9210_p1(2),
      I4 => weights_5_q0(27),
      I5 => Q(13),
      O => \q0_reg[27]_0\(3)
    );
\add_ln169_230_reg_30062[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"696969FFC3FFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => sext_ln90_802_fu_9188_p1(1),
      I2 => sext_ln90_803_fu_9210_p1(1),
      I3 => weights_5_q0(22),
      I4 => weights_5_q0(24),
      I5 => weights_5_q0(27),
      O => \add_ln169_230_reg_30062[3]_i_2_n_3\
    );
\add_ln169_230_reg_30062[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC6C6C6C6000000"
    )
        port map (
      I0 => weights_5_q0(24),
      I1 => weights_5_q0(25),
      I2 => Q(12),
      I3 => Q(13),
      I4 => weights_5_q0(27),
      I5 => sext_ln90_802_fu_9188_p1(1),
      O => \add_ln169_230_reg_30062[3]_i_3_n_3\
    );
\add_ln169_230_reg_30062[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(22),
      I1 => weights_5_q0(23),
      I2 => Q(11),
      O => sext_ln90_802_fu_9188_p1(2)
    );
\add_ln169_230_reg_30062[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(24),
      I1 => weights_5_q0(25),
      I2 => Q(12),
      O => sext_ln90_803_fu_9210_p1(2)
    );
\add_ln169_233_reg_30067[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(28),
      I1 => weights_5_q0(30),
      I2 => weights_5_q0(32),
      O => D(0)
    );
\add_ln169_233_reg_30067[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_5_q0(32),
      I1 => weights_5_q0(28),
      I2 => weights_5_q0(30),
      I3 => \add_ln169_233_reg_30067[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_233_reg_30067[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_5_q0(33),
      I1 => weights_5_q0(32),
      I2 => Q(16),
      I3 => \add_ln169_233_reg_30067[3]_i_8_n_3\,
      I4 => \add_ln169_233_reg_30067[3]_i_7_n_3\,
      O => \add_ln169_233_reg_30067[1]_i_2_n_3\
    );
\add_ln169_233_reg_30067[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_5_q0(29),
      I1 => weights_5_q0(28),
      I2 => Q(14),
      I3 => \add_ln169_233_reg_30067[3]_i_3_n_3\,
      I4 => \add_ln169_233_reg_30067[3]_i_5_n_3\,
      I5 => \add_ln169_233_reg_30067[3]_i_6_n_3\,
      O => D(2)
    );
\add_ln169_233_reg_30067[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_233_reg_30067[3]_i_2_n_3\,
      I1 => \add_ln169_233_reg_30067[3]_i_3_n_3\,
      I2 => \add_ln169_233_reg_30067[3]_i_4_n_3\,
      I3 => \add_ln169_233_reg_30067[3]_i_5_n_3\,
      I4 => \add_ln169_233_reg_30067[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_233_reg_30067[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(16),
      I1 => weights_5_q0(32),
      I2 => weights_5_q0(33),
      I3 => Q(15),
      I4 => weights_5_q0(30),
      I5 => weights_5_q0(31),
      O => \add_ln169_233_reg_30067[3]_i_2_n_3\
    );
\add_ln169_233_reg_30067[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_5_q0(32),
      I2 => weights_5_q0(33),
      I3 => Q(15),
      I4 => weights_5_q0(30),
      I5 => weights_5_q0(31),
      O => \add_ln169_233_reg_30067[3]_i_3_n_3\
    );
\add_ln169_233_reg_30067[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(14),
      I1 => weights_5_q0(28),
      I2 => weights_5_q0(29),
      O => \add_ln169_233_reg_30067[3]_i_4_n_3\
    );
\add_ln169_233_reg_30067[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_5_q0(32),
      I1 => weights_5_q0(28),
      I2 => weights_5_q0(30),
      I3 => \add_ln169_233_reg_30067[1]_i_2_n_3\,
      O => \add_ln169_233_reg_30067[3]_i_5_n_3\
    );
\add_ln169_233_reg_30067[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(16),
      I1 => weights_5_q0(32),
      I2 => weights_5_q0(33),
      I3 => \add_ln169_233_reg_30067[3]_i_7_n_3\,
      I4 => \add_ln169_233_reg_30067[3]_i_8_n_3\,
      O => \add_ln169_233_reg_30067[3]_i_6_n_3\
    );
\add_ln169_233_reg_30067[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_5_q0(30),
      I2 => weights_5_q0(31),
      O => \add_ln169_233_reg_30067[3]_i_7_n_3\
    );
\add_ln169_233_reg_30067[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(14),
      I1 => weights_5_q0(28),
      I2 => weights_5_q0(29),
      O => \add_ln169_233_reg_30067[3]_i_8_n_3\
    );
\add_ln169_235_reg_30072[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_5_q0(34),
      I1 => weights_5_q0(78),
      I2 => weights_5_q0(36),
      O => \q0_reg[36]_0\(0)
    );
\add_ln169_235_reg_30072[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_5_q0(36),
      I1 => weights_5_q0(78),
      I2 => weights_5_q0(34),
      I3 => \add_ln169_235_reg_30072[1]_i_2_n_3\,
      O => \q0_reg[36]_0\(1)
    );
\add_ln169_235_reg_30072[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96A5695A"
    )
        port map (
      I0 => sext_ln169_141_fu_9792_p1(1),
      I1 => Q(18),
      I2 => weights_5_q0(37),
      I3 => weights_5_q0(36),
      I4 => sext_ln90_808_fu_9320_p1(1),
      O => \add_ln169_235_reg_30072[1]_i_2_n_3\
    );
\add_ln169_235_reg_30072[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(17),
      I1 => weights_5_q0(35),
      I2 => weights_5_q0(34),
      O => sext_ln90_808_fu_9320_p1(1)
    );
\add_ln169_235_reg_30072[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_235_reg_30072[3]_i_3_n_3\,
      I1 => \add_ln169_235_reg_30072[3]_i_4_n_3\,
      I2 => \add_ln169_235_reg_30072[3]_i_2_n_3\,
      O => \q0_reg[36]_0\(2)
    );
\add_ln169_235_reg_30072[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_235_reg_30072[3]_i_2_n_3\,
      I1 => \add_ln169_235_reg_30072[3]_i_3_n_3\,
      I2 => \add_ln169_235_reg_30072[3]_i_4_n_3\,
      I3 => \add_ln169_235_reg_30072[3]_i_5_n_3\,
      O => \q0_reg[36]_0\(3)
    );
\add_ln169_235_reg_30072[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(78),
      I1 => weights_5_q0(79),
      I2 => Q(38),
      O => sext_ln169_141_fu_9792_p1(2)
    );
\add_ln169_235_reg_30072[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_235_reg_30072[1]_i_2_n_3\,
      I1 => weights_5_q0(36),
      I2 => weights_5_q0(78),
      I3 => weights_5_q0(34),
      O => \add_ln169_235_reg_30072[3]_i_2_n_3\
    );
\add_ln169_235_reg_30072[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC6C600"
    )
        port map (
      I0 => weights_5_q0(34),
      I1 => weights_5_q0(35),
      I2 => Q(17),
      I3 => sext_ln169_141_fu_9792_p1(1),
      I4 => sext_ln90_809_fu_9342_p1(1),
      O => \add_ln169_235_reg_30072[3]_i_3_n_3\
    );
\add_ln169_235_reg_30072[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_235_reg_30072[3]_i_8_n_3\,
      I1 => Q(17),
      I2 => weights_5_q0(35),
      I3 => weights_5_q0(34),
      O => \add_ln169_235_reg_30072[3]_i_4_n_3\
    );
\add_ln169_235_reg_30072[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_808_fu_9320_p1(2),
      I1 => sext_ln169_141_fu_9792_p1(2),
      I2 => weights_5_q0(36),
      I3 => weights_5_q0(37),
      I4 => Q(18),
      O => \add_ln169_235_reg_30072[3]_i_5_n_3\
    );
\add_ln169_235_reg_30072[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(38),
      I1 => weights_5_q0(79),
      I2 => weights_5_q0(78),
      O => sext_ln169_141_fu_9792_p1(1)
    );
\add_ln169_235_reg_30072[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => Q(18),
      I1 => weights_5_q0(37),
      I2 => weights_5_q0(36),
      O => sext_ln90_809_fu_9342_p1(1)
    );
\add_ln169_235_reg_30072[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => Q(18),
      I1 => weights_5_q0(37),
      I2 => weights_5_q0(36),
      I3 => Q(38),
      I4 => weights_5_q0(79),
      I5 => weights_5_q0(78),
      O => \add_ln169_235_reg_30072[3]_i_8_n_3\
    );
\add_ln169_235_reg_30072[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_5_q0(34),
      I1 => weights_5_q0(35),
      I2 => Q(17),
      O => sext_ln90_808_fu_9320_p1(2)
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0000E"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[59]_0\,
      I2 => tile_fu_444_reg(0),
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[59]_1\,
      O => \q0[0]_i_1__1_n_3\
    );
\q0[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000004040400400"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[41]_0\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[59]_1\,
      I5 => \q0_reg[59]_0\,
      O => \q0[10]_i_1__1_n_3\
    );
\q0[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800004100000"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[46]_0\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[59]_1\,
      O => \q0[11]_i_1__2_n_3\
    );
\q0[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4A0A04020000040"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[46]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[59]_0\,
      I5 => \q0_reg[59]_1\,
      O => \q0[12]_i_1__2_n_3\
    );
\q0[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[50]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[61]_1\,
      I5 => \q0_reg[46]_0\,
      O => \q0[13]_i_1__2_n_3\
    );
\q0[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0402B800"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[46]_0\,
      I3 => \q0_reg[59]_1\,
      I4 => \q0_reg[61]_1\,
      O => \q0[14]_i_1__0_n_3\
    );
\q0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => \q0_reg[59]_0\,
      I1 => \q0_reg[59]_1\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[50]_0\,
      O => \q0[15]_i_1__0_n_3\
    );
\q0[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => \q0_reg[59]_0\,
      I1 => \q0_reg[17]_1\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[61]_1\,
      I4 => \q0_reg[78]_0\,
      O => \q0[17]_i_1__1_n_3\
    );
\q0[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"848000003C000400"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[44]_0\,
      O => \q0[18]_i_1__1_n_3\
    );
\q0[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000D400000"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[40]_0\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[37]_0\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[8]_0\,
      O => \q0[19]_i_1__0_n_3\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008180000"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[46]_0\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[50]_0\,
      O => \q0[1]_i_1__1_n_3\
    );
\q0[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E00140000000400"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[8]_0\,
      I5 => \q0_reg[40]_0\,
      O => \q0[20]_i_1__0_n_3\
    );
\q0[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30E2000000000000"
    )
        port map (
      I0 => \q0_reg[18]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[41]_0\,
      O => \q0[21]_i_1__0_n_3\
    );
\q0[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000A007"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[46]_0\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[7]_0\,
      I4 => \q0_reg[25]_0\,
      O => \q0[22]_i_1_n_3\
    );
\q0[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0000083"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[25]_0\,
      O => \q0[23]_i_1__1_n_3\
    );
\q0[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000400"
    )
        port map (
      I0 => \q0_reg[7]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[25]_0\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[24]_0\,
      I5 => \q0_reg[46]_0\,
      O => \q0[24]_i_1__0_n_3\
    );
\q0[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \q0_reg[66]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[25]_1\,
      I3 => \q0_reg[25]_0\,
      O => \q0[25]_i_1__1_n_3\
    );
\q0[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000222002"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[50]_0\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[7]_0\,
      I5 => \q0_reg[25]_0\,
      O => \q0[27]_i_1__1_n_3\
    );
\q0[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020020200002000"
    )
        port map (
      I0 => \q0_reg[41]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[40]_0\,
      I4 => \q0_reg[8]_0\,
      I5 => \q0_reg[44]_0\,
      O => \q0[28]_i_1__0_n_3\
    );
\q0[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021400000"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[40]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[29]_i_1__1_n_3\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808003000400"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[78]_3\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[3]_0\,
      I5 => \q0_reg[46]_0\,
      O => \q0[2]_i_1__1_n_3\
    );
\q0[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000800014040000"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[40]_0\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[8]_0\,
      O => \q0[30]_i_1__1_n_3\
    );
\q0[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080060000000000"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[8]_0\,
      I5 => \q0_reg[40]_0\,
      O => \q0[31]_i_1__1_n_3\
    );
\q0[32]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3234000000000000"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => \q0_reg[8]_0\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[32]_i_1__0_n_3\
    );
\q0[33]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8000000000000"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => \q0_reg[37]_0\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[33]_i_1__0_n_3\
    );
\q0[34]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040090000"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[24]_0\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[3]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[34]_i_1__0_n_3\
    );
\q0[35]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[24]_0\,
      I4 => \q0_reg[18]_0\,
      O => \q0[35]_i_1__0_n_3\
    );
\q0[36]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"121C000000000000"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[46]_0\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[36]_i_1__0_n_3\
    );
\q0[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2000000000000"
    )
        port map (
      I0 => \q0_reg[46]_0\,
      I1 => \q0_reg[3]_0\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[37]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[24]_0\,
      O => \q0[37]_i_1_n_3\
    );
\q0[38]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0980010100000000"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[3]_0\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[18]_0\,
      I4 => \q0_reg[24]_0\,
      I5 => \q0_reg[78]_0\,
      O => \q0[38]_i_1__0_n_3\
    );
\q0[39]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \q0_reg[50]_0\,
      I1 => \q0_reg[3]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[37]_0\,
      I4 => \q0_reg[24]_0\,
      I5 => \q0_reg[46]_0\,
      O => \q0[39]_i_1__0_n_3\
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0000000000200"
    )
        port map (
      I0 => \q0_reg[3]_0\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[59]_1\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[78]_3\,
      I5 => \q0_reg[46]_0\,
      O => \q0[3]_i_1__2_n_3\
    );
\q0[40]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88100000A0000010"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[40]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[8]_0\,
      I4 => \q0_reg[18]_0\,
      I5 => \q0_reg[37]_0\,
      O => \q0[40]_i_1__1_n_3\
    );
\q0[41]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[24]_0\,
      I4 => \q0_reg[18]_0\,
      I5 => \q0_reg[37]_0\,
      O => \q0[41]_i_1__0_n_3\
    );
\q0[42]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C00000000001800"
    )
        port map (
      I0 => \q0_reg[18]_0\,
      I1 => \q0_reg[37]_0\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[24]_0\,
      I5 => \q0_reg[50]_0\,
      O => \q0[42]_i_1__1_n_3\
    );
\q0[43]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A4000000000000"
    )
        port map (
      I0 => \q0_reg[50]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[3]_0\,
      I4 => \q0_reg[37]_0\,
      I5 => \q0_reg[78]_0\,
      O => \q0[43]_i_1__1_n_3\
    );
\q0[44]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001011E0"
    )
        port map (
      I0 => \q0_reg[78]_3\,
      I1 => \q0_reg[24]_0\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[37]_0\,
      I4 => \q0_reg[44]_0\,
      O => \q0[44]_i_1__1_n_3\
    );
\q0[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040404000000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[3]_0\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[50]_0\,
      I5 => \q0_reg[37]_0\,
      O => \q0[45]_i_1__0_n_3\
    );
\q0[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404040000000"
    )
        port map (
      I0 => \q0_reg[50]_0\,
      I1 => \q0_reg[24]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[3]_0\,
      I4 => \q0_reg[46]_0\,
      I5 => \q0_reg[37]_0\,
      O => \q0[46]_i_1_n_3\
    );
\q0[49]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000092000000"
    )
        port map (
      I0 => \q0_reg[44]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[37]_0\,
      I5 => \q0_reg[78]_3\,
      O => \q0[49]_i_1__0_n_3\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007000C000000"
    )
        port map (
      I0 => \q0_reg[78]_3\,
      I1 => \q0_reg[61]_1\,
      I2 => \q0_reg[46]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[59]_1\,
      I5 => \q0_reg[7]_0\,
      O => \q0[4]_i_1__1_n_3\
    );
\q0[50]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60000000"
    )
        port map (
      I0 => \q0_reg[50]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[37]_0\,
      I4 => \q0_reg[78]_0\,
      O => \^tile_fu_444_reg[4]_rep__0\
    );
\q0[52]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"48420081"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => tile_fu_444_reg(0),
      I4 => \q0_reg[44]_0\,
      O => \q0[52]_i_1__0_n_3\
    );
\q0[53]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08020081"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => tile_fu_444_reg(0),
      I4 => \q0_reg[44]_0\,
      O => \q0[53]_i_1__0_n_3\
    );
\q0[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8090808088008090"
    )
        port map (
      I0 => \q0_reg[46]_0\,
      I1 => \q0_reg[59]_1\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[59]_0\,
      I5 => \q0_reg[61]_1\,
      O => \q0[54]_i_1__0_n_3\
    );
\q0[55]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3080008000080000"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[61]_1\,
      I2 => \q0_reg[59]_1\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[59]_0\,
      I5 => \q0_reg[46]_0\,
      O => \q0[55]_i_1__0_n_3\
    );
\q0[56]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C809CD09"
    )
        port map (
      I0 => \q0_reg[18]_0\,
      I1 => \q0_reg[40]_0\,
      I2 => \q0_reg[37]_0\,
      I3 => \q0_reg[44]_0\,
      I4 => tile_fu_444_reg(0),
      O => \q0[56]_i_1__0_n_3\
    );
\q0[57]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000600000001100"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[44]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[78]_3\,
      I5 => \q0_reg[40]_0\,
      O => \q0[57]_i_1__1_n_3\
    );
\q0[58]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080A030A8302010"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[78]_3\,
      I5 => \q0_reg[25]_0\,
      O => \q0[58]_i_1__1_n_3\
    );
\q0[59]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800800000008202"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[59]_1\,
      I2 => \q0_reg[62]_0\,
      I3 => \q0_reg[25]_0\,
      I4 => \q0_reg[59]_0\,
      I5 => \q0_reg[78]_3\,
      O => \q0[59]_i_1__0_n_3\
    );
\q0[60]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0209050B8200000"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[8]_0\,
      I4 => \q0_reg[46]_0\,
      I5 => \q0_reg[61]_1\,
      O => \q0[60]_i_1__1_n_3\
    );
\q0[61]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D484800000000088"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[41]_0\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[59]_1\,
      I4 => \q0_reg[46]_0\,
      I5 => \q0_reg[8]_0\,
      O => \q0[61]_i_1__1_n_3\
    );
\q0[62]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88440038"
    )
        port map (
      I0 => \q0_reg[59]_0\,
      I1 => \q0_reg[59]_1\,
      I2 => tile_fu_444_reg(0),
      I3 => \q0_reg[62]_0\,
      I4 => \q0_reg[25]_0\,
      O => \q0[62]_i_1__0_n_3\
    );
\q0[62]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444044444"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[78]_1\(0),
      I2 => \q0_reg[78]_2\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \^tile_fu_444_reg[5]_rep__7\
    );
\q0[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000026000000000"
    )
        port map (
      I0 => \q0_reg[59]_0\,
      I1 => \q0_reg[25]_0\,
      I2 => \q0_reg[59]_1\,
      I3 => \q0_reg[78]_3\,
      I4 => \q0_reg[62]_0\,
      I5 => \q0_reg[78]_0\,
      O => \q0[63]_i_1__0_n_3\
    );
\q0[64]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001800000000"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[24]_0\,
      I4 => \q0_reg[18]_0\,
      I5 => \q0_reg[41]_0\,
      O => \q0[64]_i_1__1_n_3\
    );
\q0[66]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \q0_reg[25]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[78]_3\,
      I3 => \q0_reg[66]_0\,
      O => \q0[66]_i_1__2_n_3\
    );
\q0[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[25]_0\,
      I1 => \q0_reg[78]_3\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[62]_0\,
      O => \q0[67]_i_1_n_3\
    );
\q0[68]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C002000200800200"
    )
        port map (
      I0 => \q0_reg[41]_0\,
      I1 => \q0_reg[59]_1\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[8]_0\,
      I4 => \q0_reg[46]_0\,
      I5 => \q0_reg[61]_1\,
      O => \q0[68]_i_1__1_n_3\
    );
\q0[69]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080010000000000"
    )
        port map (
      I0 => \q0_reg[46]_0\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[59]_1\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[8]_0\,
      I5 => \q0_reg[61]_1\,
      O => \q0[69]_i_1__0_n_3\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088800083000000"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[61]_1\,
      I2 => \q0_reg[46]_0\,
      I3 => \q0_reg[7]_0\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[78]_3\,
      O => \q0[6]_i_1__1_n_3\
    );
\q0[70]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008800004120000"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[59]_1\,
      I2 => \q0_reg[8]_0\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[46]_0\,
      O => \q0[70]_i_1__0_n_3\
    );
\q0[71]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000000400000000"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[41]_0\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[59]_0\,
      I5 => \q0_reg[8]_0\,
      O => \q0[71]_i_1__0_n_3\
    );
\q0[72]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A9040000"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[46]_0\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[61]_1\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[8]_0\,
      O => \q0[72]_i_1__1_n_3\
    );
\q0[73]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0081000000000000"
    )
        port map (
      I0 => \q0_reg[59]_1\,
      I1 => \q0_reg[46]_0\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[8]_0\,
      I4 => \q0_reg[61]_1\,
      I5 => \q0_reg[41]_0\,
      O => \q0[73]_i_1__1_n_3\
    );
\q0[74]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE400083"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[59]_0\,
      I2 => tile_fu_444_reg(0),
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[59]_1\,
      O => \q0[74]_i_1__1_n_3\
    );
\q0[75]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0201C001"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[46]_0\,
      I2 => \q0_reg[59]_1\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[61]_1\,
      O => \q0[75]_i_1__0_n_3\
    );
\q0[76]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000020000600"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[46]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[59]_1\,
      I5 => \q0_reg[59]_0\,
      O => \q0[76]_i_1__0_n_3\
    );
\q0[77]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000040"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[41]_0\,
      I2 => \q0_reg[61]_1\,
      I3 => \q0_reg[59]_0\,
      I4 => \q0_reg[59]_1\,
      I5 => \q0_reg[46]_0\,
      O => \q0[77]_i_1__0_n_3\
    );
\q0[78]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4C08084"
    )
        port map (
      I0 => \q0_reg[18]_0\,
      I1 => \q0_reg[3]_0\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[78]_3\,
      I4 => \q0_reg[37]_0\,
      O => \q0[78]_i_1__1_n_3\
    );
\q0[79]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \q0_reg[37]_0\,
      I1 => \q0_reg[44]_0\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[18]_0\,
      O => \^tile_fu_444_reg[1]_rep__5\
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[7]_0\,
      I2 => \q0_reg[46]_0\,
      I3 => \q0_reg[59]_1\,
      I4 => \q0_reg[61]_1\,
      I5 => \q0_reg[78]_3\,
      O => \q0[7]_i_1__1_n_3\
    );
\q0[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6400000000000010"
    )
        port map (
      I0 => \q0_reg[61]_1\,
      I1 => \q0_reg[8]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[59]_1\,
      I5 => \q0_reg[59]_0\,
      O => \q0[8]_i_1__1_n_3\
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \q0_reg[8]_0\,
      I1 => \q0_reg[61]_1\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[46]_0\,
      I4 => \q0_reg[59]_1\,
      I5 => \q0_reg[59]_0\,
      O => \q0[9]_i_1__0_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__1_n_3\,
      Q => weights_5_q0(0),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__1_n_3\,
      Q => weights_5_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__2_n_3\,
      Q => weights_5_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__2_n_3\,
      Q => weights_5_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__2_n_3\,
      Q => weights_5_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__0_n_3\,
      Q => weights_5_q0(14),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__0_n_3\,
      Q => weights_5_q0(15),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__1_n_3\,
      Q => weights_5_q0(17),
      R => \q0_reg[17]_2\
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__1_n_3\,
      Q => weights_5_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__0_n_3\,
      Q => weights_5_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__1_n_3\,
      Q => weights_5_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__0_n_3\,
      Q => weights_5_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__0_n_3\,
      Q => weights_5_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1_n_3\,
      Q => weights_5_q0(22),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__1_n_3\,
      Q => weights_5_q0(23),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__0_n_3\,
      Q => weights_5_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__1_n_3\,
      Q => weights_5_q0(25),
      R => \q0_reg[25]_2\
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__1_n_3\,
      Q => weights_5_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1__0_n_3\,
      Q => weights_5_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__1_n_3\,
      Q => weights_5_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__1_n_3\,
      Q => weights_5_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__1_n_3\,
      Q => weights_5_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__1_n_3\,
      Q => weights_5_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__0_n_3\,
      Q => weights_5_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__0_n_3\,
      Q => weights_5_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__0_n_3\,
      Q => weights_5_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__0_n_3\,
      Q => weights_5_q0(35),
      R => \q0_reg[35]_0\
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__0_n_3\,
      Q => weights_5_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1_n_3\,
      Q => weights_5_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__0_n_3\,
      Q => weights_5_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__0_n_3\,
      Q => weights_5_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__2_n_3\,
      Q => weights_5_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__1_n_3\,
      Q => weights_5_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__0_n_3\,
      Q => weights_5_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__1_n_3\,
      Q => weights_5_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__1_n_3\,
      Q => weights_5_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__1_n_3\,
      Q => weights_5_q0(44),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__0_n_3\,
      Q => weights_5_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1_n_3\,
      Q => weights_5_q0(46),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__0_n_3\,
      Q => weights_5_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__1_n_3\,
      Q => \^q0_reg[75]_0\(0),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[4]_rep__0\,
      Q => weights_5_q0(50),
      R => \q0_reg[17]_2\
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__0_n_3\,
      Q => weights_5_q0(52),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__0_n_3\,
      Q => weights_5_q0(53),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__0_n_3\,
      Q => weights_5_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__0_n_3\,
      Q => weights_5_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__0_n_3\,
      Q => weights_5_q0(56),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__1_n_3\,
      Q => weights_5_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__1_n_3\,
      Q => weights_5_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__0_n_3\,
      Q => weights_5_q0(59),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__1_n_3\,
      Q => weights_5_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__1_n_3\,
      Q => weights_5_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__0_n_3\,
      Q => weights_5_q0(62),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__0_n_3\,
      Q => weights_5_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__1_n_3\,
      Q => weights_5_q0(64),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__2_n_3\,
      Q => weights_5_q0(66),
      R => \q0_reg[66]_1\
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1_n_3\,
      Q => weights_5_q0(67),
      R => \q0_reg[66]_1\
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__1_n_3\,
      Q => weights_5_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__0_n_3\,
      Q => weights_5_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__1_n_3\,
      Q => weights_5_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__0_n_3\,
      Q => weights_5_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__0_n_3\,
      Q => weights_5_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__1_n_3\,
      Q => weights_5_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__1_n_3\,
      Q => weights_5_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__1_n_3\,
      Q => \^q0_reg[75]_0\(1),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__0_n_3\,
      Q => \^q0_reg[75]_0\(2),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__0_n_3\,
      Q => weights_5_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__0_n_3\,
      Q => weights_5_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__1_n_3\,
      Q => weights_5_q0(78),
      R => \^tile_fu_444_reg[5]_rep__7\
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[1]_rep__5\,
      Q => weights_5_q0(79),
      R => \q0_reg[35]_0\
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__1_n_3\,
      Q => weights_5_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__1_n_3\,
      Q => weights_5_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__0_n_3\,
      Q => weights_5_q0(9),
      R => '0'
    );
\sub_ln90_237_reg_29997[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => \^q0_reg[75]_0\(2),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_237_reg_29997[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => \^q0_reg[75]_0\(2),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R is
  port (
    \q0_reg[75]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tile_fu_444_reg[4]_rep\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[48]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[33]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \add_ln169_246_reg_30097_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[34]_1\ : in STD_LOGIC;
    \q0_reg[47]_0\ : in STD_LOGIC;
    \q0_reg[34]_2\ : in STD_LOGIC;
    \q0_reg[68]_0\ : in STD_LOGIC;
    \q0_reg[47]_1\ : in STD_LOGIC;
    \q0_reg[34]_3\ : in STD_LOGIC;
    \q0_reg[77]_0\ : in STD_LOGIC;
    \q0_reg[55]_0\ : in STD_LOGIC;
    \q0_reg[77]_1\ : in STD_LOGIC;
    \q0_reg[77]_2\ : in STD_LOGIC;
    \q0_reg[77]_3\ : in STD_LOGIC;
    \q0_reg[74]_1\ : in STD_LOGIC;
    \q0_reg[65]_0\ : in STD_LOGIC;
    \q0_reg[50]_0\ : in STD_LOGIC;
    \q0_reg[65]_1\ : in STD_LOGIC;
    \q0_reg[65]_2\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[33]_1\ : in STD_LOGIC;
    \q0_reg[19]_1\ : in STD_LOGIC;
    \q0_reg[33]_2\ : in STD_LOGIC;
    \q0_reg[33]_3\ : in STD_LOGIC;
    \q0_reg[33]_4\ : in STD_LOGIC;
    \q0_reg[65]_3\ : in STD_LOGIC;
    \q0_reg[21]_0\ : in STD_LOGIC;
    \q0_reg[6]_1\ : in STD_LOGIC;
    \q0_reg[6]_2\ : in STD_LOGIC;
    \q0_reg[59]_0\ : in STD_LOGIC;
    \add_ln169_244_reg_30092_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[47]_2\ : in STD_LOGIC;
    \q0_reg[52]_0\ : in STD_LOGIC;
    \q0_reg[68]_1\ : in STD_LOGIC;
    \q0_reg[68]_2\ : in STD_LOGIC;
    \q0_reg[68]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R is
  signal \add_ln169_242_reg_30087[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_242_reg_30087[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_246_reg_30097[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_251_reg_30107[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_251_reg_30107[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_251_reg_30107[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_255_reg_30117[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_255_reg_30117[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_255_reg_30117[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_255_reg_30117[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_255_reg_30117[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_255_reg_30117[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_255_reg_30117[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_261_reg_30127[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_261_reg_30127[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_261_reg_30127[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_261_reg_30127[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_265_reg_30137[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_265_reg_30137[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_265_reg_30137[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_265_reg_30137[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_270_reg_30147[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_270_reg_30147[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_273_reg_30152[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_273_reg_30152[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_273_reg_30152[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_275_reg_30157[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_275_reg_30157[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_275_reg_30157[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_275_reg_30157[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__2_n_3\ : STD_LOGIC;
  signal \^q0_reg[75]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_169_fu_11198_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_830_fu_10374_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_831_fu_10396_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_832_fu_10418_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_835_fu_10484_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_836_fu_10506_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_837_fu_10528_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_840_fu_10594_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_841_fu_10616_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_843_fu_10660_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_844_fu_10682_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_846_fu_10726_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_847_fu_10748_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_848_fu_10770_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_852_fu_10858_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^tile_fu_444_reg[4]_rep\ : STD_LOGIC;
  signal weights_6_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[0]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[1]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[1]_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[3]_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[3]_i_3\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[3]_i_4\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[3]_i_5\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[3]_i_6\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[3]_i_7\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \add_ln169_242_reg_30087[3]_i_8\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[0]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[1]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[1]_i_2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[3]_i_2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[3]_i_3\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[3]_i_4\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[3]_i_5\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[3]_i_6\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[3]_i_7\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \add_ln169_246_reg_30097[3]_i_8\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \add_ln169_249_reg_30102[1]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \add_ln169_249_reg_30102[2]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \add_ln169_251_reg_30107[1]_i_2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \add_ln169_251_reg_30107[1]_i_3\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \add_ln169_251_reg_30107[3]_i_4\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \add_ln169_251_reg_30107[3]_i_5\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \add_ln169_255_reg_30117[1]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \add_ln169_255_reg_30117[2]_i_2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \add_ln169_255_reg_30117[3]_i_3\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \add_ln169_255_reg_30117[3]_i_4\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \add_ln169_255_reg_30117[3]_i_5\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \add_ln169_255_reg_30117[3]_i_6\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[0]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[1]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[1]_i_2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[1]_i_3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[3]_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[3]_i_3\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[3]_i_4\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[3]_i_5\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[3]_i_7\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \add_ln169_261_reg_30127[3]_i_8\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[0]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[1]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[1]_i_2\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[1]_i_3\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[3]_i_2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[3]_i_3\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[3]_i_4\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[3]_i_5\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[3]_i_7\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \add_ln169_265_reg_30137[3]_i_8\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \add_ln169_270_reg_30147[0]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \add_ln169_270_reg_30147[1]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \add_ln169_273_reg_30152[0]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \add_ln169_273_reg_30152[1]_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \add_ln169_273_reg_30152[1]_i_3\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \add_ln169_273_reg_30152[2]_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \add_ln169_273_reg_30152[3]_i_4\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \add_ln169_273_reg_30152[3]_i_5\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[0]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[1]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[1]_i_2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[1]_i_3\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[3]_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[3]_i_3\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[3]_i_4\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[3]_i_5\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[3]_i_7\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \add_ln169_275_reg_30157[3]_i_8\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \sub_ln90_277_reg_30082[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \sub_ln90_277_reg_30082[2]_i_1\ : label is "soft_lutpair497";
begin
  \q0_reg[75]_0\(4 downto 0) <= \^q0_reg[75]_0\(4 downto 0);
  \tile_fu_444_reg[4]_rep\ <= \^tile_fu_444_reg[4]_rep\;
\add_ln169_242_reg_30087[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(72),
      I1 => weights_6_q0(76),
      I2 => weights_6_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(0)
    );
\add_ln169_242_reg_30087[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_6_q0(70),
      I1 => weights_6_q0(72),
      I2 => weights_6_q0(76),
      I3 => \add_ln169_242_reg_30087[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(1)
    );
\add_ln169_242_reg_30087[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_6_q0(71),
      I1 => weights_6_q0(70),
      I2 => Q(35),
      I3 => \add_ln169_242_reg_30087[3]_i_8_n_3\,
      I4 => \add_ln169_242_reg_30087[3]_i_7_n_3\,
      O => \add_ln169_242_reg_30087[1]_i_2_n_3\
    );
\add_ln169_242_reg_30087[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_6_q0(73),
      I1 => weights_6_q0(72),
      I2 => Q(36),
      I3 => \add_ln169_242_reg_30087[2]_i_2_n_3\,
      I4 => \add_ln169_242_reg_30087[3]_i_6_n_3\,
      I5 => \add_ln169_242_reg_30087[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(2)
    );
\add_ln169_242_reg_30087[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_6_q0(71),
      I1 => weights_6_q0(70),
      I2 => Q(35),
      I3 => Q(37),
      I4 => weights_6_q0(76),
      I5 => weights_6_q0(77),
      O => \add_ln169_242_reg_30087[2]_i_2_n_3\
    );
\add_ln169_242_reg_30087[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_242_reg_30087[3]_i_2_n_3\,
      I1 => \add_ln169_242_reg_30087[3]_i_3_n_3\,
      I2 => \add_ln169_242_reg_30087[3]_i_4_n_3\,
      I3 => \add_ln169_242_reg_30087[3]_i_5_n_3\,
      I4 => \add_ln169_242_reg_30087[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3)
    );
\add_ln169_242_reg_30087[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(35),
      I1 => weights_6_q0(70),
      I2 => weights_6_q0(71),
      I3 => \add_ln169_242_reg_30087[3]_i_7_n_3\,
      I4 => \add_ln169_242_reg_30087[3]_i_8_n_3\,
      O => \add_ln169_242_reg_30087[3]_i_2_n_3\
    );
\add_ln169_242_reg_30087[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(36),
      I1 => weights_6_q0(72),
      I2 => weights_6_q0(73),
      O => \add_ln169_242_reg_30087[3]_i_3_n_3\
    );
\add_ln169_242_reg_30087[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_6_q0(77),
      I1 => weights_6_q0(76),
      I2 => Q(37),
      O => \add_ln169_242_reg_30087[3]_i_4_n_3\
    );
\add_ln169_242_reg_30087[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_6_q0(70),
      I2 => weights_6_q0(71),
      O => \add_ln169_242_reg_30087[3]_i_5_n_3\
    );
\add_ln169_242_reg_30087[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_6_q0(70),
      I1 => weights_6_q0(72),
      I2 => weights_6_q0(76),
      I3 => \add_ln169_242_reg_30087[1]_i_2_n_3\,
      O => \add_ln169_242_reg_30087[3]_i_6_n_3\
    );
\add_ln169_242_reg_30087[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(36),
      I1 => weights_6_q0(72),
      I2 => weights_6_q0(73),
      O => \add_ln169_242_reg_30087[3]_i_7_n_3\
    );
\add_ln169_242_reg_30087[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_6_q0(76),
      I2 => weights_6_q0(77),
      O => \add_ln169_242_reg_30087[3]_i_8_n_3\
    );
\add_ln169_244_reg_30092[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_6_q0(68),
      I1 => weights_6_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_244_reg_30092[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_6_q0(60),
      I2 => weights_6_q0(61),
      I3 => Q(34),
      I4 => weights_6_q0(68),
      I5 => \add_ln169_244_reg_30092_reg[2]\(0),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_244_reg_30092[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_6_q0(60),
      I2 => weights_6_q0(61),
      I3 => Q(34),
      I4 => weights_6_q0(68),
      I5 => \add_ln169_244_reg_30092_reg[2]\(0),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_244_reg_30092[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_6_q0(61),
      I1 => weights_6_q0(60),
      I2 => Q(30),
      I3 => \add_ln169_244_reg_30092_reg[2]\(0),
      I4 => weights_6_q0(68),
      I5 => Q(34),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_246_reg_30097[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(62),
      I1 => weights_6_q0(58),
      I2 => weights_6_q0(66),
      O => D(0)
    );
\add_ln169_246_reg_30097[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_6_q0(66),
      I1 => weights_6_q0(62),
      I2 => weights_6_q0(58),
      I3 => \add_ln169_246_reg_30097[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_246_reg_30097[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => \add_ln169_246_reg_30097_reg[1]\(2),
      I1 => weights_6_q0(66),
      I2 => Q(33),
      I3 => \add_ln169_246_reg_30097[3]_i_8_n_3\,
      I4 => \add_ln169_246_reg_30097[3]_i_7_n_3\,
      O => \add_ln169_246_reg_30097[1]_i_2_n_3\
    );
\add_ln169_246_reg_30097[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => \^q0_reg[75]_0\(2),
      I1 => weights_6_q0(62),
      I2 => Q(31),
      I3 => \add_ln169_246_reg_30097[2]_i_2_n_3\,
      I4 => \add_ln169_246_reg_30097[3]_i_6_n_3\,
      I5 => \add_ln169_246_reg_30097[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_246_reg_30097[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_246_reg_30097_reg[1]\(2),
      I1 => weights_6_q0(66),
      I2 => Q(33),
      I3 => Q(29),
      I4 => weights_6_q0(58),
      I5 => weights_6_q0(59),
      O => \add_ln169_246_reg_30097[2]_i_2_n_3\
    );
\add_ln169_246_reg_30097[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_246_reg_30097[3]_i_2_n_3\,
      I1 => \add_ln169_246_reg_30097[3]_i_3_n_3\,
      I2 => \add_ln169_246_reg_30097[3]_i_4_n_3\,
      I3 => \add_ln169_246_reg_30097[3]_i_5_n_3\,
      I4 => \add_ln169_246_reg_30097[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_246_reg_30097[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(33),
      I1 => weights_6_q0(66),
      I2 => \add_ln169_246_reg_30097_reg[1]\(2),
      I3 => \add_ln169_246_reg_30097[3]_i_7_n_3\,
      I4 => \add_ln169_246_reg_30097[3]_i_8_n_3\,
      O => \add_ln169_246_reg_30097[3]_i_2_n_3\
    );
\add_ln169_246_reg_30097[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(31),
      I1 => weights_6_q0(62),
      I2 => \^q0_reg[75]_0\(2),
      O => \add_ln169_246_reg_30097[3]_i_3_n_3\
    );
\add_ln169_246_reg_30097[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_6_q0(59),
      I1 => weights_6_q0(58),
      I2 => Q(29),
      O => \add_ln169_246_reg_30097[3]_i_4_n_3\
    );
\add_ln169_246_reg_30097[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_6_q0(66),
      I2 => \add_ln169_246_reg_30097_reg[1]\(2),
      O => \add_ln169_246_reg_30097[3]_i_5_n_3\
    );
\add_ln169_246_reg_30097[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_6_q0(66),
      I1 => weights_6_q0(62),
      I2 => weights_6_q0(58),
      I3 => \add_ln169_246_reg_30097[1]_i_2_n_3\,
      O => \add_ln169_246_reg_30097[3]_i_6_n_3\
    );
\add_ln169_246_reg_30097[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_6_q0(58),
      I2 => weights_6_q0(59),
      O => \add_ln169_246_reg_30097[3]_i_7_n_3\
    );
\add_ln169_246_reg_30097[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(31),
      I1 => weights_6_q0(62),
      I2 => \^q0_reg[75]_0\(2),
      O => \add_ln169_246_reg_30097[3]_i_8_n_3\
    );
\add_ln169_249_reg_30102[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_6_q0(40),
      I1 => weights_6_q0(64),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(0)
    );
\add_ln169_249_reg_30102[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95CF30"
    )
        port map (
      I0 => Q(20),
      I1 => Q(32),
      I2 => weights_6_q0(64),
      I3 => weights_6_q0(65),
      I4 => weights_6_q0(40),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(1)
    );
\add_ln169_249_reg_30102[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A4A7A4"
    )
        port map (
      I0 => Q(32),
      I1 => weights_6_q0(64),
      I2 => weights_6_q0(65),
      I3 => weights_6_q0(40),
      I4 => Q(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(2)
    );
\add_ln169_251_reg_30107[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(79),
      I1 => weights_6_q0(46),
      I2 => weights_6_q0(38),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]\(0)
    );
\add_ln169_251_reg_30107[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E87781EE18778"
    )
        port map (
      I0 => weights_6_q0(38),
      I1 => weights_6_q0(46),
      I2 => sext_ln90_848_fu_10770_p1(1),
      I3 => sext_ln90_852_fu_10858_p1(1),
      I4 => weights_6_q0(79),
      I5 => Q(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]\(1)
    );
\add_ln169_251_reg_30107[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_6_q0(38),
      I2 => \^q0_reg[75]_0\(0),
      O => sext_ln90_848_fu_10770_p1(1)
    );
\add_ln169_251_reg_30107[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_6_q0(46),
      I2 => \^q0_reg[75]_0\(1),
      O => sext_ln90_852_fu_10858_p1(1)
    );
\add_ln169_251_reg_30107[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \add_ln169_251_reg_30107[2]_i_2_n_3\,
      I1 => Q(21),
      I2 => weights_6_q0(79),
      I3 => \add_ln169_251_reg_30107[3]_i_2_n_3\,
      I4 => \add_ln169_251_reg_30107[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]\(2)
    );
\add_ln169_251_reg_30107[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \^q0_reg[75]_0\(0),
      I1 => weights_6_q0(38),
      I2 => Q(19),
      I3 => \^q0_reg[75]_0\(1),
      I4 => weights_6_q0(46),
      I5 => Q(23),
      O => \add_ln169_251_reg_30107[2]_i_2_n_3\
    );
\add_ln169_251_reg_30107[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7118E77171187118"
    )
        port map (
      I0 => \add_ln169_251_reg_30107[3]_i_2_n_3\,
      I1 => \add_ln169_251_reg_30107[3]_i_3_n_3\,
      I2 => sext_ln90_848_fu_10770_p1(2),
      I3 => sext_ln90_852_fu_10858_p1(2),
      I4 => Q(21),
      I5 => weights_6_q0(79),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]\(3)
    );
\add_ln169_251_reg_30107[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966690069000000"
    )
        port map (
      I0 => sext_ln90_848_fu_10770_p1(1),
      I1 => sext_ln90_852_fu_10858_p1(1),
      I2 => Q(21),
      I3 => weights_6_q0(79),
      I4 => weights_6_q0(38),
      I5 => weights_6_q0(46),
      O => \add_ln169_251_reg_30107[3]_i_2_n_3\
    );
\add_ln169_251_reg_30107[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A600FFA6A600A600"
    )
        port map (
      I0 => \^q0_reg[75]_0\(1),
      I1 => weights_6_q0(46),
      I2 => Q(23),
      I3 => sext_ln90_848_fu_10770_p1(1),
      I4 => Q(21),
      I5 => weights_6_q0(79),
      O => \add_ln169_251_reg_30107[3]_i_3_n_3\
    );
\add_ln169_251_reg_30107[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_6_q0(38),
      I2 => \^q0_reg[75]_0\(0),
      O => sext_ln90_848_fu_10770_p1(2)
    );
\add_ln169_251_reg_30107[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(23),
      I1 => weights_6_q0(46),
      I2 => \^q0_reg[75]_0\(1),
      O => sext_ln90_852_fu_10858_p1(2)
    );
\add_ln169_253_reg_30112[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_6_q0(44),
      I1 => weights_6_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_253_reg_30112[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_6_q0(50),
      I2 => weights_6_q0(51),
      I3 => Q(22),
      I4 => weights_6_q0(44),
      I5 => weights_6_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_253_reg_30112[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_6_q0(50),
      I2 => weights_6_q0(51),
      I3 => Q(22),
      I4 => weights_6_q0(44),
      I5 => weights_6_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_253_reg_30112[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_6_q0(51),
      I1 => weights_6_q0(50),
      I2 => Q(25),
      I3 => weights_6_q0(45),
      I4 => weights_6_q0(44),
      I5 => Q(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_255_reg_30117[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(52),
      I1 => weights_6_q0(48),
      I2 => weights_6_q0(56),
      O => \q0_reg[48]_0\(0)
    );
\add_ln169_255_reg_30117[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E817"
    )
        port map (
      I0 => weights_6_q0(56),
      I1 => weights_6_q0(52),
      I2 => weights_6_q0(48),
      I3 => \add_ln169_255_reg_30117[1]_i_2_n_3\,
      O => \q0_reg[48]_0\(1)
    );
\add_ln169_255_reg_30117[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A659A65959A6A659"
    )
        port map (
      I0 => weights_6_q0(57),
      I1 => weights_6_q0(56),
      I2 => Q(28),
      I3 => \add_ln169_255_reg_30117[3]_i_6_n_3\,
      I4 => weights_6_q0(48),
      I5 => Q(24),
      O => \add_ln169_255_reg_30117[1]_i_2_n_3\
    );
\add_ln169_255_reg_30117[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_6_q0(53),
      I1 => weights_6_q0(52),
      I2 => Q(26),
      I3 => \add_ln169_255_reg_30117[2]_i_2_n_3\,
      I4 => \add_ln169_255_reg_30117[3]_i_5_n_3\,
      I5 => \add_ln169_255_reg_30117[3]_i_2_n_3\,
      O => \q0_reg[48]_0\(2)
    );
\add_ln169_255_reg_30117[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B44B44"
    )
        port map (
      I0 => Q(24),
      I1 => weights_6_q0(48),
      I2 => Q(28),
      I3 => weights_6_q0(56),
      I4 => weights_6_q0(57),
      O => \add_ln169_255_reg_30117[2]_i_2_n_3\
    );
\add_ln169_255_reg_30117[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7171E77118187118"
    )
        port map (
      I0 => \add_ln169_255_reg_30117[3]_i_2_n_3\,
      I1 => \add_ln169_255_reg_30117[3]_i_3_n_3\,
      I2 => \add_ln169_255_reg_30117[3]_i_4_n_3\,
      I3 => weights_6_q0(48),
      I4 => Q(24),
      I5 => \add_ln169_255_reg_30117[3]_i_5_n_3\,
      O => \q0_reg[48]_0\(3)
    );
\add_ln169_255_reg_30117[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4FFB4B400B40000"
    )
        port map (
      I0 => Q(28),
      I1 => weights_6_q0(56),
      I2 => weights_6_q0(57),
      I3 => Q(24),
      I4 => weights_6_q0(48),
      I5 => \add_ln169_255_reg_30117[3]_i_6_n_3\,
      O => \add_ln169_255_reg_30117[3]_i_2_n_3\
    );
\add_ln169_255_reg_30117[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(26),
      I1 => weights_6_q0(52),
      I2 => weights_6_q0(53),
      O => \add_ln169_255_reg_30117[3]_i_3_n_3\
    );
\add_ln169_255_reg_30117[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_6_q0(57),
      I1 => weights_6_q0(56),
      I2 => Q(28),
      O => \add_ln169_255_reg_30117[3]_i_4_n_3\
    );
\add_ln169_255_reg_30117[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF17"
    )
        port map (
      I0 => weights_6_q0(56),
      I1 => weights_6_q0(52),
      I2 => weights_6_q0(48),
      I3 => \add_ln169_255_reg_30117[1]_i_2_n_3\,
      O => \add_ln169_255_reg_30117[3]_i_5_n_3\
    );
\add_ln169_255_reg_30117[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(26),
      I1 => weights_6_q0(52),
      I2 => weights_6_q0(53),
      O => \add_ln169_255_reg_30117[3]_i_6_n_3\
    );
\add_ln169_259_reg_30122[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_6_q0(0),
      I1 => weights_6_q0(54),
      O => \q0_reg[0]_0\(0)
    );
\add_ln169_259_reg_30122[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_6_q0(0),
      I2 => weights_6_q0(1),
      I3 => Q(27),
      I4 => weights_6_q0(54),
      I5 => weights_6_q0(55),
      O => \q0_reg[0]_0\(1)
    );
\add_ln169_259_reg_30122[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B5FD20A42002B5A4"
    )
        port map (
      I0 => weights_6_q0(1),
      I1 => weights_6_q0(0),
      I2 => Q(0),
      I3 => weights_6_q0(54),
      I4 => weights_6_q0(55),
      I5 => Q(27),
      O => \q0_reg[0]_0\(2)
    );
\add_ln169_259_reg_30122[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D34040D3FB00C2C2"
    )
        port map (
      I0 => weights_6_q0(0),
      I1 => weights_6_q0(1),
      I2 => Q(0),
      I3 => Q(27),
      I4 => weights_6_q0(55),
      I5 => weights_6_q0(54),
      O => \q0_reg[0]_0\(3)
    );
\add_ln169_261_reg_30127[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(6),
      I1 => weights_6_q0(4),
      I2 => weights_6_q0(2),
      O => \q0_reg[6]_0\(0)
    );
\add_ln169_261_reg_30127[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_6_q0(6),
      I1 => weights_6_q0(2),
      I2 => weights_6_q0(4),
      I3 => \add_ln169_261_reg_30127[1]_i_2_n_3\,
      O => \q0_reg[6]_0\(1)
    );
\add_ln169_261_reg_30127[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_6_q0(7),
      I1 => weights_6_q0(6),
      I2 => Q(3),
      I3 => sext_ln90_831_fu_10396_p1(1),
      I4 => sext_ln90_830_fu_10374_p1(1),
      O => \add_ln169_261_reg_30127[1]_i_2_n_3\
    );
\add_ln169_261_reg_30127[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_6_q0(4),
      I2 => weights_6_q0(5),
      O => sext_ln90_831_fu_10396_p1(1)
    );
\add_ln169_261_reg_30127[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_261_reg_30127[2]_i_2_n_3\,
      I1 => weights_6_q0(7),
      I2 => weights_6_q0(6),
      I3 => Q(3),
      I4 => \add_ln169_261_reg_30127[3]_i_2_n_3\,
      I5 => \add_ln169_261_reg_30127[3]_i_3_n_3\,
      O => \q0_reg[6]_0\(2)
    );
\add_ln169_261_reg_30127[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_246_reg_30097_reg[1]\(0),
      I1 => weights_6_q0(2),
      I2 => Q(1),
      I3 => weights_6_q0(5),
      I4 => weights_6_q0(4),
      I5 => Q(2),
      O => \add_ln169_261_reg_30127[2]_i_2_n_3\
    );
\add_ln169_261_reg_30127[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_261_reg_30127[3]_i_2_n_3\,
      I1 => \add_ln169_261_reg_30127[3]_i_3_n_3\,
      I2 => sext_ln90_830_fu_10374_p1(2),
      I3 => sext_ln90_831_fu_10396_p1(2),
      I4 => sext_ln90_832_fu_10418_p1(2),
      O => \q0_reg[6]_0\(3)
    );
\add_ln169_261_reg_30127[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_261_reg_30127[1]_i_2_n_3\,
      I1 => weights_6_q0(6),
      I2 => weights_6_q0(2),
      I3 => weights_6_q0(4),
      O => \add_ln169_261_reg_30127[3]_i_2_n_3\
    );
\add_ln169_261_reg_30127[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_6_q0(5),
      I1 => weights_6_q0(4),
      I2 => Q(2),
      I3 => sext_ln90_830_fu_10374_p1(1),
      I4 => sext_ln90_832_fu_10418_p1(1),
      O => \add_ln169_261_reg_30127[3]_i_3_n_3\
    );
\add_ln169_261_reg_30127[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_6_q0(2),
      I2 => \add_ln169_246_reg_30097_reg[1]\(0),
      O => sext_ln90_830_fu_10374_p1(2)
    );
\add_ln169_261_reg_30127[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_6_q0(4),
      I2 => weights_6_q0(5),
      O => sext_ln90_831_fu_10396_p1(2)
    );
\add_ln169_261_reg_30127[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_6_q0(6),
      I2 => weights_6_q0(7),
      O => sext_ln90_832_fu_10418_p1(2)
    );
\add_ln169_261_reg_30127[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_6_q0(2),
      I2 => \add_ln169_246_reg_30097_reg[1]\(0),
      O => sext_ln90_830_fu_10374_p1(1)
    );
\add_ln169_261_reg_30127[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_6_q0(6),
      I2 => weights_6_q0(7),
      O => sext_ln90_832_fu_10418_p1(1)
    );
\add_ln169_263_reg_30132[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_6_q0(10),
      I1 => weights_6_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_263_reg_30132[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_6_q0(8),
      I2 => weights_6_q0(9),
      I3 => Q(5),
      I4 => weights_6_q0(10),
      I5 => weights_6_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_263_reg_30132[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_6_q0(8),
      I2 => weights_6_q0(9),
      I3 => Q(5),
      I4 => weights_6_q0(10),
      I5 => weights_6_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_263_reg_30132[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_6_q0(9),
      I1 => weights_6_q0(8),
      I2 => Q(4),
      I3 => weights_6_q0(11),
      I4 => weights_6_q0(10),
      I5 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_265_reg_30137[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(16),
      I1 => weights_6_q0(14),
      I2 => weights_6_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_265_reg_30137[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_6_q0(16),
      I1 => weights_6_q0(12),
      I2 => weights_6_q0(14),
      I3 => \add_ln169_265_reg_30137[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_265_reg_30137[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_6_q0(17),
      I1 => weights_6_q0(16),
      I2 => Q(8),
      I3 => sext_ln90_836_fu_10506_p1(1),
      I4 => sext_ln90_835_fu_10484_p1(1),
      O => \add_ln169_265_reg_30137[1]_i_2_n_3\
    );
\add_ln169_265_reg_30137[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_6_q0(14),
      I2 => weights_6_q0(15),
      O => sext_ln90_836_fu_10506_p1(1)
    );
\add_ln169_265_reg_30137[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_265_reg_30137[2]_i_2_n_3\,
      I1 => weights_6_q0(17),
      I2 => weights_6_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_265_reg_30137[3]_i_2_n_3\,
      I5 => \add_ln169_265_reg_30137[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_265_reg_30137[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_6_q0(13),
      I1 => weights_6_q0(12),
      I2 => Q(6),
      I3 => weights_6_q0(15),
      I4 => weights_6_q0(14),
      I5 => Q(7),
      O => \add_ln169_265_reg_30137[2]_i_2_n_3\
    );
\add_ln169_265_reg_30137[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_265_reg_30137[3]_i_2_n_3\,
      I1 => \add_ln169_265_reg_30137[3]_i_3_n_3\,
      I2 => sext_ln90_835_fu_10484_p1(2),
      I3 => sext_ln90_836_fu_10506_p1(2),
      I4 => sext_ln90_837_fu_10528_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_265_reg_30137[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_265_reg_30137[1]_i_2_n_3\,
      I1 => weights_6_q0(16),
      I2 => weights_6_q0(12),
      I3 => weights_6_q0(14),
      O => \add_ln169_265_reg_30137[3]_i_2_n_3\
    );
\add_ln169_265_reg_30137[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_6_q0(15),
      I1 => weights_6_q0(14),
      I2 => Q(7),
      I3 => sext_ln90_835_fu_10484_p1(1),
      I4 => sext_ln90_837_fu_10528_p1(1),
      O => \add_ln169_265_reg_30137[3]_i_3_n_3\
    );
\add_ln169_265_reg_30137[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_6_q0(12),
      I2 => weights_6_q0(13),
      O => sext_ln90_835_fu_10484_p1(2)
    );
\add_ln169_265_reg_30137[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_6_q0(14),
      I2 => weights_6_q0(15),
      O => sext_ln90_836_fu_10506_p1(2)
    );
\add_ln169_265_reg_30137[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_6_q0(16),
      I2 => weights_6_q0(17),
      O => sext_ln90_837_fu_10528_p1(2)
    );
\add_ln169_265_reg_30137[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_6_q0(12),
      I2 => weights_6_q0(13),
      O => sext_ln90_835_fu_10484_p1(1)
    );
\add_ln169_265_reg_30137[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_6_q0(16),
      I2 => weights_6_q0(17),
      O => sext_ln90_837_fu_10528_p1(1)
    );
\add_ln169_268_reg_30142[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_6_q0(20),
      I1 => weights_6_q0(18),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_268_reg_30142[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_6_q0(18),
      I2 => weights_6_q0(19),
      I3 => Q(10),
      I4 => weights_6_q0(20),
      I5 => weights_6_q0(21),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_268_reg_30142[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(9),
      I1 => weights_6_q0(18),
      I2 => weights_6_q0(19),
      I3 => Q(10),
      I4 => weights_6_q0(20),
      I5 => weights_6_q0(21),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_268_reg_30142[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_6_q0(19),
      I1 => weights_6_q0(18),
      I2 => Q(9),
      I3 => weights_6_q0(21),
      I4 => weights_6_q0(20),
      I5 => Q(10),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_270_reg_30147[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(26),
      I1 => weights_6_q0(24),
      I2 => weights_6_q0(23),
      O => \q0_reg[25]_0\(0)
    );
\add_ln169_270_reg_30147[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D12EB7482ED1B748"
    )
        port map (
      I0 => weights_6_q0(24),
      I1 => weights_6_q0(23),
      I2 => Q(11),
      I3 => sext_ln90_841_fu_10616_p1(1),
      I4 => weights_6_q0(26),
      I5 => Q(13),
      O => \q0_reg[25]_0\(1)
    );
\add_ln169_270_reg_30147[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_6_q0(24),
      I2 => weights_6_q0(25),
      O => sext_ln90_841_fu_10616_p1(1)
    );
\add_ln169_270_reg_30147[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"996555595559669A"
    )
        port map (
      I0 => \add_ln169_270_reg_30147[3]_i_2_n_3\,
      I1 => weights_6_q0(25),
      I2 => weights_6_q0(24),
      I3 => Q(12),
      I4 => sext_ln90_840_fu_10594_p1(2),
      I5 => \add_ln169_270_reg_30147[3]_i_4_n_3\,
      O => \q0_reg[25]_0\(2)
    );
\add_ln169_270_reg_30147[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D55D4554544504"
    )
        port map (
      I0 => \add_ln169_270_reg_30147[3]_i_2_n_3\,
      I1 => sext_ln90_840_fu_10594_p1(2),
      I2 => weights_6_q0(25),
      I3 => weights_6_q0(24),
      I4 => Q(12),
      I5 => \add_ln169_270_reg_30147[3]_i_4_n_3\,
      O => \q0_reg[25]_0\(3)
    );
\add_ln169_270_reg_30147[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966C30069000000"
    )
        port map (
      I0 => Q(11),
      I1 => sext_ln90_841_fu_10616_p1(1),
      I2 => Q(13),
      I3 => weights_6_q0(26),
      I4 => weights_6_q0(23),
      I5 => weights_6_q0(24),
      O => \add_ln169_270_reg_30147[3]_i_2_n_3\
    );
\add_ln169_270_reg_30147[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(11),
      I1 => weights_6_q0(23),
      O => sext_ln90_840_fu_10594_p1(2)
    );
\add_ln169_270_reg_30147[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weights_6_q0(26),
      I1 => Q(13),
      O => \add_ln169_270_reg_30147[3]_i_4_n_3\
    );
\add_ln169_273_reg_30152[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(28),
      I1 => weights_6_q0(33),
      I2 => weights_6_q0(30),
      O => \q0_reg[33]_0\(0)
    );
\add_ln169_273_reg_30152[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_6_q0(28),
      I1 => weights_6_q0(30),
      I2 => sext_ln90_844_fu_10682_p1(1),
      I3 => weights_6_q0(33),
      I4 => Q(16),
      I5 => sext_ln90_843_fu_10660_p1(1),
      O => \q0_reg[33]_0\(1)
    );
\add_ln169_273_reg_30152[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_6_q0(30),
      I2 => weights_6_q0(31),
      O => sext_ln90_844_fu_10682_p1(1)
    );
\add_ln169_273_reg_30152[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(14),
      I1 => weights_6_q0(28),
      I2 => \add_ln169_246_reg_30097_reg[1]\(1),
      O => sext_ln90_843_fu_10660_p1(1)
    );
\add_ln169_273_reg_30152[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_273_reg_30152[2]_i_2_n_3\,
      I1 => \add_ln169_246_reg_30097_reg[1]\(1),
      I2 => weights_6_q0(28),
      I3 => Q(14),
      I4 => \add_ln169_273_reg_30152[3]_i_2_n_3\,
      I5 => \add_ln169_273_reg_30152[3]_i_3_n_3\,
      O => \q0_reg[33]_0\(2)
    );
\add_ln169_273_reg_30152[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_6_q0(31),
      I1 => weights_6_q0(30),
      I2 => Q(15),
      I3 => weights_6_q0(33),
      I4 => Q(16),
      O => \add_ln169_273_reg_30152[2]_i_2_n_3\
    );
\add_ln169_273_reg_30152[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_273_reg_30152[3]_i_2_n_3\,
      I1 => \add_ln169_273_reg_30152[3]_i_3_n_3\,
      I2 => sext_ln90_844_fu_10682_p1(2),
      I3 => weights_6_q0(33),
      I4 => Q(16),
      I5 => sext_ln90_843_fu_10660_p1(2),
      O => \q0_reg[33]_0\(3)
    );
\add_ln169_273_reg_30152[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_844_fu_10682_p1(1),
      I1 => Q(16),
      I2 => sext_ln90_843_fu_10660_p1(1),
      I3 => weights_6_q0(28),
      I4 => weights_6_q0(30),
      I5 => weights_6_q0(33),
      O => \add_ln169_273_reg_30152[3]_i_2_n_3\
    );
\add_ln169_273_reg_30152[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_6_q0(33),
      I1 => Q(16),
      I2 => sext_ln90_844_fu_10682_p1(1),
      I3 => \add_ln169_246_reg_30097_reg[1]\(1),
      I4 => weights_6_q0(28),
      I5 => Q(14),
      O => \add_ln169_273_reg_30152[3]_i_3_n_3\
    );
\add_ln169_273_reg_30152[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_6_q0(30),
      I2 => weights_6_q0(31),
      O => sext_ln90_844_fu_10682_p1(2)
    );
\add_ln169_273_reg_30152[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(14),
      I1 => weights_6_q0(28),
      I2 => \add_ln169_246_reg_30097_reg[1]\(1),
      O => sext_ln90_843_fu_10660_p1(2)
    );
\add_ln169_275_reg_30157[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_6_q0(34),
      I1 => weights_6_q0(78),
      I2 => weights_6_q0(36),
      O => \q0_reg[34]_0\(0)
    );
\add_ln169_275_reg_30157[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_6_q0(34),
      I1 => weights_6_q0(36),
      I2 => weights_6_q0(78),
      I3 => \add_ln169_275_reg_30157[1]_i_2_n_3\,
      O => \q0_reg[34]_0\(1)
    );
\add_ln169_275_reg_30157[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_6_q0(35),
      I1 => weights_6_q0(34),
      I2 => Q(17),
      I3 => sext_ln169_169_fu_11198_p1(1),
      I4 => sext_ln90_847_fu_10748_p1(1),
      O => \add_ln169_275_reg_30157[1]_i_2_n_3\
    );
\add_ln169_275_reg_30157[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_6_q0(78),
      I2 => weights_6_q0(79),
      O => sext_ln169_169_fu_11198_p1(1)
    );
\add_ln169_275_reg_30157[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_275_reg_30157[2]_i_2_n_3\,
      I1 => weights_6_q0(35),
      I2 => weights_6_q0(34),
      I3 => Q(17),
      I4 => \add_ln169_275_reg_30157[3]_i_2_n_3\,
      I5 => \add_ln169_275_reg_30157[3]_i_3_n_3\,
      O => \q0_reg[34]_0\(2)
    );
\add_ln169_275_reg_30157[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_6_q0(37),
      I1 => weights_6_q0(36),
      I2 => Q(18),
      I3 => weights_6_q0(79),
      I4 => weights_6_q0(78),
      I5 => Q(38),
      O => \add_ln169_275_reg_30157[2]_i_2_n_3\
    );
\add_ln169_275_reg_30157[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_275_reg_30157[3]_i_2_n_3\,
      I1 => \add_ln169_275_reg_30157[3]_i_3_n_3\,
      I2 => sext_ln90_847_fu_10748_p1(2),
      I3 => sext_ln169_169_fu_11198_p1(2),
      I4 => sext_ln90_846_fu_10726_p1(2),
      O => \q0_reg[34]_0\(3)
    );
\add_ln169_275_reg_30157[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_275_reg_30157[1]_i_2_n_3\,
      I1 => weights_6_q0(34),
      I2 => weights_6_q0(36),
      I3 => weights_6_q0(78),
      O => \add_ln169_275_reg_30157[3]_i_2_n_3\
    );
\add_ln169_275_reg_30157[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_6_q0(79),
      I1 => weights_6_q0(78),
      I2 => Q(38),
      I3 => sext_ln90_847_fu_10748_p1(1),
      I4 => sext_ln90_846_fu_10726_p1(1),
      O => \add_ln169_275_reg_30157[3]_i_3_n_3\
    );
\add_ln169_275_reg_30157[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_6_q0(36),
      I2 => weights_6_q0(37),
      O => sext_ln90_847_fu_10748_p1(2)
    );
\add_ln169_275_reg_30157[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_6_q0(78),
      I2 => weights_6_q0(79),
      O => sext_ln169_169_fu_11198_p1(2)
    );
\add_ln169_275_reg_30157[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_6_q0(34),
      I2 => weights_6_q0(35),
      O => sext_ln90_846_fu_10726_p1(2)
    );
\add_ln169_275_reg_30157[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_6_q0(36),
      I2 => weights_6_q0(37),
      O => sext_ln90_847_fu_10748_p1(1)
    );
\add_ln169_275_reg_30157[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_6_q0(34),
      I2 => weights_6_q0(35),
      O => sext_ln90_846_fu_10726_p1(1)
    );
\q0[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2040218000000200"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[33]_4\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[6]_2\,
      O => \q0[0]_i_1__3_n_3\
    );
\q0[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D160080080809400"
    )
        port map (
      I0 => \q0_reg[33]_4\,
      I1 => \q0_reg[77]_3\,
      I2 => \q0_reg[6]_2\,
      I3 => \q0_reg[6]_1\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[21]_0\,
      O => \q0[10]_i_1__4_n_3\
    );
\q0[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028040000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[33]_4\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[77]_3\,
      O => \q0[11]_i_1__4_n_3\
    );
\q0[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5C080801A048000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[33]_4\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[77]_3\,
      O => \q0[12]_i_1__4_n_3\
    );
\q0[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200202080A01000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[77]_3\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[6]_2\,
      I4 => \q0_reg[33]_4\,
      I5 => \q0_reg[11]_0\,
      O => \q0[13]_i_1__5_n_3\
    );
\q0[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400D0000000000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[33]_4\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[55]_0\,
      O => \q0[14]_i_1__1_n_3\
    );
\q0[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5520000000000000"
    )
        port map (
      I0 => \q0_reg[33]_4\,
      I1 => \q0_reg[21]_0\,
      I2 => \q0_reg[77]_3\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[55]_0\,
      I5 => \q0_reg[6]_2\,
      O => \q0[15]_i_1__3_n_3\
    );
\q0[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000A0000001000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[33]_4\,
      O => \q0[16]_i_1__2_n_3\
    );
\q0[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[77]_3\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[33]_4\,
      I4 => \q0_reg[55]_0\,
      O => \q0[17]_i_1__2_n_3\
    );
\q0[18]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200020200000808A"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[33]_3\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[33]_1\,
      I5 => \q0_reg[33]_4\,
      O => \q0[18]_i_1__10_n_3\
    );
\q0[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000010"
    )
        port map (
      I0 => \q0_reg[33]_1\,
      I1 => \q0_reg[33]_2\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[33]_3\,
      I5 => \q0_reg[33]_4\,
      O => \q0[19]_i_1__3_n_3\
    );
\q0[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008410000000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[33]_4\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[6]_2\,
      O => \q0[1]_i_1__5_n_3\
    );
\q0[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6000600000002100"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[33]_4\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[33]_1\,
      I5 => \q0_reg[33]_3\,
      O => \q0[20]_i_1__3_n_3\
    );
\q0[21]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000420100000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[33]_4\,
      I2 => \q0_reg[33]_3\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[33]_1\,
      I5 => \q0_reg[19]_1\,
      O => \q0[21]_i_1__7_n_3\
    );
\q0[23]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[47]_2\,
      O => \^tile_fu_444_reg[4]_rep\
    );
\q0[23]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000404000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[33]_1\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[33]_2\,
      I4 => \q0_reg[33]_3\,
      I5 => \q0_reg[33]_4\,
      O => \q0[23]_i_1__5_n_3\
    );
\q0[24]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00088A0000080008"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[33]_2\,
      I2 => \q0_reg[33]_1\,
      I3 => \q0_reg[33]_4\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[33]_3\,
      O => \q0[24]_i_1__6_n_3\
    );
\q0[25]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0004000400"
    )
        port map (
      I0 => \q0_reg[33]_4\,
      I1 => \q0_reg[33]_2\,
      I2 => \q0_reg[33]_1\,
      I3 => \q0_reg[19]_1\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[33]_3\,
      O => \q0[25]_i_1__3_n_3\
    );
\q0[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B080800000800000"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[33]_2\,
      I2 => \q0_reg[33]_3\,
      I3 => \q0_reg[33]_4\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[33]_1\,
      O => \q0[26]_i_1__1_n_3\
    );
\q0[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3080008000080000"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[33]_2\,
      I2 => \q0_reg[33]_3\,
      I3 => \q0_reg[33]_4\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[33]_1\,
      O => \q0[28]_i_1__2_n_3\
    );
\q0[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000A00000000"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[77]_3\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[33]_4\,
      I5 => \q0_reg[6]_2\,
      O => \q0[2]_i_1__4_n_3\
    );
\q0[30]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA3C2100000000"
    )
        port map (
      I0 => \q0_reg[33]_3\,
      I1 => \q0_reg[33]_4\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[33]_2\,
      I4 => \q0_reg[33]_1\,
      I5 => \q0_reg[19]_1\,
      O => \q0[30]_i_1__4_n_3\
    );
\q0[31]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000200A2A00002"
    )
        port map (
      I0 => \q0_reg[19]_1\,
      I1 => \q0_reg[33]_4\,
      I2 => \q0_reg[33]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[33]_3\,
      I5 => \q0_reg[33]_2\,
      O => \q0[31]_i_1__8_n_3\
    );
\q0[33]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020888010000000"
    )
        port map (
      I0 => \q0_reg[33]_2\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[19]_1\,
      I3 => \q0_reg[33]_3\,
      I4 => \q0_reg[33]_4\,
      I5 => \q0_reg[33]_1\,
      O => \q0[33]_i_1__4_n_3\
    );
\q0[34]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"475C000000000000"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[34]_3\,
      I3 => \q0_reg[34]_2\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[34]_1\,
      O => \q0[34]_i_1__3_n_3\
    );
\q0[35]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F6000000000000"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[34]_3\,
      I2 => \q0_reg[47]_0\,
      I3 => \q0_reg[47]_1\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[34]_1\,
      O => \q0[35]_i_1__10_n_3\
    );
\q0[36]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4203000E0001000"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[34]_2\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[34]_3\,
      O => \q0[36]_i_1__2_n_3\
    );
\q0[37]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808008"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[47]_0\,
      I3 => \q0_reg[34]_2\,
      I4 => \q0_reg[47]_1\,
      O => \q0[37]_i_1__4_n_3\
    );
\q0[38]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000000000008820"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[34]_3\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[34]_2\,
      O => \q0[38]_i_1__8_n_3\
    );
\q0[39]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => \q0_reg[34]_3\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[34]_1\,
      I4 => \q0_reg[47]_1\,
      O => \q0[39]_i_1__9_n_3\
    );
\q0[40]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E00000000000000"
    )
        port map (
      I0 => \q0_reg[65]_3\,
      I1 => \q0_reg[65]_0\,
      I2 => \q0_reg[65]_2\,
      I3 => \q0_reg[52]_0\,
      I4 => \q0_reg[65]_1\,
      I5 => \q0_reg[50]_0\,
      O => \q0[40]_i_1__5_n_3\
    );
\q0[44]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222800A8802000"
    )
        port map (
      I0 => \q0_reg[50]_0\,
      I1 => \q0_reg[65]_1\,
      I2 => \q0_reg[65]_3\,
      I3 => \q0_reg[34]_3\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[65]_2\,
      O => \q0[44]_i_1__9_n_3\
    );
\q0[45]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0404010000000"
    )
        port map (
      I0 => \q0_reg[65]_1\,
      I1 => \q0_reg[65]_3\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[65]_2\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[34]_3\,
      O => \q0[45]_i_1__1_n_3\
    );
\q0[46]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E80040010000000"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[34]_3\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[47]_0\,
      I5 => \q0_reg[34]_1\,
      O => \q0[46]_i_1__1_n_3\
    );
\q0[47]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \q0_reg[34]_2\,
      I1 => E(0),
      O => \q0[47]_i_1__1_n_3\
    );
\q0[48]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C020200020"
    )
        port map (
      I0 => \q0_reg[65]_3\,
      I1 => \q0_reg[65]_0\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[65]_1\,
      I4 => \q0_reg[65]_2\,
      I5 => \q0_reg[52]_0\,
      O => \q0[48]_i_1__2_n_3\
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5004040840404440"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[6]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[33]_4\,
      O => \q0[4]_i_1__4_n_3\
    );
\q0[50]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4140880040000100"
    )
        port map (
      I0 => \q0_reg[65]_1\,
      I1 => \q0_reg[65]_2\,
      I2 => \q0_reg[65]_3\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[34]_3\,
      O => \q0[50]_i_1__0_n_3\
    );
\q0[51]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \q0_reg[65]_0\,
      I1 => \q0_reg[50]_0\,
      I2 => \q0_reg[34]_3\,
      I3 => \q0_reg[65]_1\,
      I4 => \q0_reg[65]_2\,
      O => \q0[51]_i_1__5_n_3\
    );
\q0[52]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9800801088000090"
    )
        port map (
      I0 => \q0_reg[65]_2\,
      I1 => \q0_reg[65]_3\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[65]_0\,
      I4 => \q0_reg[52]_0\,
      I5 => \q0_reg[65]_1\,
      O => \q0[52]_i_1__4_n_3\
    );
\q0[53]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C4800000A0000010"
    )
        port map (
      I0 => \q0_reg[65]_1\,
      I1 => \q0_reg[65]_3\,
      I2 => \q0_reg[50]_0\,
      I3 => \q0_reg[52]_0\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[65]_2\,
      O => \q0[53]_i_1__1_n_3\
    );
\q0[54]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030300008003000"
    )
        port map (
      I0 => \q0_reg[6]_2\,
      I1 => \q0_reg[21]_0\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[33]_4\,
      I5 => \q0_reg[77]_3\,
      O => \q0[54]_i_1__2_n_3\
    );
\q0[55]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00028000000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[33]_4\,
      I2 => \q0_reg[21]_0\,
      I3 => \q0_reg[55]_0\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[6]_2\,
      O => \q0[55]_i_1__2_n_3\
    );
\q0[56]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088408085001800"
    )
        port map (
      I0 => \q0_reg[65]_2\,
      I1 => \q0_reg[65]_0\,
      I2 => \q0_reg[65]_1\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[65]_3\,
      I5 => \q0_reg[34]_3\,
      O => \q0[56]_i_1__3_n_3\
    );
\q0[57]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C048C80084004000"
    )
        port map (
      I0 => \q0_reg[65]_1\,
      I1 => \q0_reg[65]_0\,
      I2 => \q0_reg[65]_3\,
      I3 => \q0_reg[50]_0\,
      I4 => \q0_reg[65]_2\,
      I5 => \q0_reg[34]_3\,
      O => \q0[57]_i_1__5_n_3\
    );
\q0[58]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8024008484400008"
    )
        port map (
      I0 => \q0_reg[65]_1\,
      I1 => \q0_reg[59]_0\,
      I2 => \q0_reg[65]_0\,
      I3 => \q0_reg[65]_3\,
      I4 => \q0_reg[65]_2\,
      I5 => \q0_reg[34]_3\,
      O => \q0[58]_i_1__4_n_3\
    );
\q0[59]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080000028404000"
    )
        port map (
      I0 => \q0_reg[65]_1\,
      I1 => \q0_reg[65]_2\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[34]_3\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[65]_3\,
      O => \q0[59]_i_1__1_n_3\
    );
\q0[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020202280020"
    )
        port map (
      I0 => \q0_reg[6]_1\,
      I1 => \q0_reg[21]_0\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[33]_4\,
      I5 => \q0_reg[6]_2\,
      O => \q0[5]_i_1__10_n_3\
    );
\q0[60]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000802260A00008"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_2\,
      I2 => \q0_reg[47]_1\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[47]_0\,
      O => \q0[60]_i_1__5_n_3\
    );
\q0[61]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A404000000000000"
    )
        port map (
      I0 => \q0_reg[47]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[68]_2\,
      I3 => \q0_reg[68]_3\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[47]_1\,
      O => \q0[61]_i_1__2_n_3\
    );
\q0[62]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800011708000000"
    )
        port map (
      I0 => \q0_reg[34]_3\,
      I1 => \q0_reg[65]_3\,
      I2 => \q0_reg[65]_1\,
      I3 => \q0_reg[65]_2\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[59]_0\,
      O => \q0[62]_i_1__8_n_3\
    );
\q0[63]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \q0_reg[65]_3\,
      I1 => \q0_reg[65]_2\,
      I2 => \q0_reg[59]_0\,
      I3 => \q0_reg[34]_3\,
      I4 => \q0_reg[65]_1\,
      I5 => \q0_reg[65]_0\,
      O => \q0[63]_i_1__11_n_3\
    );
\q0[64]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E040040488000040"
    )
        port map (
      I0 => \q0_reg[65]_1\,
      I1 => \q0_reg[50]_0\,
      I2 => \q0_reg[65]_3\,
      I3 => \q0_reg[52]_0\,
      I4 => \q0_reg[65]_0\,
      I5 => \q0_reg[65]_2\,
      O => \q0[64]_i_1__5_n_3\
    );
\q0[65]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \q0_reg[50]_0\,
      I1 => \q0_reg[65]_2\,
      I2 => \q0_reg[65]_3\,
      I3 => \q0_reg[52]_0\,
      I4 => \q0_reg[65]_1\,
      I5 => \q0_reg[65]_0\,
      O => \q0[65]_i_1__5_n_3\
    );
\q0[66]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000000800A8"
    )
        port map (
      I0 => \q0_reg[59]_0\,
      I1 => \q0_reg[65]_3\,
      I2 => \q0_reg[65]_2\,
      I3 => \q0_reg[65]_0\,
      I4 => \q0_reg[34]_3\,
      I5 => \q0_reg[65]_1\,
      O => \q0[66]_i_1__5_n_3\
    );
\q0[68]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808C8000000700"
    )
        port map (
      I0 => \q0_reg[68]_2\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[68]_3\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[47]_1\,
      I5 => \q0_reg[68]_1\,
      O => \q0[68]_i_1__4_n_3\
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4444040A0000400"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[6]_1\,
      I2 => \q0_reg[33]_4\,
      I3 => \q0_reg[6]_2\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[21]_0\,
      O => \q0[6]_i_1__3_n_3\
    );
\q0[70]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000002040020008"
    )
        port map (
      I0 => \q0_reg[55]_0\,
      I1 => \q0_reg[77]_3\,
      I2 => \q0_reg[74]_1\,
      I3 => \q0_reg[77]_0\,
      I4 => \q0_reg[77]_2\,
      I5 => \q0_reg[77]_1\,
      O => \q0[70]_i_1__4_n_3\
    );
\q0[71]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040400"
    )
        port map (
      I0 => \q0_reg[77]_0\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[77]_1\,
      I3 => \q0_reg[77]_2\,
      I4 => \q0_reg[77]_3\,
      I5 => \q0_reg[74]_1\,
      O => \q0[71]_i_1__8_n_3\
    );
\q0[72]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400000400000488"
    )
        port map (
      I0 => \q0_reg[77]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[74]_1\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[77]_0\,
      I5 => \q0_reg[77]_2\,
      O => \q0[72]_i_1__4_n_3\
    );
\q0[73]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8000000000000C0"
    )
        port map (
      I0 => \q0_reg[74]_1\,
      I1 => \q0_reg[77]_1\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[77]_2\,
      I5 => \q0_reg[77]_0\,
      O => \q0[73]_i_1__4_n_3\
    );
\q0[74]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E004408444400848"
    )
        port map (
      I0 => \q0_reg[77]_1\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[77]_3\,
      I3 => \q0_reg[74]_1\,
      I4 => \q0_reg[77]_0\,
      I5 => \q0_reg[77]_2\,
      O => \q0[74]_i_1__4_n_3\
    );
\q0[75]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000188000000000"
    )
        port map (
      I0 => \q0_reg[77]_2\,
      I1 => \q0_reg[77]_3\,
      I2 => \q0_reg[74]_1\,
      I3 => \q0_reg[77]_1\,
      I4 => \q0_reg[77]_0\,
      I5 => \q0_reg[55]_0\,
      O => \q0[75]_i_1__3_n_3\
    );
\q0[76]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040820200000B020"
    )
        port map (
      I0 => \q0_reg[77]_2\,
      I1 => \q0_reg[77]_0\,
      I2 => \q0_reg[55]_0\,
      I3 => \q0_reg[77]_3\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[77]_1\,
      O => \q0[76]_i_1__11_n_3\
    );
\q0[77]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020400020004000"
    )
        port map (
      I0 => \q0_reg[77]_0\,
      I1 => \q0_reg[55]_0\,
      I2 => \q0_reg[77]_1\,
      I3 => \q0_reg[77]_2\,
      I4 => \q0_reg[74]_1\,
      I5 => \q0_reg[77]_3\,
      O => \q0[77]_i_1__2_n_3\
    );
\q0[78]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440E00020804000"
    )
        port map (
      I0 => \q0_reg[47]_1\,
      I1 => \q0_reg[34]_1\,
      I2 => \q0_reg[34]_3\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[34]_2\,
      I5 => \q0_reg[47]_0\,
      O => \q0[78]_i_1__5_n_3\
    );
\q0[79]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400000000000000"
    )
        port map (
      I0 => \q0_reg[34]_1\,
      I1 => \q0_reg[47]_0\,
      I2 => \q0_reg[34]_2\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[47]_1\,
      I5 => \q0_reg[34]_3\,
      O => \q0[79]_i_1__10_n_3\
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DA040000"
    )
        port map (
      I0 => \q0_reg[77]_3\,
      I1 => \q0_reg[6]_2\,
      I2 => \q0_reg[33]_4\,
      I3 => \q0_reg[21]_0\,
      I4 => \q0_reg[6]_1\,
      I5 => \q0_reg[11]_0\,
      O => \q0[7]_i_1__3_n_3\
    );
\q0[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A8800010101000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[33]_4\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[77]_3\,
      O => \q0[8]_i_1__5_n_3\
    );
\q0[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800010101000"
    )
        port map (
      I0 => \q0_reg[21]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[6]_1\,
      I3 => \q0_reg[33]_4\,
      I4 => \q0_reg[6]_2\,
      I5 => \q0_reg[77]_3\,
      O => \q0[9]_i_1__2_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__3_n_3\,
      Q => weights_6_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__4_n_3\,
      Q => weights_6_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__4_n_3\,
      Q => weights_6_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__4_n_3\,
      Q => weights_6_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__5_n_3\,
      Q => weights_6_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__1_n_3\,
      Q => weights_6_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__3_n_3\,
      Q => weights_6_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__2_n_3\,
      Q => weights_6_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__2_n_3\,
      Q => weights_6_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__10_n_3\,
      Q => weights_6_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__3_n_3\,
      Q => weights_6_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__5_n_3\,
      Q => weights_6_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__3_n_3\,
      Q => weights_6_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__7_n_3\,
      Q => weights_6_q0(21),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__5_n_3\,
      Q => weights_6_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__6_n_3\,
      Q => weights_6_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__3_n_3\,
      Q => weights_6_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__1_n_3\,
      Q => weights_6_q0(26),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1__2_n_3\,
      Q => weights_6_q0(28),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__4_n_3\,
      Q => weights_6_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__4_n_3\,
      Q => weights_6_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__8_n_3\,
      Q => weights_6_q0(31),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__4_n_3\,
      Q => weights_6_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__3_n_3\,
      Q => weights_6_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__10_n_3\,
      Q => weights_6_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__2_n_3\,
      Q => weights_6_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__4_n_3\,
      Q => weights_6_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__8_n_3\,
      Q => weights_6_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__9_n_3\,
      Q => \^q0_reg[75]_0\(0),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__5_n_3\,
      Q => weights_6_q0(40),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__9_n_3\,
      Q => weights_6_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__1_n_3\,
      Q => weights_6_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__1_n_3\,
      Q => weights_6_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^tile_fu_444_reg[4]_rep\,
      Q => \^q0_reg[75]_0\(1),
      R => \q0[47]_i_1__1_n_3\
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__2_n_3\,
      Q => weights_6_q0(48),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__4_n_3\,
      Q => weights_6_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__0_n_3\,
      Q => weights_6_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__5_n_3\,
      Q => weights_6_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__4_n_3\,
      Q => weights_6_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__1_n_3\,
      Q => weights_6_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__2_n_3\,
      Q => weights_6_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__2_n_3\,
      Q => weights_6_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__3_n_3\,
      Q => weights_6_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__5_n_3\,
      Q => weights_6_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__4_n_3\,
      Q => weights_6_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__1_n_3\,
      Q => weights_6_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__10_n_3\,
      Q => weights_6_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__5_n_3\,
      Q => weights_6_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__2_n_3\,
      Q => weights_6_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__8_n_3\,
      Q => weights_6_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__11_n_3\,
      Q => \^q0_reg[75]_0\(2),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__5_n_3\,
      Q => weights_6_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__5_n_3\,
      Q => weights_6_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__5_n_3\,
      Q => weights_6_q0(66),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__4_n_3\,
      Q => weights_6_q0(68),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__3_n_3\,
      Q => weights_6_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__4_n_3\,
      Q => weights_6_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__8_n_3\,
      Q => weights_6_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__4_n_3\,
      Q => weights_6_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__4_n_3\,
      Q => weights_6_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__4_n_3\,
      Q => \^q0_reg[75]_0\(3),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__3_n_3\,
      Q => \^q0_reg[75]_0\(4),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__11_n_3\,
      Q => weights_6_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__2_n_3\,
      Q => weights_6_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__5_n_3\,
      Q => weights_6_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__10_n_3\,
      Q => weights_6_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__3_n_3\,
      Q => weights_6_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__5_n_3\,
      Q => weights_6_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__2_n_3\,
      Q => weights_6_q0(9),
      R => '0'
    );
\sub_ln90_277_reg_30082[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[75]_0\(3),
      I1 => \^q0_reg[75]_0\(4),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_277_reg_30082[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[75]_0\(3),
      I1 => \^q0_reg[75]_0\(4),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R is
  port (
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[62]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \add_ln169_308_reg_30227_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[68]_0\ : in STD_LOGIC;
    \q0_reg[68]_1\ : in STD_LOGIC;
    \q0_reg[71]_0\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC;
    \q0_reg[11]_2\ : in STD_LOGIC;
    \q0_reg[71]_1\ : in STD_LOGIC;
    \q0_reg[24]_0\ : in STD_LOGIC;
    \q0_reg[24]_1\ : in STD_LOGIC;
    \q0_reg[18]_0\ : in STD_LOGIC;
    \q0_reg[24]_2\ : in STD_LOGIC;
    \q0_reg[40]_0\ : in STD_LOGIC;
    \q0_reg[78]_0\ : in STD_LOGIC;
    \q0_reg[17]_0\ : in STD_LOGIC;
    \q0_reg[33]_0\ : in STD_LOGIC;
    \q0_reg[17]_1\ : in STD_LOGIC;
    \q0_reg[17]_2\ : in STD_LOGIC;
    \q0_reg[71]_2\ : in STD_LOGIC;
    \q0_reg[42]_0\ : in STD_LOGIC;
    \q0_reg[71]_3\ : in STD_LOGIC;
    \q0_reg[42]_1\ : in STD_LOGIC;
    \q0_reg[42]_2\ : in STD_LOGIC;
    \add_ln169_291_reg_30192_reg[3]\ : in STD_LOGIC;
    \add_ln169_291_reg_30192_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R is
  signal \add_ln169_282_reg_30172[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_282_reg_30172[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_282_reg_30172[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_286_reg_30182[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_286_reg_30182[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_286_reg_30182[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_286_reg_30182[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_291_reg_30192[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_291_reg_30192[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_295_reg_30202[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_301_reg_30212[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_305_reg_30222[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_305_reg_30222[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_305_reg_30222[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_305_reg_30222[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_310_reg_30232[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_310_reg_30232[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_310_reg_30232[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_310_reg_30232[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_313_reg_30237[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_313_reg_30237[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_313_reg_30237[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_315_reg_30242[3]_i_8_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__13_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__11_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__8_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__10_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__8_n_3\ : STD_LOGIC;
  signal \^q0_reg[74]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sext_ln90_873_fu_11890_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_874_fu_11912_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_875_fu_11934_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_878_fu_12000_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_879_fu_12022_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_880_fu_12044_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_882_fu_12088_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_883_fu_12110_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_886_fu_12176_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_896_fu_12396_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_898_fu_12440_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_900_fu_12484_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_902_fu_12528_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_904_fu_12582_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_7_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_282_reg_30172[1]_i_2\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \add_ln169_282_reg_30172[1]_i_3\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \add_ln169_282_reg_30172[3]_i_4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \add_ln169_282_reg_30172[3]_i_5\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \add_ln169_284_reg_30177[0]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \add_ln169_284_reg_30177[1]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \add_ln169_284_reg_30177[2]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \add_ln169_284_reg_30177[3]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[0]_i_1\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[1]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[1]_i_2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[1]_i_3\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[3]_i_2\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[3]_i_3\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[3]_i_4\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[3]_i_5\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[3]_i_7\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \add_ln169_286_reg_30182[3]_i_8\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \add_ln169_289_reg_30187[0]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \add_ln169_289_reg_30187[1]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \add_ln169_289_reg_30187[2]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \add_ln169_289_reg_30187[3]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \add_ln169_291_reg_30192[0]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \add_ln169_291_reg_30192[1]_i_2\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[0]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[1]_i_2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[3]_i_4\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[3]_i_5\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[3]_i_6\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[3]_i_7\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \add_ln169_295_reg_30202[3]_i_8\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[0]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[1]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[1]_i_2\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[3]_i_4\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[3]_i_5\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[3]_i_6\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[3]_i_7\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \add_ln169_301_reg_30212[3]_i_8\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[0]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[1]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[1]_i_2\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[1]_i_3\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[3]_i_2\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[3]_i_3\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[3]_i_4\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[3]_i_5\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[3]_i_7\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \add_ln169_305_reg_30222[3]_i_8\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \add_ln169_308_reg_30227[0]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \add_ln169_308_reg_30227[1]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \add_ln169_308_reg_30227[2]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \add_ln169_308_reg_30227[3]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[0]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[1]_i_1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[1]_i_2\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[1]_i_3\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[3]_i_2\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[3]_i_3\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[3]_i_4\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[3]_i_5\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[3]_i_7\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \add_ln169_310_reg_30232[3]_i_8\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \add_ln169_313_reg_30237[1]_i_2\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \add_ln169_313_reg_30237[1]_i_3\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \add_ln169_313_reg_30237[3]_i_4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \add_ln169_313_reg_30237[3]_i_5\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[0]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[1]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[1]_i_2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[3]_i_4\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[3]_i_5\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[3]_i_6\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[3]_i_7\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \add_ln169_315_reg_30242[3]_i_8\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \sub_ln90_317_reg_30167[1]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \sub_ln90_317_reg_30167[2]_i_1\ : label is "soft_lutpair536";
begin
  \q0_reg[74]_0\(2 downto 0) <= \^q0_reg[74]_0\(2 downto 0);
\add_ln169_282_reg_30172[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(72),
      I1 => weights_7_q0(70),
      I2 => weights_7_q0(76),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(0)
    );
\add_ln169_282_reg_30172[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E87781EE18778"
    )
        port map (
      I0 => weights_7_q0(76),
      I1 => weights_7_q0(70),
      I2 => sext_ln90_904_fu_12582_p1(1),
      I3 => sext_ln90_902_fu_12528_p1(1),
      I4 => weights_7_q0(72),
      I5 => Q(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(1)
    );
\add_ln169_282_reg_30172[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_7_q0(76),
      I2 => weights_7_q0(77),
      O => sext_ln90_904_fu_12582_p1(1)
    );
\add_ln169_282_reg_30172[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_7_q0(70),
      I2 => weights_7_q0(71),
      O => sext_ln90_902_fu_12528_p1(1)
    );
\add_ln169_282_reg_30172[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \add_ln169_282_reg_30172[2]_i_2_n_3\,
      I1 => Q(36),
      I2 => weights_7_q0(72),
      I3 => \add_ln169_282_reg_30172[3]_i_2_n_3\,
      I4 => \add_ln169_282_reg_30172[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(2)
    );
\add_ln169_282_reg_30172[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_7_q0(77),
      I1 => weights_7_q0(76),
      I2 => Q(37),
      I3 => weights_7_q0(71),
      I4 => weights_7_q0(70),
      I5 => Q(35),
      O => \add_ln169_282_reg_30172[2]_i_2_n_3\
    );
\add_ln169_282_reg_30172[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7118E77171187118"
    )
        port map (
      I0 => \add_ln169_282_reg_30172[3]_i_2_n_3\,
      I1 => \add_ln169_282_reg_30172[3]_i_3_n_3\,
      I2 => sext_ln90_904_fu_12582_p1(2),
      I3 => sext_ln90_902_fu_12528_p1(2),
      I4 => Q(36),
      I5 => weights_7_q0(72),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(3)
    );
\add_ln169_282_reg_30172[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966690069000000"
    )
        port map (
      I0 => sext_ln90_904_fu_12582_p1(1),
      I1 => sext_ln90_902_fu_12528_p1(1),
      I2 => Q(36),
      I3 => weights_7_q0(72),
      I4 => weights_7_q0(76),
      I5 => weights_7_q0(70),
      O => \add_ln169_282_reg_30172[3]_i_2_n_3\
    );
\add_ln169_282_reg_30172[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A600FFA6A600A600"
    )
        port map (
      I0 => weights_7_q0(71),
      I1 => weights_7_q0(70),
      I2 => Q(35),
      I3 => sext_ln90_904_fu_12582_p1(1),
      I4 => Q(36),
      I5 => weights_7_q0(72),
      O => \add_ln169_282_reg_30172[3]_i_3_n_3\
    );
\add_ln169_282_reg_30172[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(37),
      I1 => weights_7_q0(76),
      I2 => weights_7_q0(77),
      O => sext_ln90_904_fu_12582_p1(2)
    );
\add_ln169_282_reg_30172[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(35),
      I1 => weights_7_q0(70),
      I2 => weights_7_q0(71),
      O => sext_ln90_902_fu_12528_p1(2)
    );
\add_ln169_284_reg_30177[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_7_q0(68),
      I1 => weights_7_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_284_reg_30177[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78B487B4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_7_q0(60),
      I2 => weights_7_q0(61),
      I3 => weights_7_q0(68),
      I4 => Q(34),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_284_reg_30177[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20A4A7A4"
    )
        port map (
      I0 => Q(30),
      I1 => weights_7_q0(60),
      I2 => weights_7_q0(61),
      I3 => weights_7_q0(68),
      I4 => Q(34),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_284_reg_30177[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20B5A4A4"
    )
        port map (
      I0 => weights_7_q0(61),
      I1 => weights_7_q0(60),
      I2 => Q(30),
      I3 => Q(34),
      I4 => weights_7_q0(68),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_286_reg_30182[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(62),
      I1 => weights_7_q0(66),
      I2 => weights_7_q0(58),
      O => \q0_reg[62]_0\(0)
    );
\add_ln169_286_reg_30182[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_7_q0(62),
      I1 => weights_7_q0(58),
      I2 => weights_7_q0(66),
      I3 => \add_ln169_286_reg_30182[1]_i_2_n_3\,
      O => \q0_reg[62]_0\(1)
    );
\add_ln169_286_reg_30182[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_7_q0(63),
      I1 => weights_7_q0(62),
      I2 => Q(31),
      I3 => sext_ln90_900_fu_12484_p1(1),
      I4 => sext_ln90_896_fu_12396_p1(1),
      O => \add_ln169_286_reg_30182[1]_i_2_n_3\
    );
\add_ln169_286_reg_30182[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_7_q0(66),
      I2 => weights_7_q0(67),
      O => sext_ln90_900_fu_12484_p1(1)
    );
\add_ln169_286_reg_30182[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_286_reg_30182[2]_i_2_n_3\,
      I1 => weights_7_q0(63),
      I2 => weights_7_q0(62),
      I3 => Q(31),
      I4 => \add_ln169_286_reg_30182[3]_i_2_n_3\,
      I5 => \add_ln169_286_reg_30182[3]_i_3_n_3\,
      O => \q0_reg[62]_0\(2)
    );
\add_ln169_286_reg_30182[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_7_q0(59),
      I1 => weights_7_q0(58),
      I2 => Q(29),
      I3 => weights_7_q0(67),
      I4 => weights_7_q0(66),
      I5 => Q(33),
      O => \add_ln169_286_reg_30182[2]_i_2_n_3\
    );
\add_ln169_286_reg_30182[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_286_reg_30182[3]_i_2_n_3\,
      I1 => \add_ln169_286_reg_30182[3]_i_3_n_3\,
      I2 => sext_ln90_896_fu_12396_p1(2),
      I3 => sext_ln90_900_fu_12484_p1(2),
      I4 => sext_ln90_898_fu_12440_p1(2),
      O => \q0_reg[62]_0\(3)
    );
\add_ln169_286_reg_30182[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_286_reg_30182[1]_i_2_n_3\,
      I1 => weights_7_q0(62),
      I2 => weights_7_q0(58),
      I3 => weights_7_q0(66),
      O => \add_ln169_286_reg_30182[3]_i_2_n_3\
    );
\add_ln169_286_reg_30182[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_7_q0(67),
      I1 => weights_7_q0(66),
      I2 => Q(33),
      I3 => sext_ln90_896_fu_12396_p1(1),
      I4 => sext_ln90_898_fu_12440_p1(1),
      O => \add_ln169_286_reg_30182[3]_i_3_n_3\
    );
\add_ln169_286_reg_30182[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_7_q0(58),
      I2 => weights_7_q0(59),
      O => sext_ln90_896_fu_12396_p1(2)
    );
\add_ln169_286_reg_30182[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(33),
      I1 => weights_7_q0(66),
      I2 => weights_7_q0(67),
      O => sext_ln90_900_fu_12484_p1(2)
    );
\add_ln169_286_reg_30182[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(31),
      I1 => weights_7_q0(62),
      I2 => weights_7_q0(63),
      O => sext_ln90_898_fu_12440_p1(2)
    );
\add_ln169_286_reg_30182[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(29),
      I1 => weights_7_q0(58),
      I2 => weights_7_q0(59),
      O => sext_ln90_896_fu_12396_p1(1)
    );
\add_ln169_286_reg_30182[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(31),
      I1 => weights_7_q0(62),
      I2 => weights_7_q0(63),
      O => sext_ln90_898_fu_12440_p1(1)
    );
\add_ln169_289_reg_30187[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_7_q0(64),
      I1 => weights_7_q0(40),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(0)
    );
\add_ln169_289_reg_30187[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78DD8722"
    )
        port map (
      I0 => weights_7_q0(40),
      I1 => Q(20),
      I2 => Q(32),
      I3 => weights_7_q0(64),
      I4 => weights_7_q0(65),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(1)
    );
\add_ln169_289_reg_30187[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F00722"
    )
        port map (
      I0 => weights_7_q0(40),
      I1 => Q(20),
      I2 => Q(32),
      I3 => weights_7_q0(64),
      I4 => weights_7_q0(65),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(2)
    );
\add_ln169_289_reg_30187[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F40704"
    )
        port map (
      I0 => Q(20),
      I1 => weights_7_q0(40),
      I2 => weights_7_q0(65),
      I3 => weights_7_q0(64),
      I4 => Q(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3)
    );
\add_ln169_291_reg_30192[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(42),
      I1 => \add_ln169_291_reg_30192_reg[0]\(0),
      I2 => weights_7_q0(38),
      O => \q0_reg[39]_0\(0)
    );
\add_ln169_291_reg_30192[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C6669CCC39969CC"
    )
        port map (
      I0 => weights_7_q0(38),
      I1 => sext_ln90_886_fu_12176_p1(1),
      I2 => Q(23),
      I3 => \add_ln169_291_reg_30192_reg[0]\(0),
      I4 => weights_7_q0(42),
      I5 => Q(21),
      O => \q0_reg[39]_0\(1)
    );
\add_ln169_291_reg_30192[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(19),
      I1 => weights_7_q0(38),
      I2 => weights_7_q0(39),
      O => sext_ln90_886_fu_12176_p1(1)
    );
\add_ln169_291_reg_30192[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95955965565665A6"
    )
        port map (
      I0 => \add_ln169_291_reg_30192[3]_i_2_n_3\,
      I1 => \add_ln169_291_reg_30192_reg[3]\,
      I2 => weights_7_q0(39),
      I3 => weights_7_q0(38),
      I4 => Q(19),
      I5 => \add_ln169_291_reg_30192[3]_i_4_n_3\,
      O => \q0_reg[39]_0\(2)
    );
\add_ln169_291_reg_30192[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD75555155514410"
    )
        port map (
      I0 => \add_ln169_291_reg_30192[3]_i_2_n_3\,
      I1 => weights_7_q0(39),
      I2 => weights_7_q0(38),
      I3 => Q(19),
      I4 => \add_ln169_291_reg_30192_reg[3]\,
      I5 => \add_ln169_291_reg_30192[3]_i_4_n_3\,
      O => \q0_reg[39]_0\(3)
    );
\add_ln169_291_reg_30192[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96999600A5000000"
    )
        port map (
      I0 => sext_ln90_886_fu_12176_p1(1),
      I1 => Q(23),
      I2 => Q(21),
      I3 => weights_7_q0(42),
      I4 => weights_7_q0(38),
      I5 => \add_ln169_291_reg_30192_reg[0]\(0),
      O => \add_ln169_291_reg_30192[3]_i_2_n_3\
    );
\add_ln169_291_reg_30192[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => weights_7_q0(42),
      I1 => Q(21),
      O => \add_ln169_291_reg_30192[3]_i_4_n_3\
    );
\add_ln169_293_reg_30197[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_7_q0(44),
      I1 => weights_7_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_293_reg_30197[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_7_q0(50),
      I2 => weights_7_q0(51),
      I3 => Q(22),
      I4 => weights_7_q0(44),
      I5 => weights_7_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_293_reg_30197[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(25),
      I1 => weights_7_q0(50),
      I2 => weights_7_q0(51),
      I3 => Q(22),
      I4 => weights_7_q0(44),
      I5 => weights_7_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_293_reg_30197[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_7_q0(51),
      I1 => weights_7_q0(50),
      I2 => Q(25),
      I3 => weights_7_q0(45),
      I4 => weights_7_q0(44),
      I5 => Q(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_295_reg_30202[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(52),
      I1 => weights_7_q0(48),
      I2 => weights_7_q0(56),
      O => D(0)
    );
\add_ln169_295_reg_30202[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_7_q0(56),
      I1 => weights_7_q0(52),
      I2 => weights_7_q0(48),
      I3 => \add_ln169_295_reg_30202[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_295_reg_30202[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_7_q0(57),
      I1 => weights_7_q0(56),
      I2 => Q(28),
      I3 => \add_ln169_295_reg_30202[3]_i_8_n_3\,
      I4 => \add_ln169_295_reg_30202[3]_i_7_n_3\,
      O => \add_ln169_295_reg_30202[1]_i_2_n_3\
    );
\add_ln169_295_reg_30202[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_7_q0(53),
      I1 => weights_7_q0(52),
      I2 => Q(26),
      I3 => \add_ln169_295_reg_30202[3]_i_3_n_3\,
      I4 => \add_ln169_295_reg_30202[3]_i_5_n_3\,
      I5 => \add_ln169_295_reg_30202[3]_i_6_n_3\,
      O => D(2)
    );
\add_ln169_295_reg_30202[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_295_reg_30202[3]_i_2_n_3\,
      I1 => \add_ln169_295_reg_30202[3]_i_3_n_3\,
      I2 => \add_ln169_295_reg_30202[3]_i_4_n_3\,
      I3 => \add_ln169_295_reg_30202[3]_i_5_n_3\,
      I4 => \add_ln169_295_reg_30202[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_295_reg_30202[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(28),
      I1 => weights_7_q0(56),
      I2 => weights_7_q0(57),
      I3 => Q(24),
      I4 => weights_7_q0(48),
      I5 => weights_7_q0(49),
      O => \add_ln169_295_reg_30202[3]_i_2_n_3\
    );
\add_ln169_295_reg_30202[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(28),
      I1 => weights_7_q0(56),
      I2 => weights_7_q0(57),
      I3 => Q(24),
      I4 => weights_7_q0(48),
      I5 => weights_7_q0(49),
      O => \add_ln169_295_reg_30202[3]_i_3_n_3\
    );
\add_ln169_295_reg_30202[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(26),
      I1 => weights_7_q0(52),
      I2 => weights_7_q0(53),
      O => \add_ln169_295_reg_30202[3]_i_4_n_3\
    );
\add_ln169_295_reg_30202[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_7_q0(56),
      I1 => weights_7_q0(52),
      I2 => weights_7_q0(48),
      I3 => \add_ln169_295_reg_30202[1]_i_2_n_3\,
      O => \add_ln169_295_reg_30202[3]_i_5_n_3\
    );
\add_ln169_295_reg_30202[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(28),
      I1 => weights_7_q0(56),
      I2 => weights_7_q0(57),
      I3 => \add_ln169_295_reg_30202[3]_i_7_n_3\,
      I4 => \add_ln169_295_reg_30202[3]_i_8_n_3\,
      O => \add_ln169_295_reg_30202[3]_i_6_n_3\
    );
\add_ln169_295_reg_30202[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(24),
      I1 => weights_7_q0(48),
      I2 => weights_7_q0(49),
      O => \add_ln169_295_reg_30202[3]_i_7_n_3\
    );
\add_ln169_295_reg_30202[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(26),
      I1 => weights_7_q0(52),
      I2 => weights_7_q0(53),
      O => \add_ln169_295_reg_30202[3]_i_8_n_3\
    );
\add_ln169_299_reg_30207[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_7_q0(54),
      I1 => weights_7_q0(0),
      O => \q0_reg[1]_0\(0)
    );
\add_ln169_299_reg_30207[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_7_q0(0),
      I2 => weights_7_q0(1),
      I3 => Q(27),
      I4 => weights_7_q0(54),
      I5 => weights_7_q0(55),
      O => \q0_reg[1]_0\(1)
    );
\add_ln169_299_reg_30207[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(0),
      I1 => weights_7_q0(0),
      I2 => weights_7_q0(1),
      I3 => Q(27),
      I4 => weights_7_q0(54),
      I5 => weights_7_q0(55),
      O => \q0_reg[1]_0\(2)
    );
\add_ln169_299_reg_30207[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_7_q0(1),
      I1 => weights_7_q0(0),
      I2 => Q(0),
      I3 => weights_7_q0(55),
      I4 => weights_7_q0(54),
      I5 => Q(27),
      O => \q0_reg[1]_0\(3)
    );
\add_ln169_301_reg_30212[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(6),
      I1 => weights_7_q0(2),
      I2 => weights_7_q0(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(0)
    );
\add_ln169_301_reg_30212[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_7_q0(4),
      I1 => weights_7_q0(6),
      I2 => weights_7_q0(2),
      I3 => \add_ln169_301_reg_30212[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(1)
    );
\add_ln169_301_reg_30212[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_7_q0(5),
      I1 => weights_7_q0(4),
      I2 => Q(2),
      I3 => \add_ln169_301_reg_30212[3]_i_8_n_3\,
      I4 => \add_ln169_301_reg_30212[3]_i_7_n_3\,
      O => \add_ln169_301_reg_30212[1]_i_2_n_3\
    );
\add_ln169_301_reg_30212[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_7_q0(7),
      I1 => weights_7_q0(6),
      I2 => Q(3),
      I3 => \add_ln169_301_reg_30212[3]_i_3_n_3\,
      I4 => \add_ln169_301_reg_30212[3]_i_5_n_3\,
      I5 => \add_ln169_301_reg_30212[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(2)
    );
\add_ln169_301_reg_30212[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_301_reg_30212[3]_i_2_n_3\,
      I1 => \add_ln169_301_reg_30212[3]_i_3_n_3\,
      I2 => \add_ln169_301_reg_30212[3]_i_4_n_3\,
      I3 => \add_ln169_301_reg_30212[3]_i_5_n_3\,
      I4 => \add_ln169_301_reg_30212[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(3)
    );
\add_ln169_301_reg_30212[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(2),
      I1 => weights_7_q0(4),
      I2 => weights_7_q0(5),
      I3 => Q(1),
      I4 => weights_7_q0(2),
      I5 => weights_7_q0(3),
      O => \add_ln169_301_reg_30212[3]_i_2_n_3\
    );
\add_ln169_301_reg_30212[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(2),
      I1 => weights_7_q0(4),
      I2 => weights_7_q0(5),
      I3 => Q(1),
      I4 => weights_7_q0(2),
      I5 => weights_7_q0(3),
      O => \add_ln169_301_reg_30212[3]_i_3_n_3\
    );
\add_ln169_301_reg_30212[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(3),
      I1 => weights_7_q0(6),
      I2 => weights_7_q0(7),
      O => \add_ln169_301_reg_30212[3]_i_4_n_3\
    );
\add_ln169_301_reg_30212[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_7_q0(4),
      I1 => weights_7_q0(6),
      I2 => weights_7_q0(2),
      I3 => \add_ln169_301_reg_30212[1]_i_2_n_3\,
      O => \add_ln169_301_reg_30212[3]_i_5_n_3\
    );
\add_ln169_301_reg_30212[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(2),
      I1 => weights_7_q0(4),
      I2 => weights_7_q0(5),
      I3 => \add_ln169_301_reg_30212[3]_i_7_n_3\,
      I4 => \add_ln169_301_reg_30212[3]_i_8_n_3\,
      O => \add_ln169_301_reg_30212[3]_i_6_n_3\
    );
\add_ln169_301_reg_30212[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(1),
      I1 => weights_7_q0(2),
      I2 => weights_7_q0(3),
      O => \add_ln169_301_reg_30212[3]_i_7_n_3\
    );
\add_ln169_301_reg_30212[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(3),
      I1 => weights_7_q0(6),
      I2 => weights_7_q0(7),
      O => \add_ln169_301_reg_30212[3]_i_8_n_3\
    );
\add_ln169_303_reg_30217[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_7_q0(10),
      I1 => weights_7_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_303_reg_30217[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_7_q0(8),
      I2 => weights_7_q0(9),
      I3 => Q(5),
      I4 => weights_7_q0(10),
      I5 => weights_7_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_303_reg_30217[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => Q(4),
      I1 => weights_7_q0(8),
      I2 => weights_7_q0(9),
      I3 => Q(5),
      I4 => weights_7_q0(10),
      I5 => weights_7_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_303_reg_30217[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_7_q0(9),
      I1 => weights_7_q0(8),
      I2 => Q(4),
      I3 => weights_7_q0(11),
      I4 => weights_7_q0(10),
      I5 => Q(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_305_reg_30222[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(16),
      I1 => weights_7_q0(14),
      I2 => weights_7_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_305_reg_30222[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_7_q0(16),
      I1 => weights_7_q0(12),
      I2 => weights_7_q0(14),
      I3 => \add_ln169_305_reg_30222[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_305_reg_30222[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => \^q0_reg[74]_0\(0),
      I1 => weights_7_q0(16),
      I2 => Q(8),
      I3 => sext_ln90_874_fu_11912_p1(1),
      I4 => sext_ln90_873_fu_11890_p1(1),
      O => \add_ln169_305_reg_30222[1]_i_2_n_3\
    );
\add_ln169_305_reg_30222[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_7_q0(14),
      I2 => weights_7_q0(15),
      O => sext_ln90_874_fu_11912_p1(1)
    );
\add_ln169_305_reg_30222[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_305_reg_30222[2]_i_2_n_3\,
      I1 => \^q0_reg[74]_0\(0),
      I2 => weights_7_q0(16),
      I3 => Q(8),
      I4 => \add_ln169_305_reg_30222[3]_i_2_n_3\,
      I5 => \add_ln169_305_reg_30222[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_305_reg_30222[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_7_q0(13),
      I1 => weights_7_q0(12),
      I2 => Q(6),
      I3 => weights_7_q0(15),
      I4 => weights_7_q0(14),
      I5 => Q(7),
      O => \add_ln169_305_reg_30222[2]_i_2_n_3\
    );
\add_ln169_305_reg_30222[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_305_reg_30222[3]_i_2_n_3\,
      I1 => \add_ln169_305_reg_30222[3]_i_3_n_3\,
      I2 => sext_ln90_873_fu_11890_p1(2),
      I3 => sext_ln90_874_fu_11912_p1(2),
      I4 => sext_ln90_875_fu_11934_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_305_reg_30222[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_305_reg_30222[1]_i_2_n_3\,
      I1 => weights_7_q0(16),
      I2 => weights_7_q0(12),
      I3 => weights_7_q0(14),
      O => \add_ln169_305_reg_30222[3]_i_2_n_3\
    );
\add_ln169_305_reg_30222[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_7_q0(15),
      I1 => weights_7_q0(14),
      I2 => Q(7),
      I3 => sext_ln90_873_fu_11890_p1(1),
      I4 => sext_ln90_875_fu_11934_p1(1),
      O => \add_ln169_305_reg_30222[3]_i_3_n_3\
    );
\add_ln169_305_reg_30222[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_7_q0(12),
      I2 => weights_7_q0(13),
      O => sext_ln90_873_fu_11890_p1(2)
    );
\add_ln169_305_reg_30222[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(7),
      I1 => weights_7_q0(14),
      I2 => weights_7_q0(15),
      O => sext_ln90_874_fu_11912_p1(2)
    );
\add_ln169_305_reg_30222[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_7_q0(16),
      I2 => \^q0_reg[74]_0\(0),
      O => sext_ln90_875_fu_11934_p1(2)
    );
\add_ln169_305_reg_30222[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(6),
      I1 => weights_7_q0(12),
      I2 => weights_7_q0(13),
      O => sext_ln90_873_fu_11890_p1(1)
    );
\add_ln169_305_reg_30222[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(8),
      I1 => weights_7_q0(16),
      I2 => \^q0_reg[74]_0\(0),
      O => sext_ln90_875_fu_11934_p1(1)
    );
\add_ln169_308_reg_30227[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_7_q0(20),
      I1 => weights_7_q0(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(0)
    );
\add_ln169_308_reg_30227[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78DD8722"
    )
        port map (
      I0 => weights_7_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_7_q0(20),
      I4 => \add_ln169_308_reg_30227_reg[2]\(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(1)
    );
\add_ln169_308_reg_30227[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F00722"
    )
        port map (
      I0 => weights_7_q0(18),
      I1 => Q(9),
      I2 => Q(10),
      I3 => weights_7_q0(20),
      I4 => \add_ln169_308_reg_30227_reg[2]\(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2)
    );
\add_ln169_308_reg_30227[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F40704"
    )
        port map (
      I0 => Q(9),
      I1 => weights_7_q0(18),
      I2 => \add_ln169_308_reg_30227_reg[2]\(1),
      I3 => weights_7_q0(20),
      I4 => Q(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3)
    );
\add_ln169_310_reg_30232[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(26),
      I1 => weights_7_q0(24),
      I2 => weights_7_q0(22),
      O => \q0_reg[26]_0\(0)
    );
\add_ln169_310_reg_30232[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_7_q0(26),
      I1 => weights_7_q0(22),
      I2 => weights_7_q0(24),
      I3 => \add_ln169_310_reg_30232[1]_i_2_n_3\,
      O => \q0_reg[26]_0\(1)
    );
\add_ln169_310_reg_30232[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => \add_ln169_308_reg_30227_reg[2]\(0),
      I1 => weights_7_q0(26),
      I2 => Q(13),
      I3 => sext_ln90_879_fu_12022_p1(1),
      I4 => sext_ln90_878_fu_12000_p1(1),
      O => \add_ln169_310_reg_30232[1]_i_2_n_3\
    );
\add_ln169_310_reg_30232[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_7_q0(24),
      I2 => \^q0_reg[74]_0\(1),
      O => sext_ln90_879_fu_12022_p1(1)
    );
\add_ln169_310_reg_30232[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_310_reg_30232[2]_i_2_n_3\,
      I1 => \add_ln169_308_reg_30227_reg[2]\(0),
      I2 => weights_7_q0(26),
      I3 => Q(13),
      I4 => \add_ln169_310_reg_30232[3]_i_2_n_3\,
      I5 => \add_ln169_310_reg_30232[3]_i_3_n_3\,
      O => \q0_reg[26]_0\(2)
    );
\add_ln169_310_reg_30232[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_7_q0(23),
      I1 => weights_7_q0(22),
      I2 => Q(11),
      I3 => \^q0_reg[74]_0\(1),
      I4 => weights_7_q0(24),
      I5 => Q(12),
      O => \add_ln169_310_reg_30232[2]_i_2_n_3\
    );
\add_ln169_310_reg_30232[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_310_reg_30232[3]_i_2_n_3\,
      I1 => \add_ln169_310_reg_30232[3]_i_3_n_3\,
      I2 => sext_ln90_878_fu_12000_p1(2),
      I3 => sext_ln90_879_fu_12022_p1(2),
      I4 => sext_ln90_880_fu_12044_p1(2),
      O => \q0_reg[26]_0\(3)
    );
\add_ln169_310_reg_30232[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_310_reg_30232[1]_i_2_n_3\,
      I1 => weights_7_q0(26),
      I2 => weights_7_q0(22),
      I3 => weights_7_q0(24),
      O => \add_ln169_310_reg_30232[3]_i_2_n_3\
    );
\add_ln169_310_reg_30232[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => \^q0_reg[74]_0\(1),
      I1 => weights_7_q0(24),
      I2 => Q(12),
      I3 => sext_ln90_878_fu_12000_p1(1),
      I4 => sext_ln90_880_fu_12044_p1(1),
      O => \add_ln169_310_reg_30232[3]_i_3_n_3\
    );
\add_ln169_310_reg_30232[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_7_q0(22),
      I2 => weights_7_q0(23),
      O => sext_ln90_878_fu_12000_p1(2)
    );
\add_ln169_310_reg_30232[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(12),
      I1 => weights_7_q0(24),
      I2 => \^q0_reg[74]_0\(1),
      O => sext_ln90_879_fu_12022_p1(2)
    );
\add_ln169_310_reg_30232[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_7_q0(26),
      I2 => \add_ln169_308_reg_30227_reg[2]\(0),
      O => sext_ln90_880_fu_12044_p1(2)
    );
\add_ln169_310_reg_30232[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(11),
      I1 => weights_7_q0(22),
      I2 => weights_7_q0(23),
      O => sext_ln90_878_fu_12000_p1(1)
    );
\add_ln169_310_reg_30232[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(13),
      I1 => weights_7_q0(26),
      I2 => \add_ln169_308_reg_30227_reg[2]\(0),
      O => sext_ln90_880_fu_12044_p1(1)
    );
\add_ln169_313_reg_30237[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(28),
      I1 => weights_7_q0(32),
      I2 => weights_7_q0(30),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(0)
    );
\add_ln169_313_reg_30237[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E87781EE18778"
    )
        port map (
      I0 => weights_7_q0(30),
      I1 => weights_7_q0(32),
      I2 => sext_ln90_882_fu_12088_p1(1),
      I3 => sext_ln90_883_fu_12110_p1(1),
      I4 => weights_7_q0(28),
      I5 => Q(14),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(1)
    );
\add_ln169_313_reg_30237[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_7_q0(30),
      I2 => weights_7_q0(31),
      O => sext_ln90_882_fu_12088_p1(1)
    );
\add_ln169_313_reg_30237[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_7_q0(32),
      I2 => weights_7_q0(33),
      O => sext_ln90_883_fu_12110_p1(1)
    );
\add_ln169_313_reg_30237[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A65659A"
    )
        port map (
      I0 => \add_ln169_313_reg_30237[2]_i_2_n_3\,
      I1 => Q(14),
      I2 => weights_7_q0(28),
      I3 => \add_ln169_313_reg_30237[3]_i_2_n_3\,
      I4 => \add_ln169_313_reg_30237[3]_i_3_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(2)
    );
\add_ln169_313_reg_30237[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_7_q0(31),
      I1 => weights_7_q0(30),
      I2 => Q(15),
      I3 => weights_7_q0(33),
      I4 => weights_7_q0(32),
      I5 => Q(16),
      O => \add_ln169_313_reg_30237[2]_i_2_n_3\
    );
\add_ln169_313_reg_30237[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7118E77171187118"
    )
        port map (
      I0 => \add_ln169_313_reg_30237[3]_i_2_n_3\,
      I1 => \add_ln169_313_reg_30237[3]_i_3_n_3\,
      I2 => sext_ln90_882_fu_12088_p1(2),
      I3 => sext_ln90_883_fu_12110_p1(2),
      I4 => Q(14),
      I5 => weights_7_q0(28),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(3)
    );
\add_ln169_313_reg_30237[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966690069000000"
    )
        port map (
      I0 => sext_ln90_882_fu_12088_p1(1),
      I1 => sext_ln90_883_fu_12110_p1(1),
      I2 => Q(14),
      I3 => weights_7_q0(28),
      I4 => weights_7_q0(30),
      I5 => weights_7_q0(32),
      O => \add_ln169_313_reg_30237[3]_i_2_n_3\
    );
\add_ln169_313_reg_30237[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A600FFA6A600A600"
    )
        port map (
      I0 => weights_7_q0(33),
      I1 => weights_7_q0(32),
      I2 => Q(16),
      I3 => sext_ln90_882_fu_12088_p1(1),
      I4 => Q(14),
      I5 => weights_7_q0(28),
      O => \add_ln169_313_reg_30237[3]_i_3_n_3\
    );
\add_ln169_313_reg_30237[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(15),
      I1 => weights_7_q0(30),
      I2 => weights_7_q0(31),
      O => sext_ln90_882_fu_12088_p1(2)
    );
\add_ln169_313_reg_30237[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => Q(16),
      I1 => weights_7_q0(32),
      I2 => weights_7_q0(33),
      O => sext_ln90_883_fu_12110_p1(2)
    );
\add_ln169_315_reg_30242[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_7_q0(34),
      I1 => weights_7_q0(36),
      I2 => weights_7_q0(78),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(0)
    );
\add_ln169_315_reg_30242[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_7_q0(78),
      I1 => weights_7_q0(34),
      I2 => weights_7_q0(36),
      I3 => \add_ln169_315_reg_30242[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(1)
    );
\add_ln169_315_reg_30242[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_7_q0(79),
      I1 => weights_7_q0(78),
      I2 => Q(38),
      I3 => \add_ln169_315_reg_30242[3]_i_8_n_3\,
      I4 => \add_ln169_315_reg_30242[3]_i_7_n_3\,
      O => \add_ln169_315_reg_30242[1]_i_2_n_3\
    );
\add_ln169_315_reg_30242[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_7_q0(35),
      I1 => weights_7_q0(34),
      I2 => Q(17),
      I3 => \add_ln169_315_reg_30242[3]_i_3_n_3\,
      I4 => \add_ln169_315_reg_30242[3]_i_5_n_3\,
      I5 => \add_ln169_315_reg_30242[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(2)
    );
\add_ln169_315_reg_30242[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_315_reg_30242[3]_i_2_n_3\,
      I1 => \add_ln169_315_reg_30242[3]_i_3_n_3\,
      I2 => \add_ln169_315_reg_30242[3]_i_4_n_3\,
      I3 => \add_ln169_315_reg_30242[3]_i_5_n_3\,
      I4 => \add_ln169_315_reg_30242[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(3)
    );
\add_ln169_315_reg_30242[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => Q(38),
      I1 => weights_7_q0(78),
      I2 => weights_7_q0(79),
      I3 => Q(18),
      I4 => weights_7_q0(36),
      I5 => weights_7_q0(37),
      O => \add_ln169_315_reg_30242[3]_i_2_n_3\
    );
\add_ln169_315_reg_30242[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => Q(38),
      I1 => weights_7_q0(78),
      I2 => weights_7_q0(79),
      I3 => Q(18),
      I4 => weights_7_q0(36),
      I5 => weights_7_q0(37),
      O => \add_ln169_315_reg_30242[3]_i_3_n_3\
    );
\add_ln169_315_reg_30242[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => Q(17),
      I1 => weights_7_q0(34),
      I2 => weights_7_q0(35),
      O => \add_ln169_315_reg_30242[3]_i_4_n_3\
    );
\add_ln169_315_reg_30242[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_7_q0(78),
      I1 => weights_7_q0(34),
      I2 => weights_7_q0(36),
      I3 => \add_ln169_315_reg_30242[1]_i_2_n_3\,
      O => \add_ln169_315_reg_30242[3]_i_5_n_3\
    );
\add_ln169_315_reg_30242[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => Q(38),
      I1 => weights_7_q0(78),
      I2 => weights_7_q0(79),
      I3 => \add_ln169_315_reg_30242[3]_i_7_n_3\,
      I4 => \add_ln169_315_reg_30242[3]_i_8_n_3\,
      O => \add_ln169_315_reg_30242[3]_i_6_n_3\
    );
\add_ln169_315_reg_30242[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(18),
      I1 => weights_7_q0(36),
      I2 => weights_7_q0(37),
      O => \add_ln169_315_reg_30242[3]_i_7_n_3\
    );
\add_ln169_315_reg_30242[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(17),
      I1 => weights_7_q0(34),
      I2 => weights_7_q0(35),
      O => \add_ln169_315_reg_30242[3]_i_8_n_3\
    );
\q0[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888888000088000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[11]_2\,
      O => \q0[0]_i_1__11_n_3\
    );
\q0[10]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020A08020020000"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[11]_2\,
      O => \q0[10]_i_1__10_n_3\
    );
\q0[11]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200000000000000"
    )
        port map (
      I0 => \q0_reg[40]_0\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[11]_i_1__8_n_3\
    );
\q0[12]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F21488000000000"
    )
        port map (
      I0 => \q0_reg[17]_2\,
      I1 => \q0_reg[42]_0\,
      I2 => \q0_reg[17]_0\,
      I3 => \q0_reg[17]_1\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[24]_1\,
      O => \q0[12]_i_1__8_n_3\
    );
\q0[13]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0420250000000000"
    )
        port map (
      I0 => \q0_reg[17]_2\,
      I1 => \q0_reg[17]_1\,
      I2 => \q0_reg[17]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[42]_0\,
      I5 => \q0_reg[24]_1\,
      O => \q0[13]_i_1__10_n_3\
    );
\q0[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800880000008082"
    )
        port map (
      I0 => \q0_reg[24]_1\,
      I1 => \q0_reg[17]_0\,
      I2 => \q0_reg[17]_2\,
      I3 => \q0_reg[17]_1\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[42]_0\,
      O => \q0[14]_i_1__6_n_3\
    );
\q0[15]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080800002"
    )
        port map (
      I0 => \q0_reg[24]_1\,
      I1 => \q0_reg[17]_0\,
      I2 => \q0_reg[17]_1\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[42]_0\,
      I5 => \q0_reg[17]_2\,
      O => \q0[15]_i_1__9_n_3\
    );
\q0[16]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4A40180000002500"
    )
        port map (
      I0 => \q0_reg[42]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[17]_0\,
      I3 => \q0_reg[24]_1\,
      I4 => \q0_reg[17]_2\,
      I5 => \q0_reg[17]_1\,
      O => \q0[16]_i_1__8_n_3\
    );
\q0[17]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000004100000"
    )
        port map (
      I0 => \q0_reg[42]_0\,
      I1 => \q0_reg[17]_1\,
      I2 => \q0_reg[78]_0\,
      I3 => \q0_reg[17]_0\,
      I4 => \q0_reg[24]_1\,
      I5 => \q0_reg[17]_2\,
      O => \q0[17]_i_1__9_n_3\
    );
\q0[18]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002E000000000000"
    )
        port map (
      I0 => \q0_reg[71]_2\,
      I1 => \q0_reg[24]_2\,
      I2 => \q0_reg[24]_0\,
      I3 => \q0_reg[18]_0\,
      I4 => \q0_reg[71]_1\,
      I5 => \q0_reg[24]_1\,
      O => \q0[18]_i_1__9_n_3\
    );
\q0[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80028000A8000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[40]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[1]_i_1__9_n_3\
    );
\q0[20]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090000000000080"
    )
        port map (
      I0 => \q0_reg[17]_2\,
      I1 => \q0_reg[24]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[24]_2\,
      I4 => \q0_reg[71]_2\,
      I5 => \q0_reg[71]_1\,
      O => \q0[20]_i_1__7_n_3\
    );
\q0[22]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800008000000080"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[18]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[71]_1\,
      I4 => \q0_reg[24]_2\,
      I5 => \q0_reg[71]_2\,
      O => \q0[22]_i_1__5_n_3\
    );
\q0[23]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \q0_reg[71]_1\,
      I1 => \q0_reg[24]_0\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[18]_0\,
      I4 => \q0_reg[24]_2\,
      O => \q0[23]_i_1__8_n_3\
    );
\q0[24]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000008000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[71]_2\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[17]_2\,
      I4 => \q0_reg[71]_1\,
      I5 => \q0_reg[24]_2\,
      O => \q0[24]_i_1__4_n_3\
    );
\q0[25]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010008000000"
    )
        port map (
      I0 => \q0_reg[71]_2\,
      I1 => \q0_reg[24]_0\,
      I2 => \q0_reg[71]_1\,
      I3 => \q0_reg[24]_1\,
      I4 => \q0_reg[17]_2\,
      I5 => \q0_reg[24]_2\,
      O => \q0[25]_i_1__6_n_3\
    );
\q0[26]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200A00080001000"
    )
        port map (
      I0 => \q0_reg[24]_0\,
      I1 => \q0_reg[24]_2\,
      I2 => \q0_reg[17]_2\,
      I3 => \q0_reg[24]_1\,
      I4 => \q0_reg[71]_2\,
      I5 => \q0_reg[71]_1\,
      O => \q0[26]_i_1__6_n_3\
    );
\q0[28]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400040000000800"
    )
        port map (
      I0 => \q0_reg[17]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[33]_0\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[17]_1\,
      I5 => \q0_reg[68]_0\,
      O => \q0[28]_i_1__5_n_3\
    );
\q0[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2280200050810000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[40]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[2]_i_1__8_n_3\
    );
\q0[30]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0208000802080"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[17]_0\,
      I2 => \q0_reg[17]_1\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[33]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[30]_i_1__10_n_3\
    );
\q0[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A848000000000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[17]_1\,
      I2 => \q0_reg[33]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[17]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[31]_i_1__6_n_3\
    );
\q0[32]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082040000"
    )
        port map (
      I0 => \q0_reg[17]_1\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[17]_0\,
      I3 => \q0_reg[33]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[32]_i_1__7_n_3\
    );
\q0[33]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002400"
    )
        port map (
      I0 => \q0_reg[17]_1\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[33]_0\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[17]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[33]_i_1__9_n_3\
    );
\q0[34]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"882220202020A002"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[78]_0\,
      I2 => \q0_reg[17]_1\,
      I3 => \q0_reg[17]_0\,
      I4 => \q0_reg[33]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[34]_i_1__10_n_3\
    );
\q0[35]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080660900000000"
    )
        port map (
      I0 => \q0_reg[33]_0\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[17]_0\,
      I3 => \q0_reg[17]_1\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[35]_i_1__8_n_3\
    );
\q0[36]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D4000000000000"
    )
        port map (
      I0 => \q0_reg[33]_0\,
      I1 => \q0_reg[17]_0\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[17]_1\,
      O => \q0[36]_i_1__6_n_3\
    );
\q0[37]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0054000000000000"
    )
        port map (
      I0 => \q0_reg[78]_0\,
      I1 => \q0_reg[17]_0\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[33]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[17]_1\,
      O => \q0[37]_i_1__7_n_3\
    );
\q0[38]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A80A0002000002"
    )
        port map (
      I0 => \q0_reg[24]_1\,
      I1 => \q0_reg[17]_2\,
      I2 => \q0_reg[42]_0\,
      I3 => \q0_reg[71]_3\,
      I4 => \q0_reg[42]_1\,
      I5 => \q0_reg[42]_2\,
      O => \q0[38]_i_1__10_n_3\
    );
\q0[39]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02E0000000000000"
    )
        port map (
      I0 => \q0_reg[42]_1\,
      I1 => \q0_reg[71]_3\,
      I2 => \q0_reg[17]_2\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[42]_2\,
      I5 => \q0_reg[24]_1\,
      O => \q0[39]_i_1__2_n_3\
    );
\q0[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000000088000082"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[40]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[3]_i_1__9_n_3\
    );
\q0[40]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0024000000000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[11]_1\,
      I3 => \q0_reg[11]_2\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[40]_i_1__9_n_3\
    );
\q0[42]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880000080800010"
    )
        port map (
      I0 => \q0_reg[42]_2\,
      I1 => \q0_reg[42]_1\,
      I2 => \q0_reg[24]_1\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[71]_3\,
      I5 => \q0_reg[17]_2\,
      O => \q0[42]_i_1__8_n_3\
    );
\q0[44]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A4000000000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[44]_i_1__7_n_3\
    );
\q0[45]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[11]_2\,
      O => \q0[45]_i_1__8_n_3\
    );
\q0[48]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A016020080000000"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[48]_i_1__7_n_3\
    );
\q0[49]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810000000000000"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[68]_1\,
      O => \q0[49]_i_1__3_n_3\
    );
\q0[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4408440040048800"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[11]_2\,
      O => \q0[4]_i_1__9_n_3\
    );
\q0[50]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8810008000200010"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[11]_0\,
      O => \q0[50]_i_1__4_n_3\
    );
\q0[51]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[68]_1\,
      O => \q0[51]_i_1__7_n_3\
    );
\q0[52]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A080000002200082"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[52]_i_1__11_n_3\
    );
\q0[53]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1180000000000000"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[11]_2\,
      O => \q0[53]_i_1__4_n_3\
    );
\q0[54]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020C100000000"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[11]_1\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[54]_i_1__7_n_3\
    );
\q0[55]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000208100000000"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[11]_1\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[55]_i_1__7_n_3\
    );
\q0[56]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5010400085600000"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[68]_1\,
      O => \q0[56]_i_1__8_n_3\
    );
\q0[57]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0098900000000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[11]_1\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[11]_2\,
      O => \q0[57]_i_1__10_n_3\
    );
\q0[58]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080C480A4844084"
    )
        port map (
      I0 => \q0_reg[68]_1\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[58]_i_1__8_n_3\
    );
\q0[59]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2080208088800080"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[59]_i_1__7_n_3\
    );
\q0[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002020800280"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[5]_i_1__11_n_3\
    );
\q0[60]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000084A4440080"
    )
        port map (
      I0 => \q0_reg[68]_1\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[60]_i_1__11_n_3\
    );
\q0[61]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000E000"
    )
        port map (
      I0 => \q0_reg[68]_1\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[11]_2\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[11]_0\,
      O => \q0[61]_i_1__7_n_3\
    );
\q0[62]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A080903010A090"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[68]_0\,
      O => \q0[62]_i_1__7_n_3\
    );
\q0[63]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[11]_2\,
      O => \q0[63]_i_1__10_n_3\
    );
\q0[64]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A802A0000020088"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[11]_1\,
      I2 => \q0_reg[11]_0\,
      I3 => \q0_reg[40]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[11]_2\,
      O => \q0[64]_i_1__13_n_3\
    );
\q0[65]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC900000000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[11]_2\,
      I2 => \q0_reg[11]_1\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[68]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[65]_i_1__11_n_3\
    );
\q0[66]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4401600A40000000"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[68]_1\,
      I3 => \q0_reg[11]_2\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[66]_i_1__10_n_3\
    );
\q0[67]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000000208000"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[68]_1\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[11]_2\,
      I4 => \q0_reg[11]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[67]_i_1__5_n_3\
    );
\q0[68]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A404A84000000040"
    )
        port map (
      I0 => \q0_reg[11]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[68]_1\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[11]_2\,
      O => \q0[68]_i_1__8_n_3\
    );
\q0[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9440946D80000000"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[11]_2\,
      I4 => \q0_reg[40]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[6]_i_1__7_n_3\
    );
\q0[70]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A044000000800408"
    )
        port map (
      I0 => \q0_reg[42]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[71]_3\,
      I3 => \q0_reg[68]_0\,
      I4 => \q0_reg[71]_1\,
      I5 => \q0_reg[71]_2\,
      O => \q0[70]_i_1__10_n_3\
    );
\q0[71]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000012400000000"
    )
        port map (
      I0 => \q0_reg[71]_1\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[71]_2\,
      I3 => \q0_reg[42]_0\,
      I4 => \q0_reg[71]_3\,
      I5 => \q0_reg[71]_0\,
      O => \q0[71]_i_1__6_n_3\
    );
\q0[72]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[71]_1\,
      I3 => \q0_reg[71]_3\,
      I4 => \q0_reg[71]_2\,
      I5 => \q0_reg[42]_0\,
      O => \q0[72]_i_1__10_n_3\
    );
\q0[74]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A2000002020000A"
    )
        port map (
      I0 => \q0_reg[24]_1\,
      I1 => \q0_reg[24]_2\,
      I2 => \q0_reg[17]_2\,
      I3 => \q0_reg[71]_1\,
      I4 => \q0_reg[71]_2\,
      I5 => \q0_reg[24]_0\,
      O => \q0[74]_i_1__11_n_3\
    );
\q0[76]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4220011240000000"
    )
        port map (
      I0 => \q0_reg[42]_0\,
      I1 => \q0_reg[71]_3\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[71]_2\,
      I4 => \q0_reg[71]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[76]_i_1__9_n_3\
    );
\q0[77]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088100000"
    )
        port map (
      I0 => \q0_reg[68]_0\,
      I1 => \q0_reg[71]_1\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[71]_3\,
      I4 => \q0_reg[71]_2\,
      I5 => \q0_reg[42]_0\,
      O => \q0[77]_i_1__8_n_3\
    );
\q0[78]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A200418480000000"
    )
        port map (
      I0 => \q0_reg[33]_0\,
      I1 => \q0_reg[17]_0\,
      I2 => \q0_reg[17]_1\,
      I3 => \q0_reg[78]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[78]_i_1__9_n_3\
    );
\q0[79]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000020"
    )
        port map (
      I0 => \q0_reg[17]_0\,
      I1 => \q0_reg[33]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[17]_1\,
      I4 => \q0_reg[78]_0\,
      I5 => \q0_reg[68]_0\,
      O => \q0[79]_i_1__6_n_3\
    );
\q0[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200282A200202000"
    )
        port map (
      I0 => \q0_reg[71]_0\,
      I1 => \q0_reg[40]_0\,
      I2 => \q0_reg[68]_0\,
      I3 => \q0_reg[11]_2\,
      I4 => \q0_reg[11]_1\,
      I5 => \q0_reg[11]_0\,
      O => \q0[7]_i_1__10_n_3\
    );
\q0[8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0090000"
    )
        port map (
      I0 => \q0_reg[11]_2\,
      I1 => \q0_reg[68]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => \q0_reg[11]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[11]_1\,
      O => \q0[8]_i_1__9_n_3\
    );
\q0[9]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100000040000100"
    )
        port map (
      I0 => \q0_reg[11]_1\,
      I1 => \q0_reg[11]_0\,
      I2 => \q0_reg[40]_0\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[68]_0\,
      I5 => \q0_reg[11]_2\,
      O => \q0[9]_i_1__8_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__11_n_3\,
      Q => weights_7_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__10_n_3\,
      Q => weights_7_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__8_n_3\,
      Q => weights_7_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__8_n_3\,
      Q => weights_7_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__10_n_3\,
      Q => weights_7_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__6_n_3\,
      Q => weights_7_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__9_n_3\,
      Q => weights_7_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__8_n_3\,
      Q => weights_7_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__9_n_3\,
      Q => \^q0_reg[74]_0\(0),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__9_n_3\,
      Q => weights_7_q0(18),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__9_n_3\,
      Q => weights_7_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__7_n_3\,
      Q => weights_7_q0(20),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__5_n_3\,
      Q => weights_7_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__8_n_3\,
      Q => weights_7_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__4_n_3\,
      Q => weights_7_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__6_n_3\,
      Q => \^q0_reg[74]_0\(1),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__6_n_3\,
      Q => weights_7_q0(26),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1__5_n_3\,
      Q => weights_7_q0(28),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__8_n_3\,
      Q => weights_7_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__10_n_3\,
      Q => weights_7_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__6_n_3\,
      Q => weights_7_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1__7_n_3\,
      Q => weights_7_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__9_n_3\,
      Q => weights_7_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__10_n_3\,
      Q => weights_7_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__8_n_3\,
      Q => weights_7_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__6_n_3\,
      Q => weights_7_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__7_n_3\,
      Q => weights_7_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__10_n_3\,
      Q => weights_7_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__2_n_3\,
      Q => weights_7_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__9_n_3\,
      Q => weights_7_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__9_n_3\,
      Q => weights_7_q0(40),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__8_n_3\,
      Q => weights_7_q0(42),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__7_n_3\,
      Q => weights_7_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__8_n_3\,
      Q => weights_7_q0(45),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__7_n_3\,
      Q => weights_7_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__3_n_3\,
      Q => weights_7_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__9_n_3\,
      Q => weights_7_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__4_n_3\,
      Q => weights_7_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__7_n_3\,
      Q => weights_7_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__11_n_3\,
      Q => weights_7_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__4_n_3\,
      Q => weights_7_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__7_n_3\,
      Q => weights_7_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__7_n_3\,
      Q => weights_7_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__8_n_3\,
      Q => weights_7_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__10_n_3\,
      Q => weights_7_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__8_n_3\,
      Q => weights_7_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__7_n_3\,
      Q => weights_7_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__11_n_3\,
      Q => weights_7_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__11_n_3\,
      Q => weights_7_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__7_n_3\,
      Q => weights_7_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__7_n_3\,
      Q => weights_7_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__10_n_3\,
      Q => weights_7_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__13_n_3\,
      Q => weights_7_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__11_n_3\,
      Q => weights_7_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__10_n_3\,
      Q => weights_7_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__5_n_3\,
      Q => weights_7_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__8_n_3\,
      Q => weights_7_q0(68),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__7_n_3\,
      Q => weights_7_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__10_n_3\,
      Q => weights_7_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__6_n_3\,
      Q => weights_7_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__10_n_3\,
      Q => weights_7_q0(72),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__11_n_3\,
      Q => \^q0_reg[74]_0\(2),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__9_n_3\,
      Q => weights_7_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__8_n_3\,
      Q => weights_7_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__9_n_3\,
      Q => weights_7_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__6_n_3\,
      Q => weights_7_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__10_n_3\,
      Q => weights_7_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__9_n_3\,
      Q => weights_7_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__8_n_3\,
      Q => weights_7_q0(9),
      R => '0'
    );
\sub_ln90_317_reg_30167[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[74]_0\(2),
      I1 => \^q0_reg[74]_0\(1),
      O => \q0_reg[74]_1\(0)
    );
\sub_ln90_317_reg_30167[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[74]_0\(2),
      I1 => \^q0_reg[74]_0\(1),
      O => \q0_reg[74]_1\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[58]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[57]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[76]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln169_355_reg_30327_reg[3]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[73]_0\ : in STD_LOGIC;
    \q0_reg[51]_1\ : in STD_LOGIC;
    \q0_reg[73]_1\ : in STD_LOGIC;
    \q0_reg[73]_2\ : in STD_LOGIC;
    \q0_reg[61]_0\ : in STD_LOGIC;
    \q0_reg[18]_0\ : in STD_LOGIC;
    \q0_reg[73]_3\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[43]_0\ : in STD_LOGIC;
    tile_fu_444_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[65]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[65]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln123_reg_29349_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln161_reg_29401_pp0_iter3_reg : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[47]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln169_322_reg_30257[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_322_reg_30257[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_322_reg_30257[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_322_reg_30257[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_322_reg_30257[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_322_reg_30257[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_326_reg_30267[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_326_reg_30267[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_326_reg_30267[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_326_reg_30267[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_326_reg_30267[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_326_reg_30267[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_331_reg_30277[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_331_reg_30277[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_331_reg_30277[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_335_reg_30287[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_335_reg_30287[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_335_reg_30287[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_341_reg_30297[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_341_reg_30297[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_341_reg_30297[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_341_reg_30297[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_341_reg_30297[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_341_reg_30297[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_345_reg_30307[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_345_reg_30307[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_345_reg_30307[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_345_reg_30307[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_350_reg_30317[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_350_reg_30317[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_350_reg_30317[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_353_reg_30322[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_355_reg_30327[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_355_reg_30327[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_355_reg_30327[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[32]_i_1_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[65]_i_2_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1_n_3\ : STD_LOGIC;
  signal sext_ln169_225_fu_14010_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_906_fu_13186_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_907_fu_13208_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_908_fu_13230_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_911_fu_13296_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_912_fu_13318_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_913_fu_13340_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_917_fu_13428_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_918_fu_13450_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_922_fu_13538_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_924_fu_13582_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_926_fu_13626_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_933_fu_13780_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_934_fu_13802_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_936_fu_13846_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_938_fu_13890_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_940_fu_13934_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_941_fu_13956_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_942_fu_13988_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal weights_8_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[1]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[1]_i_2\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[1]_i_3\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[2]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_10\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_3\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_4\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_6\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_7\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \add_ln169_322_reg_30257[3]_i_9\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[1]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[1]_i_2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[1]_i_3\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[2]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_10\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_3\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_4\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_6\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_7\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \add_ln169_326_reg_30267[3]_i_9\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \add_ln169_331_reg_30277[1]_i_2\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \add_ln169_331_reg_30277[1]_i_3\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \add_ln169_331_reg_30277[3]_i_4\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \add_ln169_331_reg_30277[3]_i_5\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \add_ln169_333_reg_30282[0]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \add_ln169_333_reg_30282[1]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \add_ln169_333_reg_30282[2]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \add_ln169_333_reg_30282[3]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \add_ln169_335_reg_30287[0]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \add_ln169_335_reg_30287[1]_i_2\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[1]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[1]_i_2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[1]_i_3\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[2]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_10\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_3\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_4\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_6\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_7\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \add_ln169_341_reg_30297[3]_i_9\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[0]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[1]_i_1\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[1]_i_2\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[1]_i_3\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[3]_i_2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[3]_i_3\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[3]_i_4\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[3]_i_5\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[3]_i_7\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \add_ln169_345_reg_30307[3]_i_8\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \add_ln169_350_reg_30317[1]_i_2\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \add_ln169_350_reg_30317[1]_i_3\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \add_ln169_350_reg_30317[3]_i_4\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \add_ln169_350_reg_30317[3]_i_5\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[0]_i_1\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[1]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[1]_i_2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[3]_i_2\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[3]_i_3\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[3]_i_4\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[3]_i_5\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[3]_i_6\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[3]_i_7\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \add_ln169_353_reg_30322[3]_i_8\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \add_ln169_355_reg_30327[1]_i_2\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \add_ln169_355_reg_30327[1]_i_3\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \add_ln169_355_reg_30327[3]_i_4\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \add_ln169_355_reg_30327[3]_i_5\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \q0[15]_i_1__1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \q0[29]_i_1__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \q0[33]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \q0[41]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \q0[61]_i_1__0\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \q0[65]_i_2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \sub_ln90_357_reg_30252[1]_i_1\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \sub_ln90_357_reg_30252[2]_i_1\ : label is "soft_lutpair577";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\add_ln169_322_reg_30257[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(72),
      I1 => weights_8_q0(70),
      I2 => weights_8_q0(76),
      O => \q0_reg[76]_0\(0)
    );
\add_ln169_322_reg_30257[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_8_q0(76),
      I1 => weights_8_q0(70),
      I2 => weights_8_q0(72),
      I3 => \add_ln169_322_reg_30257[1]_i_2_n_3\,
      O => \q0_reg[76]_0\(1)
    );
\add_ln169_322_reg_30257[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => sext_ln90_940_fu_13934_p1(1),
      I1 => weights_8_q0(77),
      I2 => \add_ln169_355_reg_30327_reg[3]\(37),
      I3 => weights_8_q0(76),
      I4 => sext_ln90_941_fu_13956_p1(1),
      O => \add_ln169_322_reg_30257[1]_i_2_n_3\
    );
\add_ln169_322_reg_30257[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(73),
      I1 => \add_ln169_355_reg_30327_reg[3]\(36),
      I2 => weights_8_q0(72),
      O => sext_ln90_941_fu_13956_p1(1)
    );
\add_ln169_322_reg_30257[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_322_reg_30257[3]_i_3_n_3\,
      I1 => \add_ln169_322_reg_30257[3]_i_4_n_3\,
      I2 => \add_ln169_322_reg_30257[3]_i_2_n_3\,
      O => \q0_reg[76]_0\(2)
    );
\add_ln169_322_reg_30257[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_322_reg_30257[3]_i_2_n_3\,
      I1 => \add_ln169_322_reg_30257[3]_i_3_n_3\,
      I2 => \add_ln169_322_reg_30257[3]_i_4_n_3\,
      I3 => \add_ln169_322_reg_30257[3]_i_5_n_3\,
      O => \q0_reg[76]_0\(3)
    );
\add_ln169_322_reg_30257[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(70),
      I1 => \add_ln169_355_reg_30327_reg[3]\(35),
      I2 => weights_8_q0(71),
      O => sext_ln90_940_fu_13934_p1(2)
    );
\add_ln169_322_reg_30257[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_322_reg_30257[1]_i_2_n_3\,
      I1 => weights_8_q0(76),
      I2 => weights_8_q0(70),
      I3 => weights_8_q0(72),
      O => \add_ln169_322_reg_30257[3]_i_2_n_3\
    );
\add_ln169_322_reg_30257[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD2D200"
    )
        port map (
      I0 => weights_8_q0(72),
      I1 => \add_ln169_355_reg_30327_reg[3]\(36),
      I2 => weights_8_q0(73),
      I3 => sext_ln90_940_fu_13934_p1(1),
      I4 => sext_ln90_942_fu_13988_p1(1),
      O => \add_ln169_322_reg_30257[3]_i_3_n_3\
    );
\add_ln169_322_reg_30257[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_322_reg_30257[3]_i_8_n_3\,
      I1 => weights_8_q0(73),
      I2 => \add_ln169_355_reg_30327_reg[3]\(36),
      I3 => weights_8_q0(72),
      O => \add_ln169_322_reg_30257[3]_i_4_n_3\
    );
\add_ln169_322_reg_30257[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_941_fu_13956_p1(2),
      I1 => sext_ln90_940_fu_13934_p1(2),
      I2 => weights_8_q0(76),
      I3 => \add_ln169_355_reg_30327_reg[3]\(37),
      I4 => weights_8_q0(77),
      O => \add_ln169_322_reg_30257[3]_i_5_n_3\
    );
\add_ln169_322_reg_30257[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(71),
      I1 => \add_ln169_355_reg_30327_reg[3]\(35),
      I2 => weights_8_q0(70),
      O => sext_ln90_940_fu_13934_p1(1)
    );
\add_ln169_322_reg_30257[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(77),
      I1 => \add_ln169_355_reg_30327_reg[3]\(37),
      I2 => weights_8_q0(76),
      O => sext_ln90_942_fu_13988_p1(1)
    );
\add_ln169_322_reg_30257[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => weights_8_q0(77),
      I1 => \add_ln169_355_reg_30327_reg[3]\(37),
      I2 => weights_8_q0(76),
      I3 => weights_8_q0(71),
      I4 => \add_ln169_355_reg_30327_reg[3]\(35),
      I5 => weights_8_q0(70),
      O => \add_ln169_322_reg_30257[3]_i_8_n_3\
    );
\add_ln169_322_reg_30257[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(72),
      I1 => \add_ln169_355_reg_30327_reg[3]\(36),
      I2 => weights_8_q0(73),
      O => sext_ln90_941_fu_13956_p1(2)
    );
\add_ln169_324_reg_30262[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_8_q0(68),
      I1 => weights_8_q0(60),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(0)
    );
\add_ln169_324_reg_30262[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95659A659A"
    )
        port map (
      I0 => weights_8_q0(61),
      I1 => \add_ln169_355_reg_30327_reg[3]\(30),
      I2 => weights_8_q0(60),
      I3 => weights_8_q0(69),
      I4 => \add_ln169_355_reg_30327_reg[3]\(34),
      I5 => weights_8_q0(68),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(1)
    );
\add_ln169_324_reg_30262[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C74040C7EFC210C2"
    )
        port map (
      I0 => weights_8_q0(60),
      I1 => \add_ln169_355_reg_30327_reg[3]\(30),
      I2 => weights_8_q0(61),
      I3 => weights_8_q0(69),
      I4 => \add_ln169_355_reg_30327_reg[3]\(34),
      I5 => weights_8_q0(68),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(2)
    );
\add_ln169_324_reg_30262[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FBB0988008099B8"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(30),
      I1 => weights_8_q0(61),
      I2 => weights_8_q0(68),
      I3 => weights_8_q0(60),
      I4 => weights_8_q0(69),
      I5 => \add_ln169_355_reg_30327_reg[3]\(34),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(3)
    );
\add_ln169_326_reg_30267[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(62),
      I1 => weights_8_q0(66),
      I2 => weights_8_q0(58),
      O => \q0_reg[58]_0\(0)
    );
\add_ln169_326_reg_30267[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_8_q0(58),
      I1 => weights_8_q0(66),
      I2 => weights_8_q0(62),
      I3 => \add_ln169_326_reg_30267[1]_i_2_n_3\,
      O => \q0_reg[58]_0\(1)
    );
\add_ln169_326_reg_30267[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => sext_ln90_938_fu_13890_p1(1),
      I1 => weights_8_q0(59),
      I2 => \add_ln169_355_reg_30327_reg[3]\(29),
      I3 => weights_8_q0(58),
      I4 => sext_ln90_936_fu_13846_p1(1),
      O => \add_ln169_326_reg_30267[1]_i_2_n_3\
    );
\add_ln169_326_reg_30267[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(63),
      I1 => \add_ln169_355_reg_30327_reg[3]\(31),
      I2 => weights_8_q0(62),
      O => sext_ln90_936_fu_13846_p1(1)
    );
\add_ln169_326_reg_30267[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_326_reg_30267[3]_i_3_n_3\,
      I1 => \add_ln169_326_reg_30267[3]_i_4_n_3\,
      I2 => \add_ln169_326_reg_30267[3]_i_2_n_3\,
      O => \q0_reg[58]_0\(2)
    );
\add_ln169_326_reg_30267[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_326_reg_30267[3]_i_2_n_3\,
      I1 => \add_ln169_326_reg_30267[3]_i_3_n_3\,
      I2 => \add_ln169_326_reg_30267[3]_i_4_n_3\,
      I3 => \add_ln169_326_reg_30267[3]_i_5_n_3\,
      O => \q0_reg[58]_0\(3)
    );
\add_ln169_326_reg_30267[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(66),
      I1 => \add_ln169_355_reg_30327_reg[3]\(33),
      I2 => weights_8_q0(41),
      O => sext_ln90_938_fu_13890_p1(2)
    );
\add_ln169_326_reg_30267[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_326_reg_30267[1]_i_2_n_3\,
      I1 => weights_8_q0(58),
      I2 => weights_8_q0(66),
      I3 => weights_8_q0(62),
      O => \add_ln169_326_reg_30267[3]_i_2_n_3\
    );
\add_ln169_326_reg_30267[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD2D200"
    )
        port map (
      I0 => weights_8_q0(62),
      I1 => \add_ln169_355_reg_30327_reg[3]\(31),
      I2 => weights_8_q0(63),
      I3 => sext_ln90_938_fu_13890_p1(1),
      I4 => sext_ln90_934_fu_13802_p1(1),
      O => \add_ln169_326_reg_30267[3]_i_3_n_3\
    );
\add_ln169_326_reg_30267[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_326_reg_30267[3]_i_8_n_3\,
      I1 => weights_8_q0(63),
      I2 => \add_ln169_355_reg_30327_reg[3]\(31),
      I3 => weights_8_q0(62),
      O => \add_ln169_326_reg_30267[3]_i_4_n_3\
    );
\add_ln169_326_reg_30267[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_936_fu_13846_p1(2),
      I1 => sext_ln90_938_fu_13890_p1(2),
      I2 => weights_8_q0(58),
      I3 => \add_ln169_355_reg_30327_reg[3]\(29),
      I4 => weights_8_q0(59),
      O => \add_ln169_326_reg_30267[3]_i_5_n_3\
    );
\add_ln169_326_reg_30267[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(41),
      I1 => \add_ln169_355_reg_30327_reg[3]\(33),
      I2 => weights_8_q0(66),
      O => sext_ln90_938_fu_13890_p1(1)
    );
\add_ln169_326_reg_30267[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(59),
      I1 => \add_ln169_355_reg_30327_reg[3]\(29),
      I2 => weights_8_q0(58),
      O => sext_ln90_934_fu_13802_p1(1)
    );
\add_ln169_326_reg_30267[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => weights_8_q0(59),
      I1 => \add_ln169_355_reg_30327_reg[3]\(29),
      I2 => weights_8_q0(58),
      I3 => weights_8_q0(41),
      I4 => \add_ln169_355_reg_30327_reg[3]\(33),
      I5 => weights_8_q0(66),
      O => \add_ln169_326_reg_30267[3]_i_8_n_3\
    );
\add_ln169_326_reg_30267[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(62),
      I1 => \add_ln169_355_reg_30327_reg[3]\(31),
      I2 => weights_8_q0(63),
      O => sext_ln90_936_fu_13846_p1(2)
    );
\add_ln169_329_reg_30272[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_8_q0(64),
      I1 => weights_8_q0(40),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(0)
    );
\add_ln169_329_reg_30272[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95659A659A"
    )
        port map (
      I0 => weights_8_q0(41),
      I1 => \add_ln169_355_reg_30327_reg[3]\(20),
      I2 => weights_8_q0(40),
      I3 => weights_8_q0(65),
      I4 => \add_ln169_355_reg_30327_reg[3]\(32),
      I5 => weights_8_q0(64),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(1)
    );
\add_ln169_329_reg_30272[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C74040C7EFC210C2"
    )
        port map (
      I0 => weights_8_q0(40),
      I1 => \add_ln169_355_reg_30327_reg[3]\(20),
      I2 => weights_8_q0(41),
      I3 => weights_8_q0(65),
      I4 => \add_ln169_355_reg_30327_reg[3]\(32),
      I5 => weights_8_q0(64),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(2)
    );
\add_ln169_329_reg_30272[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FBB0988008099B8"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(20),
      I1 => weights_8_q0(41),
      I2 => weights_8_q0(64),
      I3 => weights_8_q0(40),
      I4 => weights_8_q0(65),
      I5 => \add_ln169_355_reg_30327_reg[3]\(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3)
    );
\add_ln169_331_reg_30277[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(42),
      I1 => weights_8_q0(47),
      I2 => weights_8_q0(38),
      O => \q0_reg[47]_0\(0)
    );
\add_ln169_331_reg_30277[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E8E717E71718E8"
    )
        port map (
      I0 => weights_8_q0(38),
      I1 => weights_8_q0(42),
      I2 => weights_8_q0(47),
      I3 => \add_ln169_355_reg_30327_reg[3]\(23),
      I4 => sext_ln90_926_fu_13626_p1(1),
      I5 => sext_ln90_924_fu_13582_p1(1),
      O => \q0_reg[47]_0\(1)
    );
\add_ln169_331_reg_30277[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(43),
      I1 => \add_ln169_355_reg_30327_reg[3]\(21),
      I2 => weights_8_q0(42),
      O => sext_ln90_926_fu_13626_p1(1)
    );
\add_ln169_331_reg_30277[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(39),
      I1 => \add_ln169_355_reg_30327_reg[3]\(19),
      I2 => weights_8_q0(38),
      O => sext_ln90_924_fu_13582_p1(1)
    );
\add_ln169_331_reg_30277[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_331_reg_30277[3]_i_3_n_3\,
      I1 => \add_ln169_331_reg_30277[2]_i_2_n_3\,
      I2 => \add_ln169_331_reg_30277[3]_i_2_n_3\,
      O => \q0_reg[47]_0\(2)
    );
\add_ln169_331_reg_30277[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679867986798"
    )
        port map (
      I0 => weights_8_q0(43),
      I1 => \add_ln169_355_reg_30327_reg[3]\(21),
      I2 => weights_8_q0(42),
      I3 => sext_ln90_924_fu_13582_p1(2),
      I4 => weights_8_q0(47),
      I5 => \add_ln169_355_reg_30327_reg[3]\(23),
      O => \add_ln169_331_reg_30277[2]_i_2_n_3\
    );
\add_ln169_331_reg_30277[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBB2B224B224B224"
    )
        port map (
      I0 => \add_ln169_331_reg_30277[3]_i_2_n_3\,
      I1 => \add_ln169_331_reg_30277[3]_i_3_n_3\,
      I2 => sext_ln90_926_fu_13626_p1(2),
      I3 => sext_ln90_924_fu_13582_p1(2),
      I4 => weights_8_q0(47),
      I5 => \add_ln169_355_reg_30327_reg[3]\(23),
      O => \q0_reg[47]_0\(3)
    );
\add_ln169_331_reg_30277[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969C3FF69FFFFFF"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(23),
      I1 => sext_ln90_926_fu_13626_p1(1),
      I2 => sext_ln90_924_fu_13582_p1(1),
      I3 => weights_8_q0(38),
      I4 => weights_8_q0(47),
      I5 => weights_8_q0(42),
      O => \add_ln169_331_reg_30277[3]_i_2_n_3\
    );
\add_ln169_331_reg_30277[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD2D2D2D2000000"
    )
        port map (
      I0 => weights_8_q0(42),
      I1 => \add_ln169_355_reg_30327_reg[3]\(21),
      I2 => weights_8_q0(43),
      I3 => weights_8_q0(47),
      I4 => \add_ln169_355_reg_30327_reg[3]\(23),
      I5 => sext_ln90_924_fu_13582_p1(1),
      O => \add_ln169_331_reg_30277[3]_i_3_n_3\
    );
\add_ln169_331_reg_30277[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(42),
      I1 => \add_ln169_355_reg_30327_reg[3]\(21),
      I2 => weights_8_q0(43),
      O => sext_ln90_926_fu_13626_p1(2)
    );
\add_ln169_331_reg_30277[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(38),
      I1 => \add_ln169_355_reg_30327_reg[3]\(19),
      I2 => weights_8_q0(39),
      O => sext_ln90_924_fu_13582_p1(2)
    );
\add_ln169_333_reg_30282[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_8_q0(44),
      I1 => weights_8_q0(51),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_333_reg_30282[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87D278D2"
    )
        port map (
      I0 => weights_8_q0(44),
      I1 => \add_ln169_355_reg_30327_reg[3]\(22),
      I2 => weights_8_q0(45),
      I3 => weights_8_q0(51),
      I4 => \add_ln169_355_reg_30327_reg[3]\(25),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_333_reg_30282[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9B089898"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(22),
      I1 => weights_8_q0(45),
      I2 => weights_8_q0(44),
      I3 => \add_ln169_355_reg_30327_reg[3]\(25),
      I4 => weights_8_q0(51),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_333_reg_30282[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF0008D8"
    )
        port map (
      I0 => weights_8_q0(51),
      I1 => \add_ln169_355_reg_30327_reg[3]\(25),
      I2 => weights_8_q0(44),
      I3 => \add_ln169_355_reg_30327_reg[3]\(22),
      I4 => weights_8_q0(45),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_335_reg_30287[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(53),
      I1 => weights_8_q0(56),
      I2 => weights_8_q0(49),
      O => \q0_reg[57]_0\(0)
    );
\add_ln169_335_reg_30287[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2ED1B7B7D12E4848"
    )
        port map (
      I0 => weights_8_q0(56),
      I1 => weights_8_q0(49),
      I2 => \add_ln169_355_reg_30327_reg[3]\(24),
      I3 => \add_ln169_355_reg_30327_reg[3]\(26),
      I4 => weights_8_q0(53),
      I5 => sext_ln90_933_fu_13780_p1(1),
      O => \q0_reg[57]_0\(1)
    );
\add_ln169_335_reg_30287[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(57),
      I1 => \add_ln169_355_reg_30327_reg[3]\(28),
      I2 => weights_8_q0(56),
      O => sext_ln90_933_fu_13780_p1(1)
    );
\add_ln169_335_reg_30287[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C2EFEF3D3D1010C2"
    )
        port map (
      I0 => weights_8_q0(56),
      I1 => \add_ln169_355_reg_30327_reg[3]\(28),
      I2 => weights_8_q0(57),
      I3 => \add_ln169_335_reg_30287[3]_i_4_n_3\,
      I4 => \add_ln169_335_reg_30287[3]_i_3_n_3\,
      I5 => \add_ln169_335_reg_30287[3]_i_2_n_3\,
      O => \q0_reg[57]_0\(2)
    );
\add_ln169_335_reg_30287[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A22AA202BAABBA2A"
    )
        port map (
      I0 => \add_ln169_335_reg_30287[3]_i_2_n_3\,
      I1 => \add_ln169_335_reg_30287[3]_i_3_n_3\,
      I2 => weights_8_q0(57),
      I3 => \add_ln169_355_reg_30327_reg[3]\(28),
      I4 => weights_8_q0(56),
      I5 => \add_ln169_335_reg_30287[3]_i_4_n_3\,
      O => \q0_reg[57]_0\(3)
    );
\add_ln169_335_reg_30287[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C369FFA5FFFFFF"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(24),
      I1 => \add_ln169_355_reg_30327_reg[3]\(26),
      I2 => sext_ln90_933_fu_13780_p1(1),
      I3 => weights_8_q0(49),
      I4 => weights_8_q0(56),
      I5 => weights_8_q0(53),
      O => \add_ln169_335_reg_30287[3]_i_2_n_3\
    );
\add_ln169_335_reg_30287[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => weights_8_q0(49),
      I1 => \add_ln169_355_reg_30327_reg[3]\(24),
      O => \add_ln169_335_reg_30287[3]_i_3_n_3\
    );
\add_ln169_335_reg_30287[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => weights_8_q0(53),
      I1 => \add_ln169_355_reg_30327_reg[3]\(26),
      O => \add_ln169_335_reg_30287[3]_i_4_n_3\
    );
\add_ln169_339_reg_30292[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_8_q0(54),
      I1 => weights_8_q0(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]\(0)
    );
\add_ln169_339_reg_30292[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95659A659A"
    )
        port map (
      I0 => weights_8_q0(1),
      I1 => \add_ln169_355_reg_30327_reg[3]\(0),
      I2 => weights_8_q0(0),
      I3 => weights_8_q0(55),
      I4 => \add_ln169_355_reg_30327_reg[3]\(27),
      I5 => weights_8_q0(54),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]\(1)
    );
\add_ln169_339_reg_30292[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C74040C7EFC210C2"
    )
        port map (
      I0 => weights_8_q0(0),
      I1 => \add_ln169_355_reg_30327_reg[3]\(0),
      I2 => weights_8_q0(1),
      I3 => weights_8_q0(55),
      I4 => \add_ln169_355_reg_30327_reg[3]\(27),
      I5 => weights_8_q0(54),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]\(2)
    );
\add_ln169_339_reg_30292[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FBB0988008099B8"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(0),
      I1 => weights_8_q0(1),
      I2 => weights_8_q0(54),
      I3 => weights_8_q0(0),
      I4 => weights_8_q0(55),
      I5 => \add_ln169_355_reg_30327_reg[3]\(27),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]\(3)
    );
\add_ln169_341_reg_30297[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(6),
      I1 => weights_8_q0(4),
      I2 => weights_8_q0(2),
      O => \q0_reg[2]_0\(0)
    );
\add_ln169_341_reg_30297[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_8_q0(2),
      I1 => weights_8_q0(4),
      I2 => weights_8_q0(6),
      I3 => \add_ln169_341_reg_30297[1]_i_2_n_3\,
      O => \q0_reg[2]_0\(1)
    );
\add_ln169_341_reg_30297[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => sext_ln90_907_fu_13208_p1(1),
      I1 => weights_8_q0(3),
      I2 => \add_ln169_355_reg_30327_reg[3]\(1),
      I3 => weights_8_q0(2),
      I4 => sext_ln90_908_fu_13230_p1(1),
      O => \add_ln169_341_reg_30297[1]_i_2_n_3\
    );
\add_ln169_341_reg_30297[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(7),
      I1 => \add_ln169_355_reg_30327_reg[3]\(3),
      I2 => weights_8_q0(6),
      O => sext_ln90_908_fu_13230_p1(1)
    );
\add_ln169_341_reg_30297[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_341_reg_30297[3]_i_3_n_3\,
      I1 => \add_ln169_341_reg_30297[3]_i_4_n_3\,
      I2 => \add_ln169_341_reg_30297[3]_i_2_n_3\,
      O => \q0_reg[2]_0\(2)
    );
\add_ln169_341_reg_30297[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2BD4"
    )
        port map (
      I0 => \add_ln169_341_reg_30297[3]_i_2_n_3\,
      I1 => \add_ln169_341_reg_30297[3]_i_3_n_3\,
      I2 => \add_ln169_341_reg_30297[3]_i_4_n_3\,
      I3 => \add_ln169_341_reg_30297[3]_i_5_n_3\,
      O => \q0_reg[2]_0\(3)
    );
\add_ln169_341_reg_30297[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(4),
      I1 => \add_ln169_355_reg_30327_reg[3]\(2),
      I2 => weights_8_q0(5),
      O => sext_ln90_907_fu_13208_p1(2)
    );
\add_ln169_341_reg_30297[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"577F"
    )
        port map (
      I0 => \add_ln169_341_reg_30297[1]_i_2_n_3\,
      I1 => weights_8_q0(2),
      I2 => weights_8_q0(4),
      I3 => weights_8_q0(6),
      O => \add_ln169_341_reg_30297[3]_i_2_n_3\
    );
\add_ln169_341_reg_30297[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD2D200"
    )
        port map (
      I0 => weights_8_q0(6),
      I1 => \add_ln169_355_reg_30327_reg[3]\(3),
      I2 => weights_8_q0(7),
      I3 => sext_ln90_907_fu_13208_p1(1),
      I4 => sext_ln90_906_fu_13186_p1(1),
      O => \add_ln169_341_reg_30297[3]_i_3_n_3\
    );
\add_ln169_341_reg_30297[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9695"
    )
        port map (
      I0 => \add_ln169_341_reg_30297[3]_i_8_n_3\,
      I1 => weights_8_q0(7),
      I2 => \add_ln169_355_reg_30327_reg[3]\(3),
      I3 => weights_8_q0(6),
      O => \add_ln169_341_reg_30297[3]_i_4_n_3\
    );
\add_ln169_341_reg_30297[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77EEEE7E"
    )
        port map (
      I0 => sext_ln90_908_fu_13230_p1(2),
      I1 => sext_ln90_907_fu_13208_p1(2),
      I2 => weights_8_q0(2),
      I3 => \add_ln169_355_reg_30327_reg[3]\(1),
      I4 => weights_8_q0(3),
      O => \add_ln169_341_reg_30297[3]_i_5_n_3\
    );
\add_ln169_341_reg_30297[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(5),
      I1 => \add_ln169_355_reg_30327_reg[3]\(2),
      I2 => weights_8_q0(4),
      O => sext_ln90_907_fu_13208_p1(1)
    );
\add_ln169_341_reg_30297[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(3),
      I1 => \add_ln169_355_reg_30327_reg[3]\(1),
      I2 => weights_8_q0(2),
      O => sext_ln90_906_fu_13186_p1(1)
    );
\add_ln169_341_reg_30297[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679898676767"
    )
        port map (
      I0 => weights_8_q0(3),
      I1 => \add_ln169_355_reg_30327_reg[3]\(1),
      I2 => weights_8_q0(2),
      I3 => weights_8_q0(5),
      I4 => \add_ln169_355_reg_30327_reg[3]\(2),
      I5 => weights_8_q0(4),
      O => \add_ln169_341_reg_30297[3]_i_8_n_3\
    );
\add_ln169_341_reg_30297[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(6),
      I1 => \add_ln169_355_reg_30327_reg[3]\(3),
      I2 => weights_8_q0(7),
      O => sext_ln90_908_fu_13230_p1(2)
    );
\add_ln169_343_reg_30302[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_8_q0(10),
      I1 => weights_8_q0(8),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(0)
    );
\add_ln169_343_reg_30302[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95659A659A"
    )
        port map (
      I0 => weights_8_q0(9),
      I1 => \add_ln169_355_reg_30327_reg[3]\(4),
      I2 => weights_8_q0(8),
      I3 => weights_8_q0(11),
      I4 => \add_ln169_355_reg_30327_reg[3]\(5),
      I5 => weights_8_q0(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(1)
    );
\add_ln169_343_reg_30302[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C74040C7EFC210C2"
    )
        port map (
      I0 => weights_8_q0(8),
      I1 => \add_ln169_355_reg_30327_reg[3]\(4),
      I2 => weights_8_q0(9),
      I3 => weights_8_q0(11),
      I4 => \add_ln169_355_reg_30327_reg[3]\(5),
      I5 => weights_8_q0(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(2)
    );
\add_ln169_343_reg_30302[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FBB0988008099B8"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(4),
      I1 => weights_8_q0(9),
      I2 => weights_8_q0(10),
      I3 => weights_8_q0(8),
      I4 => weights_8_q0(11),
      I5 => \add_ln169_355_reg_30327_reg[3]\(5),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(3)
    );
\add_ln169_345_reg_30307[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(16),
      I1 => weights_8_q0(14),
      I2 => weights_8_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_345_reg_30307[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_8_q0(16),
      I1 => weights_8_q0(12),
      I2 => weights_8_q0(14),
      I3 => \add_ln169_345_reg_30307[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_345_reg_30307[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_8_q0(17),
      I1 => weights_8_q0(16),
      I2 => \add_ln169_355_reg_30327_reg[3]\(8),
      I3 => sext_ln90_912_fu_13318_p1(1),
      I4 => sext_ln90_911_fu_13296_p1(1),
      O => \add_ln169_345_reg_30307[1]_i_2_n_3\
    );
\add_ln169_345_reg_30307[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(7),
      I1 => weights_8_q0(14),
      I2 => weights_8_q0(15),
      O => sext_ln90_912_fu_13318_p1(1)
    );
\add_ln169_345_reg_30307[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_345_reg_30307[2]_i_2_n_3\,
      I1 => weights_8_q0(17),
      I2 => weights_8_q0(16),
      I3 => \add_ln169_355_reg_30327_reg[3]\(8),
      I4 => \add_ln169_345_reg_30307[3]_i_2_n_3\,
      I5 => \add_ln169_345_reg_30307[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_345_reg_30307[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_8_q0(13),
      I1 => weights_8_q0(12),
      I2 => \add_ln169_355_reg_30327_reg[3]\(6),
      I3 => weights_8_q0(15),
      I4 => weights_8_q0(14),
      I5 => \add_ln169_355_reg_30327_reg[3]\(7),
      O => \add_ln169_345_reg_30307[2]_i_2_n_3\
    );
\add_ln169_345_reg_30307[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_345_reg_30307[3]_i_2_n_3\,
      I1 => \add_ln169_345_reg_30307[3]_i_3_n_3\,
      I2 => sext_ln90_911_fu_13296_p1(2),
      I3 => sext_ln90_912_fu_13318_p1(2),
      I4 => sext_ln90_913_fu_13340_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_345_reg_30307[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_345_reg_30307[1]_i_2_n_3\,
      I1 => weights_8_q0(16),
      I2 => weights_8_q0(12),
      I3 => weights_8_q0(14),
      O => \add_ln169_345_reg_30307[3]_i_2_n_3\
    );
\add_ln169_345_reg_30307[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_8_q0(15),
      I1 => weights_8_q0(14),
      I2 => \add_ln169_355_reg_30327_reg[3]\(7),
      I3 => sext_ln90_911_fu_13296_p1(1),
      I4 => sext_ln90_913_fu_13340_p1(1),
      O => \add_ln169_345_reg_30307[3]_i_3_n_3\
    );
\add_ln169_345_reg_30307[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(6),
      I1 => weights_8_q0(12),
      I2 => weights_8_q0(13),
      O => sext_ln90_911_fu_13296_p1(2)
    );
\add_ln169_345_reg_30307[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(7),
      I1 => weights_8_q0(14),
      I2 => weights_8_q0(15),
      O => sext_ln90_912_fu_13318_p1(2)
    );
\add_ln169_345_reg_30307[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(8),
      I1 => weights_8_q0(16),
      I2 => weights_8_q0(17),
      O => sext_ln90_913_fu_13340_p1(2)
    );
\add_ln169_345_reg_30307[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(6),
      I1 => weights_8_q0(12),
      I2 => weights_8_q0(13),
      O => sext_ln90_911_fu_13296_p1(1)
    );
\add_ln169_345_reg_30307[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(8),
      I1 => weights_8_q0(16),
      I2 => weights_8_q0(17),
      O => sext_ln90_913_fu_13340_p1(1)
    );
\add_ln169_348_reg_30312[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_8_q0(20),
      I1 => weights_8_q0(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(0)
    );
\add_ln169_348_reg_30312[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A95659A659A"
    )
        port map (
      I0 => weights_8_q0(19),
      I1 => \add_ln169_355_reg_30327_reg[3]\(9),
      I2 => weights_8_q0(18),
      I3 => weights_8_q0(21),
      I4 => \add_ln169_355_reg_30327_reg[3]\(10),
      I5 => weights_8_q0(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(1)
    );
\add_ln169_348_reg_30312[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C74040C7EFC210C2"
    )
        port map (
      I0 => weights_8_q0(18),
      I1 => \add_ln169_355_reg_30327_reg[3]\(9),
      I2 => weights_8_q0(19),
      I3 => weights_8_q0(21),
      I4 => \add_ln169_355_reg_30327_reg[3]\(10),
      I5 => weights_8_q0(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2)
    );
\add_ln169_348_reg_30312[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FBB0988008099B8"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(9),
      I1 => weights_8_q0(19),
      I2 => weights_8_q0(20),
      I3 => weights_8_q0(18),
      I4 => weights_8_q0(21),
      I5 => \add_ln169_355_reg_30327_reg[3]\(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3)
    );
\add_ln169_350_reg_30317[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(26),
      I1 => weights_8_q0(24),
      I2 => weights_8_q0(23),
      O => \q0_reg[23]_0\(0)
    );
\add_ln169_350_reg_30317[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"18E8E717E71718E8"
    )
        port map (
      I0 => weights_8_q0(24),
      I1 => weights_8_q0(26),
      I2 => weights_8_q0(23),
      I3 => \add_ln169_355_reg_30327_reg[3]\(11),
      I4 => sext_ln90_918_fu_13450_p1(1),
      I5 => sext_ln90_917_fu_13428_p1(1),
      O => \q0_reg[23]_0\(1)
    );
\add_ln169_350_reg_30317[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(27),
      I1 => \add_ln169_355_reg_30327_reg[3]\(13),
      I2 => weights_8_q0(26),
      O => sext_ln90_918_fu_13450_p1(1)
    );
\add_ln169_350_reg_30317[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(25),
      I1 => \add_ln169_355_reg_30327_reg[3]\(12),
      I2 => weights_8_q0(24),
      O => sext_ln90_917_fu_13428_p1(1)
    );
\add_ln169_350_reg_30317[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_350_reg_30317[3]_i_3_n_3\,
      I1 => \add_ln169_350_reg_30317[2]_i_2_n_3\,
      I2 => \add_ln169_350_reg_30317[3]_i_2_n_3\,
      O => \q0_reg[23]_0\(2)
    );
\add_ln169_350_reg_30317[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9867679867986798"
    )
        port map (
      I0 => weights_8_q0(27),
      I1 => \add_ln169_355_reg_30327_reg[3]\(13),
      I2 => weights_8_q0(26),
      I3 => sext_ln90_917_fu_13428_p1(2),
      I4 => weights_8_q0(23),
      I5 => \add_ln169_355_reg_30327_reg[3]\(11),
      O => \add_ln169_350_reg_30317[2]_i_2_n_3\
    );
\add_ln169_350_reg_30317[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBB2B224B224B224"
    )
        port map (
      I0 => \add_ln169_350_reg_30317[3]_i_2_n_3\,
      I1 => \add_ln169_350_reg_30317[3]_i_3_n_3\,
      I2 => sext_ln90_918_fu_13450_p1(2),
      I3 => sext_ln90_917_fu_13428_p1(2),
      I4 => weights_8_q0(23),
      I5 => \add_ln169_355_reg_30327_reg[3]\(11),
      O => \q0_reg[23]_0\(3)
    );
\add_ln169_350_reg_30317[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C369FF69FFFFFF"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(11),
      I1 => sext_ln90_918_fu_13450_p1(1),
      I2 => sext_ln90_917_fu_13428_p1(1),
      I3 => weights_8_q0(23),
      I4 => weights_8_q0(24),
      I5 => weights_8_q0(26),
      O => \add_ln169_350_reg_30317[3]_i_2_n_3\
    );
\add_ln169_350_reg_30317[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD2D2D2D2000000"
    )
        port map (
      I0 => weights_8_q0(26),
      I1 => \add_ln169_355_reg_30327_reg[3]\(13),
      I2 => weights_8_q0(27),
      I3 => weights_8_q0(23),
      I4 => \add_ln169_355_reg_30327_reg[3]\(11),
      I5 => sext_ln90_917_fu_13428_p1(1),
      O => \add_ln169_350_reg_30317[3]_i_3_n_3\
    );
\add_ln169_350_reg_30317[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(26),
      I1 => \add_ln169_355_reg_30327_reg[3]\(13),
      I2 => weights_8_q0(27),
      O => sext_ln90_918_fu_13450_p1(2)
    );
\add_ln169_350_reg_30317[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(24),
      I1 => \add_ln169_355_reg_30327_reg[3]\(12),
      I2 => weights_8_q0(25),
      O => sext_ln90_917_fu_13428_p1(2)
    );
\add_ln169_353_reg_30322[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(28),
      I1 => weights_8_q0(30),
      I2 => weights_8_q0(32),
      O => D(0)
    );
\add_ln169_353_reg_30322[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_8_q0(32),
      I1 => weights_8_q0(28),
      I2 => weights_8_q0(30),
      I3 => \add_ln169_353_reg_30322[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_353_reg_30322[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_8_q0(33),
      I1 => weights_8_q0(32),
      I2 => \add_ln169_355_reg_30327_reg[3]\(16),
      I3 => \add_ln169_353_reg_30322[3]_i_8_n_3\,
      I4 => \add_ln169_353_reg_30322[3]_i_7_n_3\,
      O => \add_ln169_353_reg_30322[1]_i_2_n_3\
    );
\add_ln169_353_reg_30322[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_8_q0(29),
      I1 => weights_8_q0(28),
      I2 => \add_ln169_355_reg_30327_reg[3]\(14),
      I3 => \add_ln169_353_reg_30322[2]_i_2_n_3\,
      I4 => \add_ln169_353_reg_30322[3]_i_6_n_3\,
      I5 => \add_ln169_353_reg_30322[3]_i_2_n_3\,
      O => D(2)
    );
\add_ln169_353_reg_30322[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_8_q0(33),
      I1 => weights_8_q0(32),
      I2 => \add_ln169_355_reg_30327_reg[3]\(16),
      I3 => \add_ln169_355_reg_30327_reg[3]\(15),
      I4 => weights_8_q0(30),
      I5 => weights_8_q0(31),
      O => \add_ln169_353_reg_30322[2]_i_2_n_3\
    );
\add_ln169_353_reg_30322[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_353_reg_30322[3]_i_2_n_3\,
      I1 => \add_ln169_353_reg_30322[3]_i_3_n_3\,
      I2 => \add_ln169_353_reg_30322[3]_i_4_n_3\,
      I3 => \add_ln169_353_reg_30322[3]_i_5_n_3\,
      I4 => \add_ln169_353_reg_30322[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_353_reg_30322[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(16),
      I1 => weights_8_q0(32),
      I2 => weights_8_q0(33),
      I3 => \add_ln169_353_reg_30322[3]_i_7_n_3\,
      I4 => \add_ln169_353_reg_30322[3]_i_8_n_3\,
      O => \add_ln169_353_reg_30322[3]_i_2_n_3\
    );
\add_ln169_353_reg_30322[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(14),
      I1 => weights_8_q0(28),
      I2 => weights_8_q0(29),
      O => \add_ln169_353_reg_30322[3]_i_3_n_3\
    );
\add_ln169_353_reg_30322[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => weights_8_q0(31),
      I1 => weights_8_q0(30),
      I2 => \add_ln169_355_reg_30327_reg[3]\(15),
      O => \add_ln169_353_reg_30322[3]_i_4_n_3\
    );
\add_ln169_353_reg_30322[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(16),
      I1 => weights_8_q0(32),
      I2 => weights_8_q0(33),
      O => \add_ln169_353_reg_30322[3]_i_5_n_3\
    );
\add_ln169_353_reg_30322[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_8_q0(32),
      I1 => weights_8_q0(28),
      I2 => weights_8_q0(30),
      I3 => \add_ln169_353_reg_30322[1]_i_2_n_3\,
      O => \add_ln169_353_reg_30322[3]_i_6_n_3\
    );
\add_ln169_353_reg_30322[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(15),
      I1 => weights_8_q0(30),
      I2 => weights_8_q0(31),
      O => \add_ln169_353_reg_30322[3]_i_7_n_3\
    );
\add_ln169_353_reg_30322[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(14),
      I1 => weights_8_q0(28),
      I2 => weights_8_q0(29),
      O => \add_ln169_353_reg_30322[3]_i_8_n_3\
    );
\add_ln169_355_reg_30327[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_8_q0(34),
      I1 => weights_8_q0(78),
      I2 => weights_8_q0(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(0)
    );
\add_ln169_355_reg_30327[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1881E771E77E188"
    )
        port map (
      I0 => weights_8_q0(78),
      I1 => weights_8_q0(34),
      I2 => \add_ln169_355_reg_30327_reg[3]\(18),
      I3 => weights_8_q0(36),
      I4 => sext_ln90_922_fu_13538_p1(1),
      I5 => sext_ln169_225_fu_14010_p1(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(1)
    );
\add_ln169_355_reg_30327[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(35),
      I1 => \add_ln169_355_reg_30327_reg[3]\(17),
      I2 => weights_8_q0(34),
      O => sext_ln90_922_fu_13538_p1(1)
    );
\add_ln169_355_reg_30327[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => weights_8_q0(79),
      I1 => \add_ln169_355_reg_30327_reg[3]\(38),
      I2 => weights_8_q0(78),
      O => sext_ln169_225_fu_14010_p1(1)
    );
\add_ln169_355_reg_30327[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln169_355_reg_30327[3]_i_3_n_3\,
      I1 => \add_ln169_355_reg_30327[2]_i_2_n_3\,
      I2 => \add_ln169_355_reg_30327[3]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(2)
    );
\add_ln169_355_reg_30327[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6798986767986798"
    )
        port map (
      I0 => weights_8_q0(35),
      I1 => \add_ln169_355_reg_30327_reg[3]\(17),
      I2 => weights_8_q0(34),
      I3 => sext_ln169_225_fu_14010_p1(2),
      I4 => \add_ln169_355_reg_30327_reg[3]\(18),
      I5 => weights_8_q0(36),
      O => \add_ln169_355_reg_30327[2]_i_2_n_3\
    );
\add_ln169_355_reg_30327[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B224DBB2B224B224"
    )
        port map (
      I0 => \add_ln169_355_reg_30327[3]_i_2_n_3\,
      I1 => \add_ln169_355_reg_30327[3]_i_3_n_3\,
      I2 => sext_ln90_922_fu_13538_p1(2),
      I3 => sext_ln169_225_fu_14010_p1(2),
      I4 => \add_ln169_355_reg_30327_reg[3]\(18),
      I5 => weights_8_q0(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(3)
    );
\add_ln169_355_reg_30327[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96C396FF96FFFFFF"
    )
        port map (
      I0 => \add_ln169_355_reg_30327_reg[3]\(18),
      I1 => sext_ln90_922_fu_13538_p1(1),
      I2 => sext_ln169_225_fu_14010_p1(1),
      I3 => weights_8_q0(36),
      I4 => weights_8_q0(78),
      I5 => weights_8_q0(34),
      O => \add_ln169_355_reg_30327[3]_i_2_n_3\
    );
\add_ln169_355_reg_30327[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2FFD2D200D20000"
    )
        port map (
      I0 => weights_8_q0(34),
      I1 => \add_ln169_355_reg_30327_reg[3]\(17),
      I2 => weights_8_q0(35),
      I3 => \add_ln169_355_reg_30327_reg[3]\(18),
      I4 => weights_8_q0(36),
      I5 => sext_ln169_225_fu_14010_p1(1),
      O => \add_ln169_355_reg_30327[3]_i_3_n_3\
    );
\add_ln169_355_reg_30327[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(34),
      I1 => \add_ln169_355_reg_30327_reg[3]\(17),
      I2 => weights_8_q0(35),
      O => sext_ln90_922_fu_13538_p1(2)
    );
\add_ln169_355_reg_30327[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C2"
    )
        port map (
      I0 => weights_8_q0(78),
      I1 => \add_ln169_355_reg_30327_reg[3]\(38),
      I2 => weights_8_q0(79),
      O => sext_ln169_225_fu_14010_p1(2)
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA408C0024600004"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[0]_i_1__0_n_3\
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6802082028060000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[10]_i_1__0_n_3\
    );
\q0[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6080008000820000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[11]_i_1__1_n_3\
    );
\q0[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6082208020404000"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[12]_i_1__1_n_3\
    );
\q0[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000200000004000"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[13]_i_1__1_n_3\
    );
\q0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0420060000080000"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[14]_i_1_n_3\
    );
\q0[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \q0_reg[61]_0\,
      I1 => \q0_reg[73]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => tile_fu_444_reg(0),
      I4 => \q0_reg[18]_0\,
      O => \q0[15]_i_1__1_n_3\
    );
\q0[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0048000808008820"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[16]_i_1__0_n_3\
    );
\q0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0048000808008800"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[17]_i_1_n_3\
    );
\q0[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0046400000044000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[18]_i_1__0_n_3\
    );
\q0[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0046400000004000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[19]_i_1_n_3\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0420000002400000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[1]_i_1__0_n_3\
    );
\q0[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002420000004000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[20]_i_1_n_3\
    );
\q0[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2004000000002000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[21]_i_1_n_3\
    );
\q0[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000800008008004"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[61]_0\,
      O => \q0[23]_i_1__0_n_3\
    );
\q0[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0402040002200400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[18]_0\,
      I5 => \q0_reg[61]_0\,
      O => \q0[24]_i_1_n_3\
    );
\q0[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0042000000000000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[25]_i_1__0_n_3\
    );
\q0[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4600002000000C08"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[18]_0\,
      O => \q0[26]_i_1_n_3\
    );
\q0[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400002000000C00"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[18]_0\,
      O => \q0[27]_i_1__0_n_3\
    );
\q0[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0038000000000400"
    )
        port map (
      I0 => \q0_reg[73]_1\,
      I1 => \q0_reg[13]_0\,
      I2 => \q0_reg[43]_0\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[18]_0\,
      O => \q0[28]_i_1_n_3\
    );
\q0[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[73]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[18]_0\,
      O => \q0[29]_i_1__0_n_3\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8480240040000408"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[18]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[2]_i_1__0_n_3\
    );
\q0[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0042420000400080"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[30]_i_1__0_n_3\
    );
\q0[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440022000000000"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[31]_i_1__0_n_3\
    );
\q0[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2004400000000400"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[18]_0\,
      O => \q0[32]_i_1_n_3\
    );
\q0[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800020"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[61]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[18]_0\,
      O => \q0[33]_i_1_n_3\
    );
\q0[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0602020000800400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[18]_0\,
      O => \q0[34]_i_1_n_3\
    );
\q0[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000420008000000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[35]_i_1_n_3\
    );
\q0[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004202008000800"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[36]_i_1_n_3\
    );
\q0[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040200000008202"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[38]_i_1_n_3\
    );
\q0[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000008002"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[39]_i_1_n_3\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8040800000000000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[3]_i_1__1_n_3\
    );
\q0[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000004"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[61]_0\,
      O => \q0[40]_i_1__0_n_3\
    );
\q0[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \q0_reg[18]_0\,
      I1 => \q0_reg[73]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[61]_0\,
      I4 => tile_fu_444_reg(0),
      O => \q0[41]_i_1_n_3\
    );
\q0[42]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000200002000002"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[42]_i_1__0_n_3\
    );
\q0[43]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000002000002"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[43]_i_1__0_n_3\
    );
\q0[44]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060020000224000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[44]_i_1__0_n_3\
    );
\q0[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004200000200000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_1\,
      O => \q0[45]_i_1_n_3\
    );
\q0[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \q0_reg[73]_2\,
      I1 => \q0_reg[73]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => tile_fu_444_reg(0),
      I4 => \q0_reg[18]_0\,
      O => \q0[47]_i_1_n_3\
    );
\q0[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020C0020080000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[73]_2\,
      O => \q0[49]_i_1_n_3\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060044020400440"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[4]_i_1__0_n_3\
    );
\q0[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200004000000400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[18]_0\,
      O => \q0[51]_i_1_n_3\
    );
\q0[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000000C2000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[61]_0\,
      O => \q0[53]_i_1_n_3\
    );
\q0[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000020400044000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[54]_i_1_n_3\
    );
\q0[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000020000040000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[55]_i_1_n_3\
    );
\q0[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060462000840480"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[56]_i_1_n_3\
    );
\q0[57]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280800240400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[61]_0\,
      O => \q0[57]_i_1__0_n_3\
    );
\q0[58]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1020080040A04486"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[58]_i_1__0_n_3\
    );
\q0[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200008040002"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[61]_0\,
      O => \q0[59]_i_1_n_3\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600004000000400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[5]_i_1__0_n_3\
    );
\q0[60]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C8400000080408"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[60]_i_1__0_n_3\
    );
\q0[61]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800020"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[61]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[18]_0\,
      O => \q0[61]_i_1__0_n_3\
    );
\q0[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04008A400200000C"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[62]_i_1_n_3\
    );
\q0[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400024000000004"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[18]_0\,
      O => \q0[63]_i_1_n_3\
    );
\q0[64]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400040400000C"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[18]_0\,
      I5 => \q0_reg[61]_0\,
      O => \q0[64]_i_1__0_n_3\
    );
\q0[65]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888088888"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[65]_0\(0),
      I2 => \q0_reg[65]_1\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \q0[65]_i_1__1_n_3\
    );
\q0[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00280002"
    )
        port map (
      I0 => tile_fu_444_reg(0),
      I1 => \q0_reg[61]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[18]_0\,
      O => \q0[65]_i_2_n_3\
    );
\q0[66]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0240000000002008"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[66]_i_1__1_n_3\
    );
\q0[68]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4E0800000004040C"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[18]_0\,
      O => \q0[68]_i_1__0_n_3\
    );
\q0[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C08000400000004"
    )
        port map (
      I0 => \q0_reg[13]_0\,
      I1 => \q0_reg[43]_0\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[18]_0\,
      I5 => \q0_reg[73]_2\,
      O => \q0[69]_i_1_n_3\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60A0008020204802"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[6]_i_1__0_n_3\
    );
\q0[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C80000000C08"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[73]_3\,
      O => \q0[70]_i_1_n_3\
    );
\q0[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000088"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_2\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_3\,
      O => \q0[71]_i_1_n_3\
    );
\q0[72]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000240000044004"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[61]_0\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[73]_3\,
      O => \q0[72]_i_1__0_n_3\
    );
\q0[73]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000030"
    )
        port map (
      I0 => \q0_reg[73]_2\,
      I1 => \q0_reg[73]_0\,
      I2 => \q0_reg[51]_1\,
      I3 => \q0_reg[73]_3\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[73]_i_1__0_n_3\
    );
\q0[74]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080800000848C02"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[61]_0\,
      O => \q0[74]_i_1__0_n_3\
    );
\q0[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040C02"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[73]_1\,
      I4 => \q0_reg[73]_2\,
      I5 => \q0_reg[61]_0\,
      O => \q0[75]_i_1_n_3\
    );
\q0[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50802084C0408400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_3\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[76]_i_1_n_3\
    );
\q0[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4200004000000400"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[61]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[73]_1\,
      I5 => \q0_reg[73]_3\,
      O => \q0[77]_i_1_n_3\
    );
\q0[78]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3024640082428000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[78]_i_1__0_n_3\
    );
\q0[79]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1004600000420000"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[79]_i_1__0_n_3\
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60A0008000200802"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[73]_1\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[18]_0\,
      O => \q0[7]_i_1__0_n_3\
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1280008040000008"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[8]_i_1__0_n_3\
    );
\q0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1080008040000008"
    )
        port map (
      I0 => \q0_reg[73]_0\,
      I1 => \q0_reg[51]_1\,
      I2 => \q0_reg[18]_0\,
      I3 => \q0_reg[73]_2\,
      I4 => \q0_reg[61]_0\,
      I5 => \q0_reg[73]_1\,
      O => \q0[9]_i_1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__0_n_3\,
      Q => weights_8_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__0_n_3\,
      Q => weights_8_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__1_n_3\,
      Q => weights_8_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__1_n_3\,
      Q => weights_8_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__1_n_3\,
      Q => weights_8_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1_n_3\,
      Q => weights_8_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__1_n_3\,
      Q => weights_8_q0(15),
      R => \q0_reg[47]_1\
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__0_n_3\,
      Q => weights_8_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1_n_3\,
      Q => weights_8_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__0_n_3\,
      Q => weights_8_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1_n_3\,
      Q => weights_8_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__0_n_3\,
      Q => weights_8_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1_n_3\,
      Q => weights_8_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1_n_3\,
      Q => weights_8_q0(21),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__0_n_3\,
      Q => weights_8_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1_n_3\,
      Q => weights_8_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__0_n_3\,
      Q => weights_8_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1_n_3\,
      Q => weights_8_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__0_n_3\,
      Q => weights_8_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1_n_3\,
      Q => weights_8_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__0_n_3\,
      Q => weights_8_q0(29),
      R => \q0[65]_i_1__1_n_3\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__0_n_3\,
      Q => weights_8_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__0_n_3\,
      Q => weights_8_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__0_n_3\,
      Q => weights_8_q0(31),
      R => '0'
    );
\q0_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[32]_i_1_n_3\,
      Q => weights_8_q0(32),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1_n_3\,
      Q => weights_8_q0(33),
      R => \q0[65]_i_1__1_n_3\
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1_n_3\,
      Q => weights_8_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1_n_3\,
      Q => weights_8_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1_n_3\,
      Q => weights_8_q0(36),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1_n_3\,
      Q => weights_8_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1_n_3\,
      Q => weights_8_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__1_n_3\,
      Q => weights_8_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__0_n_3\,
      Q => weights_8_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1_n_3\,
      Q => weights_8_q0(41),
      R => \q0_reg[47]_1\
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__0_n_3\,
      Q => weights_8_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__0_n_3\,
      Q => weights_8_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__0_n_3\,
      Q => weights_8_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1_n_3\,
      Q => weights_8_q0(45),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1_n_3\,
      Q => weights_8_q0(47),
      R => \q0_reg[47]_1\
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1_n_3\,
      Q => weights_8_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__0_n_3\,
      Q => weights_8_q0(4),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1_n_3\,
      Q => weights_8_q0(51),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1_n_3\,
      Q => weights_8_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1_n_3\,
      Q => weights_8_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1_n_3\,
      Q => weights_8_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1_n_3\,
      Q => weights_8_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__0_n_3\,
      Q => weights_8_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__0_n_3\,
      Q => weights_8_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1_n_3\,
      Q => weights_8_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__0_n_3\,
      Q => weights_8_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__0_n_3\,
      Q => weights_8_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__0_n_3\,
      Q => weights_8_q0(61),
      R => \q0[65]_i_1__1_n_3\
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1_n_3\,
      Q => weights_8_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1_n_3\,
      Q => weights_8_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__0_n_3\,
      Q => weights_8_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_2_n_3\,
      Q => weights_8_q0(65),
      R => \q0[65]_i_1__1_n_3\
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__1_n_3\,
      Q => weights_8_q0(66),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__0_n_3\,
      Q => weights_8_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1_n_3\,
      Q => weights_8_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__0_n_3\,
      Q => weights_8_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1_n_3\,
      Q => weights_8_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1_n_3\,
      Q => weights_8_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__0_n_3\,
      Q => weights_8_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__0_n_3\,
      Q => weights_8_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__0_n_3\,
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1_n_3\,
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1_n_3\,
      Q => weights_8_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1_n_3\,
      Q => weights_8_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__0_n_3\,
      Q => weights_8_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__0_n_3\,
      Q => weights_8_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__0_n_3\,
      Q => weights_8_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__0_n_3\,
      Q => weights_8_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1_n_3\,
      Q => weights_8_q0(9),
      R => '0'
    );
\sub_ln90_357_reg_30252[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_357_reg_30252[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[33]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[42]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[26]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[61]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[65]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[55]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[51]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln169_395_reg_30412_reg[3]\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \q0_reg[76]_0\ : in STD_LOGIC;
    \q0_reg[71]_0\ : in STD_LOGIC;
    \q0_reg[76]_1\ : in STD_LOGIC;
    \q0_reg[76]_2\ : in STD_LOGIC;
    \q0_reg[41]_0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[29]_0\ : in STD_LOGIC;
    \q0_reg[29]_1\ : in STD_LOGIC;
    \q0_reg[1]_1\ : in STD_LOGIC;
    \q0_reg[76]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln169_362_reg_30342[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_362_reg_30342[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_362_reg_30342[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_362_reg_30342[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_362_reg_30342[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_362_reg_30342[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_362_reg_30342[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_362_reg_30342[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_366_reg_30352[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_371_reg_30362[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_371_reg_30362[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_371_reg_30362[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_371_reg_30362[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln169_375_reg_30372[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln169_381_reg_30382[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_381_reg_30382[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_381_reg_30382[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_381_reg_30382[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_385_reg_30392[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_385_reg_30392[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_385_reg_30392[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_385_reg_30392[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_390_reg_30402[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_390_reg_30402[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_390_reg_30402[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_390_reg_30402[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_393_reg_30407[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_393_reg_30407[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_393_reg_30407[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln169_395_reg_30412[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_395_reg_30412[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_395_reg_30412[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln169_395_reg_30412[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[10]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[13]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[14]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[15]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[17]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[18]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[19]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[21]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[23]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[25]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[26]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[29]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[30]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[31]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[33]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[34]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[35]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[36]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[37]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[38]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[39]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[40]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[41]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[42]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[43]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[44]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[45]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[46]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[47]_i_1__7_n_3\ : STD_LOGIC;
  signal \q0[48]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[49]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[50]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[51]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[52]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[53]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[54]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[55]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[56]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[57]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[58]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[59]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[60]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[61]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[62]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[63]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[64]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[65]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[66]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[67]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[68]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[69]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[70]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[71]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[72]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[73]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[74]_i_1__5_n_3\ : STD_LOGIC;
  signal \q0[75]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[76]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[77]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[78]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[79]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0[7]_i_1__4_n_3\ : STD_LOGIC;
  signal \q0[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \q0[9]_i_1__3_n_3\ : STD_LOGIC;
  signal sext_ln169_253_fu_15416_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_944_fu_14592_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_945_fu_14614_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_946_fu_14636_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_949_fu_14702_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_950_fu_14724_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_951_fu_14746_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_954_fu_14812_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_955_fu_14834_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_956_fu_14856_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_957_fu_14878_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_958_fu_14900_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_960_fu_14944_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_961_fu_14966_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_962_fu_14988_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_964_fu_15032_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_966_fu_15076_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal weights_9_q0 : STD_LOGIC_VECTOR ( 79 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[0]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[1]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[1]_i_2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[3]_i_4\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[3]_i_5\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[3]_i_6\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[3]_i_7\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \add_ln169_362_reg_30342[3]_i_8\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[0]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[1]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[1]_i_2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[3]_i_4\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[3]_i_5\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[3]_i_6\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[3]_i_7\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \add_ln169_366_reg_30352[3]_i_8\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[0]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[1]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[1]_i_2\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[1]_i_3\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[3]_i_2\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[3]_i_3\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[3]_i_4\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[3]_i_5\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[3]_i_7\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \add_ln169_371_reg_30362[3]_i_8\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[0]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[1]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[1]_i_2\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[3]_i_4\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[3]_i_5\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[3]_i_6\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[3]_i_7\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \add_ln169_375_reg_30372[3]_i_8\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[0]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[1]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[1]_i_2\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[1]_i_3\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[3]_i_2\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[3]_i_3\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[3]_i_4\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[3]_i_5\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[3]_i_7\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \add_ln169_381_reg_30382[3]_i_8\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[0]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[1]_i_1\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[1]_i_2\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[1]_i_3\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[3]_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[3]_i_3\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[3]_i_4\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[3]_i_5\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[3]_i_7\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \add_ln169_385_reg_30392[3]_i_8\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[0]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[1]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[1]_i_2\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[1]_i_3\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[3]_i_2\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[3]_i_3\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[3]_i_4\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[3]_i_5\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[3]_i_7\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \add_ln169_390_reg_30402[3]_i_8\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \add_ln169_393_reg_30407[0]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \add_ln169_393_reg_30407[1]_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \add_ln169_393_reg_30407[1]_i_3\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \add_ln169_393_reg_30407[2]_i_2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \add_ln169_393_reg_30407[3]_i_4\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \add_ln169_393_reg_30407[3]_i_5\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[0]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[1]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[1]_i_2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[1]_i_3\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[3]_i_2\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[3]_i_3\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[3]_i_4\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[3]_i_5\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[3]_i_7\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \add_ln169_395_reg_30412[3]_i_8\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \sub_ln90_397_reg_30337[1]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \sub_ln90_397_reg_30337[2]_i_1\ : label is "soft_lutpair618";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\add_ln169_362_reg_30342[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(72),
      I1 => weights_9_q0(76),
      I2 => weights_9_q0(70),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(0)
    );
\add_ln169_362_reg_30342[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(70),
      I1 => weights_9_q0(72),
      I2 => weights_9_q0(76),
      I3 => \add_ln169_362_reg_30342[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(1)
    );
\add_ln169_362_reg_30342[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(71),
      I1 => weights_9_q0(70),
      I2 => \add_ln169_395_reg_30412_reg[3]\(35),
      I3 => \add_ln169_362_reg_30342[3]_i_8_n_3\,
      I4 => \add_ln169_362_reg_30342[3]_i_7_n_3\,
      O => \add_ln169_362_reg_30342[1]_i_2_n_3\
    );
\add_ln169_362_reg_30342[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_9_q0(73),
      I1 => weights_9_q0(72),
      I2 => \add_ln169_395_reg_30412_reg[3]\(36),
      I3 => \add_ln169_362_reg_30342[3]_i_3_n_3\,
      I4 => \add_ln169_362_reg_30342[3]_i_5_n_3\,
      I5 => \add_ln169_362_reg_30342[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(2)
    );
\add_ln169_362_reg_30342[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_362_reg_30342[3]_i_2_n_3\,
      I1 => \add_ln169_362_reg_30342[3]_i_3_n_3\,
      I2 => \add_ln169_362_reg_30342[3]_i_4_n_3\,
      I3 => \add_ln169_362_reg_30342[3]_i_5_n_3\,
      I4 => \add_ln169_362_reg_30342[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3)
    );
\add_ln169_362_reg_30342[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(35),
      I1 => weights_9_q0(70),
      I2 => weights_9_q0(71),
      I3 => \add_ln169_395_reg_30412_reg[3]\(37),
      I4 => weights_9_q0(76),
      I5 => weights_9_q0(77),
      O => \add_ln169_362_reg_30342[3]_i_2_n_3\
    );
\add_ln169_362_reg_30342[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(35),
      I1 => weights_9_q0(70),
      I2 => weights_9_q0(71),
      I3 => \add_ln169_395_reg_30412_reg[3]\(37),
      I4 => weights_9_q0(76),
      I5 => weights_9_q0(77),
      O => \add_ln169_362_reg_30342[3]_i_3_n_3\
    );
\add_ln169_362_reg_30342[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(36),
      I1 => weights_9_q0(72),
      I2 => weights_9_q0(73),
      O => \add_ln169_362_reg_30342[3]_i_4_n_3\
    );
\add_ln169_362_reg_30342[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_9_q0(70),
      I1 => weights_9_q0(72),
      I2 => weights_9_q0(76),
      I3 => \add_ln169_362_reg_30342[1]_i_2_n_3\,
      O => \add_ln169_362_reg_30342[3]_i_5_n_3\
    );
\add_ln169_362_reg_30342[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(35),
      I1 => weights_9_q0(70),
      I2 => weights_9_q0(71),
      I3 => \add_ln169_362_reg_30342[3]_i_7_n_3\,
      I4 => \add_ln169_362_reg_30342[3]_i_8_n_3\,
      O => \add_ln169_362_reg_30342[3]_i_6_n_3\
    );
\add_ln169_362_reg_30342[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(37),
      I1 => weights_9_q0(76),
      I2 => weights_9_q0(77),
      O => \add_ln169_362_reg_30342[3]_i_7_n_3\
    );
\add_ln169_362_reg_30342[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(36),
      I1 => weights_9_q0(72),
      I2 => weights_9_q0(73),
      O => \add_ln169_362_reg_30342[3]_i_8_n_3\
    );
\add_ln169_364_reg_30347[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_9_q0(68),
      I1 => weights_9_q0(60),
      O => \q0_reg[61]_0\(0)
    );
\add_ln169_364_reg_30347[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(30),
      I1 => weights_9_q0(60),
      I2 => weights_9_q0(61),
      I3 => \add_ln169_395_reg_30412_reg[3]\(34),
      I4 => weights_9_q0(68),
      I5 => weights_9_q0(69),
      O => \q0_reg[61]_0\(1)
    );
\add_ln169_364_reg_30347[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(30),
      I1 => weights_9_q0(60),
      I2 => weights_9_q0(61),
      I3 => \add_ln169_395_reg_30412_reg[3]\(34),
      I4 => weights_9_q0(68),
      I5 => weights_9_q0(69),
      O => \q0_reg[61]_0\(2)
    );
\add_ln169_364_reg_30347[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_9_q0(61),
      I1 => weights_9_q0(60),
      I2 => \add_ln169_395_reg_30412_reg[3]\(30),
      I3 => weights_9_q0(69),
      I4 => weights_9_q0(68),
      I5 => \add_ln169_395_reg_30412_reg[3]\(34),
      O => \q0_reg[61]_0\(3)
    );
\add_ln169_366_reg_30352[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(62),
      I1 => weights_9_q0(58),
      I2 => weights_9_q0(66),
      O => D(0)
    );
\add_ln169_366_reg_30352[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(66),
      I1 => weights_9_q0(62),
      I2 => weights_9_q0(58),
      I3 => \add_ln169_366_reg_30352[1]_i_2_n_3\,
      O => D(1)
    );
\add_ln169_366_reg_30352[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(67),
      I1 => weights_9_q0(66),
      I2 => \add_ln169_395_reg_30412_reg[3]\(33),
      I3 => \add_ln169_366_reg_30352[3]_i_8_n_3\,
      I4 => \add_ln169_366_reg_30352[3]_i_7_n_3\,
      O => \add_ln169_366_reg_30352[1]_i_2_n_3\
    );
\add_ln169_366_reg_30352[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_9_q0(63),
      I1 => weights_9_q0(62),
      I2 => \add_ln169_395_reg_30412_reg[3]\(31),
      I3 => \add_ln169_366_reg_30352[3]_i_3_n_3\,
      I4 => \add_ln169_366_reg_30352[3]_i_5_n_3\,
      I5 => \add_ln169_366_reg_30352[3]_i_6_n_3\,
      O => D(2)
    );
\add_ln169_366_reg_30352[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_366_reg_30352[3]_i_2_n_3\,
      I1 => \add_ln169_366_reg_30352[3]_i_3_n_3\,
      I2 => \add_ln169_366_reg_30352[3]_i_4_n_3\,
      I3 => \add_ln169_366_reg_30352[3]_i_5_n_3\,
      I4 => \add_ln169_366_reg_30352[3]_i_6_n_3\,
      O => D(3)
    );
\add_ln169_366_reg_30352[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(33),
      I1 => weights_9_q0(66),
      I2 => weights_9_q0(67),
      I3 => \add_ln169_395_reg_30412_reg[3]\(29),
      I4 => weights_9_q0(58),
      I5 => weights_9_q0(59),
      O => \add_ln169_366_reg_30352[3]_i_2_n_3\
    );
\add_ln169_366_reg_30352[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(33),
      I1 => weights_9_q0(66),
      I2 => weights_9_q0(67),
      I3 => \add_ln169_395_reg_30412_reg[3]\(29),
      I4 => weights_9_q0(58),
      I5 => weights_9_q0(59),
      O => \add_ln169_366_reg_30352[3]_i_3_n_3\
    );
\add_ln169_366_reg_30352[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(31),
      I1 => weights_9_q0(62),
      I2 => weights_9_q0(63),
      O => \add_ln169_366_reg_30352[3]_i_4_n_3\
    );
\add_ln169_366_reg_30352[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_9_q0(66),
      I1 => weights_9_q0(62),
      I2 => weights_9_q0(58),
      I3 => \add_ln169_366_reg_30352[1]_i_2_n_3\,
      O => \add_ln169_366_reg_30352[3]_i_5_n_3\
    );
\add_ln169_366_reg_30352[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(33),
      I1 => weights_9_q0(66),
      I2 => weights_9_q0(67),
      I3 => \add_ln169_366_reg_30352[3]_i_7_n_3\,
      I4 => \add_ln169_366_reg_30352[3]_i_8_n_3\,
      O => \add_ln169_366_reg_30352[3]_i_6_n_3\
    );
\add_ln169_366_reg_30352[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(29),
      I1 => weights_9_q0(58),
      I2 => weights_9_q0(59),
      O => \add_ln169_366_reg_30352[3]_i_7_n_3\
    );
\add_ln169_366_reg_30352[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(31),
      I1 => weights_9_q0(62),
      I2 => weights_9_q0(63),
      O => \add_ln169_366_reg_30352[3]_i_8_n_3\
    );
\add_ln169_369_reg_30357[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_9_q0(40),
      I1 => weights_9_q0(64),
      O => \q0_reg[65]_0\(0)
    );
\add_ln169_369_reg_30357[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(20),
      I1 => weights_9_q0(40),
      I2 => weights_9_q0(41),
      I3 => \add_ln169_395_reg_30412_reg[3]\(32),
      I4 => weights_9_q0(64),
      I5 => weights_9_q0(65),
      O => \q0_reg[65]_0\(1)
    );
\add_ln169_369_reg_30357[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(20),
      I1 => weights_9_q0(40),
      I2 => weights_9_q0(41),
      I3 => weights_9_q0(65),
      I4 => weights_9_q0(64),
      I5 => \add_ln169_395_reg_30412_reg[3]\(32),
      O => \q0_reg[65]_0\(2)
    );
\add_ln169_369_reg_30357[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DFD089808009D98"
    )
        port map (
      I0 => weights_9_q0(65),
      I1 => \add_ln169_395_reg_30412_reg[3]\(32),
      I2 => weights_9_q0(64),
      I3 => weights_9_q0(40),
      I4 => weights_9_q0(41),
      I5 => \add_ln169_395_reg_30412_reg[3]\(20),
      O => \q0_reg[65]_0\(3)
    );
\add_ln169_371_reg_30362[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(42),
      I1 => weights_9_q0(46),
      I2 => weights_9_q0(38),
      O => \q0_reg[42]_0\(0)
    );
\add_ln169_371_reg_30362[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(42),
      I1 => weights_9_q0(38),
      I2 => weights_9_q0(46),
      I3 => \add_ln169_371_reg_30362[1]_i_2_n_3\,
      O => \q0_reg[42]_0\(1)
    );
\add_ln169_371_reg_30362[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(43),
      I1 => weights_9_q0(42),
      I2 => \add_ln169_395_reg_30412_reg[3]\(21),
      I3 => sext_ln90_966_fu_15076_p1(1),
      I4 => sext_ln90_962_fu_14988_p1(1),
      O => \add_ln169_371_reg_30362[1]_i_2_n_3\
    );
\add_ln169_371_reg_30362[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(23),
      I1 => weights_9_q0(46),
      I2 => weights_9_q0(47),
      O => sext_ln90_966_fu_15076_p1(1)
    );
\add_ln169_371_reg_30362[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_371_reg_30362[2]_i_2_n_3\,
      I1 => weights_9_q0(43),
      I2 => weights_9_q0(42),
      I3 => \add_ln169_395_reg_30412_reg[3]\(21),
      I4 => \add_ln169_371_reg_30362[3]_i_2_n_3\,
      I5 => \add_ln169_371_reg_30362[3]_i_3_n_3\,
      O => \q0_reg[42]_0\(2)
    );
\add_ln169_371_reg_30362[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_9_q0(39),
      I1 => weights_9_q0(38),
      I2 => \add_ln169_395_reg_30412_reg[3]\(19),
      I3 => weights_9_q0(47),
      I4 => weights_9_q0(46),
      I5 => \add_ln169_395_reg_30412_reg[3]\(23),
      O => \add_ln169_371_reg_30362[2]_i_2_n_3\
    );
\add_ln169_371_reg_30362[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_371_reg_30362[3]_i_2_n_3\,
      I1 => \add_ln169_371_reg_30362[3]_i_3_n_3\,
      I2 => sext_ln90_962_fu_14988_p1(2),
      I3 => sext_ln90_966_fu_15076_p1(2),
      I4 => sext_ln90_964_fu_15032_p1(2),
      O => \q0_reg[42]_0\(3)
    );
\add_ln169_371_reg_30362[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_371_reg_30362[1]_i_2_n_3\,
      I1 => weights_9_q0(42),
      I2 => weights_9_q0(38),
      I3 => weights_9_q0(46),
      O => \add_ln169_371_reg_30362[3]_i_2_n_3\
    );
\add_ln169_371_reg_30362[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_9_q0(47),
      I1 => weights_9_q0(46),
      I2 => \add_ln169_395_reg_30412_reg[3]\(23),
      I3 => sext_ln90_962_fu_14988_p1(1),
      I4 => sext_ln90_964_fu_15032_p1(1),
      O => \add_ln169_371_reg_30362[3]_i_3_n_3\
    );
\add_ln169_371_reg_30362[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(19),
      I1 => weights_9_q0(38),
      I2 => weights_9_q0(39),
      O => sext_ln90_962_fu_14988_p1(2)
    );
\add_ln169_371_reg_30362[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(23),
      I1 => weights_9_q0(46),
      I2 => weights_9_q0(47),
      O => sext_ln90_966_fu_15076_p1(2)
    );
\add_ln169_371_reg_30362[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(21),
      I1 => weights_9_q0(42),
      I2 => weights_9_q0(43),
      O => sext_ln90_964_fu_15032_p1(2)
    );
\add_ln169_371_reg_30362[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(19),
      I1 => weights_9_q0(38),
      I2 => weights_9_q0(39),
      O => sext_ln90_962_fu_14988_p1(1)
    );
\add_ln169_371_reg_30362[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(21),
      I1 => weights_9_q0(42),
      I2 => weights_9_q0(43),
      O => sext_ln90_964_fu_15032_p1(1)
    );
\add_ln169_373_reg_30367[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_9_q0(44),
      I1 => weights_9_q0(50),
      O => \q0_reg[51]_0\(0)
    );
\add_ln169_373_reg_30367[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(25),
      I1 => weights_9_q0(50),
      I2 => weights_9_q0(51),
      I3 => \add_ln169_395_reg_30412_reg[3]\(22),
      I4 => weights_9_q0(44),
      I5 => weights_9_q0(45),
      O => \q0_reg[51]_0\(1)
    );
\add_ln169_373_reg_30367[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(25),
      I1 => weights_9_q0(50),
      I2 => weights_9_q0(51),
      I3 => \add_ln169_395_reg_30412_reg[3]\(22),
      I4 => weights_9_q0(44),
      I5 => weights_9_q0(45),
      O => \q0_reg[51]_0\(2)
    );
\add_ln169_373_reg_30367[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_9_q0(51),
      I1 => weights_9_q0(50),
      I2 => \add_ln169_395_reg_30412_reg[3]\(25),
      I3 => weights_9_q0(45),
      I4 => weights_9_q0(44),
      I5 => \add_ln169_395_reg_30412_reg[3]\(22),
      O => \q0_reg[51]_0\(3)
    );
\add_ln169_375_reg_30372[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(52),
      I1 => weights_9_q0(48),
      I2 => weights_9_q0(56),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(0)
    );
\add_ln169_375_reg_30372[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(56),
      I1 => weights_9_q0(52),
      I2 => weights_9_q0(48),
      I3 => \add_ln169_375_reg_30372[1]_i_2_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(1)
    );
\add_ln169_375_reg_30372[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(57),
      I1 => weights_9_q0(56),
      I2 => \add_ln169_395_reg_30412_reg[3]\(28),
      I3 => \add_ln169_375_reg_30372[3]_i_8_n_3\,
      I4 => \add_ln169_375_reg_30372[3]_i_7_n_3\,
      O => \add_ln169_375_reg_30372[1]_i_2_n_3\
    );
\add_ln169_375_reg_30372[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A45B5BA45BA4A45B"
    )
        port map (
      I0 => weights_9_q0(53),
      I1 => weights_9_q0(52),
      I2 => \add_ln169_395_reg_30412_reg[3]\(26),
      I3 => \add_ln169_375_reg_30372[3]_i_3_n_3\,
      I4 => \add_ln169_375_reg_30372[3]_i_5_n_3\,
      I5 => \add_ln169_375_reg_30372[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(2)
    );
\add_ln169_375_reg_30372[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E0A6F2E"
    )
        port map (
      I0 => \add_ln169_375_reg_30372[3]_i_2_n_3\,
      I1 => \add_ln169_375_reg_30372[3]_i_3_n_3\,
      I2 => \add_ln169_375_reg_30372[3]_i_4_n_3\,
      I3 => \add_ln169_375_reg_30372[3]_i_5_n_3\,
      I4 => \add_ln169_375_reg_30372[3]_i_6_n_3\,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3)
    );
\add_ln169_375_reg_30372[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A400A40000A40000"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(28),
      I1 => weights_9_q0(56),
      I2 => weights_9_q0(57),
      I3 => \add_ln169_395_reg_30412_reg[3]\(24),
      I4 => weights_9_q0(48),
      I5 => weights_9_q0(49),
      O => \add_ln169_375_reg_30372[3]_i_2_n_3\
    );
\add_ln169_375_reg_30372[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(28),
      I1 => weights_9_q0(56),
      I2 => weights_9_q0(57),
      I3 => \add_ln169_395_reg_30412_reg[3]\(24),
      I4 => weights_9_q0(48),
      I5 => weights_9_q0(49),
      O => \add_ln169_375_reg_30372[3]_i_3_n_3\
    );
\add_ln169_375_reg_30372[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5B"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(26),
      I1 => weights_9_q0(52),
      I2 => weights_9_q0(53),
      O => \add_ln169_375_reg_30372[3]_i_4_n_3\
    );
\add_ln169_375_reg_30372[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17FF"
    )
        port map (
      I0 => weights_9_q0(56),
      I1 => weights_9_q0(52),
      I2 => weights_9_q0(48),
      I3 => \add_ln169_375_reg_30372[1]_i_2_n_3\,
      O => \add_ln169_375_reg_30372[3]_i_5_n_3\
    );
\add_ln169_375_reg_30372[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB4B400"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(28),
      I1 => weights_9_q0(56),
      I2 => weights_9_q0(57),
      I3 => \add_ln169_375_reg_30372[3]_i_7_n_3\,
      I4 => \add_ln169_375_reg_30372[3]_i_8_n_3\,
      O => \add_ln169_375_reg_30372[3]_i_6_n_3\
    );
\add_ln169_375_reg_30372[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(24),
      I1 => weights_9_q0(48),
      I2 => weights_9_q0(49),
      O => \add_ln169_375_reg_30372[3]_i_7_n_3\
    );
\add_ln169_375_reg_30372[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(26),
      I1 => weights_9_q0(52),
      I2 => weights_9_q0(53),
      O => \add_ln169_375_reg_30372[3]_i_8_n_3\
    );
\add_ln169_379_reg_30377[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_9_q0(0),
      I1 => weights_9_q0(54),
      O => \q0_reg[55]_0\(0)
    );
\add_ln169_379_reg_30377[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(0),
      I1 => weights_9_q0(0),
      I2 => weights_9_q0(1),
      I3 => \add_ln169_395_reg_30412_reg[3]\(27),
      I4 => weights_9_q0(54),
      I5 => weights_9_q0(55),
      O => \q0_reg[55]_0\(1)
    );
\add_ln169_379_reg_30377[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EFA420A710A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(0),
      I1 => weights_9_q0(0),
      I2 => weights_9_q0(1),
      I3 => weights_9_q0(55),
      I4 => weights_9_q0(54),
      I5 => \add_ln169_395_reg_30412_reg[3]\(27),
      O => \q0_reg[55]_0\(2)
    );
\add_ln169_379_reg_30377[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DFD089808009D98"
    )
        port map (
      I0 => weights_9_q0(55),
      I1 => \add_ln169_395_reg_30412_reg[3]\(27),
      I2 => weights_9_q0(54),
      I3 => weights_9_q0(0),
      I4 => weights_9_q0(1),
      I5 => \add_ln169_395_reg_30412_reg[3]\(0),
      O => \q0_reg[55]_0\(3)
    );
\add_ln169_381_reg_30382[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(6),
      I1 => weights_9_q0(4),
      I2 => weights_9_q0(2),
      O => \q0_reg[6]_0\(0)
    );
\add_ln169_381_reg_30382[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(6),
      I1 => weights_9_q0(2),
      I2 => weights_9_q0(4),
      I3 => \add_ln169_381_reg_30382[1]_i_2_n_3\,
      O => \q0_reg[6]_0\(1)
    );
\add_ln169_381_reg_30382[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(7),
      I1 => weights_9_q0(6),
      I2 => \add_ln169_395_reg_30412_reg[3]\(3),
      I3 => sext_ln90_945_fu_14614_p1(1),
      I4 => sext_ln90_944_fu_14592_p1(1),
      O => \add_ln169_381_reg_30382[1]_i_2_n_3\
    );
\add_ln169_381_reg_30382[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(2),
      I1 => weights_9_q0(4),
      I2 => weights_9_q0(5),
      O => sext_ln90_945_fu_14614_p1(1)
    );
\add_ln169_381_reg_30382[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_381_reg_30382[2]_i_2_n_3\,
      I1 => weights_9_q0(7),
      I2 => weights_9_q0(6),
      I3 => \add_ln169_395_reg_30412_reg[3]\(3),
      I4 => \add_ln169_381_reg_30382[3]_i_2_n_3\,
      I5 => \add_ln169_381_reg_30382[3]_i_3_n_3\,
      O => \q0_reg[6]_0\(2)
    );
\add_ln169_381_reg_30382[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_9_q0(3),
      I1 => weights_9_q0(2),
      I2 => \add_ln169_395_reg_30412_reg[3]\(1),
      I3 => weights_9_q0(5),
      I4 => weights_9_q0(4),
      I5 => \add_ln169_395_reg_30412_reg[3]\(2),
      O => \add_ln169_381_reg_30382[2]_i_2_n_3\
    );
\add_ln169_381_reg_30382[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_381_reg_30382[3]_i_2_n_3\,
      I1 => \add_ln169_381_reg_30382[3]_i_3_n_3\,
      I2 => sext_ln90_944_fu_14592_p1(2),
      I3 => sext_ln90_945_fu_14614_p1(2),
      I4 => sext_ln90_946_fu_14636_p1(2),
      O => \q0_reg[6]_0\(3)
    );
\add_ln169_381_reg_30382[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_381_reg_30382[1]_i_2_n_3\,
      I1 => weights_9_q0(6),
      I2 => weights_9_q0(2),
      I3 => weights_9_q0(4),
      O => \add_ln169_381_reg_30382[3]_i_2_n_3\
    );
\add_ln169_381_reg_30382[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_9_q0(5),
      I1 => weights_9_q0(4),
      I2 => \add_ln169_395_reg_30412_reg[3]\(2),
      I3 => sext_ln90_944_fu_14592_p1(1),
      I4 => sext_ln90_946_fu_14636_p1(1),
      O => \add_ln169_381_reg_30382[3]_i_3_n_3\
    );
\add_ln169_381_reg_30382[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(1),
      I1 => weights_9_q0(2),
      I2 => weights_9_q0(3),
      O => sext_ln90_944_fu_14592_p1(2)
    );
\add_ln169_381_reg_30382[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(2),
      I1 => weights_9_q0(4),
      I2 => weights_9_q0(5),
      O => sext_ln90_945_fu_14614_p1(2)
    );
\add_ln169_381_reg_30382[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(3),
      I1 => weights_9_q0(6),
      I2 => weights_9_q0(7),
      O => sext_ln90_946_fu_14636_p1(2)
    );
\add_ln169_381_reg_30382[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(1),
      I1 => weights_9_q0(2),
      I2 => weights_9_q0(3),
      O => sext_ln90_944_fu_14592_p1(1)
    );
\add_ln169_381_reg_30382[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(3),
      I1 => weights_9_q0(6),
      I2 => weights_9_q0(7),
      O => sext_ln90_946_fu_14636_p1(1)
    );
\add_ln169_383_reg_30387[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_9_q0(10),
      I1 => weights_9_q0(8),
      O => \q0_reg[9]_0\(0)
    );
\add_ln169_383_reg_30387[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(4),
      I1 => weights_9_q0(8),
      I2 => weights_9_q0(9),
      I3 => \add_ln169_395_reg_30412_reg[3]\(5),
      I4 => weights_9_q0(10),
      I5 => weights_9_q0(11),
      O => \q0_reg[9]_0\(1)
    );
\add_ln169_383_reg_30387[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(4),
      I1 => weights_9_q0(8),
      I2 => weights_9_q0(9),
      I3 => \add_ln169_395_reg_30412_reg[3]\(5),
      I4 => weights_9_q0(10),
      I5 => weights_9_q0(11),
      O => \q0_reg[9]_0\(2)
    );
\add_ln169_383_reg_30387[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_9_q0(9),
      I1 => weights_9_q0(8),
      I2 => \add_ln169_395_reg_30412_reg[3]\(4),
      I3 => weights_9_q0(11),
      I4 => weights_9_q0(10),
      I5 => \add_ln169_395_reg_30412_reg[3]\(5),
      O => \q0_reg[9]_0\(3)
    );
\add_ln169_385_reg_30392[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(16),
      I1 => weights_9_q0(14),
      I2 => weights_9_q0(12),
      O => \q0_reg[16]_0\(0)
    );
\add_ln169_385_reg_30392[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(16),
      I1 => weights_9_q0(12),
      I2 => weights_9_q0(14),
      I3 => \add_ln169_385_reg_30392[1]_i_2_n_3\,
      O => \q0_reg[16]_0\(1)
    );
\add_ln169_385_reg_30392[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(17),
      I1 => weights_9_q0(16),
      I2 => \add_ln169_395_reg_30412_reg[3]\(8),
      I3 => sext_ln90_950_fu_14724_p1(1),
      I4 => sext_ln90_949_fu_14702_p1(1),
      O => \add_ln169_385_reg_30392[1]_i_2_n_3\
    );
\add_ln169_385_reg_30392[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(7),
      I1 => weights_9_q0(14),
      I2 => weights_9_q0(15),
      O => sext_ln90_950_fu_14724_p1(1)
    );
\add_ln169_385_reg_30392[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_385_reg_30392[2]_i_2_n_3\,
      I1 => weights_9_q0(17),
      I2 => weights_9_q0(16),
      I3 => \add_ln169_395_reg_30412_reg[3]\(8),
      I4 => \add_ln169_385_reg_30392[3]_i_2_n_3\,
      I5 => \add_ln169_385_reg_30392[3]_i_3_n_3\,
      O => \q0_reg[16]_0\(2)
    );
\add_ln169_385_reg_30392[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_9_q0(13),
      I1 => weights_9_q0(12),
      I2 => \add_ln169_395_reg_30412_reg[3]\(6),
      I3 => weights_9_q0(15),
      I4 => weights_9_q0(14),
      I5 => \add_ln169_395_reg_30412_reg[3]\(7),
      O => \add_ln169_385_reg_30392[2]_i_2_n_3\
    );
\add_ln169_385_reg_30392[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_385_reg_30392[3]_i_2_n_3\,
      I1 => \add_ln169_385_reg_30392[3]_i_3_n_3\,
      I2 => sext_ln90_949_fu_14702_p1(2),
      I3 => sext_ln90_950_fu_14724_p1(2),
      I4 => sext_ln90_951_fu_14746_p1(2),
      O => \q0_reg[16]_0\(3)
    );
\add_ln169_385_reg_30392[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_385_reg_30392[1]_i_2_n_3\,
      I1 => weights_9_q0(16),
      I2 => weights_9_q0(12),
      I3 => weights_9_q0(14),
      O => \add_ln169_385_reg_30392[3]_i_2_n_3\
    );
\add_ln169_385_reg_30392[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_9_q0(15),
      I1 => weights_9_q0(14),
      I2 => \add_ln169_395_reg_30412_reg[3]\(7),
      I3 => sext_ln90_949_fu_14702_p1(1),
      I4 => sext_ln90_951_fu_14746_p1(1),
      O => \add_ln169_385_reg_30392[3]_i_3_n_3\
    );
\add_ln169_385_reg_30392[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(6),
      I1 => weights_9_q0(12),
      I2 => weights_9_q0(13),
      O => sext_ln90_949_fu_14702_p1(2)
    );
\add_ln169_385_reg_30392[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(7),
      I1 => weights_9_q0(14),
      I2 => weights_9_q0(15),
      O => sext_ln90_950_fu_14724_p1(2)
    );
\add_ln169_385_reg_30392[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(8),
      I1 => weights_9_q0(16),
      I2 => weights_9_q0(17),
      O => sext_ln90_951_fu_14746_p1(2)
    );
\add_ln169_385_reg_30392[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(6),
      I1 => weights_9_q0(12),
      I2 => weights_9_q0(13),
      O => sext_ln90_949_fu_14702_p1(1)
    );
\add_ln169_385_reg_30392[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(8),
      I1 => weights_9_q0(16),
      I2 => weights_9_q0(17),
      O => sext_ln90_951_fu_14746_p1(1)
    );
\add_ln169_388_reg_30397[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => weights_9_q0(20),
      I1 => weights_9_q0(18),
      O => \q0_reg[19]_0\(0)
    );
\add_ln169_388_reg_30397[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87784B4B7887B4B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(9),
      I1 => weights_9_q0(18),
      I2 => weights_9_q0(19),
      I3 => \add_ln169_395_reg_30412_reg[3]\(10),
      I4 => weights_9_q0(20),
      I5 => weights_9_q0(21),
      O => \q0_reg[19]_0\(1)
    );
\add_ln169_388_reg_30397[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A720EF1020A7A4A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(9),
      I1 => weights_9_q0(18),
      I2 => weights_9_q0(19),
      I3 => \add_ln169_395_reg_30412_reg[3]\(10),
      I4 => weights_9_q0(20),
      I5 => weights_9_q0(21),
      O => \q0_reg[19]_0\(2)
    );
\add_ln169_388_reg_30397[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B520FDA420B500A4"
    )
        port map (
      I0 => weights_9_q0(19),
      I1 => weights_9_q0(18),
      I2 => \add_ln169_395_reg_30412_reg[3]\(9),
      I3 => weights_9_q0(21),
      I4 => weights_9_q0(20),
      I5 => \add_ln169_395_reg_30412_reg[3]\(10),
      O => \q0_reg[19]_0\(3)
    );
\add_ln169_390_reg_30402[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(26),
      I1 => weights_9_q0(24),
      I2 => weights_9_q0(22),
      O => \q0_reg[26]_0\(0)
    );
\add_ln169_390_reg_30402[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(26),
      I1 => weights_9_q0(22),
      I2 => weights_9_q0(24),
      I3 => \add_ln169_390_reg_30402[1]_i_2_n_3\,
      O => \q0_reg[26]_0\(1)
    );
\add_ln169_390_reg_30402[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(27),
      I1 => weights_9_q0(26),
      I2 => \add_ln169_395_reg_30412_reg[3]\(13),
      I3 => sext_ln90_955_fu_14834_p1(1),
      I4 => sext_ln90_954_fu_14812_p1(1),
      O => \add_ln169_390_reg_30402[1]_i_2_n_3\
    );
\add_ln169_390_reg_30402[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(12),
      I1 => weights_9_q0(24),
      I2 => weights_9_q0(25),
      O => sext_ln90_955_fu_14834_p1(1)
    );
\add_ln169_390_reg_30402[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_390_reg_30402[2]_i_2_n_3\,
      I1 => weights_9_q0(27),
      I2 => weights_9_q0(26),
      I3 => \add_ln169_395_reg_30412_reg[3]\(13),
      I4 => \add_ln169_390_reg_30402[3]_i_2_n_3\,
      I5 => \add_ln169_390_reg_30402[3]_i_3_n_3\,
      O => \q0_reg[26]_0\(2)
    );
\add_ln169_390_reg_30402[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_9_q0(23),
      I1 => weights_9_q0(22),
      I2 => \add_ln169_395_reg_30412_reg[3]\(11),
      I3 => weights_9_q0(25),
      I4 => weights_9_q0(24),
      I5 => \add_ln169_395_reg_30412_reg[3]\(12),
      O => \add_ln169_390_reg_30402[2]_i_2_n_3\
    );
\add_ln169_390_reg_30402[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_390_reg_30402[3]_i_2_n_3\,
      I1 => \add_ln169_390_reg_30402[3]_i_3_n_3\,
      I2 => sext_ln90_954_fu_14812_p1(2),
      I3 => sext_ln90_955_fu_14834_p1(2),
      I4 => sext_ln90_956_fu_14856_p1(2),
      O => \q0_reg[26]_0\(3)
    );
\add_ln169_390_reg_30402[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_390_reg_30402[1]_i_2_n_3\,
      I1 => weights_9_q0(26),
      I2 => weights_9_q0(22),
      I3 => weights_9_q0(24),
      O => \add_ln169_390_reg_30402[3]_i_2_n_3\
    );
\add_ln169_390_reg_30402[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_9_q0(25),
      I1 => weights_9_q0(24),
      I2 => \add_ln169_395_reg_30412_reg[3]\(12),
      I3 => sext_ln90_954_fu_14812_p1(1),
      I4 => sext_ln90_956_fu_14856_p1(1),
      O => \add_ln169_390_reg_30402[3]_i_3_n_3\
    );
\add_ln169_390_reg_30402[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(11),
      I1 => weights_9_q0(22),
      I2 => weights_9_q0(23),
      O => sext_ln90_954_fu_14812_p1(2)
    );
\add_ln169_390_reg_30402[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(12),
      I1 => weights_9_q0(24),
      I2 => weights_9_q0(25),
      O => sext_ln90_955_fu_14834_p1(2)
    );
\add_ln169_390_reg_30402[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(13),
      I1 => weights_9_q0(26),
      I2 => weights_9_q0(27),
      O => sext_ln90_956_fu_14856_p1(2)
    );
\add_ln169_390_reg_30402[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(11),
      I1 => weights_9_q0(22),
      I2 => weights_9_q0(23),
      O => sext_ln90_954_fu_14812_p1(1)
    );
\add_ln169_390_reg_30402[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(13),
      I1 => weights_9_q0(26),
      I2 => weights_9_q0(27),
      O => sext_ln90_956_fu_14856_p1(1)
    );
\add_ln169_393_reg_30407[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(28),
      I1 => weights_9_q0(33),
      I2 => weights_9_q0(30),
      O => \q0_reg[33]_0\(0)
    );
\add_ln169_393_reg_30407[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E87E187E1781E78"
    )
        port map (
      I0 => weights_9_q0(28),
      I1 => weights_9_q0(30),
      I2 => sext_ln90_958_fu_14900_p1(1),
      I3 => weights_9_q0(33),
      I4 => \add_ln169_395_reg_30412_reg[3]\(16),
      I5 => sext_ln90_957_fu_14878_p1(1),
      O => \q0_reg[33]_0\(1)
    );
\add_ln169_393_reg_30407[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(15),
      I1 => weights_9_q0(30),
      I2 => weights_9_q0(31),
      O => sext_ln90_958_fu_14900_p1(1)
    );
\add_ln169_393_reg_30407[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(14),
      I1 => weights_9_q0(28),
      I2 => weights_9_q0(29),
      O => sext_ln90_957_fu_14878_p1(1)
    );
\add_ln169_393_reg_30407[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_393_reg_30407[2]_i_2_n_3\,
      I1 => weights_9_q0(29),
      I2 => weights_9_q0(28),
      I3 => \add_ln169_395_reg_30412_reg[3]\(14),
      I4 => \add_ln169_393_reg_30407[3]_i_2_n_3\,
      I5 => \add_ln169_393_reg_30407[3]_i_3_n_3\,
      O => \q0_reg[33]_0\(2)
    );
\add_ln169_393_reg_30407[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5BA4A4A4"
    )
        port map (
      I0 => weights_9_q0(31),
      I1 => weights_9_q0(30),
      I2 => \add_ln169_395_reg_30412_reg[3]\(15),
      I3 => weights_9_q0(33),
      I4 => \add_ln169_395_reg_30412_reg[3]\(16),
      O => \add_ln169_393_reg_30407[2]_i_2_n_3\
    );
\add_ln169_393_reg_30407[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E771717171181818"
    )
        port map (
      I0 => \add_ln169_393_reg_30407[3]_i_2_n_3\,
      I1 => \add_ln169_393_reg_30407[3]_i_3_n_3\,
      I2 => sext_ln90_958_fu_14900_p1(2),
      I3 => weights_9_q0(33),
      I4 => \add_ln169_395_reg_30412_reg[3]\(16),
      I5 => sext_ln90_957_fu_14878_p1(2),
      O => \q0_reg[33]_0\(3)
    );
\add_ln169_393_reg_30407[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"969696005A000000"
    )
        port map (
      I0 => sext_ln90_958_fu_14900_p1(1),
      I1 => \add_ln169_395_reg_30412_reg[3]\(16),
      I2 => sext_ln90_957_fu_14878_p1(1),
      I3 => weights_9_q0(28),
      I4 => weights_9_q0(30),
      I5 => weights_9_q0(33),
      O => \add_ln169_393_reg_30407[3]_i_2_n_3\
    );
\add_ln169_393_reg_30407[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880F88080F8F880"
    )
        port map (
      I0 => weights_9_q0(33),
      I1 => \add_ln169_395_reg_30412_reg[3]\(16),
      I2 => sext_ln90_958_fu_14900_p1(1),
      I3 => weights_9_q0(29),
      I4 => weights_9_q0(28),
      I5 => \add_ln169_395_reg_30412_reg[3]\(14),
      O => \add_ln169_393_reg_30407[3]_i_3_n_3\
    );
\add_ln169_393_reg_30407[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(15),
      I1 => weights_9_q0(30),
      I2 => weights_9_q0(31),
      O => sext_ln90_958_fu_14900_p1(2)
    );
\add_ln169_393_reg_30407[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(14),
      I1 => weights_9_q0(28),
      I2 => weights_9_q0(29),
      O => sext_ln90_957_fu_14878_p1(2)
    );
\add_ln169_395_reg_30412[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => weights_9_q0(34),
      I1 => weights_9_q0(78),
      I2 => weights_9_q0(36),
      O => \q0_reg[34]_0\(0)
    );
\add_ln169_395_reg_30412[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => weights_9_q0(34),
      I1 => weights_9_q0(36),
      I2 => weights_9_q0(78),
      I3 => \add_ln169_395_reg_30412[1]_i_2_n_3\,
      O => \q0_reg[34]_0\(1)
    );
\add_ln169_395_reg_30412[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A65959A6"
    )
        port map (
      I0 => weights_9_q0(35),
      I1 => weights_9_q0(34),
      I2 => \add_ln169_395_reg_30412_reg[3]\(17),
      I3 => sext_ln169_253_fu_15416_p1(1),
      I4 => sext_ln90_961_fu_14966_p1(1),
      O => \add_ln169_395_reg_30412[1]_i_2_n_3\
    );
\add_ln169_395_reg_30412[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(38),
      I1 => weights_9_q0(78),
      I2 => weights_9_q0(79),
      O => sext_ln169_253_fu_15416_p1(1)
    );
\add_ln169_395_reg_30412[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"669A99659965669A"
    )
        port map (
      I0 => \add_ln169_395_reg_30412[2]_i_2_n_3\,
      I1 => weights_9_q0(35),
      I2 => weights_9_q0(34),
      I3 => \add_ln169_395_reg_30412_reg[3]\(17),
      I4 => \add_ln169_395_reg_30412[3]_i_2_n_3\,
      I5 => \add_ln169_395_reg_30412[3]_i_3_n_3\,
      O => \q0_reg[34]_0\(2)
    );
\add_ln169_395_reg_30412[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5BA45BA4A45BA4A4"
    )
        port map (
      I0 => weights_9_q0(37),
      I1 => weights_9_q0(36),
      I2 => \add_ln169_395_reg_30412_reg[3]\(18),
      I3 => weights_9_q0(79),
      I4 => weights_9_q0(78),
      I5 => \add_ln169_395_reg_30412_reg[3]\(38),
      O => \add_ln169_395_reg_30412[2]_i_2_n_3\
    );
\add_ln169_395_reg_30412[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7717118"
    )
        port map (
      I0 => \add_ln169_395_reg_30412[3]_i_2_n_3\,
      I1 => \add_ln169_395_reg_30412[3]_i_3_n_3\,
      I2 => sext_ln90_961_fu_14966_p1(2),
      I3 => sext_ln169_253_fu_15416_p1(2),
      I4 => sext_ln90_960_fu_14944_p1(2),
      O => \q0_reg[34]_0\(3)
    );
\add_ln169_395_reg_30412[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => \add_ln169_395_reg_30412[1]_i_2_n_3\,
      I1 => weights_9_q0(34),
      I2 => weights_9_q0(36),
      I3 => weights_9_q0(78),
      O => \add_ln169_395_reg_30412[3]_i_2_n_3\
    );
\add_ln169_395_reg_30412[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA6A600"
    )
        port map (
      I0 => weights_9_q0(79),
      I1 => weights_9_q0(78),
      I2 => \add_ln169_395_reg_30412_reg[3]\(38),
      I3 => sext_ln90_961_fu_14966_p1(1),
      I4 => sext_ln90_960_fu_14944_p1(1),
      O => \add_ln169_395_reg_30412[3]_i_3_n_3\
    );
\add_ln169_395_reg_30412[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(18),
      I1 => weights_9_q0(36),
      I2 => weights_9_q0(37),
      O => sext_ln90_961_fu_14966_p1(2)
    );
\add_ln169_395_reg_30412[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(38),
      I1 => weights_9_q0(78),
      I2 => weights_9_q0(79),
      O => sext_ln169_253_fu_15416_p1(2)
    );
\add_ln169_395_reg_30412[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(17),
      I1 => weights_9_q0(34),
      I2 => weights_9_q0(35),
      O => sext_ln90_960_fu_14944_p1(2)
    );
\add_ln169_395_reg_30412[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(18),
      I1 => weights_9_q0(36),
      I2 => weights_9_q0(37),
      O => sext_ln90_961_fu_14966_p1(1)
    );
\add_ln169_395_reg_30412[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln169_395_reg_30412_reg[3]\(17),
      I1 => weights_9_q0(34),
      I2 => weights_9_q0(35),
      O => sext_ln90_960_fu_14944_p1(1)
    );
\q0[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"801D820201000002"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[0]_i_1__4_n_3\
    );
\q0[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040C48419200203"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[76]_1\,
      O => \q0[10]_i_1__5_n_3\
    );
\q0[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4018840200008001"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[11]_i_1__5_n_3\
    );
\q0[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70121920D0883202"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[12]_i_1__5_n_3\
    );
\q0[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000190000081000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[13]_i_1__6_n_3\
    );
\q0[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020100050004300"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[14]_i_1__2_n_3\
    );
\q0[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014000300"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[29]_1\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[15]_i_1__4_n_3\
    );
\q0[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000050800011200"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[76]_1\,
      O => \q0[16]_i_1__3_n_3\
    );
\q0[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000001000080000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[17]_i_1__3_n_3\
    );
\q0[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6050102208040000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[18]_i_1__4_n_3\
    );
\q0[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000402000000420"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[19]_i_1__4_n_3\
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D0000001002"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[1]_i_1__3_n_3\
    );
\q0[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4050000210012002"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[20]_i_1__4_n_3\
    );
\q0[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050000000010002"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[21]_i_1__2_n_3\
    );
\q0[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2488000000000122"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[22]_i_1__1_n_3\
    );
\q0[23]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200080000002"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[29]_1\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[1]_0\,
      O => \q0[23]_i_1__6_n_3\
    );
\q0[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000150070002202"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[24]_i_1__2_n_3\
    );
\q0[25]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000010050002000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[25]_i_1__4_n_3\
    );
\q0[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000450002000010"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[1]_0\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[26]_i_1__2_n_3\
    );
\q0[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000500000200004"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[27]_i_1__2_n_3\
    );
\q0[28]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001A10400"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[29]_1\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[28]_i_1__3_n_3\
    );
\q0[29]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \q0_reg[1]_0\,
      I1 => \q0_reg[29]_1\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[29]_0\,
      O => \q0[29]_i_1__5_n_3\
    );
\q0[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4110080210020000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[2]_i_1__5_n_3\
    );
\q0[30]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004881A030243200"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[76]_1\,
      O => \q0[30]_i_1__5_n_3\
    );
\q0[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002420000108400"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[31]_i_1__3_n_3\
    );
\q0[33]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400300010"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[76]_1\,
      O => \q0[33]_i_1__5_n_3\
    );
\q0[34]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000107000612000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[29]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[34]_i_1__4_n_3\
    );
\q0[35]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004280010"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_1\,
      I2 => \q0_reg[29]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[35]_i_1__4_n_3\
    );
\q0[36]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050101040006000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[36]_i_1__3_n_3\
    );
\q0[37]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020200020"
    )
        port map (
      I0 => \q0_reg[1]_1\,
      I1 => \q0_reg[29]_1\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_0\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_0\,
      O => \q0[37]_i_1__5_n_3\
    );
\q0[38]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410000090A92100"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[76]_2\,
      O => \q0[38]_i_1__4_n_3\
    );
\q0[39]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0410000090882100"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[76]_2\,
      O => \q0[39]_i_1__1_n_3\
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4110080000020000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[3]_i_1__4_n_3\
    );
\q0[40]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8480000802000012"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[76]_1\,
      O => \q0[40]_i_1__6_n_3\
    );
\q0[41]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400020000080002"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[76]_2\,
      O => \q0[41]_i_1__3_n_3\
    );
\q0[42]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000C00800000B00"
    )
        port map (
      I0 => \q0_reg[41]_0\,
      I1 => \q0_reg[76]_0\,
      I2 => \q0_reg[1]_0\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[76]_2\,
      O => \q0[42]_i_1__4_n_3\
    );
\q0[43]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000002000200000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[71]_0\,
      O => \q0[43]_i_1__4_n_3\
    );
\q0[44]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000940040008040"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[41]_0\,
      O => \q0[44]_i_1__4_n_3\
    );
\q0[45]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040002000"
    )
        port map (
      I0 => \q0_reg[41]_0\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[1]_0\,
      I5 => \q0_reg[76]_0\,
      O => \q0[45]_i_1__5_n_3\
    );
\q0[46]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000024000002"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[41]_0\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[46]_i_1__2_n_3\
    );
\q0[47]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008002"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[47]_i_1__7_n_3\
    );
\q0[48]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002481040"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[1]_0\,
      O => \q0[48]_i_1__3_n_3\
    );
\q0[49]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000012080000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[1]_0\,
      O => \q0[49]_i_1__1_n_3\
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0122080610205100"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[4]_i_1__5_n_3\
    );
\q0[50]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4800080040300190"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[71]_0\,
      O => \q0[50]_i_1__1_n_3\
    );
\q0[51]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000002800"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[71]_0\,
      O => \q0[51]_i_1__1_n_3\
    );
\q0[52]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C002201082030102"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[41]_0\,
      O => \q0[52]_i_1__5_n_3\
    );
\q0[53]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800000202102"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[53]_i_1__2_n_3\
    );
\q0[54]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400002080104"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[54]_i_1__3_n_3\
    );
\q0[55]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400002080100"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[55]_i_1__3_n_3\
    );
\q0[56]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110402232213008"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[76]_1\,
      O => \q0[56]_i_1__4_n_3\
    );
\q0[57]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C484820"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[76]_2\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[57]_i_1__6_n_3\
    );
\q0[58]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001A612214413000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[76]_1\,
      O => \q0[58]_i_1__5_n_3\
    );
\q0[59]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001420001A400200"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[1]_1\,
      O => \q0[59]_i_1__2_n_3\
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0120080400005100"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[29]_1\,
      O => \q0[5]_i_1__3_n_3\
    );
\q0[60]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000440300700"
    )
        port map (
      I0 => \q0_reg[76]_2\,
      I1 => \q0_reg[76]_0\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[60]_i_1__6_n_3\
    );
\q0[61]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000020"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_1\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[61]_i_1__3_n_3\
    );
\q0[62]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4141210310213000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[76]_1\,
      O => \q0[62]_i_1__4_n_3\
    );
\q0[63]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4200400805000200"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[76]_2\,
      I2 => \q0_reg[1]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[63]_i_1__4_n_3\
    );
\q0[64]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A000000A01444A"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[64]_i_1__6_n_3\
    );
\q0[65]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800000000920000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[1]_0\,
      O => \q0[65]_i_1__6_n_3\
    );
\q0[66]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4200004001130000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[71]_0\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[1]_1\,
      O => \q0[66]_i_1__6_n_3\
    );
\q0[67]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000020120000"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[76]_2\,
      O => \q0[67]_i_1__2_n_3\
    );
\q0[68]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000800000275"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[76]_2\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[1]_0\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_1\,
      O => \q0[68]_i_1__5_n_3\
    );
\q0[69]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000200200"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[1]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[71]_0\,
      O => \q0[69]_i_1__2_n_3\
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4480008008010390"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[76]_1\,
      I3 => \q0_reg[29]_1\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[6]_i_1__4_n_3\
    );
\q0[70]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50C0001001A00209"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[41]_0\,
      O => \q0[70]_i_1__5_n_3\
    );
\q0[71]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040001001000008"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[41]_0\,
      O => \q0[71]_i_1__2_n_3\
    );
\q0[72]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4208C08000270010"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[76]_2\,
      I2 => \q0_reg[1]_0\,
      I3 => \q0_reg[41]_0\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[72]_i_1__5_n_3\
    );
\q0[73]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080028000000300"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[71]_0\,
      I2 => \q0_reg[76]_2\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[41]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[73]_i_1__5_n_3\
    );
\q0[74]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50C0040001810603"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[41]_0\,
      O => \q0[74]_i_1__5_n_3\
    );
\q0[75]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000400000060002"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[71]_0\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[41]_0\,
      O => \q0[75]_i_1__1_n_3\
    );
\q0[76]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54C0064001800204"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[76]_3\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[76]_2\,
      I5 => \q0_reg[41]_0\,
      O => \q0[76]_i_1__4_n_3\
    );
\q0[77]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000004000020004"
    )
        port map (
      I0 => \q0_reg[76]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[41]_0\,
      I3 => \q0_reg[76]_2\,
      I4 => \q0_reg[76]_1\,
      I5 => \q0_reg[76]_3\,
      O => \q0[77]_i_1__3_n_3\
    );
\q0[78]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A0608008100200"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[29]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[78]_i_1__6_n_3\
    );
\q0[79]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000600008100000"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[29]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[79]_i_1__3_n_3\
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4840080000810800"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[1]_0\,
      I2 => \q0_reg[29]_1\,
      I3 => \q0_reg[76]_1\,
      I4 => \q0_reg[1]_1\,
      I5 => \q0_reg[71]_0\,
      O => \q0[7]_i_1__4_n_3\
    );
\q0[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002002C0004014"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[29]_1\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[8]_i_1__6_n_3\
    );
\q0[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002002C0004010"
    )
        port map (
      I0 => \q0_reg[29]_0\,
      I1 => \q0_reg[76]_1\,
      I2 => \q0_reg[29]_1\,
      I3 => \q0_reg[1]_1\,
      I4 => \q0_reg[71]_0\,
      I5 => \q0_reg[1]_0\,
      O => \q0[9]_i_1__3_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__4_n_3\,
      Q => weights_9_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[10]_i_1__5_n_3\,
      Q => weights_9_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[11]_i_1__5_n_3\,
      Q => weights_9_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[12]_i_1__5_n_3\,
      Q => weights_9_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[13]_i_1__6_n_3\,
      Q => weights_9_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[14]_i_1__2_n_3\,
      Q => weights_9_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[15]_i_1__4_n_3\,
      Q => weights_9_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[16]_i_1__3_n_3\,
      Q => weights_9_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[17]_i_1__3_n_3\,
      Q => weights_9_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[18]_i_1__4_n_3\,
      Q => weights_9_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[19]_i_1__4_n_3\,
      Q => weights_9_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__3_n_3\,
      Q => weights_9_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[20]_i_1__4_n_3\,
      Q => weights_9_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[21]_i_1__2_n_3\,
      Q => weights_9_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[22]_i_1__1_n_3\,
      Q => weights_9_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[23]_i_1__6_n_3\,
      Q => weights_9_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[24]_i_1__2_n_3\,
      Q => weights_9_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[25]_i_1__4_n_3\,
      Q => weights_9_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[26]_i_1__2_n_3\,
      Q => weights_9_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[27]_i_1__2_n_3\,
      Q => weights_9_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[28]_i_1__3_n_3\,
      Q => weights_9_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[29]_i_1__5_n_3\,
      Q => weights_9_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__5_n_3\,
      Q => weights_9_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[30]_i_1__5_n_3\,
      Q => weights_9_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[31]_i_1__3_n_3\,
      Q => weights_9_q0(31),
      R => '0'
    );
\q0_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[33]_i_1__5_n_3\,
      Q => weights_9_q0(33),
      R => '0'
    );
\q0_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[34]_i_1__4_n_3\,
      Q => weights_9_q0(34),
      R => '0'
    );
\q0_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[35]_i_1__4_n_3\,
      Q => weights_9_q0(35),
      R => '0'
    );
\q0_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[36]_i_1__3_n_3\,
      Q => weights_9_q0(36),
      R => '0'
    );
\q0_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[37]_i_1__5_n_3\,
      Q => weights_9_q0(37),
      R => '0'
    );
\q0_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[38]_i_1__4_n_3\,
      Q => weights_9_q0(38),
      R => '0'
    );
\q0_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[39]_i_1__1_n_3\,
      Q => weights_9_q0(39),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__4_n_3\,
      Q => weights_9_q0(3),
      R => '0'
    );
\q0_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[40]_i_1__6_n_3\,
      Q => weights_9_q0(40),
      R => '0'
    );
\q0_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[41]_i_1__3_n_3\,
      Q => weights_9_q0(41),
      R => '0'
    );
\q0_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[42]_i_1__4_n_3\,
      Q => weights_9_q0(42),
      R => '0'
    );
\q0_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[43]_i_1__4_n_3\,
      Q => weights_9_q0(43),
      R => '0'
    );
\q0_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[44]_i_1__4_n_3\,
      Q => weights_9_q0(44),
      R => '0'
    );
\q0_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[45]_i_1__5_n_3\,
      Q => weights_9_q0(45),
      R => '0'
    );
\q0_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[46]_i_1__2_n_3\,
      Q => weights_9_q0(46),
      R => '0'
    );
\q0_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[47]_i_1__7_n_3\,
      Q => weights_9_q0(47),
      R => '0'
    );
\q0_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[48]_i_1__3_n_3\,
      Q => weights_9_q0(48),
      R => '0'
    );
\q0_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[49]_i_1__1_n_3\,
      Q => weights_9_q0(49),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__5_n_3\,
      Q => weights_9_q0(4),
      R => '0'
    );
\q0_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[50]_i_1__1_n_3\,
      Q => weights_9_q0(50),
      R => '0'
    );
\q0_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[51]_i_1__1_n_3\,
      Q => weights_9_q0(51),
      R => '0'
    );
\q0_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[52]_i_1__5_n_3\,
      Q => weights_9_q0(52),
      R => '0'
    );
\q0_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[53]_i_1__2_n_3\,
      Q => weights_9_q0(53),
      R => '0'
    );
\q0_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[54]_i_1__3_n_3\,
      Q => weights_9_q0(54),
      R => '0'
    );
\q0_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[55]_i_1__3_n_3\,
      Q => weights_9_q0(55),
      R => '0'
    );
\q0_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[56]_i_1__4_n_3\,
      Q => weights_9_q0(56),
      R => '0'
    );
\q0_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[57]_i_1__6_n_3\,
      Q => weights_9_q0(57),
      R => '0'
    );
\q0_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[58]_i_1__5_n_3\,
      Q => weights_9_q0(58),
      R => '0'
    );
\q0_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[59]_i_1__2_n_3\,
      Q => weights_9_q0(59),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__3_n_3\,
      Q => weights_9_q0(5),
      R => '0'
    );
\q0_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[60]_i_1__6_n_3\,
      Q => weights_9_q0(60),
      R => '0'
    );
\q0_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[61]_i_1__3_n_3\,
      Q => weights_9_q0(61),
      R => '0'
    );
\q0_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[62]_i_1__4_n_3\,
      Q => weights_9_q0(62),
      R => '0'
    );
\q0_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[63]_i_1__4_n_3\,
      Q => weights_9_q0(63),
      R => '0'
    );
\q0_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[64]_i_1__6_n_3\,
      Q => weights_9_q0(64),
      R => '0'
    );
\q0_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[65]_i_1__6_n_3\,
      Q => weights_9_q0(65),
      R => '0'
    );
\q0_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[66]_i_1__6_n_3\,
      Q => weights_9_q0(66),
      R => '0'
    );
\q0_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[67]_i_1__2_n_3\,
      Q => weights_9_q0(67),
      R => '0'
    );
\q0_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[68]_i_1__5_n_3\,
      Q => weights_9_q0(68),
      R => '0'
    );
\q0_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[69]_i_1__2_n_3\,
      Q => weights_9_q0(69),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__4_n_3\,
      Q => weights_9_q0(6),
      R => '0'
    );
\q0_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[70]_i_1__5_n_3\,
      Q => weights_9_q0(70),
      R => '0'
    );
\q0_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[71]_i_1__2_n_3\,
      Q => weights_9_q0(71),
      R => '0'
    );
\q0_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[72]_i_1__5_n_3\,
      Q => weights_9_q0(72),
      R => '0'
    );
\q0_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[73]_i_1__5_n_3\,
      Q => weights_9_q0(73),
      R => '0'
    );
\q0_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[74]_i_1__5_n_3\,
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[75]_i_1__1_n_3\,
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[76]_i_1__4_n_3\,
      Q => weights_9_q0(76),
      R => '0'
    );
\q0_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[77]_i_1__3_n_3\,
      Q => weights_9_q0(77),
      R => '0'
    );
\q0_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[78]_i_1__6_n_3\,
      Q => weights_9_q0(78),
      R => '0'
    );
\q0_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[79]_i_1__3_n_3\,
      Q => weights_9_q0(79),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[7]_i_1__4_n_3\,
      Q => weights_9_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[8]_i_1__6_n_3\,
      Q => weights_9_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[9]_i_1__3_n_3\,
      Q => weights_9_q0(9),
      R => '0'
    );
\sub_ln90_397_reg_30337[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \q0_reg[74]_0\(0)
    );
\sub_ln90_397_reg_30337[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \q0_reg[74]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_condition_114 : out STD_LOGIC;
    icmp_ln123_fu_871_p248_in : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    clear : out STD_LOGIC;
    \ap_CS_iter1_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_452_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln138_reg_29381_reg[0]\ : out STD_LOGIC;
    \sf_fu_448_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_448_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_452_reg[4]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sf_fu_448_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln161_fu_980_p2 : out STD_LOGIC;
    \sf_fu_448_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln126_fu_887_p2 : out STD_LOGIC;
    \nf_1_fu_580_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \nf_1_fu_580[31]_i_3_0\ : out STD_LOGIC;
    \nf_1_fu_580_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg : in STD_LOGIC;
    icmp_ln174_reg_29457 : in STD_LOGIC;
    icmp_ln161_reg_29401 : in STD_LOGIC;
    icmp_ln123_reg_29349 : in STD_LOGIC;
    \tile_fu_444_reg[3]_rep__7\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln123_reg_29349_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln161_reg_29401_pp0_iter3_reg : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : in STD_LOGIC;
    \icmp_ln138_reg_29381_reg[0]_0\ : in STD_LOGIC;
    \sf_fu_448_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_loop_exit_ready_pp0_iter4_reg : in STD_LOGIC;
    \icmp_ln123_reg_29349_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \nf_1_fu_580_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init : entity is "MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_condition_114\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Batch_fu_60_ap_done : STD_LOGIC;
  signal \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\ : STD_LOGIC;
  signal \i_fu_452[4]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_452[4]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_452[5]_i_3_n_3\ : STD_LOGIC;
  signal \^icmp_ln123_fu_871_p248_in\ : STD_LOGIC;
  signal \icmp_ln123_reg_29349[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381[0]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580[4]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \^nf_1_fu_580_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \nf_1_fu_580_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^nf_1_fu_580_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_1_fu_580_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_580_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \sf_fu_448[12]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_448[12]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_448[12]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[12]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448[16]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_448[16]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_448[16]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[16]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448[20]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_448[20]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_448[20]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[20]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448[24]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_448[24]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_448[24]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[24]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448[28]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_448[28]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_448[28]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[28]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_10_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_11_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_12_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_13_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_14_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_15_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_7_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_8_n_3\ : STD_LOGIC;
  signal \sf_fu_448[31]_i_9_n_3\ : STD_LOGIC;
  signal \sf_fu_448[4]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_448[4]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_448[4]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[4]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448[8]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_448[8]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_448[8]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_448[8]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_448_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_448_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_448_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_448_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_448_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_448_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_448_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_448_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_448_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^sf_fu_448_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_fu_448_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \^sf_fu_448_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sf_fu_448_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_448_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_448_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_448_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_448_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_448_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_10_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_11_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_12_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_3_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_4_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_5_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_6_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_7_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_8_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405[1]_i_9_n_3\ : STD_LOGIC;
  signal \NLW_nf_1_fu_580_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_580_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_fu_448_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_fu_448_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ap_done_cache_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[39]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_fu_452[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_fu_452[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i_fu_452[4]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_fu_452[4]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i_fu_452[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_fu_452[5]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \icmp_ln123_reg_29349[0]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \icmp_ln161_reg_29401[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \nf_1_fu_580[0]_i_1\ : label is "soft_lutpair12";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_580_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sf_fu_448[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sf_fu_448[31]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sf_fu_448[31]_i_2\ : label is "soft_lutpair5";
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_448_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln118_reg_29353[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \trunc_ln118_reg_29353[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \trunc_ln118_reg_29353[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \trunc_ln218_reg_29405[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \trunc_ln218_reg_29405[1]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \trunc_ln218_reg_29405[1]_i_4\ : label is "soft_lutpair2";
begin
  SR(0) <= \^sr\(0);
  ap_condition_114 <= \^ap_condition_114\;
  grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg_reg <= \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\;
  icmp_ln123_fu_871_p248_in <= \^icmp_ln123_fu_871_p248_in\;
  \nf_1_fu_580_reg[1]\(1 downto 0) <= \^nf_1_fu_580_reg[1]\(1 downto 0);
  \nf_1_fu_580_reg[31]\(31 downto 0) <= \^nf_1_fu_580_reg[31]\(31 downto 0);
  \sf_fu_448_reg[31]\(31 downto 0) <= \^sf_fu_448_reg[31]\(31 downto 0);
  \sf_fu_448_reg[3]_1\(3 downto 0) <= \^sf_fu_448_reg[3]_1\(3 downto 0);
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_done,
      I1 => Q(2),
      I2 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_done,
      I4 => ap_NS_fsm10_out,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I2 => ap_done_cache,
      O => grp_Matrix_Vector_Activate_Batch_fu_60_ap_done
    );
\ap_CS_iter1_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555455555"
    )
        port map (
      I0 => \^ap_condition_114\,
      I1 => \ap_CS_iter1_fsm_reg[0]_0\(0),
      I2 => \ap_CS_iter1_fsm_reg[0]_1\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \ap_CS_iter1_fsm_reg[0]\(0)
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABAAAAA"
    )
        port map (
      I0 => \^ap_condition_114\,
      I1 => \ap_CS_iter1_fsm_reg[0]_0\(0),
      I2 => \ap_CS_iter1_fsm_reg[0]_1\(0),
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \ap_CS_iter1_fsm_reg[0]\(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter4_reg,
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => \ap_CS_iter1_fsm_reg[0]_1\(0),
      O => ap_done_reg1
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => \^sr\(0)
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_reg1,
      I2 => ap_loop_init_int,
      I3 => \^ap_condition_114\,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^icmp_ln123_fu_871_p248_in\,
      I1 => \trunc_ln218_reg_29405[1]_i_3_n_3\,
      I2 => \trunc_ln218_reg_29405[1]_i_4_n_3\,
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I4 => in0_V_TVALID_int_regslice,
      O => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\
    );
grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => \^icmp_ln123_fu_871_p248_in\,
      I1 => \^ap_condition_114\,
      I2 => Q(1),
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_452[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(0),
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \i_fu_452_reg[4]_0\(0)
    );
\i_fu_452[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I3 => \icmp_ln123_reg_29349_reg[0]\(0),
      O => \i_fu_452_reg[4]_0\(1)
    );
\i_fu_452[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"153F2A00"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(0),
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln123_reg_29349_reg[0]\(1),
      I4 => \icmp_ln123_reg_29349_reg[0]\(2),
      O => \i_fu_452_reg[4]_0\(2)
    );
\i_fu_452[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(1),
      I1 => \i_fu_452[4]_i_3_n_3\,
      I2 => \icmp_ln123_reg_29349_reg[0]\(0),
      I3 => \icmp_ln123_reg_29349_reg[0]\(2),
      I4 => \icmp_ln123_reg_29349_reg[0]\(3),
      O => \i_fu_452_reg[4]_0\(3)
    );
\i_fu_452[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0F0200"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(2),
      I1 => \i_fu_452[4]_i_2_n_3\,
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \icmp_ln123_reg_29349_reg[0]\(3),
      I4 => \icmp_ln123_reg_29349_reg[0]\(4),
      O => \i_fu_452_reg[4]_0\(4)
    );
\i_fu_452[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(0),
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln123_reg_29349_reg[0]\(1),
      O => \i_fu_452[4]_i_2_n_3\
    );
\i_fu_452[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_452[4]_i_3_n_3\
    );
\i_fu_452[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_condition_114\,
      I1 => \^icmp_ln123_fu_871_p248_in\,
      O => \B_V_data_1_state_reg[0]\(0)
    );
\i_fu_452[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2DDD2222"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(4),
      I1 => \i_fu_452[5]_i_3_n_3\,
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I4 => \icmp_ln123_reg_29349_reg[0]\(5),
      O => \i_fu_452_reg[4]_0\(5)
    );
\i_fu_452[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(2),
      I1 => \icmp_ln123_reg_29349_reg[0]\(0),
      I2 => \icmp_ln123_reg_29349_reg[0]\(1),
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln123_reg_29349_reg[0]\(3),
      O => \i_fu_452[5]_i_3_n_3\
    );
\icmp_ln123_reg_29349[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \icmp_ln123_reg_29349[0]_i_2_n_3\,
      I1 => \icmp_ln123_reg_29349_reg[0]\(4),
      I2 => \icmp_ln123_reg_29349_reg[0]\(5),
      I3 => \icmp_ln123_reg_29349_reg[0]\(3),
      I4 => \i_fu_452[4]_i_3_n_3\,
      I5 => \icmp_ln123_reg_29349_reg[0]\(2),
      O => \^icmp_ln123_fu_871_p248_in\
    );
\icmp_ln123_reg_29349[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0D5"
    )
        port map (
      I0 => \icmp_ln123_reg_29349_reg[0]\(0),
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln123_reg_29349_reg[0]\(1),
      O => \icmp_ln123_reg_29349[0]_i_2_n_3\
    );
\icmp_ln126_reg_29358[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln218_reg_29405[1]_i_3_n_3\,
      O => icmp_ln126_fu_887_p2
    );
\icmp_ln138_reg_29381[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_reg[0]_0\,
      I1 => \icmp_ln138_reg_29381[0]_i_2_n_3\,
      I2 => \icmp_ln138_reg_29381[0]_i_3_n_3\,
      I3 => \icmp_ln138_reg_29381[0]_i_4_n_3\,
      I4 => \icmp_ln138_reg_29381[0]_i_5_n_3\,
      I5 => \^ap_condition_114\,
      O => \icmp_ln138_reg_29381_reg[0]\
    );
\icmp_ln138_reg_29381[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFAFAFAFAE"
    )
        port map (
      I0 => \icmp_ln138_reg_29381[0]_i_6_n_3\,
      I1 => \sf_fu_448_reg[31]_0\(18),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(21),
      I4 => \sf_fu_448_reg[31]_0\(20),
      I5 => \sf_fu_448_reg[31]_0\(19),
      O => \icmp_ln138_reg_29381[0]_i_2_n_3\
    );
\icmp_ln138_reg_29381[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(4),
      I1 => \i_fu_452[4]_i_3_n_3\,
      I2 => \sf_fu_448_reg[31]_0\(9),
      I3 => \sf_fu_448_reg[31]_0\(22),
      I4 => \sf_fu_448_reg[31]_0\(23),
      I5 => \icmp_ln138_reg_29381[0]_i_7_n_3\,
      O => \icmp_ln138_reg_29381[0]_i_3_n_3\
    );
\icmp_ln138_reg_29381[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(25),
      I1 => \i_fu_452[4]_i_3_n_3\,
      I2 => \sf_fu_448_reg[31]_0\(11),
      I3 => \sf_fu_448_reg[31]_0\(13),
      I4 => \sf_fu_448_reg[31]_0\(12),
      I5 => \icmp_ln138_reg_29381[0]_i_8_n_3\,
      O => \icmp_ln138_reg_29381[0]_i_4_n_3\
    );
\icmp_ln138_reg_29381[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(29),
      I1 => \i_fu_452[4]_i_3_n_3\,
      I2 => \sf_fu_448_reg[31]_0\(30),
      I3 => \sf_fu_448_reg[31]_0\(16),
      I4 => \sf_fu_448_reg[31]_0\(15),
      I5 => \icmp_ln138_reg_29381[0]_i_9_n_3\,
      O => \icmp_ln138_reg_29381[0]_i_5_n_3\
    );
\icmp_ln138_reg_29381[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(3),
      I1 => \sf_fu_448_reg[31]_0\(2),
      I2 => \sf_fu_448_reg[31]_0\(1),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \sf_fu_448_reg[31]_0\(0),
      O => \icmp_ln138_reg_29381[0]_i_6_n_3\
    );
\icmp_ln138_reg_29381[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(6),
      I1 => \sf_fu_448_reg[31]_0\(7),
      I2 => \sf_fu_448_reg[31]_0\(5),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \sf_fu_448_reg[31]_0\(24),
      O => \icmp_ln138_reg_29381[0]_i_7_n_3\
    );
\icmp_ln138_reg_29381[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(10),
      I1 => \sf_fu_448_reg[31]_0\(8),
      I2 => \sf_fu_448_reg[31]_0\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \sf_fu_448_reg[31]_0\(14),
      O => \icmp_ln138_reg_29381[0]_i_8_n_3\
    );
\icmp_ln138_reg_29381[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(26),
      I1 => \sf_fu_448_reg[31]_0\(27),
      I2 => \sf_fu_448_reg[31]_0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \sf_fu_448_reg[31]_0\(17),
      O => \icmp_ln138_reg_29381[0]_i_9_n_3\
    );
\icmp_ln161_reg_29401[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sf_fu_448[31]_i_4_n_3\,
      O => icmp_ln161_fu_980_p2
    );
\icmp_ln174_reg_29457[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nf_1_fu_580[31]_i_3_n_3\,
      O => \nf_1_fu_580[31]_i_3_0\
    );
\inputBuf_10_fu_560[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(3),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(2),
      I4 => \sf_fu_448_reg[31]_0\(1),
      I5 => \sf_fu_448_reg[31]_0\(0),
      O => \sf_fu_448_reg[3]_0\(0)
    );
\inputBuf_11_fu_564[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(3),
      I4 => \sf_fu_448_reg[31]_0\(2),
      I5 => \sf_fu_448_reg[31]_0\(1),
      O => \sf_fu_448_reg[0]_4\(0)
    );
\inputBuf_12_fu_568[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(1),
      I2 => \sf_fu_448_reg[31]_0\(2),
      I3 => \i_fu_452[4]_i_3_n_3\,
      I4 => \sf_fu_448_reg[31]_0\(3),
      I5 => \sf_fu_448_reg[31]_0\(0),
      O => \sf_fu_448_reg[1]_2\(0)
    );
\inputBuf_13_fu_572[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(1),
      I4 => \sf_fu_448_reg[31]_0\(2),
      I5 => \sf_fu_448_reg[31]_0\(3),
      O => \sf_fu_448_reg[0]_5\(0)
    );
\inputBuf_14_fu_576[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(1),
      I2 => \sf_fu_448_reg[31]_0\(3),
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sf_fu_448_reg[31]_0\(2),
      O => \sf_fu_448_reg[1]_3\(0)
    );
\inputBuf_1_fu_524[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(1),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(0),
      I4 => \sf_fu_448_reg[31]_0\(2),
      I5 => \sf_fu_448_reg[31]_0\(3),
      O => \sf_fu_448_reg[1]\(0)
    );
\inputBuf_2_fu_528[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(3),
      I2 => \sf_fu_448_reg[31]_0\(2),
      I3 => \i_fu_452[4]_i_3_n_3\,
      I4 => \sf_fu_448_reg[31]_0\(1),
      I5 => \sf_fu_448_reg[31]_0\(0),
      O => \sf_fu_448_reg[3]\(0)
    );
\inputBuf_3_fu_532[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \sf_fu_448_reg[31]_0\(3),
      I3 => \sf_fu_448_reg[31]_0\(2),
      I4 => \i_fu_452[4]_i_3_n_3\,
      I5 => \sf_fu_448_reg[31]_0\(1),
      O => \sf_fu_448_reg[0]_0\(0)
    );
\inputBuf_4_fu_536[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(1),
      I2 => \sf_fu_448_reg[31]_0\(2),
      I3 => \i_fu_452[4]_i_3_n_3\,
      I4 => \sf_fu_448_reg[31]_0\(3),
      I5 => \sf_fu_448_reg[31]_0\(0),
      O => \sf_fu_448_reg[1]_0\(0)
    );
\inputBuf_5_fu_540[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(1),
      I4 => \sf_fu_448_reg[31]_0\(2),
      I5 => \sf_fu_448_reg[31]_0\(3),
      O => \sf_fu_448_reg[0]_1\(0)
    );
\inputBuf_6_fu_544[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(2),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(3),
      I4 => \sf_fu_448_reg[31]_0\(1),
      I5 => \sf_fu_448_reg[31]_0\(0),
      O => \sf_fu_448_reg[2]\(0)
    );
\inputBuf_7_fu_548[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(2),
      I4 => \sf_fu_448_reg[31]_0\(3),
      I5 => \sf_fu_448_reg[31]_0\(1),
      O => \sf_fu_448_reg[0]_2\(0)
    );
\inputBuf_8_fu_552[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(1),
      I2 => \sf_fu_448_reg[31]_0\(3),
      I3 => \i_fu_452[4]_i_3_n_3\,
      I4 => \sf_fu_448_reg[31]_0\(2),
      I5 => \sf_fu_448_reg[31]_0\(0),
      O => \sf_fu_448_reg[1]_1\(0)
    );
\inputBuf_9_fu_556[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(1),
      I4 => \sf_fu_448_reg[31]_0\(3),
      I5 => \sf_fu_448_reg[31]_0\(2),
      O => \sf_fu_448_reg[0]_3\(0)
    );
\inputBuf_fu_520[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0A0A2"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_batch_fu_60_ap_start_reg_reg\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \i_fu_452[4]_i_3_n_3\,
      I3 => \sf_fu_448_reg[31]_0\(1),
      I4 => \sf_fu_448_reg[31]_0\(2),
      I5 => \sf_fu_448_reg[31]_0\(3),
      O => \sf_fu_448_reg[0]\(0)
    );
\nf_1_fu_580[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_580_reg[31]_0\(0),
      O => \^nf_1_fu_580_reg[31]\(0)
    );
\nf_1_fu_580[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(12)
    );
\nf_1_fu_580[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(11)
    );
\nf_1_fu_580[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(10)
    );
\nf_1_fu_580[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(9)
    );
\nf_1_fu_580[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(16)
    );
\nf_1_fu_580[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(15)
    );
\nf_1_fu_580[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(14)
    );
\nf_1_fu_580[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(13)
    );
\nf_1_fu_580[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(20)
    );
\nf_1_fu_580[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(19)
    );
\nf_1_fu_580[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(18)
    );
\nf_1_fu_580[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(17)
    );
\nf_1_fu_580[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(24)
    );
\nf_1_fu_580[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(23)
    );
\nf_1_fu_580[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(22)
    );
\nf_1_fu_580[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(21)
    );
\nf_1_fu_580[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(28)
    );
\nf_1_fu_580[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(27)
    );
\nf_1_fu_580[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(26)
    );
\nf_1_fu_580[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(25)
    );
\nf_1_fu_580[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F101010100000000"
    )
        port map (
      I0 => \nf_1_fu_580[31]_i_3_n_3\,
      I1 => \^icmp_ln123_fu_871_p248_in\,
      I2 => \sf_fu_448[31]_i_4_n_3\,
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \^ap_condition_114\,
      O => ap_loop_init_int_reg_0(0)
    );
\nf_1_fu_580[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^nf_1_fu_580_reg[31]\(11),
      I1 => \^nf_1_fu_580_reg[31]\(14),
      I2 => \^nf_1_fu_580_reg[31]\(13),
      I3 => \^nf_1_fu_580_reg[31]\(21),
      I4 => \nf_1_fu_580[31]_i_14_n_3\,
      O => \nf_1_fu_580[31]_i_10_n_3\
    );
\nf_1_fu_580[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^nf_1_fu_580_reg[31]\(24),
      I1 => \^nf_1_fu_580_reg[31]\(10),
      I2 => \^nf_1_fu_580_reg[31]\(29),
      I3 => \^nf_1_fu_580_reg[31]\(12),
      O => \nf_1_fu_580[31]_i_11_n_3\
    );
\nf_1_fu_580[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^nf_1_fu_580_reg[31]\(19),
      I1 => \^nf_1_fu_580_reg[31]\(3),
      I2 => \^nf_1_fu_580_reg[31]\(20),
      I3 => \^nf_1_fu_580_reg[31]\(15),
      O => \nf_1_fu_580[31]_i_12_n_3\
    );
\nf_1_fu_580[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^nf_1_fu_580_reg[31]\(7),
      I1 => \^nf_1_fu_580_reg[31]\(4),
      I2 => \^nf_1_fu_580_reg[31]\(18),
      I3 => \^nf_1_fu_580_reg[31]\(9),
      O => \nf_1_fu_580[31]_i_13_n_3\
    );
\nf_1_fu_580[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^nf_1_fu_580_reg[31]\(26),
      I1 => \^nf_1_fu_580_reg[31]\(22),
      I2 => \^nf_1_fu_580_reg[31]\(16),
      I3 => \^nf_1_fu_580_reg[31]\(6),
      O => \nf_1_fu_580[31]_i_14_n_3\
    );
\nf_1_fu_580[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \nf_1_fu_580[31]_i_7_n_3\,
      I1 => \nf_1_fu_580[31]_i_8_n_3\,
      I2 => \nf_1_fu_580[31]_i_9_n_3\,
      I3 => \nf_1_fu_580[31]_i_10_n_3\,
      O => \nf_1_fu_580[31]_i_3_n_3\
    );
\nf_1_fu_580[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(31)
    );
\nf_1_fu_580[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(30)
    );
\nf_1_fu_580[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(29)
    );
\nf_1_fu_580[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \nf_1_fu_580[31]_i_11_n_3\,
      I1 => \^nf_1_fu_580_reg[31]\(5),
      I2 => \^nf_1_fu_580_reg[31]\(2),
      I3 => \^nf_1_fu_580_reg[31]\(1),
      I4 => \i_fu_452[4]_i_3_n_3\,
      I5 => \nf_1_fu_580_reg[31]_0\(0),
      O => \nf_1_fu_580[31]_i_7_n_3\
    );
\nf_1_fu_580[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^nf_1_fu_580_reg[31]\(23),
      I1 => \^nf_1_fu_580_reg[31]\(28),
      I2 => \^nf_1_fu_580_reg[31]\(27),
      I3 => \^nf_1_fu_580_reg[31]\(25),
      I4 => \nf_1_fu_580[31]_i_12_n_3\,
      O => \nf_1_fu_580[31]_i_8_n_3\
    );
\nf_1_fu_580[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^nf_1_fu_580_reg[31]\(17),
      I1 => \^nf_1_fu_580_reg[31]\(30),
      I2 => \^nf_1_fu_580_reg[31]\(8),
      I3 => \^nf_1_fu_580_reg[31]\(31),
      I4 => \nf_1_fu_580[31]_i_13_n_3\,
      O => \nf_1_fu_580[31]_i_9_n_3\
    );
\nf_1_fu_580[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(4)
    );
\nf_1_fu_580[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(3)
    );
\nf_1_fu_580[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(2)
    );
\nf_1_fu_580[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \nf_1_fu_580[4]_i_5_n_3\
    );
\nf_1_fu_580[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(8)
    );
\nf_1_fu_580[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(7)
    );
\nf_1_fu_580[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(6)
    );
\nf_1_fu_580[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sel0__0\(5)
    );
\nf_1_fu_580_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_580_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_580_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_580_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_580_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_580_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_580_reg[31]\(12 downto 9),
      S(3 downto 0) => \sel0__0\(12 downto 9)
    );
\nf_1_fu_580_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_580_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_580_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_580_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_580_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_580_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_580_reg[31]\(16 downto 13),
      S(3 downto 0) => \sel0__0\(16 downto 13)
    );
\nf_1_fu_580_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_580_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_580_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_580_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_580_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_580_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_580_reg[31]\(20 downto 17),
      S(3 downto 0) => \sel0__0\(20 downto 17)
    );
\nf_1_fu_580_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_580_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_580_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_580_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_580_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_580_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_580_reg[31]\(24 downto 21),
      S(3 downto 0) => \sel0__0\(24 downto 21)
    );
\nf_1_fu_580_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_580_reg[24]_i_1_n_3\,
      CO(3) => \nf_1_fu_580_reg[28]_i_1_n_3\,
      CO(2) => \nf_1_fu_580_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_580_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_580_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_580_reg[31]\(28 downto 25),
      S(3 downto 0) => \sel0__0\(28 downto 25)
    );
\nf_1_fu_580_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_580_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_580_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_580_reg[31]_i_2_n_5\,
      CO(0) => \nf_1_fu_580_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_580_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^nf_1_fu_580_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \sel0__0\(31 downto 29)
    );
\nf_1_fu_580_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_580_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_580_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_580_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_580_reg[4]_i_1_n_6\,
      CYINIT => \^nf_1_fu_580_reg[1]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_580_reg[31]\(4 downto 1),
      S(3 downto 1) => \sel0__0\(4 downto 2),
      S(0) => \nf_1_fu_580[4]_i_5_n_3\
    );
\nf_1_fu_580_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_580_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_580_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_580_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_580_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_580_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_580_reg[31]\(8 downto 5),
      S(3 downto 0) => \sel0__0\(8 downto 5)
    );
\sf_fu_448[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \sf_fu_448_reg[31]_0\(0),
      O => \^sf_fu_448_reg[31]\(0)
    );
\sf_fu_448[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[12]_i_2_n_3\
    );
\sf_fu_448[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[12]_i_3_n_3\
    );
\sf_fu_448[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[12]_i_4_n_3\
    );
\sf_fu_448[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[12]_i_5_n_3\
    );
\sf_fu_448[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[16]_i_2_n_3\
    );
\sf_fu_448[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[16]_i_3_n_3\
    );
\sf_fu_448[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[16]_i_4_n_3\
    );
\sf_fu_448[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[16]_i_5_n_3\
    );
\sf_fu_448[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[20]_i_2_n_3\
    );
\sf_fu_448[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[20]_i_3_n_3\
    );
\sf_fu_448[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[20]_i_4_n_3\
    );
\sf_fu_448[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[20]_i_5_n_3\
    );
\sf_fu_448[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[24]_i_2_n_3\
    );
\sf_fu_448[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[24]_i_3_n_3\
    );
\sf_fu_448[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[24]_i_4_n_3\
    );
\sf_fu_448[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[24]_i_5_n_3\
    );
\sf_fu_448[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[28]_i_2_n_3\
    );
\sf_fu_448[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[28]_i_3_n_3\
    );
\sf_fu_448[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[28]_i_4_n_3\
    );
\sf_fu_448[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[28]_i_5_n_3\
    );
\sf_fu_448[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^icmp_ln123_fu_871_p248_in\,
      I1 => \^ap_condition_114\,
      I2 => \sf_fu_448[31]_i_4_n_3\,
      O => \i_fu_452_reg[4]\(0)
    );
\sf_fu_448[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^sf_fu_448_reg[31]\(22),
      I1 => \^sf_fu_448_reg[31]\(31),
      I2 => \^sf_fu_448_reg[31]\(5),
      I3 => \^sf_fu_448_reg[31]\(2),
      I4 => \sf_fu_448[31]_i_14_n_3\,
      O => \sf_fu_448[31]_i_10_n_3\
    );
\sf_fu_448[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000B"
    )
        port map (
      I0 => \i_fu_452[4]_i_3_n_3\,
      I1 => \sf_fu_448_reg[31]_0\(0),
      I2 => \sf_fu_448[31]_i_15_n_3\,
      I3 => \^sf_fu_448_reg[31]\(26),
      I4 => \^sf_fu_448_reg[31]\(24),
      I5 => \^sf_fu_448_reg[31]\(13),
      O => \sf_fu_448[31]_i_11_n_3\
    );
\sf_fu_448[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^sf_fu_448_reg[31]\(16),
      I1 => \^sf_fu_448_reg[31]\(6),
      I2 => \^sf_fu_448_reg[31]\(3),
      I3 => \^sf_fu_448_reg[31]\(19),
      O => \sf_fu_448[31]_i_12_n_3\
    );
\sf_fu_448[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sf_fu_448_reg[31]\(23),
      I1 => \^sf_fu_448_reg[31]\(11),
      I2 => \^sf_fu_448_reg[31]\(25),
      I3 => \^sf_fu_448_reg[31]\(27),
      O => \sf_fu_448[31]_i_13_n_3\
    );
\sf_fu_448[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sf_fu_448_reg[31]\(30),
      I1 => \^sf_fu_448_reg[31]\(29),
      I2 => \^sf_fu_448_reg[31]\(7),
      I3 => \^sf_fu_448_reg[31]\(8),
      O => \sf_fu_448[31]_i_14_n_3\
    );
\sf_fu_448[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sf_fu_448_reg[31]\(9),
      I1 => \^sf_fu_448_reg[31]\(10),
      I2 => \^sf_fu_448_reg[31]\(28),
      I3 => \^sf_fu_448_reg[31]\(12),
      O => \sf_fu_448[31]_i_15_n_3\
    );
\sf_fu_448[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^icmp_ln123_fu_871_p248_in\,
      I1 => \^ap_condition_114\,
      I2 => \sf_fu_448[31]_i_4_n_3\,
      O => E(0)
    );
\sf_fu_448[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \sf_fu_448[31]_i_8_n_3\,
      I1 => \sf_fu_448[31]_i_9_n_3\,
      I2 => \sf_fu_448[31]_i_10_n_3\,
      I3 => \sf_fu_448[31]_i_11_n_3\,
      O => \sf_fu_448[31]_i_4_n_3\
    );
\sf_fu_448[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[31]_i_5_n_3\
    );
\sf_fu_448[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[31]_i_6_n_3\
    );
\sf_fu_448[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[31]_i_7_n_3\
    );
\sf_fu_448[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sf_fu_448_reg[31]\(15),
      I1 => \^sf_fu_448_reg[31]\(14),
      I2 => \^sf_fu_448_reg[31]\(4),
      I3 => \^sf_fu_448_reg[31]\(21),
      I4 => \sf_fu_448[31]_i_12_n_3\,
      O => \sf_fu_448[31]_i_8_n_3\
    );
\sf_fu_448[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^sf_fu_448_reg[31]\(18),
      I1 => \^sf_fu_448_reg[31]\(1),
      I2 => \^sf_fu_448_reg[31]\(20),
      I3 => \^sf_fu_448_reg[31]\(17),
      I4 => \sf_fu_448[31]_i_13_n_3\,
      O => \sf_fu_448[31]_i_9_n_3\
    );
\sf_fu_448[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[4]_i_2_n_3\
    );
\sf_fu_448[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[4]_i_3_n_3\
    );
\sf_fu_448[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[4]_i_4_n_3\
    );
\sf_fu_448[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[4]_i_5_n_3\
    );
\sf_fu_448[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[8]_i_2_n_3\
    );
\sf_fu_448[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[8]_i_3_n_3\
    );
\sf_fu_448[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[8]_i_4_n_3\
    );
\sf_fu_448[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \sf_fu_448[8]_i_5_n_3\
    );
\sf_fu_448_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_448_reg[8]_i_1_n_3\,
      CO(3) => \sf_fu_448_reg[12]_i_1_n_3\,
      CO(2) => \sf_fu_448_reg[12]_i_1_n_4\,
      CO(1) => \sf_fu_448_reg[12]_i_1_n_5\,
      CO(0) => \sf_fu_448_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_448_reg[31]\(12 downto 9),
      S(3) => \sf_fu_448[12]_i_2_n_3\,
      S(2) => \sf_fu_448[12]_i_3_n_3\,
      S(1) => \sf_fu_448[12]_i_4_n_3\,
      S(0) => \sf_fu_448[12]_i_5_n_3\
    );
\sf_fu_448_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_448_reg[12]_i_1_n_3\,
      CO(3) => \sf_fu_448_reg[16]_i_1_n_3\,
      CO(2) => \sf_fu_448_reg[16]_i_1_n_4\,
      CO(1) => \sf_fu_448_reg[16]_i_1_n_5\,
      CO(0) => \sf_fu_448_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_448_reg[31]\(16 downto 13),
      S(3) => \sf_fu_448[16]_i_2_n_3\,
      S(2) => \sf_fu_448[16]_i_3_n_3\,
      S(1) => \sf_fu_448[16]_i_4_n_3\,
      S(0) => \sf_fu_448[16]_i_5_n_3\
    );
\sf_fu_448_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_448_reg[16]_i_1_n_3\,
      CO(3) => \sf_fu_448_reg[20]_i_1_n_3\,
      CO(2) => \sf_fu_448_reg[20]_i_1_n_4\,
      CO(1) => \sf_fu_448_reg[20]_i_1_n_5\,
      CO(0) => \sf_fu_448_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_448_reg[31]\(20 downto 17),
      S(3) => \sf_fu_448[20]_i_2_n_3\,
      S(2) => \sf_fu_448[20]_i_3_n_3\,
      S(1) => \sf_fu_448[20]_i_4_n_3\,
      S(0) => \sf_fu_448[20]_i_5_n_3\
    );
\sf_fu_448_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_448_reg[20]_i_1_n_3\,
      CO(3) => \sf_fu_448_reg[24]_i_1_n_3\,
      CO(2) => \sf_fu_448_reg[24]_i_1_n_4\,
      CO(1) => \sf_fu_448_reg[24]_i_1_n_5\,
      CO(0) => \sf_fu_448_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_448_reg[31]\(24 downto 21),
      S(3) => \sf_fu_448[24]_i_2_n_3\,
      S(2) => \sf_fu_448[24]_i_3_n_3\,
      S(1) => \sf_fu_448[24]_i_4_n_3\,
      S(0) => \sf_fu_448[24]_i_5_n_3\
    );
\sf_fu_448_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_448_reg[24]_i_1_n_3\,
      CO(3) => \sf_fu_448_reg[28]_i_1_n_3\,
      CO(2) => \sf_fu_448_reg[28]_i_1_n_4\,
      CO(1) => \sf_fu_448_reg[28]_i_1_n_5\,
      CO(0) => \sf_fu_448_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_448_reg[31]\(28 downto 25),
      S(3) => \sf_fu_448[28]_i_2_n_3\,
      S(2) => \sf_fu_448[28]_i_3_n_3\,
      S(1) => \sf_fu_448[28]_i_4_n_3\,
      S(0) => \sf_fu_448[28]_i_5_n_3\
    );
\sf_fu_448_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_448_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sf_fu_448_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_fu_448_reg[31]_i_3_n_5\,
      CO(0) => \sf_fu_448_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_fu_448_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sf_fu_448_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2) => \sf_fu_448[31]_i_5_n_3\,
      S(1) => \sf_fu_448[31]_i_6_n_3\,
      S(0) => \sf_fu_448[31]_i_7_n_3\
    );
\sf_fu_448_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_fu_448_reg[4]_i_1_n_3\,
      CO(2) => \sf_fu_448_reg[4]_i_1_n_4\,
      CO(1) => \sf_fu_448_reg[4]_i_1_n_5\,
      CO(0) => \sf_fu_448_reg[4]_i_1_n_6\,
      CYINIT => \^sf_fu_448_reg[3]_1\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_448_reg[31]\(4 downto 1),
      S(3) => \sf_fu_448[4]_i_2_n_3\,
      S(2) => \sf_fu_448[4]_i_3_n_3\,
      S(1) => \sf_fu_448[4]_i_4_n_3\,
      S(0) => \sf_fu_448[4]_i_5_n_3\
    );
\sf_fu_448_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_448_reg[4]_i_1_n_3\,
      CO(3) => \sf_fu_448_reg[8]_i_1_n_3\,
      CO(2) => \sf_fu_448_reg[8]_i_1_n_4\,
      CO(1) => \sf_fu_448_reg[8]_i_1_n_5\,
      CO(0) => \sf_fu_448_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_448_reg[31]\(8 downto 5),
      S(3) => \sf_fu_448[8]_i_2_n_3\,
      S(2) => \sf_fu_448[8]_i_3_n_3\,
      S(1) => \sf_fu_448[8]_i_4_n_3\,
      S(0) => \sf_fu_448[8]_i_5_n_3\
    );
\tile_fu_444[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888F888"
    )
        port map (
      I0 => \^ap_condition_114\,
      I1 => ap_loop_init_int,
      I2 => icmp_ln174_reg_29457,
      I3 => icmp_ln161_reg_29401,
      I4 => icmp_ln123_reg_29349,
      I5 => \tile_fu_444_reg[3]_rep__7\,
      O => clear
    );
\trunc_ln118_reg_29353[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \^sf_fu_448_reg[3]_1\(0)
    );
\trunc_ln118_reg_29353[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \^sf_fu_448_reg[3]_1\(1)
    );
\trunc_ln118_reg_29353[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \^sf_fu_448_reg[3]_1\(2)
    );
\trunc_ln118_reg_29353[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_448_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \^sf_fu_448_reg[3]_1\(3)
    );
\trunc_ln218_reg_29405[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \^nf_1_fu_580_reg[1]\(0)
    );
\trunc_ln218_reg_29405[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \^icmp_ln123_fu_871_p248_in\,
      I1 => \trunc_ln218_reg_29405[1]_i_3_n_3\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I4 => \trunc_ln218_reg_29405[1]_i_4_n_3\,
      O => \^ap_condition_114\
    );
\trunc_ln218_reg_29405[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(27),
      I1 => \i_fu_452[4]_i_3_n_3\,
      I2 => \nf_1_fu_580_reg[31]_0\(29),
      I3 => \nf_1_fu_580_reg[31]_0\(4),
      I4 => \nf_1_fu_580_reg[31]_0\(5),
      I5 => \trunc_ln218_reg_29405[1]_i_12_n_3\,
      O => \trunc_ln218_reg_29405[1]_i_10_n_3\
    );
\trunc_ln218_reg_29405[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(6),
      I1 => \nf_1_fu_580_reg[31]_0\(7),
      I2 => \nf_1_fu_580_reg[31]_0\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \nf_1_fu_580_reg[31]_0\(30),
      O => \trunc_ln218_reg_29405[1]_i_11_n_3\
    );
\trunc_ln218_reg_29405[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(12),
      I1 => \nf_1_fu_580_reg[31]_0\(13),
      I2 => \nf_1_fu_580_reg[31]_0\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \nf_1_fu_580_reg[31]_0\(20),
      O => \trunc_ln218_reg_29405[1]_i_12_n_3\
    );
\trunc_ln218_reg_29405[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      O => \^nf_1_fu_580_reg[1]\(1)
    );
\trunc_ln218_reg_29405[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \trunc_ln218_reg_29405[1]_i_5_n_3\,
      I1 => \trunc_ln218_reg_29405[1]_i_6_n_3\,
      I2 => \trunc_ln218_reg_29405[1]_i_7_n_3\,
      I3 => \trunc_ln218_reg_29405[1]_i_8_n_3\,
      I4 => \trunc_ln218_reg_29405[1]_i_9_n_3\,
      I5 => \trunc_ln218_reg_29405[1]_i_10_n_3\,
      O => \trunc_ln218_reg_29405[1]_i_3_n_3\
    );
\trunc_ln218_reg_29405[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ap_CS_iter1_fsm_reg[0]_1\(0),
      I1 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => \trunc_ln218_reg_29405[1]_i_4_n_3\
    );
\trunc_ln218_reg_29405[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(3),
      I1 => \nf_1_fu_580_reg[31]_0\(2),
      I2 => \nf_1_fu_580_reg[31]_0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \nf_1_fu_580_reg[31]_0\(26),
      O => \trunc_ln218_reg_29405[1]_i_5_n_3\
    );
\trunc_ln218_reg_29405[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(11),
      I1 => \nf_1_fu_580_reg[31]_0\(9),
      I2 => \nf_1_fu_580_reg[31]_0\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \nf_1_fu_580_reg[31]_0\(19),
      O => \trunc_ln218_reg_29405[1]_i_6_n_3\
    );
\trunc_ln218_reg_29405[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(10),
      I1 => \nf_1_fu_580_reg[31]_0\(8),
      I2 => \nf_1_fu_580_reg[31]_0\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \nf_1_fu_580_reg[31]_0\(15),
      O => \trunc_ln218_reg_29405[1]_i_7_n_3\
    );
\trunc_ln218_reg_29405[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(0),
      I1 => \nf_1_fu_580_reg[31]_0\(1),
      I2 => \nf_1_fu_580_reg[31]_0\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      I5 => \nf_1_fu_580_reg[31]_0\(25),
      O => \trunc_ln218_reg_29405[1]_i_8_n_3\
    );
\trunc_ln218_reg_29405[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_580_reg[31]_0\(21),
      I1 => \i_fu_452[4]_i_3_n_3\,
      I2 => \nf_1_fu_580_reg[31]_0\(23),
      I3 => \nf_1_fu_580_reg[31]_0\(14),
      I4 => \nf_1_fu_580_reg[31]_0\(16),
      I5 => \trunc_ln218_reg_29405[1]_i_11_n_3\,
      O => \trunc_ln218_reg_29405[1]_i_9_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both is
  port (
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[39]_0\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both : entity is "MatrixVectorActivation_0_regslice_both";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \B_V_data_1_payload_A[39]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \^in0_v_tready\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[0]_i_1\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[10]_i_1\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[11]_i_1\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[12]_i_1\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[13]_i_1\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[14]_i_1\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[15]_i_1\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[16]_i_1\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[17]_i_1\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[18]_i_1\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[19]_i_1\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[1]_i_1\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[20]_i_1\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[21]_i_1\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[22]_i_1\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[23]_i_1\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[24]_i_1\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[25]_i_1\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[26]_i_1\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[27]_i_1\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[28]_i_1\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[29]_i_1\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[2]_i_1\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[30]_i_1\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[31]_i_1\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[32]_i_1\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[33]_i_1\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[34]_i_1\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[35]_i_1\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[36]_i_1\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[37]_i_1\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[38]_i_1\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[39]_i_2\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[3]_i_1\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[4]_i_1\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[5]_i_1\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[6]_i_1\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[7]_i_1\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[8]_i_1\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_inElem_reg_805[9]_i_1\ : label is "soft_lutpair839";
begin
  in0_V_TREADY <= \^in0_v_tready\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^in0_v_tready\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[39]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(32),
      Q => B_V_data_1_payload_A(32),
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(33),
      Q => B_V_data_1_payload_A(33),
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(34),
      Q => B_V_data_1_payload_A(34),
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(35),
      Q => B_V_data_1_payload_A(35),
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(36),
      Q => B_V_data_1_payload_A(36),
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(37),
      Q => B_V_data_1_payload_A(37),
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(38),
      Q => B_V_data_1_payload_A(38),
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(39),
      Q => B_V_data_1_payload_A(39),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[39]_i_1_n_3\,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^in0_v_tready\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(32),
      Q => B_V_data_1_payload_B(32),
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(33),
      Q => B_V_data_1_payload_B(33),
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(34),
      Q => B_V_data_1_payload_B(34),
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(35),
      Q => B_V_data_1_payload_B(35),
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(36),
      Q => B_V_data_1_payload_B(36),
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(37),
      Q => B_V_data_1_payload_B(37),
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(38),
      Q => B_V_data_1_payload_B(38),
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(39),
      Q => B_V_data_1_payload_B(39),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^in0_v_tready\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY,
      I2 => Q(0),
      I3 => in0_V_TVALID,
      I4 => \^in0_v_tready\,
      I5 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => \^in0_v_tready\,
      I4 => in0_V_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_3\,
      Q => \^in0_v_tready\,
      R => SR(0)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(0)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(12)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(13)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(14)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(18)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(19)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(1)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(20)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(21)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(22)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(23)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(24)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(25)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(26)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(27)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(28)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(29)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(2)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(30)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(31)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(32),
      I1 => B_V_data_1_payload_A(32),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(32)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(33),
      I1 => B_V_data_1_payload_A(33),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(33)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(34),
      I1 => B_V_data_1_payload_A(34),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(34)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(35),
      I1 => B_V_data_1_payload_A(35),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(35)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(36),
      I1 => B_V_data_1_payload_A(36),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(36)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(37),
      I1 => B_V_data_1_payload_A(37),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(37)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(38),
      I1 => B_V_data_1_payload_A(38),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(38)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(39),
      I1 => B_V_data_1_payload_A(39),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(39)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(6)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[39]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both__parameterized0\ is
  port (
    out_V_TVALID : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_0_regslice_both";
end \finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both__parameterized0\;

architecture STRUCTURE of \finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal \^out_v_tvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \ap_CS_iter3_fsm[1]_i_2\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \out_V_TDATA[16]_INST_0\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \out_V_TDATA[17]_INST_0\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \out_V_TDATA[18]_INST_0\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \out_V_TDATA[19]_INST_0\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \out_V_TDATA[20]_INST_0\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \out_V_TDATA[21]_INST_0\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \out_V_TDATA[22]_INST_0\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \out_V_TDATA[23]_INST_0\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \out_V_TDATA[24]_INST_0\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \out_V_TDATA[25]_INST_0\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \out_V_TDATA[26]_INST_0\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \out_V_TDATA[27]_INST_0\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \out_V_TDATA[28]_INST_0\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \out_V_TDATA[29]_INST_0\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \out_V_TDATA[30]_INST_0\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \out_V_TDATA[31]_INST_0\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair862";
begin
  out_V_TVALID <= \^out_v_tvalid\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^out_v_tvalid\,
      I1 => out_V_TREADY_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^out_v_tvalid\,
      I2 => out_V_TREADY_int_regslice,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tvalid\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_0\,
      I1 => out_V_TREADY_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_V_TREADY,
      I2 => \B_V_data_1_state_reg[1]_0\,
      I3 => out_V_TREADY_int_regslice,
      I4 => \^out_v_tvalid\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tvalid\,
      I2 => out_V_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^out_v_tvalid\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => out_V_TREADY_int_regslice,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => out_V_TREADY_int_regslice,
      I2 => \^out_v_tvalid\,
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(1),
      I1 => \^out_v_tvalid\,
      I2 => out_V_TREADY_int_regslice,
      I3 => out_V_TREADY,
      O => ap_NS_fsm10_out
    );
\ap_CS_iter3_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(0),
      O => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(16)
    );
\out_V_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(17)
    );
\out_V_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(18)
    );
\out_V_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(19)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(20)
    );
\out_V_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(21)
    );
\out_V_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(22)
    );
\out_V_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(23)
    );
\out_V_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(24)
    );
\out_V_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(25)
    );
\out_V_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(26)
    );
\out_V_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(27)
    );
\out_V_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(28)
    );
\out_V_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(29)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(30)
    );
\out_V_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(31)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_sparsemux_31_4_40_1_1 is
  port (
    \trunc_ln118_reg_29353_reg[2]\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_0\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_1\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_2\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_3\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_4\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_5\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_6\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_7\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_8\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_9\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_10\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_11\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_12\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_13\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_14\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_15\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_16\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_17\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_18\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_19\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_20\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_21\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_22\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_23\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_24\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_25\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_26\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_27\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_28\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_29\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_30\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_31\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_32\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_33\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_34\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_35\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_36\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_37\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_38\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_39\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_40\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_41\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_42\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_43\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_44\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_45\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_46\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_47\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_48\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_49\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_50\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_51\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_52\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_53\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_54\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_55\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_56\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_57\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_58\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_59\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_60\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_61\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_62\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_63\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_64\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_65\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_66\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_67\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_68\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_69\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_70\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_71\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_72\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_73\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_74\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_75\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_76\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_77\ : out STD_LOGIC;
    \trunc_ln118_reg_29353_reg[2]_78\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_sparsemux_31_4_40_1_1 : entity is "MatrixVectorActivation_0_sparsemux_31_4_40_1_1";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_sparsemux_31_4_40_1_1;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_sparsemux_31_4_40_1_1 is
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_7_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_4_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_5_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_6_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_7_n_3\ : STD_LOGIC;
begin
\ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(0),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(0),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(0),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(0),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(0),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(0),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(0),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(0),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(0),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(0),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(0),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(0),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(10),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(10),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(10),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(10),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(10),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(10),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(10),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(10),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(10),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(10),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(10),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(10),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(11),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(11),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(11),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(11),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(11),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(11),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(11),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(11),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(11),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(11),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(11),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(11),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(11),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(11),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(11),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(12),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(12),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(12),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(12),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(12),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(12),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(12),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(12),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(12),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(12),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(12),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(12),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(12),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(12),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(12),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(13),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(13),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(13),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(13),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(13),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(13),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(13),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(13),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(13),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(13),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(13),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(13),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(14),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(14),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(14),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(14),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(14),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(14),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(14),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(14),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(14),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(14),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(14),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(14),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(14),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(14),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(14),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(15),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(15),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(15),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(15),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(15),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(15),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(15),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(15),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(15),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(15),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(15),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(15),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(15),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(15),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(15),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(16),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(16),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(16),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(16),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(16),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(16),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(16),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(16),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(16),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(16),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(16),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(16),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(16),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(16),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(16),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(17),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(17),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(17),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(17),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(17),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(17),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(17),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(17),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(17),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(17),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(17),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(17),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(17),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(17),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(17),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(18),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(18),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(18),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(18),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(18),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(18),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(18),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(18),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(18),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(18),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(18),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(18),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(19),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(19),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(19),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(19),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(19),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(19),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(19),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(19),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(19),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(19),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(19),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(19),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(19),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(19),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(19),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(1),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(1),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(1),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(1),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(1),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(1),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(1),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(1),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(1),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(1),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(1),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(1),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(20),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(20),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(20),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(20),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(20),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(20),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(20),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(20),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(20),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(20),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(20),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(20),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(21),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(21),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(21),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(21),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(21),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(21),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(21),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(21),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(21),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(21),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(21),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(21),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(22),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(22),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(22),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(22),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(22),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(22),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(22),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(22),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(22),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(22),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(22),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(22),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(23),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(23),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(23),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(23),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(23),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(23),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(23),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(23),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(23),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(23),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(23),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(23),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(23),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(23),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(23),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(24),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(24),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(24),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(24),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(24),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(24),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(24),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(24),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(24),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(24),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(24),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(24),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(24),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(24),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(24),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(25),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(25),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(25),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(25),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(25),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(25),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(25),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(25),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(25),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(25),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(25),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(25),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(25),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(25),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(25),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(26),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(26),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(26),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(26),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(26),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(26),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(26),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(26),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(26),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(26),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(26),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(26),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(26),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(26),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(26),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(27),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(27),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(27),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(27),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(27),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(27),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(27),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(27),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(27),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(27),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(27),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(27),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(27),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(27),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(27),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(28),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(28),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(28),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(28),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(28),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(28),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(28),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(28),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(28),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(28),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(28),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(28),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(28),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(28),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(28),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(29),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(29),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(29),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(29),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(29),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(29),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(29),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(29),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(29),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(29),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(29),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(29),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(29),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(29),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(29),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(2),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(2),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(2),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(2),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(2),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(2),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(2),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(2),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(2),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(2),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(2),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(2),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(30),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(30),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(30),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(30),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(30),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(30),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(30),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(30),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(30),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(30),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(30),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(30),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(30),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(30),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(30),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(31),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(31),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(31),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(31),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(31),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(31),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(31),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(31),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(31),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(31),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(31),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(31),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(31),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(31),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(31),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(32),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(32),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(32),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(32),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(32),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(32),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(32),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(32),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(32),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(32),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(32),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(32),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(33),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(33),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(33),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(33),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(33),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(33),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(33),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(33),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(33),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(33),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(33),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(33),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(33),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(33),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(33),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(34),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(34),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(34),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(34),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(34),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(34),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(34),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(34),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(34),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(34),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(34),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(34),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(34),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(34),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(34),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(35),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(35),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(35),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(35),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(35),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(35),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(35),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(35),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(35),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(35),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(35),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(35),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(36),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(36),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(36),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(36),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(36),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(36),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(36),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(36),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(36),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(36),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(36),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(36),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(37),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(37),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(37),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(37),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(37),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(37),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(37),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(37),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(37),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(37),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(37),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(37),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(37),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(37),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(37),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(38),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(38),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(38),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(38),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(38),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(38),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(38),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(38),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(38),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(38),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(38),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(38),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(38),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(38),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(38),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(39),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(39),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(39),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(39),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(39),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(39),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(39),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(39),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(39),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(39),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(39),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(39),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(39),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(39),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(39),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(3),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(3),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(3),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(3),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(3),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(3),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(3),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(3),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(3),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(3),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(3),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(3),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(3),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(3),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(3),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(4),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(4),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(4),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(4),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(4),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(4),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(4),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(4),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(4),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(4),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(4),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(4),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(5),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(5),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(5),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(5),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(5),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(5),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(5),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(5),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(5),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(5),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(5),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(5),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(5),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(5),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(5),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(6),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(6),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(6),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(6),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(6),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(6),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(6),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(6),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(6),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(6),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(6),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(6),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(6),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(6),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(6),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(7),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(7),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(7),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(7),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(7),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(7),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(7),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(7),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(7),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(7),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(7),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(7),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(7),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(7),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(7),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(8),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(8),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(8),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(8),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(8),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(8),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(8),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(8),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(8),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(8),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(8),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(8),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(8),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(8),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(8),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(9),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(9),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(9),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(9),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_4_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(9),
      I1 => Q(1),
      I2 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(9),
      I3 => Q(0),
      I4 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(9),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_5_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(9),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(9),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(9),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(9),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_6_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(9),
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(9),
      I2 => Q(1),
      I3 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(9),
      I4 => Q(0),
      I5 => \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(9),
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_7_n_3\
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_0\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_20\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_19\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_22\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_21\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_24\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_23\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_26\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_25\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_28\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_27\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_30\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_29\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_32\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_31\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_34\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_33\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_36\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_35\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_38\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_37\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_2\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_1\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_40\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_39\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_42\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_41\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_44\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_43\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_46\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_45\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_48\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_47\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_50\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_49\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_52\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_51\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_54\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_53\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_56\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_55\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_58\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_57\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_4\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_3\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_60\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_59\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_62\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_61\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_64\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_63\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_66\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_65\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[34]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_68\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[34]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_67\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_70\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_69\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_72\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_71\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[37]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_74\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[37]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_73\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_76\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_75\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_78\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_77\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_6\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_5\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_8\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_7\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_10\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_9\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_12\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_11\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_14\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_13\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_16\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_15\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_4_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_5_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_18\,
      S => Q(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_6_n_3\,
      I1 => \ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_7_n_3\,
      O => \trunc_ln118_reg_29353_reg[2]_17\,
      S => Q(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    out_V_TVALID : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \inputBuf_13_fu_572_reg[39]_0\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Batch";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch is
  signal \B_V_data_1_payload_A[11]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_31_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_32_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_33_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_34_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_35_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_36_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_37_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_15_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_16_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_17_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_18_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_19_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_20_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_21_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_22_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_23_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_24_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_25_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_26_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_27_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_28_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_29_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_30_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_10_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_10_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_10_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_10_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_10_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_10_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_10_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_10_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_10_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_6_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_9_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_11_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_5_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_7_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_7_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_7_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_9_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_9_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_9_n_6\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal accu_10_fu_496 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_10_fu_4960 : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_10_fu_496_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_11_fu_500 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_11_fu_500[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_23_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_61_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_62_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_63_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_11_fu_500_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_12_fu_504 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_12_fu_504[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_61_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_62_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_63_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_12_fu_504_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_13_fu_508 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_13_fu_508[0]_i_11_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_12_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_13_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_14_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_15_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_20_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_21_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_22_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_23_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_24_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_25_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_26_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_27_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_28_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_29_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_30_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_31_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_32_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_33_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_34_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_35_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_3_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_4_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_5_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_6_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_7_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_8_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[0]_i_9_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_10_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_11_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_12_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_13_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_14_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_15_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_16_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_17_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_2_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_3_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_4_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_5_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_6_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_7_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_8_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[4]_i_9_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_12_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_23_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_24_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_25_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_26_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_4_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_11_n_4\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_11_n_6\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_9_n_10\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_9_n_5\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_9_n_6\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_9_n_8\ : STD_LOGIC;
  signal \accu_13_fu_508_reg[8]_i_9_n_9\ : STD_LOGIC;
  signal accu_14_fu_512 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_14_fu_512[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_14_fu_512_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_15_fu_516 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_15_fu_516[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_15_fu_516_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \accu_18_fu_24139_p3__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal accu_1_fu_460 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_1_fu_460[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_1_fu_460_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \accu_23_fu_24104_p3__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \accu_28_fu_24069_p3__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal accu_2_fu_464 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_2_fu_464[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_61_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_62_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_63_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_2_fu_464_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_32_fu_24348_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_32_reg_30927 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_33_fu_24542_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_33_reg_30934 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_34_fu_24736_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_34_reg_30941 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_35_fu_24930_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_35_reg_30948 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_36_fu_25124_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_36_reg_30955 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_37_fu_25318_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_37_reg_30962 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_38_fu_25512_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_38_reg_30969 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_39_fu_25706_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_39_reg_30976 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_3_fu_468 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_3_fu_468[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_3_fu_468_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_40_fu_25900_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_40_reg_30983 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_41_fu_26094_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_41_reg_30990 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_42_fu_26288_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_42_reg_30997 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_43_fu_26482_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_43_reg_31004 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_44_fu_26676_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_44_reg_31011 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_45_fu_26870_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_45_reg_31018 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_46_fu_27064_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_46_reg_31025 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_47_fu_27258_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_47_reg_31032 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal accu_4_fu_472 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_4_fu_472[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_23_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_61_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_62_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_4_fu_472_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_5_fu_476 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_5_fu_476[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_12_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_11_n_4\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_11_n_5\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_11_n_6\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_4_n_10\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_4_n_5\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_4_n_8\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_4_n_9\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_5_n_4\ : STD_LOGIC;
  signal \accu_5_fu_476_reg[8]_i_5_n_6\ : STD_LOGIC;
  signal accu_6_fu_480 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_6_fu_480[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_23_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_61_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_62_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_6_fu_480_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_7_fu_484 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_7_fu_484[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_61_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_62_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_63_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_7_fu_484_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_8_fu_488 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_8_fu_488[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_26_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_8_fu_488_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_9_fu_492 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_9_fu_492[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_27_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_9_fu_492_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal accu_fu_456 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \accu_fu_456[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_15_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_16_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_fu_456[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_12_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_16_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_17_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_18_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_19_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_20_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_21_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_22_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_23_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_24_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_25_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_26_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_27_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_28_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_29_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_30_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_31_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_fu_456[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_11_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_13_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_14_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_15_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_16_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_17_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_18_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_19_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_20_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_21_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_22_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_23_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_28_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_29_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_2_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_30_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_31_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_32_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_33_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_34_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_35_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_36_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_37_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_38_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_39_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_40_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_41_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_42_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_43_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_44_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_45_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_46_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_47_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_48_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_49_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_50_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_51_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_52_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_53_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_54_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_55_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_56_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_57_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_58_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_59_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_5_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_60_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_61_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_62_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_6_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_7_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_8_n_3\ : STD_LOGIC;
  signal \accu_fu_456[8]_i_9_n_3\ : STD_LOGIC;
  signal \accu_fu_456_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_fu_456_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_fu_456_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_fu_456_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_10\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_5\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_6\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_7\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_8\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_10_n_9\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_fu_456_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_10_n_3\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_10_n_4\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_10_n_5\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_10_n_6\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_3_n_10\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_3_n_5\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_3_n_6\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_3_n_8\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_3_n_9\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \accu_fu_456_reg[8]_i_4_n_6\ : STD_LOGIC;
  signal add_ln169_101_fu_5656_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_101_reg_29787 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_103_fu_5662_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_103_reg_29792 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_105_fu_5674_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_105_reg_29797 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_108_fu_5680_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_108_reg_29802 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_110_fu_5692_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_110_reg_29807 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_113_fu_5704_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_113_reg_29812 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_115_fu_5716_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_115_reg_29817 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_11_fu_2808_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_11_reg_29597 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_122_fu_6990_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_122_reg_29832 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_124_fu_6996_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_124_reg_29837 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_126_fu_7008_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_126_reg_29842 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_129_fu_7014_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_129_reg_29847 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_131_fu_7026_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_131_reg_29852 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_133_fu_7032_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_133_reg_29857 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_135_fu_7044_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_135_reg_29862 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_139_fu_7050_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_139_reg_29867 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_13_fu_2814_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_13_reg_29602 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_141_fu_7062_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_141_reg_29872 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_143_fu_7068_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_143_reg_29877 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_145_fu_7080_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_145_reg_29882 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_148_fu_7086_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_148_reg_29887 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_150_fu_7098_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_150_reg_29892 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_153_fu_7110_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_153_reg_29897 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_155_fu_7122_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_155_reg_29902 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_15_fu_2826_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_15_reg_29607 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_162_fu_8396_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_162_reg_29917 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_164_fu_8402_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_164_reg_29922 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_166_fu_8414_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_166_reg_29927 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_169_fu_8420_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_169_reg_29932 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_171_fu_8432_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_171_reg_29937 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_173_reg_29942 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_175_fu_8450_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_175_reg_29947 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_179_fu_8456_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_179_reg_29952 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_181_fu_8468_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_181_reg_29957 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_183_fu_8474_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_183_reg_29962 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_185_fu_8486_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_185_reg_29967 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_188_fu_8492_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_188_reg_29972 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_190_fu_8504_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_190_reg_29977 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_193_fu_8516_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_193_reg_29982 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_195_fu_8528_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_195_reg_29987 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_19_fu_2832_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_19_reg_29612 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_202_fu_9802_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_202_reg_30002 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_204_fu_9808_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_204_reg_30007 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_206_fu_9820_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_206_reg_30012 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_209_fu_9826_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_209_reg_30017 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_211_fu_9838_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_211_reg_30022 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_213_fu_9844_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_213_reg_30027 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_215_fu_9856_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_215_reg_30032 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_219_fu_9862_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_219_reg_30037 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_21_fu_2844_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_21_reg_29617 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_221_fu_9874_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_221_reg_30042 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_223_fu_9880_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_223_reg_30047 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_225_fu_9892_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_225_reg_30052 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_228_fu_9898_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_228_reg_30057 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_230_fu_9910_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_230_reg_30062 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_233_fu_9922_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_233_reg_30067 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_235_fu_9934_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_235_reg_30072 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_23_fu_2850_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_23_reg_29622 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_242_fu_11208_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_242_reg_30087 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_244_fu_11214_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_244_reg_30092 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_246_fu_11226_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_246_reg_30097 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_249_fu_11232_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_249_reg_30102 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_251_fu_11244_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_251_reg_30107 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_253_fu_11250_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_253_reg_30112 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_255_fu_11262_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_255_reg_30117 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_259_fu_11268_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_259_reg_30122 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_25_fu_2862_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_25_reg_29627 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_261_fu_11280_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_261_reg_30127 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_263_fu_11286_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_263_reg_30132 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_265_fu_11298_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_265_reg_30137 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_268_fu_11304_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_268_reg_30142 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_270_fu_11316_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_270_reg_30147 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_273_fu_11328_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_273_reg_30152 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_275_fu_11340_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_275_reg_30157 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_282_fu_12614_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_282_reg_30172 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_284_fu_12620_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_284_reg_30177 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_286_fu_12632_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_286_reg_30182 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_289_fu_12638_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_289_reg_30187 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_28_fu_2868_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_28_reg_29632 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_291_fu_12650_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_291_reg_30192 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_293_fu_12656_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_293_reg_30197 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_295_fu_12668_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_295_reg_30202 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_299_fu_12674_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_299_reg_30207 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_2_fu_2772_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_2_reg_29577 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_301_fu_12686_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_301_reg_30212 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_303_fu_12692_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_303_reg_30217 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_305_fu_12704_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_305_reg_30222 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_308_fu_12710_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_308_reg_30227 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_30_fu_2880_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_30_reg_29637 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_310_fu_12722_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_310_reg_30232 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_313_fu_12734_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_313_reg_30237 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_315_fu_12746_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_315_reg_30242 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_322_fu_14020_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_322_reg_30257 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_324_fu_14026_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_324_reg_30262 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_326_fu_14038_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_326_reg_30267 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_329_fu_14044_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_329_reg_30272 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_331_fu_14056_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_331_reg_30277 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_333_fu_14062_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_333_reg_30282 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_335_fu_14074_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_335_reg_30287 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_339_fu_14080_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_339_reg_30292 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_33_fu_2892_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_33_reg_29642 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_341_fu_14092_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_341_reg_30297 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_343_fu_14098_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_343_reg_30302 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_345_fu_14110_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_345_reg_30307 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_348_fu_14116_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_348_reg_30312 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_350_fu_14128_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_350_reg_30317 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_353_fu_14140_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_353_reg_30322 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_355_fu_14152_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_355_reg_30327 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_35_fu_2904_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_35_reg_29647 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_362_fu_15426_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_362_reg_30342 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_364_fu_15432_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_364_reg_30347 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_366_fu_15444_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_366_reg_30352 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_369_fu_15450_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_369_reg_30357 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_371_fu_15462_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_371_reg_30362 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_373_fu_15468_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_373_reg_30367 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_375_fu_15480_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_375_reg_30372 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_379_fu_15486_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_379_reg_30377 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_381_fu_15498_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_381_reg_30382 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_383_fu_15504_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_383_reg_30387 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_385_fu_15516_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_385_reg_30392 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_388_fu_15522_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_388_reg_30397 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_390_fu_15534_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_390_reg_30402 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_393_fu_15546_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_393_reg_30407 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_395_fu_15558_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_395_reg_30412 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_402_fu_16832_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_402_reg_30427 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_404_fu_16838_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_404_reg_30432 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_406_fu_16850_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_406_reg_30437 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_409_fu_16856_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_409_reg_30442 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_411_fu_16868_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_411_reg_30447 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_413_fu_16874_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_413_reg_30452 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_415_fu_16886_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_415_reg_30457 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_419_fu_16892_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_419_reg_30462 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_421_fu_16904_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_421_reg_30467 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_423_fu_16910_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_423_reg_30472 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_425_fu_16922_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_425_reg_30477 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_428_fu_16928_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_428_reg_30482 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_42_fu_4178_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_42_reg_29662 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_430_fu_16940_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_430_reg_30487 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_433_fu_16952_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_433_reg_30492 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_435_fu_16964_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_435_reg_30497 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_442_fu_18238_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_442_reg_30512 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_444_fu_18244_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_444_reg_30517 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_446_fu_18256_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_446_reg_30522 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_449_fu_18262_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_449_reg_30527 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_44_fu_4184_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_44_reg_29667 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_451_fu_18274_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_451_reg_30532 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_453_fu_18280_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_453_reg_30537 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_455_fu_18292_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_455_reg_30542 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_459_fu_18298_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_459_reg_30547 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_461_fu_18310_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_461_reg_30552 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_463_fu_18316_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_463_reg_30557 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_465_fu_18328_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_465_reg_30562 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_468_fu_18334_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_468_reg_30567 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_46_fu_4196_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_46_reg_29672 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_470_fu_18346_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_470_reg_30572 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_473_fu_18358_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_473_reg_30577 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_475_fu_18370_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_475_reg_30582 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_482_fu_19644_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_482_reg_30597 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_484_fu_19650_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_484_reg_30602 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_486_fu_19662_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_486_reg_30607 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_489_fu_19668_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_489_reg_30612 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_491_fu_19680_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_491_reg_30617 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_493_fu_19686_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_493_reg_30622 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_495_fu_19698_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_495_reg_30627 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_499_fu_19704_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_499_reg_30632 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_49_fu_4202_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_49_reg_29677 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_4_fu_2778_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_4_reg_29582 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_501_fu_19716_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_501_reg_30637 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_503_fu_19722_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_503_reg_30642 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_505_fu_19734_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_505_reg_30647 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_508_fu_19740_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_508_reg_30652 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_510_fu_19752_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_510_reg_30657 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_513_fu_19764_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_513_reg_30662 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_515_fu_19776_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_515_reg_30667 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_51_fu_4214_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_51_reg_29682 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_522_fu_21050_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_522_reg_30682 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_524_fu_21056_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_524_reg_30687 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_526_fu_21068_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_526_reg_30692 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_529_fu_21074_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_529_reg_30697 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_533_fu_21092_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_533_reg_30707 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_535_fu_21104_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_535_reg_30712 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_539_fu_21110_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_539_reg_30717 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_53_fu_4220_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_53_reg_29687 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_541_fu_21122_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_541_reg_30722 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_543_fu_21128_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_543_reg_30727 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_545_fu_21140_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_545_reg_30732 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_548_fu_21146_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_548_reg_30737 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln169_550_fu_21158_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_550_reg_30742 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_553_reg_30747 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_555_reg_30752 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_55_fu_4232_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_55_reg_29692 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_562_fu_22456_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_562_reg_30767 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_564_fu_22462_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_564_reg_30772 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_566_fu_22474_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_566_reg_30777 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_569_fu_22480_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_569_reg_30782 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_571_fu_22492_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_571_reg_30787 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_573_fu_22498_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_573_reg_30792 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_575_fu_22510_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_575_reg_30797 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_579_fu_22516_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_579_reg_30802 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_581_fu_22528_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_581_reg_30807 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_583_fu_22534_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_583_reg_30812 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_585_fu_22546_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_585_reg_30817 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_588_fu_22552_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_588_reg_30822 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_590_fu_22564_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_590_reg_30827 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_593_fu_22576_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_593_reg_30832 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_595_fu_22588_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_595_reg_30837 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_59_fu_4238_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_59_reg_29697 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_602_fu_23858_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_602_reg_30852 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_604_fu_23864_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_604_reg_30857 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_606_fu_23876_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_606_reg_30862 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_609_fu_23882_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_609_reg_30867 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_611_fu_23894_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_611_reg_30872 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_613_fu_23900_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_613_reg_30877 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_615_fu_23912_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_615_reg_30882 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_619_fu_23918_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_619_reg_30887 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_61_fu_4250_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_61_reg_29702 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_621_fu_23930_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_621_reg_30892 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_623_fu_23936_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_623_reg_30897 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_625_fu_23948_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_625_reg_30902 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_628_reg_30907 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_630_fu_23966_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_630_reg_30912 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_633_fu_23978_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_633_reg_30917 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_635_fu_23994_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_635_reg_30922 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_63_fu_4256_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_63_reg_29707 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_65_fu_4268_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_65_reg_29712 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_68_fu_4274_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_68_reg_29717 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_6_fu_2790_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_6_reg_29587 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_70_fu_4286_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_70_reg_29722 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_73_fu_4298_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_73_reg_29727 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_75_fu_4310_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_75_reg_29732 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_82_fu_5584_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_82_reg_29747 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_84_fu_5590_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_84_reg_29752 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_86_fu_5602_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_86_reg_29757 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_89_fu_5608_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_89_reg_29762 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_91_fu_5620_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_91_reg_29767 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_93_fu_5626_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_93_reg_29772 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_95_fu_5638_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_95_reg_29777 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_99_fu_5644_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln169_99_reg_29782 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_9_fu_2796_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln169_9_reg_29592 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_iter1_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \ap_CS_iter2_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal \ap_CS_iter3_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
  signal \ap_CS_iter4_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter3_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter3_fsm145_out : STD_LOGIC;
  signal ap_NS_iter4_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter4_fsm1 : STD_LOGIC;
  signal ap_condition_114 : STD_LOGIC;
  signal ap_condition_252 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg_i_2_n_3 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_805 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ap_phi_reg_pp0_iter1_inElem_reg_8051 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_80510 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_80511 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_80512 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_80513 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_80514 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_8051442_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_805215_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_805318_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_8054 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_8055 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_8056 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_8057 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_8058 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_reg_8059 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_inElem_reg_805 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \ap_phi_reg_pp0_iter2_inElem_reg_805__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal clear : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\ : STD_LOGIC;
  signal i_fu_452 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_fu_452_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_452_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_452_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_452_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_452_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_452_reg_n_3_[5]\ : STD_LOGIC;
  signal icmp_ln108_10_fu_27721_p2 : STD_LOGIC;
  signal icmp_ln108_11_fu_27753_p2 : STD_LOGIC;
  signal icmp_ln108_12_fu_27797_p2 : STD_LOGIC;
  signal icmp_ln108_13_fu_27829_p2 : STD_LOGIC;
  signal icmp_ln108_14_fu_27861_p2 : STD_LOGIC;
  signal icmp_ln108_15_fu_27909_p2 : STD_LOGIC;
  signal icmp_ln108_16_fu_27941_p2 : STD_LOGIC;
  signal icmp_ln108_17_fu_27973_p2 : STD_LOGIC;
  signal icmp_ln108_18_fu_28017_p2 : STD_LOGIC;
  signal icmp_ln108_19_fu_28053_p2 : STD_LOGIC;
  signal icmp_ln108_1_fu_27397_p2 : STD_LOGIC;
  signal icmp_ln108_20_fu_28085_p2 : STD_LOGIC;
  signal icmp_ln108_21_fu_28129_p2 : STD_LOGIC;
  signal icmp_ln108_22_fu_28161_p2 : STD_LOGIC;
  signal icmp_ln108_24_fu_28237_p2 : STD_LOGIC;
  signal icmp_ln108_25_fu_28269_p2 : STD_LOGIC;
  signal icmp_ln108_26_fu_28301_p2 : STD_LOGIC;
  signal icmp_ln108_27_fu_28345_p2 : STD_LOGIC;
  signal icmp_ln108_28_fu_28377_p2 : STD_LOGIC;
  signal icmp_ln108_29_fu_28409_p2 : STD_LOGIC;
  signal icmp_ln108_2_fu_27429_p2 : STD_LOGIC;
  signal icmp_ln108_30_fu_28453_p2 : STD_LOGIC;
  signal icmp_ln108_31_fu_28485_p2 : STD_LOGIC;
  signal icmp_ln108_32_fu_28517_p2 : STD_LOGIC;
  signal icmp_ln108_33_fu_28561_p2 : STD_LOGIC;
  signal icmp_ln108_34_fu_28593_p2 : STD_LOGIC;
  signal icmp_ln108_35_fu_28625_p2 : STD_LOGIC;
  signal icmp_ln108_36_fu_28669_p2 : STD_LOGIC;
  signal icmp_ln108_37_fu_28701_p2 : STD_LOGIC;
  signal icmp_ln108_38_fu_28737_p2 : STD_LOGIC;
  signal icmp_ln108_39_fu_28781_p2 : STD_LOGIC;
  signal icmp_ln108_3_fu_27473_p2 : STD_LOGIC;
  signal icmp_ln108_40_fu_28817_p2 : STD_LOGIC;
  signal icmp_ln108_41_fu_28849_p2 : STD_LOGIC;
  signal icmp_ln108_42_fu_28893_p2 : STD_LOGIC;
  signal icmp_ln108_43_fu_28925_p2 : STD_LOGIC;
  signal icmp_ln108_44_fu_28957_p2 : STD_LOGIC;
  signal icmp_ln108_45_fu_29001_p2 : STD_LOGIC;
  signal icmp_ln108_46_fu_29037_p2 : STD_LOGIC;
  signal icmp_ln108_47_fu_29069_p2 : STD_LOGIC;
  signal icmp_ln108_4_fu_27505_p2 : STD_LOGIC;
  signal icmp_ln108_5_fu_27537_p2 : STD_LOGIC;
  signal icmp_ln108_6_fu_27581_p2 : STD_LOGIC;
  signal icmp_ln108_7_fu_27613_p2 : STD_LOGIC;
  signal icmp_ln108_8_fu_27645_p2 : STD_LOGIC;
  signal icmp_ln108_9_fu_27689_p2 : STD_LOGIC;
  signal icmp_ln108_fu_27365_p2 : STD_LOGIC;
  signal icmp_ln123_fu_871_p248_in : STD_LOGIC;
  signal icmp_ln123_reg_29349 : STD_LOGIC;
  signal icmp_ln123_reg_29349_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln123_reg_29349_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln123_reg_29349_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln126_fu_887_p2 : STD_LOGIC;
  signal icmp_ln126_reg_29358 : STD_LOGIC;
  signal icmp_ln138_reg_29381_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln138_reg_29381_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \icmp_ln138_reg_29381_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln161_fu_980_p2 : STD_LOGIC;
  signal icmp_ln161_reg_29401 : STD_LOGIC;
  signal icmp_ln161_reg_29401_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln161_reg_29401_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln161_reg_29401_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln174_reg_29457 : STD_LOGIC;
  signal inputBuf_10_fu_560 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_11_fu_564 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_12_fu_568 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_13_fu_572 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_14_fu_576 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_1_fu_524 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_2_fu_528 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_3_fu_532 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_4_fu_536 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_5_fu_540 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_6_fu_544 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_7_fu_548 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_8_fu_552 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_9_fu_556 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal inputBuf_fu_520 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \mux_4_2_6_1_1_U43/mux_2_0\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal nf_1_fu_580 : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_580_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_fu_995_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sext_ln169_110_fu_24916_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_111_fu_24926_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_138_fu_25110_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_139_fu_25120_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_166_fu_25304_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_167_fu_25314_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_194_fu_25498_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_195_fu_25508_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_196_fu_25523_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln169_201_fu_25554_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sext_ln169_204_fu_25576_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_207_fu_25592_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_208_fu_25602_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_211_fu_25624_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_214_fu_25640_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \sext_ln169_218_fu_25666_p1__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \sext_ln169_221_fu_25682_p1__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln169_222_fu_25692_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_223_fu_25702_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_250_fu_25886_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_251_fu_25896_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_26_fu_24334_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_278_fu_26080_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_279_fu_26090_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_27_fu_24344_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_306_fu_26274_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_307_fu_26284_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_334_fu_26468_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_335_fu_26478_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_336_fu_26493_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln169_341_fu_26524_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sext_ln169_344_fu_26546_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_347_fu_26562_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_348_fu_26572_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_351_fu_26594_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_354_fu_26610_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \sext_ln169_358_fu_26636_p1__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \sext_ln169_361_fu_26652_p1__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln169_362_fu_26662_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_363_fu_26672_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_365_fu_21040_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln169_390_fu_26856_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_391_fu_26866_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_418_fu_27050_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_419_fu_27060_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_446_fu_27244_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_447_fu_27254_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_54_fu_24528_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_55_fu_24538_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln169_56_fu_24553_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln169_61_fu_24584_p1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sext_ln169_64_fu_24606_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_67_fu_24622_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_68_fu_24632_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_71_fu_24654_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sext_ln169_74_fu_24670_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \sext_ln169_78_fu_24696_p1__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \sext_ln169_81_fu_24712_p1__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln169_82_fu_24722_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln169_83_fu_24732_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln90_1110_fu_20524_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_117_reg_29737 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_1180_fu_23202_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_157_reg_29822 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_197_reg_29907 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_237_reg_29992 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_277_reg_30077 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_317_reg_30162 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_357_reg_30247 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_37_reg_29567 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_397_reg_30332 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_437_reg_30417 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_477_reg_30502 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_517_reg_30587 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_557_reg_30672 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_597_reg_30757 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_637_reg_30842 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_775_fu_8024_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sext_ln90_77_reg_29652 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sext_ln90_793_fu_8990_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sext_ln90_995_fu_16284_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sf_2_fu_974_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_fu_448 : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_448_reg_n_3_[9]\ : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_10 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_11 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_12 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_13 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_14 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_15 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_16 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_17 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_18 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_19 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_20 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_21 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_22 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_23 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_24 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_25 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_26 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_27 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_28 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_29 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_3 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_30 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_31 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_32 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_33 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_34 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_35 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_36 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_37 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_38 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_39 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_4 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_40 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_41 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_42 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_43 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_44 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_45 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_46 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_47 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_48 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_49 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_5 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_50 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_51 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_52 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_53 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_54 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_55 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_56 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_57 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_58 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_59 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_6 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_60 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_61 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_62 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_63 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_64 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_65 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_66 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_67 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_68 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_69 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_7 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_70 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_71 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_72 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_73 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_74 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_75 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_76 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_77 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_78 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_79 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_8 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_80 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_81 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_82 : STD_LOGIC;
  signal sparsemux_31_4_40_1_1_U1_n_9 : STD_LOGIC;
  signal sub_ln90_157_reg_29827 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_197_reg_29912 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_237_reg_29997 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_277_reg_30082 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_317_reg_30167 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_357_reg_30252 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_37_reg_29572 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_397_reg_30337 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_437_reg_30422 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_477_reg_30507 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_517_reg_30592 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_557_reg_30677 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_597_reg_30762 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_637_fu_23800_p2 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal sub_ln90_637_reg_30847 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_ln90_77_reg_29657 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \tile_fu_444[0]_i_4_n_3\ : STD_LOGIC;
  signal tile_fu_444_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tile_fu_444_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep__0_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep__1_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep__2_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep__3_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep__4_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep__5_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep__6_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__0_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__1_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__2_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__3_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__4_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__5_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__6_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep__7_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[1]_rep_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep__0_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep__1_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep__2_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep__3_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep__4_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep__5_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep__6_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[2]_rep_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__0_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__1_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__2_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__3_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__4_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__5_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__6_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep__7_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[3]_rep_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__0_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__1_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__2_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__3_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__4_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__5_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__6_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep__7_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[4]_rep_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__0_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__1_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__2_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__3_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__4_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__5_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__6_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep__7_n_3\ : STD_LOGIC;
  signal \tile_fu_444_reg[5]_rep_n_3\ : STD_LOGIC;
  signal tmp_50_reg_29547 : STD_LOGIC;
  signal trunc_ln118_reg_29353 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln218_reg_29405 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_29405_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_29405_pp0_iter2_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_29405_pp0_iter3_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\ : STD_LOGIC;
  signal weights_0_U_n_42 : STD_LOGIC;
  signal weights_0_U_n_46 : STD_LOGIC;
  signal weights_0_U_n_50 : STD_LOGIC;
  signal weights_0_U_n_62 : STD_LOGIC;
  signal weights_0_U_n_66 : STD_LOGIC;
  signal weights_0_U_n_67 : STD_LOGIC;
  signal weights_0_q0 : STD_LOGIC_VECTOR ( 75 downto 74 );
  signal weights_10_U_n_45 : STD_LOGIC;
  signal weights_10_U_n_49 : STD_LOGIC;
  signal weights_10_U_n_53 : STD_LOGIC;
  signal weights_10_U_n_65 : STD_LOGIC;
  signal weights_10_U_n_69 : STD_LOGIC;
  signal weights_10_U_n_70 : STD_LOGIC;
  signal weights_10_q0 : STD_LOGIC_VECTOR ( 75 downto 1 );
  signal weights_11_U_n_33 : STD_LOGIC;
  signal weights_11_U_n_41 : STD_LOGIC;
  signal weights_11_U_n_45 : STD_LOGIC;
  signal weights_11_U_n_51 : STD_LOGIC;
  signal weights_11_U_n_63 : STD_LOGIC;
  signal weights_11_U_n_67 : STD_LOGIC;
  signal weights_11_U_n_68 : STD_LOGIC;
  signal weights_11_U_n_69 : STD_LOGIC;
  signal weights_11_U_n_70 : STD_LOGIC;
  signal weights_11_U_n_71 : STD_LOGIC;
  signal weights_11_U_n_8 : STD_LOGIC;
  signal weights_11_q0 : STD_LOGIC_VECTOR ( 75 downto 43 );
  signal weights_12_U_n_41 : STD_LOGIC;
  signal weights_12_U_n_45 : STD_LOGIC;
  signal weights_12_U_n_49 : STD_LOGIC;
  signal weights_12_U_n_53 : STD_LOGIC;
  signal weights_12_U_n_57 : STD_LOGIC;
  signal weights_12_U_n_61 : STD_LOGIC;
  signal weights_12_U_n_65 : STD_LOGIC;
  signal weights_12_U_n_66 : STD_LOGIC;
  signal weights_12_q0 : STD_LOGIC_VECTOR ( 75 downto 74 );
  signal weights_13_U_n_46 : STD_LOGIC;
  signal weights_13_U_n_48 : STD_LOGIC;
  signal weights_13_U_n_51 : STD_LOGIC;
  signal weights_13_U_n_52 : STD_LOGIC;
  signal weights_13_U_n_53 : STD_LOGIC;
  signal weights_13_U_n_54 : STD_LOGIC;
  signal weights_13_q0 : STD_LOGIC_VECTOR ( 78 downto 17 );
  signal weights_14_U_n_43 : STD_LOGIC;
  signal weights_14_U_n_47 : STD_LOGIC;
  signal weights_14_U_n_51 : STD_LOGIC;
  signal weights_14_U_n_6 : STD_LOGIC;
  signal weights_14_U_n_63 : STD_LOGIC;
  signal weights_14_U_n_67 : STD_LOGIC;
  signal weights_14_U_n_68 : STD_LOGIC;
  signal weights_14_U_n_69 : STD_LOGIC;
  signal weights_14_q0 : STD_LOGIC_VECTOR ( 75 downto 43 );
  signal weights_15_U_n_70 : STD_LOGIC;
  signal weights_15_U_n_71 : STD_LOGIC;
  signal weights_15_U_n_72 : STD_LOGIC;
  signal weights_15_U_n_75 : STD_LOGIC;
  signal weights_15_q0 : STD_LOGIC_VECTOR ( 74 downto 18 );
  signal weights_1_U_n_37 : STD_LOGIC;
  signal weights_1_U_n_41 : STD_LOGIC;
  signal weights_1_U_n_45 : STD_LOGIC;
  signal weights_1_U_n_51 : STD_LOGIC;
  signal weights_1_U_n_61 : STD_LOGIC;
  signal weights_1_U_n_65 : STD_LOGIC;
  signal weights_1_U_n_66 : STD_LOGIC;
  signal weights_1_q0 : STD_LOGIC_VECTOR ( 75 downto 74 );
  signal weights_2_U_n_32 : STD_LOGIC;
  signal weights_2_U_n_44 : STD_LOGIC;
  signal weights_2_U_n_48 : STD_LOGIC;
  signal weights_2_U_n_52 : STD_LOGIC;
  signal weights_2_U_n_56 : STD_LOGIC;
  signal weights_2_U_n_60 : STD_LOGIC;
  signal weights_2_q0 : STD_LOGIC_VECTOR ( 75 to 75 );
  signal weights_3_U_n_41 : STD_LOGIC;
  signal weights_3_U_n_45 : STD_LOGIC;
  signal weights_3_U_n_49 : STD_LOGIC;
  signal weights_3_U_n_60 : STD_LOGIC;
  signal weights_3_U_n_64 : STD_LOGIC;
  signal weights_3_U_n_65 : STD_LOGIC;
  signal weights_3_q0 : STD_LOGIC_VECTOR ( 74 downto 29 );
  signal weights_4_U_n_25 : STD_LOGIC;
  signal weights_4_U_n_29 : STD_LOGIC;
  signal weights_4_U_n_37 : STD_LOGIC;
  signal weights_4_U_n_47 : STD_LOGIC;
  signal weights_4_U_n_6 : STD_LOGIC;
  signal weights_4_U_n_65 : STD_LOGIC;
  signal weights_4_U_n_66 : STD_LOGIC;
  signal weights_4_U_n_7 : STD_LOGIC;
  signal weights_4_U_n_8 : STD_LOGIC;
  signal weights_4_q0 : STD_LOGIC_VECTOR ( 75 downto 44 );
  signal weights_5_U_n_66 : STD_LOGIC;
  signal weights_5_U_n_67 : STD_LOGIC;
  signal weights_5_U_n_68 : STD_LOGIC;
  signal weights_5_U_n_69 : STD_LOGIC;
  signal weights_5_U_n_70 : STD_LOGIC;
  signal weights_5_q0 : STD_LOGIC_VECTOR ( 75 downto 4 );
  signal weights_6_U_n_45 : STD_LOGIC;
  signal weights_6_U_n_49 : STD_LOGIC;
  signal weights_6_U_n_53 : STD_LOGIC;
  signal weights_6_U_n_64 : STD_LOGIC;
  signal weights_6_U_n_68 : STD_LOGIC;
  signal weights_6_U_n_69 : STD_LOGIC;
  signal weights_6_U_n_8 : STD_LOGIC;
  signal weights_6_q0 : STD_LOGIC_VECTOR ( 75 downto 39 );
  signal weights_7_U_n_42 : STD_LOGIC;
  signal weights_7_U_n_46 : STD_LOGIC;
  signal weights_7_U_n_50 : STD_LOGIC;
  signal weights_7_U_n_54 : STD_LOGIC;
  signal weights_7_U_n_58 : STD_LOGIC;
  signal weights_7_U_n_62 : STD_LOGIC;
  signal weights_7_U_n_66 : STD_LOGIC;
  signal weights_7_U_n_67 : STD_LOGIC;
  signal weights_7_q0 : STD_LOGIC_VECTOR ( 74 downto 17 );
  signal weights_8_U_n_65 : STD_LOGIC;
  signal weights_8_U_n_66 : STD_LOGIC;
  signal weights_8_q0 : STD_LOGIC_VECTOR ( 75 downto 74 );
  signal weights_9_U_n_41 : STD_LOGIC;
  signal weights_9_U_n_45 : STD_LOGIC;
  signal weights_9_U_n_49 : STD_LOGIC;
  signal weights_9_U_n_61 : STD_LOGIC;
  signal weights_9_U_n_65 : STD_LOGIC;
  signal weights_9_U_n_66 : STD_LOGIC;
  signal weights_9_q0 : STD_LOGIC_VECTOR ( 75 downto 74 );
  signal zext_ln218_1_fu_27440_p1 : STD_LOGIC;
  signal zext_ln218_37_fu_28748_p1 : STD_LOGIC;
  signal zext_ln218_7_fu_27656_p1 : STD_LOGIC;
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_10_fu_496_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_10_fu_496_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_10_fu_496_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_10_fu_496_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_10_fu_496_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_10_fu_496_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_11_fu_500_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_11_fu_500_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_11_fu_500_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_11_fu_500_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_11_fu_500_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_11_fu_500_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_12_fu_504_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_12_fu_504_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_12_fu_504_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_12_fu_504_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_12_fu_504_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_12_fu_504_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_13_fu_508_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_13_fu_508_reg[8]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_13_fu_508_reg[8]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_13_fu_508_reg[8]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_13_fu_508_reg[8]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_14_fu_512_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_14_fu_512_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_14_fu_512_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_14_fu_512_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_14_fu_512_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_14_fu_512_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_15_fu_516_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_15_fu_516_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_15_fu_516_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_15_fu_516_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_15_fu_516_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_15_fu_516_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_1_fu_460_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_1_fu_460_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_1_fu_460_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_1_fu_460_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_1_fu_460_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_1_fu_460_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_2_fu_464_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_2_fu_464_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_2_fu_464_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_2_fu_464_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_2_fu_464_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_2_fu_464_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_3_fu_468_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_3_fu_468_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_3_fu_468_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_3_fu_468_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_3_fu_468_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_3_fu_468_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_4_fu_472_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_4_fu_472_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_4_fu_472_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_4_fu_472_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_4_fu_472_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_4_fu_472_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_5_fu_476_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_5_fu_476_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_5_fu_476_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_5_fu_476_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_5_fu_476_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_5_fu_476_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_6_fu_480_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_6_fu_480_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_6_fu_480_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_6_fu_480_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_6_fu_480_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_6_fu_480_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_7_fu_484_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_7_fu_484_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_7_fu_484_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_7_fu_484_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_7_fu_484_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_7_fu_484_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_8_fu_488_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_8_fu_488_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_8_fu_488_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_8_fu_488_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_8_fu_488_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_8_fu_488_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_9_fu_492_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_9_fu_492_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_9_fu_492_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_9_fu_492_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_9_fu_492_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_9_fu_492_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_fu_456_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_fu_456_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_fu_456_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_accu_fu_456_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_fu_456_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_fu_456_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tile_fu_444_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tile_fu_444_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_1\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[10]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[11]_i_1\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[12]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[13]_i_1\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[14]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[15]_i_1\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[16]_i_1\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[17]_i_1\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[18]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[19]_i_1\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[1]_i_1\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[20]_i_1\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[21]_i_1\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[22]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[23]_i_1\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[24]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[25]_i_1\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[26]_i_1\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[27]_i_1\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[28]_i_1\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[29]_i_1\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[2]_i_1\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[30]_i_1\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[31]_i_2\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[3]_i_1\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[4]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[5]_i_1\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[6]_i_1\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[7]_i_1\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[8]_i_1\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[9]_i_1\ : label is "soft_lutpair821";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[11]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[13]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[13]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[13]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[13]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[13]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[13]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[15]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[17]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[19]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[1]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[1]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[1]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[1]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[21]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[23]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[25]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[25]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[25]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[25]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[27]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[27]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[27]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[27]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[29]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[29]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[29]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[29]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[29]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[29]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[31]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[31]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[31]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[31]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[3]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[5]_i_9\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[7]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[7]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[7]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[7]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[7]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[7]_i_8\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \B_V_data_1_payload_A_reg[9]_i_9\ : label is 11;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \accu_10_fu_496[3]_i_10\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \accu_10_fu_496[3]_i_11\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \accu_10_fu_496[3]_i_12\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \accu_10_fu_496[3]_i_13\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \accu_10_fu_496[3]_i_14\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \accu_10_fu_496[3]_i_15\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \accu_10_fu_496[7]_i_11\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \accu_10_fu_496[7]_i_12\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \accu_10_fu_496[7]_i_13\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \accu_10_fu_496[7]_i_14\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \accu_10_fu_496[7]_i_15\ : label is "soft_lutpair664";
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_10_fu_496[7]_i_18\ : label is "lutpair9";
  attribute HLUTNM of \accu_10_fu_496[7]_i_22\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \accu_10_fu_496[7]_i_28\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_17\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_18\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_20\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_21\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_22\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_32\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_34\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_35\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_37\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_38\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \accu_10_fu_496[8]_i_58\ : label is "soft_lutpair689";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_10_fu_496_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_10_fu_496_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_10_fu_496_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_11_fu_500[3]_i_10\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \accu_11_fu_500[3]_i_11\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \accu_11_fu_500[3]_i_12\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \accu_11_fu_500[3]_i_13\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \accu_11_fu_500[3]_i_14\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \accu_11_fu_500[3]_i_15\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \accu_11_fu_500[7]_i_11\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \accu_11_fu_500[7]_i_12\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \accu_11_fu_500[7]_i_13\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \accu_11_fu_500[7]_i_14\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \accu_11_fu_500[7]_i_15\ : label is "soft_lutpair665";
  attribute HLUTNM of \accu_11_fu_500[7]_i_18\ : label is "lutpair10";
  attribute HLUTNM of \accu_11_fu_500[7]_i_22\ : label is "lutpair10";
  attribute SOFT_HLUTNM of \accu_11_fu_500[7]_i_28\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_17\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_18\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_19\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_20\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_22\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_23\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_34\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_35\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_36\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_37\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_38\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_41\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_44\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_51\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \accu_11_fu_500[8]_i_62\ : label is "soft_lutpair690";
  attribute ADDER_THRESHOLD of \accu_11_fu_500_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_11_fu_500_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_11_fu_500_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_12_fu_504[3]_i_10\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \accu_12_fu_504[3]_i_12\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \accu_12_fu_504[3]_i_13\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \accu_12_fu_504[7]_i_11\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \accu_12_fu_504[7]_i_12\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \accu_12_fu_504[7]_i_13\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \accu_12_fu_504[7]_i_14\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \accu_12_fu_504[7]_i_15\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \accu_12_fu_504[7]_i_16\ : label is "soft_lutpair657";
  attribute HLUTNM of \accu_12_fu_504[7]_i_19\ : label is "lutpair15";
  attribute HLUTNM of \accu_12_fu_504[7]_i_23\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \accu_12_fu_504[7]_i_29\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_17\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_18\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_19\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_20\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_22\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_23\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_32\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_34\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_36\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_37\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_40\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_41\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_43\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_44\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_47\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_54\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \accu_12_fu_504[8]_i_63\ : label is "soft_lutpair695";
  attribute ADDER_THRESHOLD of \accu_12_fu_504_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_12_fu_504_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_12_fu_504_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_12\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_14\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_15\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_24\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_25\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_26\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_28\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_31\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \accu_13_fu_508[0]_i_34\ : label is "soft_lutpair658";
  attribute HLUTNM of \accu_13_fu_508[0]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \accu_13_fu_508[0]_i_9\ : label is "lutpair2";
  attribute SOFT_HLUTNM of \accu_13_fu_508[4]_i_10\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \accu_13_fu_508[4]_i_11\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \accu_13_fu_508[4]_i_13\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \accu_13_fu_508[4]_i_14\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \accu_13_fu_508[4]_i_15\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \accu_13_fu_508[4]_i_16\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_10\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_22\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_24\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_25\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_27\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_30\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_32\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \accu_13_fu_508[8]_i_34\ : label is "soft_lutpair696";
  attribute ADDER_THRESHOLD of \accu_13_fu_508_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_13_fu_508_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_14_fu_512[3]_i_10\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \accu_14_fu_512[3]_i_11\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \accu_14_fu_512[3]_i_12\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \accu_14_fu_512[3]_i_13\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \accu_14_fu_512[3]_i_14\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \accu_14_fu_512[3]_i_15\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \accu_14_fu_512[7]_i_11\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \accu_14_fu_512[7]_i_12\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \accu_14_fu_512[7]_i_13\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \accu_14_fu_512[7]_i_14\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \accu_14_fu_512[7]_i_15\ : label is "soft_lutpair666";
  attribute HLUTNM of \accu_14_fu_512[7]_i_18\ : label is "lutpair11";
  attribute HLUTNM of \accu_14_fu_512[7]_i_22\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \accu_14_fu_512[7]_i_28\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_17\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_18\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_20\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_21\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_22\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_32\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_34\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_35\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_36\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_37\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_39\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_41\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \accu_14_fu_512[8]_i_60\ : label is "soft_lutpair691";
  attribute ADDER_THRESHOLD of \accu_14_fu_512_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_14_fu_512_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_14_fu_512_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_15_fu_516[3]_i_10\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \accu_15_fu_516[3]_i_11\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \accu_15_fu_516[3]_i_12\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \accu_15_fu_516[7]_i_11\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \accu_15_fu_516[7]_i_12\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \accu_15_fu_516[7]_i_13\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \accu_15_fu_516[7]_i_14\ : label is "soft_lutpair653";
  attribute HLUTNM of \accu_15_fu_516[7]_i_17\ : label is "lutpair3";
  attribute HLUTNM of \accu_15_fu_516[7]_i_21\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_15\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_17\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_18\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_19\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_20\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_21\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_22\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_31\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_33\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_35\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_36\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_37\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_38\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \accu_15_fu_516[8]_i_42\ : label is "soft_lutpair744";
  attribute ADDER_THRESHOLD of \accu_15_fu_516_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_15_fu_516_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_15_fu_516_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_1_fu_460[3]_i_10\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \accu_1_fu_460[3]_i_11\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \accu_1_fu_460[3]_i_12\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \accu_1_fu_460[3]_i_13\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \accu_1_fu_460[3]_i_14\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \accu_1_fu_460[3]_i_15\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \accu_1_fu_460[7]_i_11\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \accu_1_fu_460[7]_i_12\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \accu_1_fu_460[7]_i_13\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \accu_1_fu_460[7]_i_14\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \accu_1_fu_460[7]_i_15\ : label is "soft_lutpair659";
  attribute HLUTNM of \accu_1_fu_460[7]_i_18\ : label is "lutpair4";
  attribute HLUTNM of \accu_1_fu_460[7]_i_22\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \accu_1_fu_460[7]_i_28\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_17\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_18\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_20\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_21\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_22\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_33\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_34\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_35\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_36\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_37\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_39\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_40\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \accu_1_fu_460[8]_i_60\ : label is "soft_lutpair684";
  attribute ADDER_THRESHOLD of \accu_1_fu_460_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_1_fu_460_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_1_fu_460_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_2_fu_464[3]_i_10\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \accu_2_fu_464[3]_i_11\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \accu_2_fu_464[3]_i_9\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \accu_2_fu_464[7]_i_11\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \accu_2_fu_464[7]_i_12\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \accu_2_fu_464[7]_i_13\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \accu_2_fu_464[7]_i_14\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \accu_2_fu_464[7]_i_15\ : label is "soft_lutpair668";
  attribute HLUTNM of \accu_2_fu_464[7]_i_18\ : label is "lutpair13";
  attribute HLUTNM of \accu_2_fu_464[7]_i_22\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \accu_2_fu_464[7]_i_28\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_17\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_18\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_19\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_20\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_22\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_23\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_32\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_34\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_36\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_37\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_40\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_41\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_43\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_44\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_47\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_54\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \accu_2_fu_464[8]_i_63\ : label is "soft_lutpair693";
  attribute ADDER_THRESHOLD of \accu_2_fu_464_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_2_fu_464_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_2_fu_464_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_3_fu_468[3]_i_10\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \accu_3_fu_468[3]_i_11\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \accu_3_fu_468[3]_i_12\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \accu_3_fu_468[3]_i_13\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \accu_3_fu_468[3]_i_14\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \accu_3_fu_468[3]_i_15\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \accu_3_fu_468[7]_i_11\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \accu_3_fu_468[7]_i_12\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \accu_3_fu_468[7]_i_13\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \accu_3_fu_468[7]_i_14\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \accu_3_fu_468[7]_i_15\ : label is "soft_lutpair660";
  attribute HLUTNM of \accu_3_fu_468[7]_i_18\ : label is "lutpair5";
  attribute HLUTNM of \accu_3_fu_468[7]_i_22\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \accu_3_fu_468[7]_i_28\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_17\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_18\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_20\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_21\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_22\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_32\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_33\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_35\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_36\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_37\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_39\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_41\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \accu_3_fu_468[8]_i_60\ : label is "soft_lutpair685";
  attribute ADDER_THRESHOLD of \accu_3_fu_468_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_3_fu_468_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_3_fu_468_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_4_fu_472[3]_i_10\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \accu_4_fu_472[3]_i_11\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \accu_4_fu_472[3]_i_12\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \accu_4_fu_472[3]_i_13\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \accu_4_fu_472[3]_i_14\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \accu_4_fu_472[3]_i_15\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \accu_4_fu_472[7]_i_11\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \accu_4_fu_472[7]_i_12\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \accu_4_fu_472[7]_i_13\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \accu_4_fu_472[7]_i_14\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \accu_4_fu_472[7]_i_15\ : label is "soft_lutpair661";
  attribute HLUTNM of \accu_4_fu_472[7]_i_18\ : label is "lutpair6";
  attribute HLUTNM of \accu_4_fu_472[7]_i_22\ : label is "lutpair6";
  attribute SOFT_HLUTNM of \accu_4_fu_472[7]_i_28\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_17\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_18\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_19\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_20\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_22\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_23\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_33\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_35\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_36\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_37\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_38\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_40\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_41\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_44\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \accu_4_fu_472[8]_i_62\ : label is "soft_lutpair686";
  attribute ADDER_THRESHOLD of \accu_4_fu_472_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_4_fu_472_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_4_fu_472_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_5_fu_476[3]_i_10\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \accu_5_fu_476[3]_i_11\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \accu_5_fu_476[3]_i_12\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \accu_5_fu_476[7]_i_11\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \accu_5_fu_476[7]_i_12\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \accu_5_fu_476[7]_i_13\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \accu_5_fu_476[7]_i_14\ : label is "soft_lutpair651";
  attribute HLUTNM of \accu_5_fu_476[7]_i_17\ : label is "lutpair0";
  attribute HLUTNM of \accu_5_fu_476[7]_i_21\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_17\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_18\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_19\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_20\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_21\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_22\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_33\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_34\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_36\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_37\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_38\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_39\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_42\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \accu_5_fu_476[8]_i_43\ : label is "soft_lutpair740";
  attribute ADDER_THRESHOLD of \accu_5_fu_476_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_5_fu_476_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_5_fu_476_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \accu_6_fu_480[3]_i_10\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \accu_6_fu_480[3]_i_11\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \accu_6_fu_480[3]_i_12\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \accu_6_fu_480[3]_i_13\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \accu_6_fu_480[3]_i_14\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \accu_6_fu_480[3]_i_15\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \accu_6_fu_480[7]_i_11\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \accu_6_fu_480[7]_i_12\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \accu_6_fu_480[7]_i_13\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \accu_6_fu_480[7]_i_14\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \accu_6_fu_480[7]_i_15\ : label is "soft_lutpair662";
  attribute HLUTNM of \accu_6_fu_480[7]_i_18\ : label is "lutpair7";
  attribute HLUTNM of \accu_6_fu_480[7]_i_22\ : label is "lutpair7";
  attribute SOFT_HLUTNM of \accu_6_fu_480[7]_i_28\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_17\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_18\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_19\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_20\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_22\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_23\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_33\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_35\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_36\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_37\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_38\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_40\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_41\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_44\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \accu_6_fu_480[8]_i_62\ : label is "soft_lutpair687";
  attribute ADDER_THRESHOLD of \accu_6_fu_480_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_6_fu_480_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_6_fu_480_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_7_fu_484[3]_i_10\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \accu_7_fu_484[3]_i_11\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \accu_7_fu_484[3]_i_12\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \accu_7_fu_484[3]_i_13\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \accu_7_fu_484[7]_i_11\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \accu_7_fu_484[7]_i_12\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \accu_7_fu_484[7]_i_13\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \accu_7_fu_484[7]_i_14\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \accu_7_fu_484[7]_i_15\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \accu_7_fu_484[7]_i_16\ : label is "soft_lutpair656";
  attribute HLUTNM of \accu_7_fu_484[7]_i_19\ : label is "lutpair14";
  attribute HLUTNM of \accu_7_fu_484[7]_i_23\ : label is "lutpair14";
  attribute SOFT_HLUTNM of \accu_7_fu_484[7]_i_29\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_17\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_18\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_19\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_20\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_22\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_23\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_32\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_34\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_36\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_37\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_40\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_41\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_43\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_44\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_47\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_54\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \accu_7_fu_484[8]_i_63\ : label is "soft_lutpair694";
  attribute ADDER_THRESHOLD of \accu_7_fu_484_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_7_fu_484_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_7_fu_484_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_8_fu_488[3]_i_10\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \accu_8_fu_488[3]_i_11\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \accu_8_fu_488[3]_i_12\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \accu_8_fu_488[7]_i_11\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \accu_8_fu_488[7]_i_12\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \accu_8_fu_488[7]_i_13\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \accu_8_fu_488[7]_i_14\ : label is "soft_lutpair652";
  attribute HLUTNM of \accu_8_fu_488[7]_i_17\ : label is "lutpair1";
  attribute HLUTNM of \accu_8_fu_488[7]_i_21\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_16\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_17\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_18\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_19\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_20\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_21\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_30\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_32\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_34\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_35\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_36\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_37\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_40\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \accu_8_fu_488[8]_i_41\ : label is "soft_lutpair742";
  attribute ADDER_THRESHOLD of \accu_8_fu_488_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_8_fu_488_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_8_fu_488_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_9_fu_492[3]_i_10\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \accu_9_fu_492[3]_i_11\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \accu_9_fu_492[3]_i_12\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \accu_9_fu_492[3]_i_13\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \accu_9_fu_492[3]_i_14\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \accu_9_fu_492[3]_i_15\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \accu_9_fu_492[7]_i_11\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \accu_9_fu_492[7]_i_12\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \accu_9_fu_492[7]_i_13\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \accu_9_fu_492[7]_i_14\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \accu_9_fu_492[7]_i_15\ : label is "soft_lutpair663";
  attribute HLUTNM of \accu_9_fu_492[7]_i_18\ : label is "lutpair8";
  attribute HLUTNM of \accu_9_fu_492[7]_i_22\ : label is "lutpair8";
  attribute SOFT_HLUTNM of \accu_9_fu_492[7]_i_28\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_17\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_18\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_20\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_21\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_22\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_32\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_34\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_35\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_36\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_37\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_39\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_41\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \accu_9_fu_492[8]_i_60\ : label is "soft_lutpair688";
  attribute ADDER_THRESHOLD of \accu_9_fu_492_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_9_fu_492_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_9_fu_492_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \accu_fu_456[3]_i_10\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \accu_fu_456[3]_i_11\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \accu_fu_456[3]_i_12\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \accu_fu_456[3]_i_13\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \accu_fu_456[3]_i_14\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \accu_fu_456[3]_i_15\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \accu_fu_456[7]_i_11\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \accu_fu_456[7]_i_12\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \accu_fu_456[7]_i_13\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \accu_fu_456[7]_i_14\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \accu_fu_456[7]_i_15\ : label is "soft_lutpair667";
  attribute HLUTNM of \accu_fu_456[7]_i_18\ : label is "lutpair12";
  attribute HLUTNM of \accu_fu_456[7]_i_22\ : label is "lutpair12";
  attribute SOFT_HLUTNM of \accu_fu_456[7]_i_28\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_17\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_18\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_19\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_20\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_22\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_23\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_34\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_35\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_36\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_37\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_38\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_40\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_42\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_44\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \accu_fu_456[8]_i_62\ : label is "soft_lutpair692";
  attribute ADDER_THRESHOLD of \accu_fu_456_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_fu_456_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_fu_456_reg[8]_i_1\ : label is 35;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[0]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[0]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter3_fsm_reg[0]\ : label is "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter3_fsm_reg[1]\ : label is "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter4_fsm_reg[0]\ : label is "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter4_fsm_reg[1]\ : label is "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter4_reg_i_2 : label is "soft_lutpair699";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]\ : label is "icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep\ : label is "icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0\ : label is "icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep__0\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep__1\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep__2\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep__3\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep__4\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep__5\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[0]_rep__6\ : label is "tile_fu_444_reg[0]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__0\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__1\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__2\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__3\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__4\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__5\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__6\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[1]_rep__7\ : label is "tile_fu_444_reg[1]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep__0\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep__1\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep__2\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep__3\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep__4\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep__5\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[2]_rep__6\ : label is "tile_fu_444_reg[2]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__0\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__1\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__2\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__3\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__4\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__5\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__6\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[3]_rep__7\ : label is "tile_fu_444_reg[3]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__0\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__1\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__2\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__3\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__4\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__5\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__6\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[4]_rep__7\ : label is "tile_fu_444_reg[4]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__0\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__1\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__2\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__3\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__4\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__5\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__6\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \tile_fu_444_reg[5]_rep__7\ : label is "tile_fu_444_reg[5]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]\ : label is "trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep\ : label is "trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]\ : label is "trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]";
  attribute ORIG_CELL_NAME of \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep\ : label is "trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]";
begin
  SR(0) <= \^sr\(0);
  grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY <= \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => icmp_ln108_fu_27365_p2,
      I1 => zext_ln218_1_fu_27440_p1,
      I2 => icmp_ln108_1_fu_27397_p2,
      O => out_V_TDATA(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_15_fu_27909_p2,
      I1 => icmp_ln108_17_fu_27973_p2,
      I2 => icmp_ln108_16_fu_27941_p2,
      O => out_V_TDATA(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_17_fu_27973_p2,
      I1 => icmp_ln108_16_fu_27941_p2,
      I2 => icmp_ln108_15_fu_27909_p2,
      O => out_V_TDATA(11)
    );
\B_V_data_1_payload_A[11]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(8),
      O => \B_V_data_1_payload_A[11]_i_10_n_3\
    );
\B_V_data_1_payload_A[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1030"
    )
        port map (
      I0 => accu_37_reg_30962(4),
      I1 => accu_37_reg_30962(5),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[11]_i_11_n_3\
    );
\B_V_data_1_payload_A[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => accu_37_reg_30962(3),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[11]_i_12_n_3\
    );
\B_V_data_1_payload_A[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(0),
      I1 => accu_37_reg_30962(1),
      O => \B_V_data_1_payload_A[11]_i_13_n_3\
    );
\B_V_data_1_payload_A[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(6),
      I1 => accu_37_reg_30962(7),
      O => \B_V_data_1_payload_A[11]_i_14_n_3\
    );
\B_V_data_1_payload_A[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0491"
    )
        port map (
      I0 => accu_37_reg_30962(4),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_37_reg_30962(5),
      O => \B_V_data_1_payload_A[11]_i_15_n_3\
    );
\B_V_data_1_payload_A[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_37_reg_30962(3),
      I3 => accu_37_reg_30962(2),
      O => \B_V_data_1_payload_A[11]_i_16_n_3\
    );
\B_V_data_1_payload_A[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_37_reg_30962(0),
      I1 => accu_37_reg_30962(1),
      O => \B_V_data_1_payload_A[11]_i_17_n_3\
    );
\B_V_data_1_payload_A[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_37_reg_30962(4),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_37_reg_30962(5),
      O => \B_V_data_1_payload_A[11]_i_18_n_3\
    );
\B_V_data_1_payload_A[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_37_reg_30962(3),
      O => \B_V_data_1_payload_A[11]_i_19_n_3\
    );
\B_V_data_1_payload_A[11]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3011"
    )
        port map (
      I0 => accu_37_reg_30962(0),
      I1 => accu_37_reg_30962(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[11]_i_20_n_3\
    );
\B_V_data_1_payload_A[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(6),
      I1 => accu_37_reg_30962(7),
      O => \B_V_data_1_payload_A[11]_i_21_n_3\
    );
\B_V_data_1_payload_A[11]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_37_reg_30962(4),
      I2 => accu_37_reg_30962(5),
      O => \B_V_data_1_payload_A[11]_i_22_n_3\
    );
\B_V_data_1_payload_A[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_37_reg_30962(3),
      I3 => accu_37_reg_30962(2),
      O => \B_V_data_1_payload_A[11]_i_23_n_3\
    );
\B_V_data_1_payload_A[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"401A"
    )
        port map (
      I0 => accu_37_reg_30962(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_37_reg_30962(1),
      O => \B_V_data_1_payload_A[11]_i_24_n_3\
    );
\B_V_data_1_payload_A[11]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_37_reg_30962(2),
      I1 => accu_37_reg_30962(3),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[11]_i_25_n_3\
    );
\B_V_data_1_payload_A[11]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => accu_37_reg_30962(0),
      I1 => accu_37_reg_30962(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[11]_i_26_n_3\
    );
\B_V_data_1_payload_A[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(6),
      I1 => accu_37_reg_30962(7),
      O => \B_V_data_1_payload_A[11]_i_27_n_3\
    );
\B_V_data_1_payload_A[11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(4),
      I1 => accu_37_reg_30962(5),
      O => \B_V_data_1_payload_A[11]_i_28_n_3\
    );
\B_V_data_1_payload_A[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_37_reg_30962(2),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_37_reg_30962(3),
      O => \B_V_data_1_payload_A[11]_i_29_n_3\
    );
\B_V_data_1_payload_A[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => accu_37_reg_30962(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_37_reg_30962(1),
      O => \B_V_data_1_payload_A[11]_i_30_n_3\
    );
\B_V_data_1_payload_A[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(8),
      O => \B_V_data_1_payload_A[11]_i_6_n_3\
    );
\B_V_data_1_payload_A[11]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_37_reg_30962(8),
      O => \B_V_data_1_payload_A[11]_i_8_n_3\
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_18_fu_28017_p2,
      I1 => icmp_ln108_20_fu_28085_p2,
      I2 => icmp_ln108_19_fu_28053_p2,
      O => out_V_TDATA(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_18_fu_28017_p2,
      I1 => icmp_ln108_20_fu_28085_p2,
      I2 => icmp_ln108_19_fu_28053_p2,
      O => out_V_TDATA(13)
    );
\B_V_data_1_payload_A[13]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_38_reg_30969(8),
      O => \B_V_data_1_payload_A[13]_i_11_n_3\
    );
\B_V_data_1_payload_A[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_38_reg_30969(7),
      I1 => accu_38_reg_30969(6),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[13]_i_12_n_3\
    );
\B_V_data_1_payload_A[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40D0"
    )
        port map (
      I0 => accu_38_reg_30969(5),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_38_reg_30969(4),
      O => \B_V_data_1_payload_A[13]_i_13_n_3\
    );
\B_V_data_1_payload_A[13]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => accu_38_reg_30969(3),
      I1 => accu_38_reg_30969(2),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[13]_i_14_n_3\
    );
\B_V_data_1_payload_A[13]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088F"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(1),
      I3 => accu_38_reg_30969(0),
      O => \B_V_data_1_payload_A[13]_i_15_n_3\
    );
\B_V_data_1_payload_A[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(6),
      I3 => accu_38_reg_30969(7),
      O => \B_V_data_1_payload_A[13]_i_16_n_3\
    );
\B_V_data_1_payload_A[13]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8043"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(4),
      I3 => accu_38_reg_30969(5),
      O => \B_V_data_1_payload_A[13]_i_17_n_3\
    );
\B_V_data_1_payload_A[13]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(2),
      I3 => accu_38_reg_30969(3),
      O => \B_V_data_1_payload_A[13]_i_18_n_3\
    );
\B_V_data_1_payload_A[13]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(0),
      I3 => accu_38_reg_30969(1),
      O => \B_V_data_1_payload_A[13]_i_19_n_3\
    );
\B_V_data_1_payload_A[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(5),
      O => \B_V_data_1_payload_A[13]_i_20_n_3\
    );
\B_V_data_1_payload_A[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088A"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_38_reg_30969(3),
      I3 => accu_38_reg_30969(2),
      O => \B_V_data_1_payload_A[13]_i_21_n_3\
    );
\B_V_data_1_payload_A[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088F"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(1),
      I3 => accu_38_reg_30969(0),
      O => \B_V_data_1_payload_A[13]_i_22_n_3\
    );
\B_V_data_1_payload_A[13]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_38_reg_30969(7),
      I1 => accu_38_reg_30969(6),
      O => \B_V_data_1_payload_A[13]_i_23_n_3\
    );
\B_V_data_1_payload_A[13]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_38_reg_30969(4),
      I3 => accu_38_reg_30969(5),
      O => \B_V_data_1_payload_A[13]_i_24_n_3\
    );
\B_V_data_1_payload_A[13]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8205"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_38_reg_30969(3),
      I3 => accu_38_reg_30969(2),
      O => \B_V_data_1_payload_A[13]_i_25_n_3\
    );
\B_V_data_1_payload_A[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8070"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(0),
      I3 => accu_38_reg_30969(1),
      O => \B_V_data_1_payload_A[13]_i_26_n_3\
    );
\B_V_data_1_payload_A[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_38_reg_30969(5),
      I1 => accu_38_reg_30969(4),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[13]_i_27_n_3\
    );
\B_V_data_1_payload_A[13]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_38_reg_30969(3),
      O => \B_V_data_1_payload_A[13]_i_28_n_3\
    );
\B_V_data_1_payload_A[13]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_38_reg_30969(1),
      I2 => accu_38_reg_30969(0),
      O => \B_V_data_1_payload_A[13]_i_29_n_3\
    );
\B_V_data_1_payload_A[13]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_38_reg_30969(7),
      I1 => accu_38_reg_30969(6),
      O => \B_V_data_1_payload_A[13]_i_30_n_3\
    );
\B_V_data_1_payload_A[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_38_reg_30969(4),
      I3 => accu_38_reg_30969(5),
      O => \B_V_data_1_payload_A[13]_i_31_n_3\
    );
\B_V_data_1_payload_A[13]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_38_reg_30969(2),
      I3 => accu_38_reg_30969(3),
      O => \B_V_data_1_payload_A[13]_i_32_n_3\
    );
\B_V_data_1_payload_A[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_38_reg_30969(0),
      I2 => accu_38_reg_30969(1),
      O => \B_V_data_1_payload_A[13]_i_33_n_3\
    );
\B_V_data_1_payload_A[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_38_reg_30969(8),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[13]_i_6_n_3\
    );
\B_V_data_1_payload_A[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_38_reg_30969(8),
      O => \B_V_data_1_payload_A[13]_i_7_n_3\
    );
\B_V_data_1_payload_A[13]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_38_reg_30969(8),
      O => \B_V_data_1_payload_A[13]_i_9_n_3\
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => icmp_ln108_21_fu_28129_p2,
      I1 => \B_V_data_1_payload_A[15]_i_2_n_3\,
      I2 => accu_39_reg_30976(8),
      I3 => icmp_ln108_22_fu_28161_p2,
      O => out_V_TDATA(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"032B"
    )
        port map (
      I0 => \B_V_data_1_payload_A[15]_i_2_n_3\,
      I1 => icmp_ln108_22_fu_28161_p2,
      I2 => icmp_ln108_21_fu_28129_p2,
      I3 => accu_39_reg_30976(8),
      O => out_V_TDATA(15)
    );
\B_V_data_1_payload_A[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_39_reg_30976(8),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_10_n_3\
    );
\B_V_data_1_payload_A[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_39_reg_30976(8),
      O => \B_V_data_1_payload_A[15]_i_11_n_3\
    );
\B_V_data_1_payload_A[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_39_reg_30976(7),
      I1 => accu_39_reg_30976(6),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_12_n_3\
    );
\B_V_data_1_payload_A[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_39_reg_30976(5),
      I1 => accu_39_reg_30976(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_13_n_3\
    );
\B_V_data_1_payload_A[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => accu_39_reg_30976(3),
      I1 => accu_39_reg_30976(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_14_n_3\
    );
\B_V_data_1_payload_A[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_39_reg_30976(1),
      I1 => accu_39_reg_30976(0),
      O => \B_V_data_1_payload_A[15]_i_15_n_3\
    );
\B_V_data_1_payload_A[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_39_reg_30976(7),
      I2 => accu_39_reg_30976(6),
      O => \B_V_data_1_payload_A[15]_i_16_n_3\
    );
\B_V_data_1_payload_A[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_39_reg_30976(5),
      I2 => accu_39_reg_30976(4),
      O => \B_V_data_1_payload_A[15]_i_17_n_3\
    );
\B_V_data_1_payload_A[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4083"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_39_reg_30976(3),
      I3 => accu_39_reg_30976(2),
      O => \B_V_data_1_payload_A[15]_i_18_n_3\
    );
\B_V_data_1_payload_A[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_39_reg_30976(0),
      I1 => accu_39_reg_30976(1),
      O => \B_V_data_1_payload_A[15]_i_19_n_3\
    );
\B_V_data_1_payload_A[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => accu_39_reg_30976(6),
      I1 => accu_39_reg_30976(7),
      I2 => accu_39_reg_30976(4),
      I3 => accu_39_reg_30976(5),
      I4 => \B_V_data_1_payload_A[15]_i_5_n_3\,
      O => \B_V_data_1_payload_A[15]_i_2_n_3\
    );
\B_V_data_1_payload_A[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_39_reg_30976(7),
      I1 => accu_39_reg_30976(6),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_20_n_3\
    );
\B_V_data_1_payload_A[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_39_reg_30976(5),
      I1 => accu_39_reg_30976(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_21_n_3\
    );
\B_V_data_1_payload_A[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => accu_39_reg_30976(3),
      I1 => accu_39_reg_30976(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_22_n_3\
    );
\B_V_data_1_payload_A[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044F"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_39_reg_30976(1),
      I3 => accu_39_reg_30976(0),
      O => \B_V_data_1_payload_A[15]_i_23_n_3\
    );
\B_V_data_1_payload_A[15]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_39_reg_30976(7),
      I2 => accu_39_reg_30976(6),
      O => \B_V_data_1_payload_A[15]_i_24_n_3\
    );
\B_V_data_1_payload_A[15]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_39_reg_30976(5),
      I2 => accu_39_reg_30976(4),
      O => \B_V_data_1_payload_A[15]_i_25_n_3\
    );
\B_V_data_1_payload_A[15]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1211"
    )
        port map (
      I0 => accu_39_reg_30976(2),
      I1 => accu_39_reg_30976(3),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_26_n_3\
    );
\B_V_data_1_payload_A[15]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40B0"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_39_reg_30976(0),
      I3 => accu_39_reg_30976(1),
      O => \B_V_data_1_payload_A[15]_i_27_n_3\
    );
\B_V_data_1_payload_A[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBBB0"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_39_reg_30976(0),
      I3 => accu_39_reg_30976(1),
      I4 => accu_39_reg_30976(3),
      I5 => accu_39_reg_30976(2),
      O => \B_V_data_1_payload_A[15]_i_5_n_3\
    );
\B_V_data_1_payload_A[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_39_reg_30976(8),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[15]_i_7_n_3\
    );
\B_V_data_1_payload_A[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_39_reg_30976(8),
      O => \B_V_data_1_payload_A[15]_i_8_n_3\
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_24_fu_28237_p2,
      I1 => icmp_ln108_26_fu_28301_p2,
      I2 => icmp_ln108_25_fu_28269_p2,
      O => out_V_TDATA(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_26_fu_28301_p2,
      I1 => icmp_ln108_25_fu_28269_p2,
      I2 => icmp_ln108_24_fu_28237_p2,
      O => out_V_TDATA(17)
    );
\B_V_data_1_payload_A[17]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_40_reg_30983(8),
      O => \B_V_data_1_payload_A[17]_i_10_n_3\
    );
\B_V_data_1_payload_A[17]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1170"
    )
        port map (
      I0 => accu_40_reg_30983(4),
      I1 => accu_40_reg_30983(5),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_11_n_3\
    );
\B_V_data_1_payload_A[17]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_40_reg_30983(2),
      I1 => accu_40_reg_30983(3),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_12_n_3\
    );
\B_V_data_1_payload_A[17]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1031"
    )
        port map (
      I0 => accu_40_reg_30983(0),
      I1 => accu_40_reg_30983(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_13_n_3\
    );
\B_V_data_1_payload_A[17]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_40_reg_30983(6),
      I1 => accu_40_reg_30983(7),
      O => \B_V_data_1_payload_A[17]_i_14_n_3\
    );
\B_V_data_1_payload_A[17]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A1"
    )
        port map (
      I0 => accu_40_reg_30983(4),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_40_reg_30983(5),
      O => \B_V_data_1_payload_A[17]_i_15_n_3\
    );
\B_V_data_1_payload_A[17]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_40_reg_30983(2),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_40_reg_30983(3),
      O => \B_V_data_1_payload_A[17]_i_16_n_3\
    );
\B_V_data_1_payload_A[17]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0492"
    )
        port map (
      I0 => accu_40_reg_30983(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_40_reg_30983(1),
      O => \B_V_data_1_payload_A[17]_i_17_n_3\
    );
\B_V_data_1_payload_A[17]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1130"
    )
        port map (
      I0 => accu_40_reg_30983(4),
      I1 => accu_40_reg_30983(5),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_18_n_3\
    );
\B_V_data_1_payload_A[17]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => accu_40_reg_30983(2),
      I2 => accu_40_reg_30983(3),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_19_n_3\
    );
\B_V_data_1_payload_A[17]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => accu_40_reg_30983(0),
      I1 => accu_40_reg_30983(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_20_n_3\
    );
\B_V_data_1_payload_A[17]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_40_reg_30983(6),
      I1 => accu_40_reg_30983(7),
      O => \B_V_data_1_payload_A[17]_i_21_n_3\
    );
\B_V_data_1_payload_A[17]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04A1"
    )
        port map (
      I0 => accu_40_reg_30983(4),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_40_reg_30983(5),
      O => \B_V_data_1_payload_A[17]_i_22_n_3\
    );
\B_V_data_1_payload_A[17]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3009"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => accu_40_reg_30983(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_40_reg_30983(3),
      O => \B_V_data_1_payload_A[17]_i_23_n_3\
    );
\B_V_data_1_payload_A[17]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0462"
    )
        port map (
      I0 => accu_40_reg_30983(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_40_reg_30983(1),
      O => \B_V_data_1_payload_A[17]_i_24_n_3\
    );
\B_V_data_1_payload_A[17]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1030"
    )
        port map (
      I0 => accu_40_reg_30983(4),
      I1 => accu_40_reg_30983(5),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_25_n_3\
    );
\B_V_data_1_payload_A[17]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => accu_40_reg_30983(2),
      I1 => accu_40_reg_30983(3),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_26_n_3\
    );
\B_V_data_1_payload_A[17]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F05"
    )
        port map (
      I0 => accu_40_reg_30983(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_40_reg_30983(1),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[17]_i_27_n_3\
    );
\B_V_data_1_payload_A[17]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_40_reg_30983(6),
      I1 => accu_40_reg_30983(7),
      O => \B_V_data_1_payload_A[17]_i_28_n_3\
    );
\B_V_data_1_payload_A[17]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0491"
    )
        port map (
      I0 => accu_40_reg_30983(4),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_40_reg_30983(5),
      O => \B_V_data_1_payload_A[17]_i_29_n_3\
    );
\B_V_data_1_payload_A[17]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0851"
    )
        port map (
      I0 => accu_40_reg_30983(2),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_40_reg_30983(3),
      O => \B_V_data_1_payload_A[17]_i_30_n_3\
    );
\B_V_data_1_payload_A[17]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"900C"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => accu_40_reg_30983(0),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_40_reg_30983(1),
      O => \B_V_data_1_payload_A[17]_i_31_n_3\
    );
\B_V_data_1_payload_A[17]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_40_reg_30983(8),
      O => \B_V_data_1_payload_A[17]_i_6_n_3\
    );
\B_V_data_1_payload_A[17]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_40_reg_30983(8),
      O => \B_V_data_1_payload_A[17]_i_8_n_3\
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_27_fu_28345_p2,
      I1 => icmp_ln108_29_fu_28409_p2,
      I2 => icmp_ln108_28_fu_28377_p2,
      O => out_V_TDATA(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_27_fu_28345_p2,
      I1 => icmp_ln108_29_fu_28409_p2,
      I2 => icmp_ln108_28_fu_28377_p2,
      O => out_V_TDATA(19)
    );
\B_V_data_1_payload_A[19]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_41_reg_30990(8),
      O => \B_V_data_1_payload_A[19]_i_10_n_3\
    );
\B_V_data_1_payload_A[19]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => accu_41_reg_30990(5),
      I1 => accu_41_reg_30990(4),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[19]_i_11_n_3\
    );
\B_V_data_1_payload_A[19]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4051"
    )
        port map (
      I0 => accu_41_reg_30990(3),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_41_reg_30990(2),
      O => \B_V_data_1_payload_A[19]_i_12_n_3\
    );
\B_V_data_1_payload_A[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0113"
    )
        port map (
      I0 => accu_41_reg_30990(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_41_reg_30990(1),
      O => \B_V_data_1_payload_A[19]_i_13_n_3\
    );
\B_V_data_1_payload_A[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_41_reg_30990(7),
      I1 => accu_41_reg_30990(6),
      O => \B_V_data_1_payload_A[19]_i_14_n_3\
    );
\B_V_data_1_payload_A[19]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_41_reg_30990(4),
      I3 => accu_41_reg_30990(5),
      O => \B_V_data_1_payload_A[19]_i_15_n_3\
    );
\B_V_data_1_payload_A[19]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0834"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_41_reg_30990(2),
      I3 => accu_41_reg_30990(3),
      O => \B_V_data_1_payload_A[19]_i_16_n_3\
    );
\B_V_data_1_payload_A[19]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0624"
    )
        port map (
      I0 => accu_41_reg_30990(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_41_reg_30990(1),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[19]_i_17_n_3\
    );
\B_V_data_1_payload_A[19]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => accu_41_reg_30990(4),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_41_reg_30990(5),
      O => \B_V_data_1_payload_A[19]_i_18_n_3\
    );
\B_V_data_1_payload_A[19]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => accu_41_reg_30990(3),
      I1 => accu_41_reg_30990(2),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[19]_i_19_n_3\
    );
\B_V_data_1_payload_A[19]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => accu_41_reg_30990(1),
      I2 => accu_41_reg_30990(0),
      O => \B_V_data_1_payload_A[19]_i_20_n_3\
    );
\B_V_data_1_payload_A[19]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_41_reg_30990(7),
      I1 => accu_41_reg_30990(6),
      O => \B_V_data_1_payload_A[19]_i_21_n_3\
    );
\B_V_data_1_payload_A[19]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4128"
    )
        port map (
      I0 => accu_41_reg_30990(5),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_41_reg_30990(4),
      O => \B_V_data_1_payload_A[19]_i_22_n_3\
    );
\B_V_data_1_payload_A[19]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_41_reg_30990(2),
      I3 => accu_41_reg_30990(3),
      O => \B_V_data_1_payload_A[19]_i_23_n_3\
    );
\B_V_data_1_payload_A[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => accu_41_reg_30990(0),
      I2 => accu_41_reg_30990(1),
      O => \B_V_data_1_payload_A[19]_i_24_n_3\
    );
\B_V_data_1_payload_A[19]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => accu_41_reg_30990(5),
      I1 => accu_41_reg_30990(4),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[19]_i_25_n_3\
    );
\B_V_data_1_payload_A[19]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51FF"
    )
        port map (
      I0 => accu_41_reg_30990(2),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_41_reg_30990(3),
      O => \B_V_data_1_payload_A[19]_i_26_n_3\
    );
\B_V_data_1_payload_A[19]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => accu_41_reg_30990(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_41_reg_30990(1),
      O => \B_V_data_1_payload_A[19]_i_27_n_3\
    );
\B_V_data_1_payload_A[19]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_41_reg_30990(7),
      I1 => accu_41_reg_30990(6),
      O => \B_V_data_1_payload_A[19]_i_28_n_3\
    );
\B_V_data_1_payload_A[19]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_41_reg_30990(4),
      I3 => accu_41_reg_30990(5),
      O => \B_V_data_1_payload_A[19]_i_29_n_3\
    );
\B_V_data_1_payload_A[19]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D200"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_41_reg_30990(2),
      I3 => accu_41_reg_30990(3),
      O => \B_V_data_1_payload_A[19]_i_30_n_3\
    );
\B_V_data_1_payload_A[19]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20D0"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_41_reg_30990(1),
      I3 => accu_41_reg_30990(0),
      O => \B_V_data_1_payload_A[19]_i_31_n_3\
    );
\B_V_data_1_payload_A[19]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_41_reg_30990(8),
      O => \B_V_data_1_payload_A[19]_i_6_n_3\
    );
\B_V_data_1_payload_A[19]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_41_reg_30990(8),
      O => \B_V_data_1_payload_A[19]_i_8_n_3\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln108_fu_27365_p2,
      I1 => zext_ln218_1_fu_27440_p1,
      I2 => icmp_ln108_1_fu_27397_p2,
      O => out_V_TDATA(1)
    );
\B_V_data_1_payload_A[1]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_32_reg_30927(8),
      O => \B_V_data_1_payload_A[1]_i_10_n_3\
    );
\B_V_data_1_payload_A[1]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => accu_32_reg_30927(5),
      I1 => accu_32_reg_30927(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_11_n_3\
    );
\B_V_data_1_payload_A[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(2),
      I3 => accu_32_reg_30927(3),
      O => \B_V_data_1_payload_A[1]_i_12_n_3\
    );
\B_V_data_1_payload_A[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1715"
    )
        port map (
      I0 => accu_32_reg_30927(1),
      I1 => accu_32_reg_30927(0),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_13_n_3\
    );
\B_V_data_1_payload_A[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_32_reg_30927(7),
      I1 => accu_32_reg_30927(6),
      O => \B_V_data_1_payload_A[1]_i_14_n_3\
    );
\B_V_data_1_payload_A[1]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"400B"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(5),
      I3 => accu_32_reg_30927(4),
      O => \B_V_data_1_payload_A[1]_i_15_n_3\
    );
\B_V_data_1_payload_A[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4212"
    )
        port map (
      I0 => accu_32_reg_30927(3),
      I1 => accu_32_reg_30927(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_16_n_3\
    );
\B_V_data_1_payload_A[1]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41A0"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(0),
      I3 => accu_32_reg_30927(1),
      O => \B_V_data_1_payload_A[1]_i_17_n_3\
    );
\B_V_data_1_payload_A[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_32_reg_30927(7),
      O => \B_V_data_1_payload_A[1]_i_18_n_3\
    );
\B_V_data_1_payload_A[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => accu_32_reg_30927(5),
      I1 => accu_32_reg_30927(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_19_n_3\
    );
\B_V_data_1_payload_A[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"055D"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(2),
      I3 => accu_32_reg_30927(3),
      O => \B_V_data_1_payload_A[1]_i_20_n_3\
    );
\B_V_data_1_payload_A[1]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_32_reg_30927(0),
      I1 => accu_32_reg_30927(1),
      O => \B_V_data_1_payload_A[1]_i_21_n_3\
    );
\B_V_data_1_payload_A[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040B"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(6),
      I3 => accu_32_reg_30927(7),
      O => \B_V_data_1_payload_A[1]_i_22_n_3\
    );
\B_V_data_1_payload_A[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0096"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_32_reg_30927(4),
      I3 => accu_32_reg_30927(5),
      O => \B_V_data_1_payload_A[1]_i_23_n_3\
    );
\B_V_data_1_payload_A[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4818"
    )
        port map (
      I0 => accu_32_reg_30927(3),
      I1 => accu_32_reg_30927(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_24_n_3\
    );
\B_V_data_1_payload_A[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_32_reg_30927(0),
      I1 => accu_32_reg_30927(1),
      O => \B_V_data_1_payload_A[1]_i_25_n_3\
    );
\B_V_data_1_payload_A[1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_32_reg_30927(7),
      O => \B_V_data_1_payload_A[1]_i_26_n_3\
    );
\B_V_data_1_payload_A[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => accu_32_reg_30927(5),
      I1 => accu_32_reg_30927(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_27_n_3\
    );
\B_V_data_1_payload_A[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAB"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_32_reg_30927(2),
      I3 => accu_32_reg_30927(3),
      O => \B_V_data_1_payload_A[1]_i_28_n_3\
    );
\B_V_data_1_payload_A[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => accu_32_reg_30927(1),
      I1 => accu_32_reg_30927(0),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_29_n_3\
    );
\B_V_data_1_payload_A[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040B"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(6),
      I3 => accu_32_reg_30927(7),
      O => \B_V_data_1_payload_A[1]_i_30_n_3\
    );
\B_V_data_1_payload_A[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001E"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(4),
      I3 => accu_32_reg_30927(5),
      O => \B_V_data_1_payload_A[1]_i_31_n_3\
    );
\B_V_data_1_payload_A[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8184"
    )
        port map (
      I0 => accu_32_reg_30927(3),
      I1 => accu_32_reg_30927(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[1]_i_32_n_3\
    );
\B_V_data_1_payload_A[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_32_reg_30927(0),
      I3 => accu_32_reg_30927(1),
      O => \B_V_data_1_payload_A[1]_i_33_n_3\
    );
\B_V_data_1_payload_A[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_32_reg_30927(8),
      O => \B_V_data_1_payload_A[1]_i_6_n_3\
    );
\B_V_data_1_payload_A[1]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_32_reg_30927(8),
      O => \B_V_data_1_payload_A[1]_i_8_n_3\
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_30_fu_28453_p2,
      I1 => icmp_ln108_32_fu_28517_p2,
      I2 => icmp_ln108_31_fu_28485_p2,
      O => out_V_TDATA(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_30_fu_28453_p2,
      I1 => icmp_ln108_32_fu_28517_p2,
      I2 => icmp_ln108_31_fu_28485_p2,
      O => out_V_TDATA(21)
    );
\B_V_data_1_payload_A[21]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_42_reg_30997(8),
      O => \B_V_data_1_payload_A[21]_i_10_n_3\
    );
\B_V_data_1_payload_A[21]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_42_reg_30997(4),
      I1 => accu_42_reg_30997(5),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[21]_i_11_n_3\
    );
\B_V_data_1_payload_A[21]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_42_reg_30997(3),
      I1 => accu_42_reg_30997(2),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[21]_i_12_n_3\
    );
\B_V_data_1_payload_A[21]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7111"
    )
        port map (
      I0 => accu_42_reg_30997(1),
      I1 => accu_42_reg_30997(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[21]_i_13_n_3\
    );
\B_V_data_1_payload_A[21]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_42_reg_30997(7),
      I1 => accu_42_reg_30997(6),
      O => \B_V_data_1_payload_A[21]_i_14_n_3\
    );
\B_V_data_1_payload_A[21]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_42_reg_30997(5),
      I3 => accu_42_reg_30997(4),
      O => \B_V_data_1_payload_A[21]_i_15_n_3\
    );
\B_V_data_1_payload_A[21]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_42_reg_30997(2),
      I3 => accu_42_reg_30997(3),
      O => \B_V_data_1_payload_A[21]_i_16_n_3\
    );
\B_V_data_1_payload_A[21]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8444"
    )
        port map (
      I0 => accu_42_reg_30997(1),
      I1 => accu_42_reg_30997(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[21]_i_17_n_3\
    );
\B_V_data_1_payload_A[21]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222A"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_42_reg_30997(3),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_42_reg_30997(2),
      O => \B_V_data_1_payload_A[21]_i_18_n_3\
    );
\B_V_data_1_payload_A[21]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_42_reg_30997(1),
      I2 => accu_42_reg_30997(0),
      O => \B_V_data_1_payload_A[21]_i_19_n_3\
    );
\B_V_data_1_payload_A[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF010000"
    )
        port map (
      I0 => accu_42_reg_30997(0),
      I1 => accu_42_reg_30997(1),
      I2 => accu_42_reg_30997(2),
      I3 => \mux_4_2_6_1_1_U43/mux_2_0\(3),
      I4 => \B_V_data_1_payload_A[21]_i_6_n_3\,
      I5 => accu_42_reg_30997(8),
      O => icmp_ln108_30_fu_28453_p2
    );
\B_V_data_1_payload_A[21]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_42_reg_30997(7),
      I1 => accu_42_reg_30997(6),
      O => \B_V_data_1_payload_A[21]_i_20_n_3\
    );
\B_V_data_1_payload_A[21]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_42_reg_30997(5),
      I1 => accu_42_reg_30997(4),
      O => \B_V_data_1_payload_A[21]_i_21_n_3\
    );
\B_V_data_1_payload_A[21]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_42_reg_30997(3),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_42_reg_30997(2),
      O => \B_V_data_1_payload_A[21]_i_22_n_3\
    );
\B_V_data_1_payload_A[21]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => accu_42_reg_30997(0),
      I1 => accu_42_reg_30997(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[21]_i_23_n_3\
    );
\B_V_data_1_payload_A[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \mux_4_2_6_1_1_U43/mux_2_0\(3)
    );
\B_V_data_1_payload_A[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => accu_42_reg_30997(3),
      I1 => accu_42_reg_30997(6),
      I2 => accu_42_reg_30997(7),
      I3 => accu_42_reg_30997(4),
      I4 => accu_42_reg_30997(5),
      O => \B_V_data_1_payload_A[21]_i_6_n_3\
    );
\B_V_data_1_payload_A[21]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_42_reg_30997(8),
      O => \B_V_data_1_payload_A[21]_i_8_n_3\
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_33_fu_28561_p2,
      I1 => icmp_ln108_35_fu_28625_p2,
      I2 => icmp_ln108_34_fu_28593_p2,
      O => out_V_TDATA(22)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_33_fu_28561_p2,
      I1 => icmp_ln108_35_fu_28625_p2,
      I2 => icmp_ln108_34_fu_28593_p2,
      O => out_V_TDATA(23)
    );
\B_V_data_1_payload_A[23]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_43_reg_31004(8),
      O => \B_V_data_1_payload_A[23]_i_10_n_3\
    );
\B_V_data_1_payload_A[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_43_reg_31004(5),
      I1 => accu_43_reg_31004(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[23]_i_11_n_3\
    );
\B_V_data_1_payload_A[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1130"
    )
        port map (
      I0 => accu_43_reg_31004(0),
      I1 => accu_43_reg_31004(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[23]_i_12_n_3\
    );
\B_V_data_1_payload_A[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_43_reg_31004(7),
      I1 => accu_43_reg_31004(6),
      O => \B_V_data_1_payload_A[23]_i_13_n_3\
    );
\B_V_data_1_payload_A[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_43_reg_31004(4),
      I3 => accu_43_reg_31004(5),
      O => \B_V_data_1_payload_A[23]_i_14_n_3\
    );
\B_V_data_1_payload_A[23]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_43_reg_31004(2),
      I1 => accu_43_reg_31004(3),
      O => \B_V_data_1_payload_A[23]_i_15_n_3\
    );
\B_V_data_1_payload_A[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A41"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_43_reg_31004(1),
      I3 => accu_43_reg_31004(0),
      O => \B_V_data_1_payload_A[23]_i_16_n_3\
    );
\B_V_data_1_payload_A[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_43_reg_31004(5),
      I1 => accu_43_reg_31004(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[23]_i_17_n_3\
    );
\B_V_data_1_payload_A[23]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0233"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_43_reg_31004(2),
      I3 => accu_43_reg_31004(3),
      O => \B_V_data_1_payload_A[23]_i_18_n_3\
    );
\B_V_data_1_payload_A[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => accu_43_reg_31004(1),
      I1 => accu_43_reg_31004(0),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[23]_i_19_n_3\
    );
\B_V_data_1_payload_A[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_43_reg_31004(7),
      I1 => accu_43_reg_31004(6),
      O => \B_V_data_1_payload_A[23]_i_20_n_3\
    );
\B_V_data_1_payload_A[23]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_43_reg_31004(4),
      I3 => accu_43_reg_31004(5),
      O => \B_V_data_1_payload_A[23]_i_21_n_3\
    );
\B_V_data_1_payload_A[23]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2046"
    )
        port map (
      I0 => accu_43_reg_31004(3),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_43_reg_31004(2),
      O => \B_V_data_1_payload_A[23]_i_22_n_3\
    );
\B_V_data_1_payload_A[23]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_43_reg_31004(0),
      I3 => accu_43_reg_31004(1),
      O => \B_V_data_1_payload_A[23]_i_23_n_3\
    );
\B_V_data_1_payload_A[23]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_43_reg_31004(5),
      I1 => accu_43_reg_31004(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[23]_i_24_n_3\
    );
\B_V_data_1_payload_A[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => accu_43_reg_31004(3),
      I1 => accu_43_reg_31004(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[23]_i_25_n_3\
    );
\B_V_data_1_payload_A[23]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1170"
    )
        port map (
      I0 => accu_43_reg_31004(0),
      I1 => accu_43_reg_31004(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[23]_i_26_n_3\
    );
\B_V_data_1_payload_A[23]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_43_reg_31004(7),
      I1 => accu_43_reg_31004(6),
      O => \B_V_data_1_payload_A[23]_i_27_n_3\
    );
\B_V_data_1_payload_A[23]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_43_reg_31004(4),
      I3 => accu_43_reg_31004(5),
      O => \B_V_data_1_payload_A[23]_i_28_n_3\
    );
\B_V_data_1_payload_A[23]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => accu_43_reg_31004(2),
      I2 => accu_43_reg_31004(3),
      O => \B_V_data_1_payload_A[23]_i_29_n_3\
    );
\B_V_data_1_payload_A[23]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2C01"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_43_reg_31004(1),
      I3 => accu_43_reg_31004(0),
      O => \B_V_data_1_payload_A[23]_i_30_n_3\
    );
\B_V_data_1_payload_A[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_43_reg_31004(8),
      O => \B_V_data_1_payload_A[23]_i_6_n_3\
    );
\B_V_data_1_payload_A[23]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_43_reg_31004(8),
      O => \B_V_data_1_payload_A[23]_i_8_n_3\
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => icmp_ln108_36_fu_28669_p2,
      I1 => zext_ln218_37_fu_28748_p1,
      I2 => icmp_ln108_37_fu_28701_p2,
      O => out_V_TDATA(24)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln108_36_fu_28669_p2,
      I1 => zext_ln218_37_fu_28748_p1,
      I2 => icmp_ln108_37_fu_28701_p2,
      O => out_V_TDATA(25)
    );
\B_V_data_1_payload_A[25]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_44_reg_31011(8),
      O => \B_V_data_1_payload_A[25]_i_11_n_3\
    );
\B_V_data_1_payload_A[25]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_44_reg_31011(7),
      I1 => accu_44_reg_31011(6),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_12_n_3\
    );
\B_V_data_1_payload_A[25]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => accu_44_reg_31011(5),
      I1 => accu_44_reg_31011(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_13_n_3\
    );
\B_V_data_1_payload_A[25]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088C"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(2),
      I3 => accu_44_reg_31011(3),
      O => \B_V_data_1_payload_A[25]_i_14_n_3\
    );
\B_V_data_1_payload_A[25]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0089"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(0),
      I3 => accu_44_reg_31011(1),
      O => \B_V_data_1_payload_A[25]_i_15_n_3\
    );
\B_V_data_1_payload_A[25]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(6),
      I3 => accu_44_reg_31011(7),
      O => \B_V_data_1_payload_A[25]_i_16_n_3\
    );
\B_V_data_1_payload_A[25]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8403"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(4),
      I3 => accu_44_reg_31011(5),
      O => \B_V_data_1_payload_A[25]_i_17_n_3\
    );
\B_V_data_1_payload_A[25]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8141"
    )
        port map (
      I0 => accu_44_reg_31011(3),
      I1 => accu_44_reg_31011(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_18_n_3\
    );
\B_V_data_1_payload_A[25]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2114"
    )
        port map (
      I0 => accu_44_reg_31011(1),
      I1 => accu_44_reg_31011(0),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_19_n_3\
    );
\B_V_data_1_payload_A[25]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => accu_44_reg_31011(5),
      I1 => accu_44_reg_31011(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_20_n_3\
    );
\B_V_data_1_payload_A[25]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AAE"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(2),
      I3 => accu_44_reg_31011(3),
      O => \B_V_data_1_payload_A[25]_i_21_n_3\
    );
\B_V_data_1_payload_A[25]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1371"
    )
        port map (
      I0 => accu_44_reg_31011(0),
      I1 => accu_44_reg_31011(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_22_n_3\
    );
\B_V_data_1_payload_A[25]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_44_reg_31011(7),
      I1 => accu_44_reg_31011(6),
      O => \B_V_data_1_payload_A[25]_i_23_n_3\
    );
\B_V_data_1_payload_A[25]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"400B"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(4),
      I3 => accu_44_reg_31011(5),
      O => \B_V_data_1_payload_A[25]_i_24_n_3\
    );
\B_V_data_1_payload_A[25]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8841"
    )
        port map (
      I0 => accu_44_reg_31011(3),
      I1 => accu_44_reg_31011(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_25_n_3\
    );
\B_V_data_1_payload_A[25]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6108"
    )
        port map (
      I0 => accu_44_reg_31011(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_44_reg_31011(0),
      O => \B_V_data_1_payload_A[25]_i_26_n_3\
    );
\B_V_data_1_payload_A[25]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_44_reg_31011(5),
      O => \B_V_data_1_payload_A[25]_i_27_n_3\
    );
\B_V_data_1_payload_A[25]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044E"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(2),
      I3 => accu_44_reg_31011(3),
      O => \B_V_data_1_payload_A[25]_i_28_n_3\
    );
\B_V_data_1_payload_A[25]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044F"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_44_reg_31011(1),
      I3 => accu_44_reg_31011(0),
      O => \B_V_data_1_payload_A[25]_i_29_n_3\
    );
\B_V_data_1_payload_A[25]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_44_reg_31011(7),
      I1 => accu_44_reg_31011(6),
      O => \B_V_data_1_payload_A[25]_i_30_n_3\
    );
\B_V_data_1_payload_A[25]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040B"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_44_reg_31011(4),
      I3 => accu_44_reg_31011(5),
      O => \B_V_data_1_payload_A[25]_i_31_n_3\
    );
\B_V_data_1_payload_A[25]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6041"
    )
        port map (
      I0 => accu_44_reg_31011(3),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_44_reg_31011(2),
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[25]_i_32_n_3\
    );
\B_V_data_1_payload_A[25]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40B0"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_44_reg_31011(0),
      I3 => accu_44_reg_31011(1),
      O => \B_V_data_1_payload_A[25]_i_33_n_3\
    );
\B_V_data_1_payload_A[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_44_reg_31011(8),
      O => \B_V_data_1_payload_A[25]_i_6_n_3\
    );
\B_V_data_1_payload_A[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_44_reg_31011(8),
      O => \B_V_data_1_payload_A[25]_i_7_n_3\
    );
\B_V_data_1_payload_A[25]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_44_reg_31011(8),
      O => \B_V_data_1_payload_A[25]_i_9_n_3\
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_39_fu_28781_p2,
      I1 => icmp_ln108_41_fu_28849_p2,
      I2 => icmp_ln108_40_fu_28817_p2,
      O => out_V_TDATA(26)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_41_fu_28849_p2,
      I1 => icmp_ln108_40_fu_28817_p2,
      I2 => icmp_ln108_39_fu_28781_p2,
      O => out_V_TDATA(27)
    );
\B_V_data_1_payload_A[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_45_reg_31018(4),
      I2 => accu_45_reg_31018(5),
      O => \B_V_data_1_payload_A[27]_i_10_n_3\
    );
\B_V_data_1_payload_A[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_45_reg_31018(3),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[27]_i_11_n_3\
    );
\B_V_data_1_payload_A[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_45_reg_31018(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_45_reg_31018(1),
      O => \B_V_data_1_payload_A[27]_i_12_n_3\
    );
\B_V_data_1_payload_A[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_45_reg_31018(6),
      I1 => accu_45_reg_31018(7),
      O => \B_V_data_1_payload_A[27]_i_13_n_3\
    );
\B_V_data_1_payload_A[27]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_45_reg_31018(4),
      I2 => accu_45_reg_31018(5),
      O => \B_V_data_1_payload_A[27]_i_14_n_3\
    );
\B_V_data_1_payload_A[27]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => accu_45_reg_31018(3),
      I2 => accu_45_reg_31018(2),
      O => \B_V_data_1_payload_A[27]_i_15_n_3\
    );
\B_V_data_1_payload_A[27]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_45_reg_31018(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_45_reg_31018(1),
      O => \B_V_data_1_payload_A[27]_i_16_n_3\
    );
\B_V_data_1_payload_A[27]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => accu_45_reg_31018(4),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_45_reg_31018(5),
      O => \B_V_data_1_payload_A[27]_i_17_n_3\
    );
\B_V_data_1_payload_A[27]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_45_reg_31018(3),
      O => \B_V_data_1_payload_A[27]_i_18_n_3\
    );
\B_V_data_1_payload_A[27]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_45_reg_31018(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_45_reg_31018(1),
      O => \B_V_data_1_payload_A[27]_i_19_n_3\
    );
\B_V_data_1_payload_A[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000445"
    )
        port map (
      I0 => accu_45_reg_31018(6),
      I1 => \B_V_data_1_payload_A[27]_i_5_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_45_reg_31018(5),
      I4 => accu_45_reg_31018(7),
      I5 => accu_45_reg_31018(8),
      O => icmp_ln108_41_fu_28849_p2
    );
\B_V_data_1_payload_A[27]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_45_reg_31018(6),
      I1 => accu_45_reg_31018(7),
      O => \B_V_data_1_payload_A[27]_i_20_n_3\
    );
\B_V_data_1_payload_A[27]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001E"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_45_reg_31018(4),
      I3 => accu_45_reg_31018(5),
      O => \B_V_data_1_payload_A[27]_i_21_n_3\
    );
\B_V_data_1_payload_A[27]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_45_reg_31018(3),
      I3 => accu_45_reg_31018(2),
      O => \B_V_data_1_payload_A[27]_i_22_n_3\
    );
\B_V_data_1_payload_A[27]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_45_reg_31018(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_45_reg_31018(1),
      O => \B_V_data_1_payload_A[27]_i_23_n_3\
    );
\B_V_data_1_payload_A[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222222B"
    )
        port map (
      I0 => \mux_4_2_6_1_1_U43/mux_2_0\(3),
      I1 => accu_45_reg_31018(3),
      I2 => accu_45_reg_31018(2),
      I3 => accu_45_reg_31018(0),
      I4 => accu_45_reg_31018(1),
      I5 => accu_45_reg_31018(4),
      O => \B_V_data_1_payload_A[27]_i_5_n_3\
    );
\B_V_data_1_payload_A[27]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_45_reg_31018(8),
      O => \B_V_data_1_payload_A[27]_i_7_n_3\
    );
\B_V_data_1_payload_A[27]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_45_reg_31018(8),
      O => \B_V_data_1_payload_A[27]_i_9_n_3\
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_42_fu_28893_p2,
      I1 => icmp_ln108_44_fu_28957_p2,
      I2 => icmp_ln108_43_fu_28925_p2,
      O => out_V_TDATA(28)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_42_fu_28893_p2,
      I1 => icmp_ln108_44_fu_28957_p2,
      I2 => icmp_ln108_43_fu_28925_p2,
      O => out_V_TDATA(29)
    );
\B_V_data_1_payload_A[29]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_46_reg_31025(8),
      O => \B_V_data_1_payload_A[29]_i_11_n_3\
    );
\B_V_data_1_payload_A[29]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_46_reg_31025(7),
      I1 => accu_46_reg_31025(6),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[29]_i_12_n_3\
    );
\B_V_data_1_payload_A[29]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_46_reg_31025(5),
      I1 => accu_46_reg_31025(4),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[29]_i_13_n_3\
    );
\B_V_data_1_payload_A[29]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_46_reg_31025(2),
      I2 => accu_46_reg_31025(3),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[29]_i_14_n_3\
    );
\B_V_data_1_payload_A[29]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(0),
      I3 => accu_46_reg_31025(1),
      O => \B_V_data_1_payload_A[29]_i_15_n_3\
    );
\B_V_data_1_payload_A[29]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(6),
      I3 => accu_46_reg_31025(7),
      O => \B_V_data_1_payload_A[29]_i_16_n_3\
    );
\B_V_data_1_payload_A[29]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(4),
      I3 => accu_46_reg_31025(5),
      O => \B_V_data_1_payload_A[29]_i_17_n_3\
    );
\B_V_data_1_payload_A[29]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_46_reg_31025(3),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_46_reg_31025(2),
      O => \B_V_data_1_payload_A[29]_i_18_n_3\
    );
\B_V_data_1_payload_A[29]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8052"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(0),
      I3 => accu_46_reg_31025(1),
      O => \B_V_data_1_payload_A[29]_i_19_n_3\
    );
\B_V_data_1_payload_A[29]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_46_reg_31025(5),
      I1 => accu_46_reg_31025(4),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[29]_i_20_n_3\
    );
\B_V_data_1_payload_A[29]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => accu_46_reg_31025(3),
      O => \B_V_data_1_payload_A[29]_i_21_n_3\
    );
\B_V_data_1_payload_A[29]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"088D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(0),
      I3 => accu_46_reg_31025(1),
      O => \B_V_data_1_payload_A[29]_i_22_n_3\
    );
\B_V_data_1_payload_A[29]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_46_reg_31025(7),
      I1 => accu_46_reg_31025(6),
      O => \B_V_data_1_payload_A[29]_i_23_n_3\
    );
\B_V_data_1_payload_A[29]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(4),
      I3 => accu_46_reg_31025(5),
      O => \B_V_data_1_payload_A[29]_i_24_n_3\
    );
\B_V_data_1_payload_A[29]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => accu_46_reg_31025(3),
      I2 => accu_46_reg_31025(2),
      O => \B_V_data_1_payload_A[29]_i_25_n_3\
    );
\B_V_data_1_payload_A[29]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8052"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(0),
      I3 => accu_46_reg_31025(1),
      O => \B_V_data_1_payload_A[29]_i_26_n_3\
    );
\B_V_data_1_payload_A[29]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_46_reg_31025(5),
      I1 => accu_46_reg_31025(4),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[29]_i_27_n_3\
    );
\B_V_data_1_payload_A[29]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AF"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(0),
      I3 => accu_46_reg_31025(1),
      O => \B_V_data_1_payload_A[29]_i_28_n_3\
    );
\B_V_data_1_payload_A[29]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_46_reg_31025(7),
      I1 => accu_46_reg_31025(6),
      O => \B_V_data_1_payload_A[29]_i_29_n_3\
    );
\B_V_data_1_payload_A[29]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_46_reg_31025(4),
      I3 => accu_46_reg_31025(5),
      O => \B_V_data_1_payload_A[29]_i_30_n_3\
    );
\B_V_data_1_payload_A[29]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_46_reg_31025(2),
      I1 => accu_46_reg_31025(3),
      O => \B_V_data_1_payload_A[29]_i_31_n_3\
    );
\B_V_data_1_payload_A[29]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"900A"
    )
        port map (
      I0 => accu_46_reg_31025(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_46_reg_31025(1),
      O => \B_V_data_1_payload_A[29]_i_32_n_3\
    );
\B_V_data_1_payload_A[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_46_reg_31025(8),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[29]_i_6_n_3\
    );
\B_V_data_1_payload_A[29]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_46_reg_31025(8),
      O => \B_V_data_1_payload_A[29]_i_7_n_3\
    );
\B_V_data_1_payload_A[29]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_46_reg_31025(8),
      O => \B_V_data_1_payload_A[29]_i_9_n_3\
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_3_fu_27473_p2,
      I1 => icmp_ln108_5_fu_27537_p2,
      I2 => icmp_ln108_4_fu_27505_p2,
      O => out_V_TDATA(2)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_45_fu_29001_p2,
      I1 => icmp_ln108_47_fu_29069_p2,
      I2 => icmp_ln108_46_fu_29037_p2,
      O => out_V_TDATA(30)
    );
\B_V_data_1_payload_A[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000100010001"
    )
        port map (
      I0 => accu_47_reg_31032(1),
      I1 => accu_47_reg_31032(0),
      I2 => accu_47_reg_31032(2),
      I3 => accu_47_reg_31032(3),
      I4 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I5 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[31]_i_10_n_3\
    );
\B_V_data_1_payload_A[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => accu_47_reg_31032(4),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_47_reg_31032(5),
      O => \B_V_data_1_payload_A[31]_i_11_n_3\
    );
\B_V_data_1_payload_A[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => accu_47_reg_31032(2),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_47_reg_31032(3),
      O => \B_V_data_1_payload_A[31]_i_12_n_3\
    );
\B_V_data_1_payload_A[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3111"
    )
        port map (
      I0 => accu_47_reg_31032(0),
      I1 => accu_47_reg_31032(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[31]_i_13_n_3\
    );
\B_V_data_1_payload_A[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_47_reg_31032(6),
      I1 => accu_47_reg_31032(7),
      O => \B_V_data_1_payload_A[31]_i_14_n_3\
    );
\B_V_data_1_payload_A[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_47_reg_31032(4),
      I3 => accu_47_reg_31032(5),
      O => \B_V_data_1_payload_A[31]_i_15_n_3\
    );
\B_V_data_1_payload_A[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_47_reg_31032(2),
      I3 => accu_47_reg_31032(3),
      O => \B_V_data_1_payload_A[31]_i_16_n_3\
    );
\B_V_data_1_payload_A[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"402A"
    )
        port map (
      I0 => accu_47_reg_31032(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => accu_47_reg_31032(1),
      O => \B_V_data_1_payload_A[31]_i_17_n_3\
    );
\B_V_data_1_payload_A[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_47_reg_31032(2),
      I1 => accu_47_reg_31032(3),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[31]_i_18_n_3\
    );
\B_V_data_1_payload_A[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7111"
    )
        port map (
      I0 => accu_47_reg_31032(0),
      I1 => accu_47_reg_31032(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[31]_i_19_n_3\
    );
\B_V_data_1_payload_A[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_47_fu_29069_p2,
      I1 => icmp_ln108_46_fu_29037_p2,
      I2 => icmp_ln108_45_fu_29001_p2,
      O => out_V_TDATA(31)
    );
\B_V_data_1_payload_A[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_47_reg_31032(6),
      I1 => accu_47_reg_31032(7),
      O => \B_V_data_1_payload_A[31]_i_20_n_3\
    );
\B_V_data_1_payload_A[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_47_reg_31032(4),
      I1 => accu_47_reg_31032(5),
      O => \B_V_data_1_payload_A[31]_i_21_n_3\
    );
\B_V_data_1_payload_A[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8015"
    )
        port map (
      I0 => accu_47_reg_31032(2),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_47_reg_31032(3),
      O => \B_V_data_1_payload_A[31]_i_22_n_3\
    );
\B_V_data_1_payload_A[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => accu_47_reg_31032(0),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => accu_47_reg_31032(1),
      O => \B_V_data_1_payload_A[31]_i_23_n_3\
    );
\B_V_data_1_payload_A[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => accu_47_reg_31032(6),
      I1 => accu_47_reg_31032(4),
      I2 => \B_V_data_1_payload_A[31]_i_10_n_3\,
      I3 => accu_47_reg_31032(5),
      I4 => accu_47_reg_31032(7),
      I5 => accu_47_reg_31032(8),
      O => icmp_ln108_45_fu_29001_p2
    );
\B_V_data_1_payload_A[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_47_reg_31032(8),
      O => \B_V_data_1_payload_A[31]_i_7_n_3\
    );
\B_V_data_1_payload_A[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_47_reg_31032(8),
      O => \B_V_data_1_payload_A[31]_i_9_n_3\
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_3_fu_27473_p2,
      I1 => icmp_ln108_5_fu_27537_p2,
      I2 => icmp_ln108_4_fu_27505_p2,
      O => out_V_TDATA(3)
    );
\B_V_data_1_payload_A[3]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_33_reg_30934(8),
      O => \B_V_data_1_payload_A[3]_i_10_n_3\
    );
\B_V_data_1_payload_A[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_33_reg_30934(5),
      O => \B_V_data_1_payload_A[3]_i_11_n_3\
    );
\B_V_data_1_payload_A[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"023F"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_33_reg_30934(2),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_33_reg_30934(3),
      O => \B_V_data_1_payload_A[3]_i_12_n_3\
    );
\B_V_data_1_payload_A[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"080A"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_33_reg_30934(1),
      I3 => accu_33_reg_30934(0),
      O => \B_V_data_1_payload_A[3]_i_13_n_3\
    );
\B_V_data_1_payload_A[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_33_reg_30934(7),
      I1 => accu_33_reg_30934(6),
      O => \B_V_data_1_payload_A[3]_i_14_n_3\
    );
\B_V_data_1_payload_A[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0087"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_33_reg_30934(5),
      I3 => accu_33_reg_30934(4),
      O => \B_V_data_1_payload_A[3]_i_15_n_3\
    );
\B_V_data_1_payload_A[3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6402"
    )
        port map (
      I0 => accu_33_reg_30934(3),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_33_reg_30934(2),
      O => \B_V_data_1_payload_A[3]_i_16_n_3\
    );
\B_V_data_1_payload_A[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0285"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_33_reg_30934(1),
      I3 => accu_33_reg_30934(0),
      O => \B_V_data_1_payload_A[3]_i_17_n_3\
    );
\B_V_data_1_payload_A[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B3"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_33_reg_30934(5),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_33_reg_30934(4),
      O => \B_V_data_1_payload_A[3]_i_18_n_3\
    );
\B_V_data_1_payload_A[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_33_reg_30934(2),
      I3 => accu_33_reg_30934(3),
      O => \B_V_data_1_payload_A[3]_i_19_n_3\
    );
\B_V_data_1_payload_A[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22BA"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_33_reg_30934(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_33_reg_30934(0),
      O => \B_V_data_1_payload_A[3]_i_20_n_3\
    );
\B_V_data_1_payload_A[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_33_reg_30934(7),
      I1 => accu_33_reg_30934(6),
      O => \B_V_data_1_payload_A[3]_i_21_n_3\
    );
\B_V_data_1_payload_A[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"900A"
    )
        port map (
      I0 => accu_33_reg_30934(4),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_33_reg_30934(5),
      O => \B_V_data_1_payload_A[3]_i_22_n_3\
    );
\B_V_data_1_payload_A[3]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2094"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_33_reg_30934(2),
      I3 => accu_33_reg_30934(3),
      O => \B_V_data_1_payload_A[3]_i_23_n_3\
    );
\B_V_data_1_payload_A[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9801"
    )
        port map (
      I0 => accu_33_reg_30934(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_33_reg_30934(0),
      O => \B_V_data_1_payload_A[3]_i_24_n_3\
    );
\B_V_data_1_payload_A[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3100"
    )
        port map (
      I0 => accu_33_reg_30934(4),
      I1 => accu_33_reg_30934(5),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[3]_i_25_n_3\
    );
\B_V_data_1_payload_A[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"51FF"
    )
        port map (
      I0 => accu_33_reg_30934(2),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_33_reg_30934(3),
      O => \B_V_data_1_payload_A[3]_i_26_n_3\
    );
\B_V_data_1_payload_A[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => accu_33_reg_30934(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_33_reg_30934(1),
      O => \B_V_data_1_payload_A[3]_i_27_n_3\
    );
\B_V_data_1_payload_A[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_33_reg_30934(7),
      I1 => accu_33_reg_30934(6),
      O => \B_V_data_1_payload_A[3]_i_28_n_3\
    );
\B_V_data_1_payload_A[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0491"
    )
        port map (
      I0 => accu_33_reg_30934(5),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_33_reg_30934(4),
      O => \B_V_data_1_payload_A[3]_i_29_n_3\
    );
\B_V_data_1_payload_A[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A600"
    )
        port map (
      I0 => accu_33_reg_30934(2),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_33_reg_30934(3),
      O => \B_V_data_1_payload_A[3]_i_30_n_3\
    );
\B_V_data_1_payload_A[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20D0"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_33_reg_30934(1),
      I3 => accu_33_reg_30934(0),
      O => \B_V_data_1_payload_A[3]_i_31_n_3\
    );
\B_V_data_1_payload_A[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_33_reg_30934(8),
      O => \B_V_data_1_payload_A[3]_i_6_n_3\
    );
\B_V_data_1_payload_A[3]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_33_reg_30934(8),
      O => \B_V_data_1_payload_A[3]_i_8_n_3\
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => icmp_ln108_6_fu_27581_p2,
      I1 => zext_ln218_7_fu_27656_p1,
      I2 => icmp_ln108_7_fu_27613_p2,
      O => out_V_TDATA(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln108_6_fu_27581_p2,
      I1 => zext_ln218_7_fu_27656_p1,
      I2 => icmp_ln108_7_fu_27613_p2,
      O => out_V_TDATA(5)
    );
\B_V_data_1_payload_A[5]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_34_reg_30941(8),
      O => \B_V_data_1_payload_A[5]_i_10_n_3\
    );
\B_V_data_1_payload_A[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => accu_34_reg_30941(5),
      I1 => accu_34_reg_30941(4),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_11_n_3\
    );
\B_V_data_1_payload_A[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => accu_34_reg_30941(3),
      I1 => accu_34_reg_30941(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_12_n_3\
    );
\B_V_data_1_payload_A[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1017"
    )
        port map (
      I0 => accu_34_reg_30941(1),
      I1 => accu_34_reg_30941(0),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_13_n_3\
    );
\B_V_data_1_payload_A[5]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_34_reg_30941(7),
      I1 => accu_34_reg_30941(6),
      O => \B_V_data_1_payload_A[5]_i_14_n_3\
    );
\B_V_data_1_payload_A[5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => accu_34_reg_30941(4),
      I2 => accu_34_reg_30941(5),
      O => \B_V_data_1_payload_A[5]_i_15_n_3\
    );
\B_V_data_1_payload_A[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => accu_34_reg_30941(2),
      I2 => accu_34_reg_30941(3),
      O => \B_V_data_1_payload_A[5]_i_16_n_3\
    );
\B_V_data_1_payload_A[5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A04"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_34_reg_30941(1),
      I3 => accu_34_reg_30941(0),
      O => \B_V_data_1_payload_A[5]_i_17_n_3\
    );
\B_V_data_1_payload_A[5]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_34_reg_30941(5),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_18_n_3\
    );
\B_V_data_1_payload_A[5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0103"
    )
        port map (
      I0 => accu_34_reg_30941(2),
      I1 => accu_34_reg_30941(3),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_19_n_3\
    );
\B_V_data_1_payload_A[5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001B"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_34_reg_30941(0),
      I3 => accu_34_reg_30941(1),
      O => \B_V_data_1_payload_A[5]_i_20_n_3\
    );
\B_V_data_1_payload_A[5]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_34_reg_30941(7),
      I1 => accu_34_reg_30941(6),
      O => \B_V_data_1_payload_A[5]_i_21_n_3\
    );
\B_V_data_1_payload_A[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => accu_34_reg_30941(5),
      I2 => accu_34_reg_30941(4),
      O => \B_V_data_1_payload_A[5]_i_22_n_3\
    );
\B_V_data_1_payload_A[5]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"012C"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_34_reg_30941(2),
      I3 => accu_34_reg_30941(3),
      O => \B_V_data_1_payload_A[5]_i_23_n_3\
    );
\B_V_data_1_payload_A[5]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A14"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_34_reg_30941(1),
      I3 => accu_34_reg_30941(0),
      O => \B_V_data_1_payload_A[5]_i_24_n_3\
    );
\B_V_data_1_payload_A[5]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0103"
    )
        port map (
      I0 => accu_34_reg_30941(4),
      I1 => accu_34_reg_30941(5),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_25_n_3\
    );
\B_V_data_1_payload_A[5]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => accu_34_reg_30941(3),
      I1 => accu_34_reg_30941(2),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I3 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_26_n_3\
    );
\B_V_data_1_payload_A[5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_34_reg_30941(1),
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_34_reg_30941(0),
      O => \B_V_data_1_payload_A[5]_i_27_n_3\
    );
\B_V_data_1_payload_A[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_34_reg_30941(7),
      I1 => accu_34_reg_30941(6),
      O => \B_V_data_1_payload_A[5]_i_28_n_3\
    );
\B_V_data_1_payload_A[5]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"012C"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I2 => accu_34_reg_30941(4),
      I3 => accu_34_reg_30941(5),
      O => \B_V_data_1_payload_A[5]_i_29_n_3\
    );
\B_V_data_1_payload_A[5]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"400B"
    )
        port map (
      I0 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      I1 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      I2 => accu_34_reg_30941(3),
      I3 => accu_34_reg_30941(2),
      O => \B_V_data_1_payload_A[5]_i_30_n_3\
    );
\B_V_data_1_payload_A[5]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => accu_34_reg_30941(0),
      I1 => accu_34_reg_30941(1),
      I2 => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      O => \B_V_data_1_payload_A[5]_i_31_n_3\
    );
\B_V_data_1_payload_A[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_34_reg_30941(8),
      O => \B_V_data_1_payload_A[5]_i_6_n_3\
    );
\B_V_data_1_payload_A[5]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_34_reg_30941(8),
      O => \B_V_data_1_payload_A[5]_i_8_n_3\
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_9_fu_27689_p2,
      I1 => icmp_ln108_11_fu_27753_p2,
      I2 => icmp_ln108_10_fu_27721_p2,
      O => out_V_TDATA(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_9_fu_27689_p2,
      I1 => icmp_ln108_11_fu_27753_p2,
      I2 => icmp_ln108_10_fu_27721_p2,
      O => out_V_TDATA(7)
    );
\B_V_data_1_payload_A[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_35_reg_30948(8),
      O => \B_V_data_1_payload_A[7]_i_10_n_3\
    );
\B_V_data_1_payload_A[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_35_reg_30948(8),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[7]_i_12_n_3\
    );
\B_V_data_1_payload_A[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_35_reg_30948(8),
      O => \B_V_data_1_payload_A[7]_i_13_n_3\
    );
\B_V_data_1_payload_A[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_35_reg_30948(7),
      I1 => accu_35_reg_30948(6),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[7]_i_14_n_3\
    );
\B_V_data_1_payload_A[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222A"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_35_reg_30948(5),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_35_reg_30948(4),
      O => \B_V_data_1_payload_A[7]_i_15_n_3\
    );
\B_V_data_1_payload_A[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10F3"
    )
        port map (
      I0 => accu_35_reg_30948(2),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_35_reg_30948(3),
      O => \B_V_data_1_payload_A[7]_i_16_n_3\
    );
\B_V_data_1_payload_A[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => accu_35_reg_30948(1),
      I1 => accu_35_reg_30948(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[7]_i_17_n_3\
    );
\B_V_data_1_payload_A[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_35_reg_30948(6),
      I2 => accu_35_reg_30948(7),
      O => \B_V_data_1_payload_A[7]_i_18_n_3\
    );
\B_V_data_1_payload_A[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0891"
    )
        port map (
      I0 => accu_35_reg_30948(5),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_35_reg_30948(4),
      O => \B_V_data_1_payload_A[7]_i_19_n_3\
    );
\B_V_data_1_payload_A[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6104"
    )
        port map (
      I0 => accu_35_reg_30948(2),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_35_reg_30948(3),
      O => \B_V_data_1_payload_A[7]_i_20_n_3\
    );
\B_V_data_1_payload_A[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => accu_35_reg_30948(0),
      I1 => accu_35_reg_30948(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[7]_i_21_n_3\
    );
\B_V_data_1_payload_A[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_35_reg_30948(7),
      I1 => accu_35_reg_30948(6),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[7]_i_22_n_3\
    );
\B_V_data_1_payload_A[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40C1"
    )
        port map (
      I0 => accu_35_reg_30948(4),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_35_reg_30948(5),
      O => \B_V_data_1_payload_A[7]_i_23_n_3\
    );
\B_V_data_1_payload_A[7]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_35_reg_30948(3),
      I3 => accu_35_reg_30948(2),
      O => \B_V_data_1_payload_A[7]_i_24_n_3\
    );
\B_V_data_1_payload_A[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_35_reg_30948(0),
      I1 => accu_35_reg_30948(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[7]_i_25_n_3\
    );
\B_V_data_1_payload_A[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_35_reg_30948(6),
      I3 => accu_35_reg_30948(7),
      O => \B_V_data_1_payload_A[7]_i_26_n_3\
    );
\B_V_data_1_payload_A[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8106"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_35_reg_30948(5),
      I3 => accu_35_reg_30948(4),
      O => \B_V_data_1_payload_A[7]_i_27_n_3\
    );
\B_V_data_1_payload_A[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4124"
    )
        port map (
      I0 => accu_35_reg_30948(3),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_35_reg_30948(2),
      O => \B_V_data_1_payload_A[7]_i_28_n_3\
    );
\B_V_data_1_payload_A[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_35_reg_30948(1),
      I3 => accu_35_reg_30948(0),
      O => \B_V_data_1_payload_A[7]_i_29_n_3\
    );
\B_V_data_1_payload_A[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => accu_35_reg_30948(7),
      I1 => accu_35_reg_30948(6),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[7]_i_30_n_3\
    );
\B_V_data_1_payload_A[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40C0"
    )
        port map (
      I0 => accu_35_reg_30948(4),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_35_reg_30948(5),
      O => \B_V_data_1_payload_A[7]_i_31_n_3\
    );
\B_V_data_1_payload_A[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => accu_35_reg_30948(3),
      I1 => accu_35_reg_30948(2),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[7]_i_32_n_3\
    );
\B_V_data_1_payload_A[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"021F"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_35_reg_30948(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_35_reg_30948(1),
      O => \B_V_data_1_payload_A[7]_i_33_n_3\
    );
\B_V_data_1_payload_A[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_35_reg_30948(6),
      I3 => accu_35_reg_30948(7),
      O => \B_V_data_1_payload_A[7]_i_34_n_3\
    );
\B_V_data_1_payload_A[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8007"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_35_reg_30948(5),
      I3 => accu_35_reg_30948(4),
      O => \B_V_data_1_payload_A[7]_i_35_n_3\
    );
\B_V_data_1_payload_A[7]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"100E"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_35_reg_30948(2),
      I3 => accu_35_reg_30948(3),
      O => \B_V_data_1_payload_A[7]_i_36_n_3\
    );
\B_V_data_1_payload_A[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => accu_35_reg_30948(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_35_reg_30948(0),
      O => \B_V_data_1_payload_A[7]_i_37_n_3\
    );
\B_V_data_1_payload_A[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_35_reg_30948(8),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[7]_i_6_n_3\
    );
\B_V_data_1_payload_A[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => accu_35_reg_30948(8),
      O => \B_V_data_1_payload_A[7]_i_7_n_3\
    );
\B_V_data_1_payload_A[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => accu_35_reg_30948(8),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[7]_i_9_n_3\
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln108_12_fu_27797_p2,
      I1 => icmp_ln108_14_fu_27861_p2,
      I2 => icmp_ln108_13_fu_27829_p2,
      O => out_V_TDATA(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln108_12_fu_27797_p2,
      I1 => icmp_ln108_14_fu_27861_p2,
      I2 => icmp_ln108_13_fu_27829_p2,
      O => out_V_TDATA(9)
    );
\B_V_data_1_payload_A[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_36_reg_30955(8),
      O => \B_V_data_1_payload_A[9]_i_10_n_3\
    );
\B_V_data_1_payload_A[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0071"
    )
        port map (
      I0 => accu_36_reg_30955(2),
      I1 => accu_36_reg_30955(3),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[9]_i_11_n_3\
    );
\B_V_data_1_payload_A[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1117"
    )
        port map (
      I0 => accu_36_reg_30955(1),
      I1 => accu_36_reg_30955(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[9]_i_12_n_3\
    );
\B_V_data_1_payload_A[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_36_reg_30955(7),
      I1 => accu_36_reg_30955(6),
      O => \B_V_data_1_payload_A[9]_i_13_n_3\
    );
\B_V_data_1_payload_A[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_36_reg_30955(5),
      I1 => accu_36_reg_30955(4),
      O => \B_V_data_1_payload_A[9]_i_14_n_3\
    );
\B_V_data_1_payload_A[9]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2144"
    )
        port map (
      I0 => accu_36_reg_30955(3),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => accu_36_reg_30955(2),
      O => \B_V_data_1_payload_A[9]_i_15_n_3\
    );
\B_V_data_1_payload_A[9]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E00"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_36_reg_30955(1),
      I3 => accu_36_reg_30955(0),
      O => \B_V_data_1_payload_A[9]_i_16_n_3\
    );
\B_V_data_1_payload_A[9]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => accu_36_reg_30955(4),
      I1 => accu_36_reg_30955(5),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[9]_i_17_n_3\
    );
\B_V_data_1_payload_A[9]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_36_reg_30955(3),
      O => \B_V_data_1_payload_A[9]_i_18_n_3\
    );
\B_V_data_1_payload_A[9]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => accu_36_reg_30955(1),
      I1 => accu_36_reg_30955(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[9]_i_19_n_3\
    );
\B_V_data_1_payload_A[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_36_reg_30955(7),
      I1 => accu_36_reg_30955(6),
      O => \B_V_data_1_payload_A[9]_i_20_n_3\
    );
\B_V_data_1_payload_A[9]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => accu_36_reg_30955(4),
      I2 => accu_36_reg_30955(5),
      O => \B_V_data_1_payload_A[9]_i_21_n_3\
    );
\B_V_data_1_payload_A[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_36_reg_30955(3),
      I3 => accu_36_reg_30955(2),
      O => \B_V_data_1_payload_A[9]_i_22_n_3\
    );
\B_V_data_1_payload_A[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_36_reg_30955(0),
      I3 => accu_36_reg_30955(1),
      O => \B_V_data_1_payload_A[9]_i_23_n_3\
    );
\B_V_data_1_payload_A[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => accu_36_reg_30955(4),
      I1 => accu_36_reg_30955(5),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      O => \B_V_data_1_payload_A[9]_i_24_n_3\
    );
\B_V_data_1_payload_A[9]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => accu_36_reg_30955(3),
      I1 => accu_36_reg_30955(2),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I3 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      O => \B_V_data_1_payload_A[9]_i_25_n_3\
    );
\B_V_data_1_payload_A[9]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"044E"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_36_reg_30955(1),
      I3 => accu_36_reg_30955(0),
      O => \B_V_data_1_payload_A[9]_i_26_n_3\
    );
\B_V_data_1_payload_A[9]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_36_reg_30955(7),
      I1 => accu_36_reg_30955(6),
      O => \B_V_data_1_payload_A[9]_i_27_n_3\
    );
\B_V_data_1_payload_A[9]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020D"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I2 => accu_36_reg_30955(5),
      I3 => accu_36_reg_30955(4),
      O => \B_V_data_1_payload_A[9]_i_28_n_3\
    );
\B_V_data_1_payload_A[9]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"100E"
    )
        port map (
      I0 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => accu_36_reg_30955(2),
      I3 => accu_36_reg_30955(3),
      O => \B_V_data_1_payload_A[9]_i_29_n_3\
    );
\B_V_data_1_payload_A[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08A1"
    )
        port map (
      I0 => accu_36_reg_30955(0),
      I1 => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      I2 => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      I3 => accu_36_reg_30955(1),
      O => \B_V_data_1_payload_A[9]_i_30_n_3\
    );
\B_V_data_1_payload_A[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_36_reg_30955(8),
      O => \B_V_data_1_payload_A[9]_i_6_n_3\
    );
\B_V_data_1_payload_A[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_36_reg_30955(8),
      O => \B_V_data_1_payload_A[9]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[11]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_17_fu_27973_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_37_reg_30962(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[11]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[11]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_16_fu_27941_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_37_reg_30962(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[11]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[11]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_15_fu_27909_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_37_reg_30962(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[11]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[11]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[11]_i_18_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_19_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_20_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_21_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_22_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_23_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_24_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_9_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \B_V_data_1_payload_A[11]_i_25_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_26_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_27_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_28_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_29_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_30_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[13]_i_10_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[13]_i_10_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[13]_i_10_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[13]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[13]_i_27_n_3\,
      DI(1) => \B_V_data_1_payload_A[13]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[13]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[13]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[13]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[13]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[13]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[13]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[13]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_18_fu_28017_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[13]_i_6_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[13]_i_7_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[13]_i_8_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[13]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_20_fu_28085_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_38_reg_30969(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[13]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[13]_i_10_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[13]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_19_fu_28053_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_38_reg_30969(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[13]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[13]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[13]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[13]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[13]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[13]_i_12_n_3\,
      DI(2) => \B_V_data_1_payload_A[13]_i_13_n_3\,
      DI(1) => \B_V_data_1_payload_A[13]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[13]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[13]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[13]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[13]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[13]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[13]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[13]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[13]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[13]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[13]_i_20_n_3\,
      DI(1) => \B_V_data_1_payload_A[13]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[13]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[13]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[13]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[13]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[13]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_6_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[15]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_22_fu_28161_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[15]_i_7_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[15]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[15]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_21_fu_28129_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[15]_i_10_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[15]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[15]_i_12_n_3\,
      DI(2) => \B_V_data_1_payload_A[15]_i_13_n_3\,
      DI(1) => \B_V_data_1_payload_A[15]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[15]_i_20_n_3\,
      DI(2) => \B_V_data_1_payload_A[15]_i_21_n_3\,
      DI(1) => \B_V_data_1_payload_A[15]_i_22_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_23_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_24_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_25_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_26_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_27_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[17]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_26_fu_28301_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_40_reg_30983(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[17]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[17]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_25_fu_28269_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_40_reg_30983(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[17]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[17]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_24_fu_28237_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_40_reg_30983(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[17]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[17]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[17]_i_18_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_19_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_20_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_21_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_22_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_23_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_24_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[17]_i_25_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_26_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[19]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_27_fu_28345_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_41_reg_30990(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[19]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[19]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[19]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_29_fu_28409_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_41_reg_30990(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[19]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[19]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[19]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_28_fu_28377_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_41_reg_30990(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[19]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[19]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[19]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[19]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[19]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[19]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[19]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[19]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[19]_i_18_n_3\,
      DI(1) => \B_V_data_1_payload_A[19]_i_19_n_3\,
      DI(0) => \B_V_data_1_payload_A[19]_i_20_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[19]_i_21_n_3\,
      S(2) => \B_V_data_1_payload_A[19]_i_22_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_23_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_24_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[19]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[19]_i_25_n_3\,
      DI(1) => \B_V_data_1_payload_A[19]_i_26_n_3\,
      DI(0) => \B_V_data_1_payload_A[19]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[19]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[19]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[1]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[1]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_fu_27365_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_32_reg_30927(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[1]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[1]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[1]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_2_fu_27429_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_32_reg_30927(8),
      O(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[1]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => zext_ln218_1_fu_27440_p1,
      O(0) => \NLW_B_V_data_1_payload_A_reg[1]_i_3_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \B_V_data_1_payload_A[1]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[1]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[1]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_1_fu_27397_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_32_reg_30927(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[1]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[1]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[1]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[1]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[1]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[1]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[1]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[1]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[1]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[1]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[1]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[1]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[1]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[1]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[1]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[1]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[1]_i_18_n_3\,
      DI(2) => \B_V_data_1_payload_A[1]_i_19_n_3\,
      DI(1) => \B_V_data_1_payload_A[1]_i_20_n_3\,
      DI(0) => \B_V_data_1_payload_A[1]_i_21_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[1]_i_22_n_3\,
      S(2) => \B_V_data_1_payload_A[1]_i_23_n_3\,
      S(1) => \B_V_data_1_payload_A[1]_i_24_n_3\,
      S(0) => \B_V_data_1_payload_A[1]_i_25_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[1]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[1]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[1]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[1]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[1]_i_26_n_3\,
      DI(2) => \B_V_data_1_payload_A[1]_i_27_n_3\,
      DI(1) => \B_V_data_1_payload_A[1]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[1]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[1]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[1]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[1]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[1]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[21]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[21]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_32_fu_28517_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_42_reg_30997(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[21]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[21]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[21]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_31_fu_28485_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_42_reg_30997(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[21]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[21]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[21]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[21]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[21]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_9_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \B_V_data_1_payload_A[21]_i_18_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_19_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_20_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_21_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_22_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_23_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[23]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_33_fu_28561_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_43_reg_31004(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[23]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[23]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_35_fu_28625_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_43_reg_31004(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[23]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[23]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_34_fu_28593_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_43_reg_31004(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[23]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[23]_i_11_n_3\,
      DI(1) => '0',
      DI(0) => \B_V_data_1_payload_A[23]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[23]_i_17_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_18_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_19_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_20_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_21_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_22_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_23_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[23]_i_24_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_25_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_26_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_27_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_28_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_29_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_30_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[25]_i_10_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[25]_i_10_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[25]_i_10_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[25]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[25]_i_27_n_3\,
      DI(1) => \B_V_data_1_payload_A[25]_i_28_n_3\,
      DI(0) => \B_V_data_1_payload_A[25]_i_29_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[25]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[25]_i_30_n_3\,
      S(2) => \B_V_data_1_payload_A[25]_i_31_n_3\,
      S(1) => \B_V_data_1_payload_A[25]_i_32_n_3\,
      S(0) => \B_V_data_1_payload_A[25]_i_33_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[25]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[25]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_36_fu_28669_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[25]_i_6_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[25]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[25]_i_7_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[25]_i_8_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[25]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_38_fu_28737_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_44_reg_31011(8),
      O(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[25]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => zext_ln218_37_fu_28748_p1,
      O(0) => \NLW_B_V_data_1_payload_A_reg[25]_i_3_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \B_V_data_1_payload_A[25]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[25]_i_10_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[25]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_37_fu_28701_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_44_reg_31011(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[25]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[25]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[25]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[25]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[25]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[25]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[25]_i_12_n_3\,
      DI(2) => \B_V_data_1_payload_A[25]_i_13_n_3\,
      DI(1) => \B_V_data_1_payload_A[25]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[25]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[25]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[25]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[25]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[25]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[25]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[25]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[25]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[25]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[25]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[25]_i_20_n_3\,
      DI(1) => \B_V_data_1_payload_A[25]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[25]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[25]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[25]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[25]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[25]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[25]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[27]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[27]_i_6_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[27]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_40_fu_28817_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_45_reg_31018(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[27]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[27]_i_7_n_3\
    );
\B_V_data_1_payload_A_reg[27]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[27]_i_8_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[27]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_39_fu_28781_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_45_reg_31018(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[27]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[27]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[27]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[27]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[27]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[27]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[27]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[27]_i_10_n_3\,
      DI(1) => \B_V_data_1_payload_A[27]_i_11_n_3\,
      DI(0) => \B_V_data_1_payload_A[27]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[27]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[27]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[27]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[27]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[27]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[27]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[27]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[27]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[27]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[27]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[27]_i_17_n_3\,
      DI(1) => \B_V_data_1_payload_A[27]_i_18_n_3\,
      DI(0) => \B_V_data_1_payload_A[27]_i_19_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[27]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[27]_i_20_n_3\,
      S(2) => \B_V_data_1_payload_A[27]_i_21_n_3\,
      S(1) => \B_V_data_1_payload_A[27]_i_22_n_3\,
      S(0) => \B_V_data_1_payload_A[27]_i_23_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[29]_i_10_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[29]_i_10_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[29]_i_10_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[29]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[29]_i_27_n_3\,
      DI(1) => '0',
      DI(0) => \B_V_data_1_payload_A[29]_i_28_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[29]_i_29_n_3\,
      S(2) => \B_V_data_1_payload_A[29]_i_30_n_3\,
      S(1) => \B_V_data_1_payload_A[29]_i_31_n_3\,
      S(0) => \B_V_data_1_payload_A[29]_i_32_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[29]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[29]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_42_fu_28893_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[29]_i_6_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[29]_i_7_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[29]_i_8_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[29]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_44_fu_28957_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_46_reg_31025(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[29]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[29]_i_10_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[29]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_43_fu_28925_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_46_reg_31025(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[29]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[29]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[29]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[29]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[29]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[29]_i_12_n_3\,
      DI(2) => \B_V_data_1_payload_A[29]_i_13_n_3\,
      DI(1) => \B_V_data_1_payload_A[29]_i_14_n_3\,
      DI(0) => \B_V_data_1_payload_A[29]_i_15_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[29]_i_16_n_3\,
      S(2) => \B_V_data_1_payload_A[29]_i_17_n_3\,
      S(1) => \B_V_data_1_payload_A[29]_i_18_n_3\,
      S(0) => \B_V_data_1_payload_A[29]_i_19_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[29]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[29]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[29]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[29]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[29]_i_20_n_3\,
      DI(1) => \B_V_data_1_payload_A[29]_i_21_n_3\,
      DI(0) => \B_V_data_1_payload_A[29]_i_22_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[29]_i_23_n_3\,
      S(2) => \B_V_data_1_payload_A[29]_i_24_n_3\,
      S(1) => \B_V_data_1_payload_A[29]_i_25_n_3\,
      S(0) => \B_V_data_1_payload_A[29]_i_26_n_3\
    );
\B_V_data_1_payload_A_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[31]_i_6_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[31]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_47_fu_29069_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_47_reg_31032(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[31]_i_7_n_3\
    );
\B_V_data_1_payload_A_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[31]_i_8_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[31]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_46_fu_29037_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_47_reg_31032(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[31]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[31]_i_6_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[31]_i_6_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[31]_i_6_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[31]_i_6_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[31]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[31]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[31]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[31]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[31]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[31]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[31]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[31]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[31]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[31]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[31]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[31]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[31]_i_8_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \B_V_data_1_payload_A[31]_i_18_n_3\,
      DI(0) => \B_V_data_1_payload_A[31]_i_19_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[31]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[31]_i_20_n_3\,
      S(2) => \B_V_data_1_payload_A[31]_i_21_n_3\,
      S(1) => \B_V_data_1_payload_A[31]_i_22_n_3\,
      S(0) => \B_V_data_1_payload_A[31]_i_23_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[3]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_3_fu_27473_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_33_reg_30934(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[3]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[3]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_5_fu_27537_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_33_reg_30934(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[3]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[3]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_4_fu_27505_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_33_reg_30934(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[3]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[3]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[3]_i_18_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_19_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_20_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_21_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_22_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_23_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_24_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[3]_i_25_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_26_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_6_fu_27581_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_34_reg_30941(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[5]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[5]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_8_fu_27645_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_34_reg_30941(8),
      O(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[5]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1) => zext_ln218_7_fu_27656_p1,
      O(0) => \NLW_B_V_data_1_payload_A_reg[5]_i_3_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \B_V_data_1_payload_A[5]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[5]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_7_fu_27613_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_34_reg_30941(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[5]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[5]_i_11_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_12_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_13_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_14_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_15_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_16_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_17_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[5]_i_18_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_19_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_20_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_21_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_22_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_23_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_24_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[5]_i_25_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_26_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_27_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_28_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_29_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_30_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_31_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[7]_i_11_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[7]_i_11_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[7]_i_11_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[7]_i_11_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[7]_i_30_n_3\,
      DI(2) => \B_V_data_1_payload_A[7]_i_31_n_3\,
      DI(1) => \B_V_data_1_payload_A[7]_i_32_n_3\,
      DI(0) => \B_V_data_1_payload_A[7]_i_33_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[7]_i_34_n_3\,
      S(2) => \B_V_data_1_payload_A[7]_i_35_n_3\,
      S(1) => \B_V_data_1_payload_A[7]_i_36_n_3\,
      S(0) => \B_V_data_1_payload_A[7]_i_37_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[7]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[7]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_9_fu_27689_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[7]_i_6_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[7]_i_7_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[7]_i_8_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[7]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_11_fu_27753_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[7]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[7]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[7]_i_11_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[7]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_10_fu_27721_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \B_V_data_1_payload_A[7]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[7]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[7]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[7]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[7]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[7]_i_5_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[7]_i_14_n_3\,
      DI(2) => \B_V_data_1_payload_A[7]_i_15_n_3\,
      DI(1) => \B_V_data_1_payload_A[7]_i_16_n_3\,
      DI(0) => \B_V_data_1_payload_A[7]_i_17_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[7]_i_18_n_3\,
      S(2) => \B_V_data_1_payload_A[7]_i_19_n_3\,
      S(1) => \B_V_data_1_payload_A[7]_i_20_n_3\,
      S(0) => \B_V_data_1_payload_A[7]_i_21_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[7]_i_8_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[7]_i_8_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[7]_i_8_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[7]_i_8_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[7]_i_22_n_3\,
      DI(2) => \B_V_data_1_payload_A[7]_i_23_n_3\,
      DI(1) => \B_V_data_1_payload_A[7]_i_24_n_3\,
      DI(0) => \B_V_data_1_payload_A[7]_i_25_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[7]_i_26_n_3\,
      S(2) => \B_V_data_1_payload_A[7]_i_27_n_3\,
      S(1) => \B_V_data_1_payload_A[7]_i_28_n_3\,
      S(0) => \B_V_data_1_payload_A[7]_i_29_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_5_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[9]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_12_fu_27797_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_36_reg_30955(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[9]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_7_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[9]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_14_fu_27861_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_36_reg_30955(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[9]_i_8_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_9_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[9]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln108_13_fu_27829_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_36_reg_30955(8),
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \B_V_data_1_payload_A[9]_i_10_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_5_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_5_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_5_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_5_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \B_V_data_1_payload_A[9]_i_11_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_12_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_13_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_14_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_15_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_16_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_7_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_7_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_7_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_7_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[9]_i_17_n_3\,
      DI(1) => \B_V_data_1_payload_A[9]_i_18_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_19_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_20_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_21_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_22_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_23_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_9_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_9_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_9_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \B_V_data_1_payload_A[9]_i_24_n_3\,
      DI(1) => \B_V_data_1_payload_A[9]_i_25_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_26_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_27_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_28_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_29_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_30_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I1 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I2 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I3 => ap_CS_iter4_fsm_state5,
      O => out_V_TVALID
    );
\accu_10_fu_496[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_10_fu_496_reg[7]_i_10_n_8\,
      I1 => sub_ln90_437_reg_30422(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_437_reg_30417(2),
      O => \accu_10_fu_496[3]_i_10_n_3\
    );
\accu_10_fu_496[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_437_reg_30417(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_437_reg_30422(1),
      O => \accu_10_fu_496[3]_i_11_n_3\
    );
\accu_10_fu_496[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_10_fu_496(3),
      I2 => add_ln169_402_reg_30427(3),
      I3 => \accu_10_fu_496_reg[7]_i_10_n_7\,
      O => \accu_10_fu_496[3]_i_12_n_3\
    );
\accu_10_fu_496[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_437_reg_30422(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_437_reg_30417(2),
      I3 => \accu_10_fu_496_reg[7]_i_10_n_8\,
      O => \accu_10_fu_496[3]_i_13_n_3\
    );
\accu_10_fu_496[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_402_reg_30427(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_10_fu_496(2),
      O => \accu_10_fu_496[3]_i_14_n_3\
    );
\accu_10_fu_496[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_10_fu_496(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_10_fu_496[3]_i_15_n_3\
    );
\accu_10_fu_496[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_10_fu_496(1),
      I2 => sext_ln90_437_reg_30417(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_437_reg_30422(1),
      I5 => \accu_10_fu_496_reg[7]_i_10_n_9\,
      O => \accu_10_fu_496[3]_i_16_n_3\
    );
\accu_10_fu_496[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_10_fu_496[3]_i_9_n_3\,
      I1 => \accu_10_fu_496[3]_i_10_n_3\,
      I2 => accu_10_fu_496(2),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_402_reg_30427(2),
      O => \accu_10_fu_496[3]_i_2_n_3\
    );
\accu_10_fu_496[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_10_fu_496[3]_i_9_n_3\,
      I1 => add_ln169_402_reg_30427(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_10_fu_496(2),
      I4 => \accu_10_fu_496[3]_i_10_n_3\,
      O => \accu_10_fu_496[3]_i_3_n_3\
    );
\accu_10_fu_496[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_10_fu_496_reg[7]_i_10_n_9\,
      I1 => \accu_10_fu_496[3]_i_11_n_3\,
      I2 => accu_10_fu_496(1),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_402_reg_30427(1),
      O => \accu_10_fu_496[3]_i_4_n_3\
    );
\accu_10_fu_496[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_10_fu_496[3]_i_2_n_3\,
      I1 => accu_10_fu_496(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => add_ln169_402_reg_30427(2),
      I4 => \accu_10_fu_496[3]_i_12_n_3\,
      I5 => \accu_10_fu_496[3]_i_13_n_3\,
      O => \accu_10_fu_496[3]_i_5_n_3\
    );
\accu_10_fu_496[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_10_fu_496[3]_i_10_n_3\,
      I1 => \accu_10_fu_496[3]_i_14_n_3\,
      I2 => \accu_10_fu_496[3]_i_15_n_3\,
      I3 => \accu_10_fu_496[3]_i_11_n_3\,
      I4 => \accu_10_fu_496_reg[7]_i_10_n_9\,
      I5 => add_ln169_402_reg_30427(1),
      O => \accu_10_fu_496[3]_i_6_n_3\
    );
\accu_10_fu_496[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_402_reg_30427(1),
      I1 => \accu_10_fu_496[3]_i_16_n_3\,
      I2 => \accu_10_fu_496_reg[7]_i_10_n_10\,
      I3 => sub_ln90_437_reg_30422(0),
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_10_fu_496(0),
      O => \accu_10_fu_496[3]_i_7_n_3\
    );
\accu_10_fu_496[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_437_reg_30422(0),
      I1 => \accu_10_fu_496_reg[7]_i_10_n_10\,
      I2 => accu_10_fu_496(0),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_402_reg_30427(0),
      O => \accu_10_fu_496[3]_i_8_n_3\
    );
\accu_10_fu_496[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_10_fu_496(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => \accu_10_fu_496_reg[7]_i_10_n_9\,
      I3 => sub_ln90_437_reg_30422(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_437_reg_30417(2),
      O => \accu_10_fu_496[3]_i_9_n_3\
    );
\accu_10_fu_496[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_10_fu_496(3),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_10_fu_496[7]_i_11_n_3\
    );
\accu_10_fu_496[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_402_reg_30427(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_10_fu_496(2),
      O => \accu_10_fu_496[7]_i_12_n_3\
    );
\accu_10_fu_496[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_437_reg_30417(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_437_reg_30422(2),
      O => \accu_10_fu_496[7]_i_13_n_3\
    );
\accu_10_fu_496[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_10_fu_496_reg[8]_i_3_n_8\,
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_10_fu_496(6),
      O => \accu_10_fu_496[7]_i_14_n_3\
    );
\accu_10_fu_496[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_402_reg_30427(3),
      I1 => \accu_10_fu_496_reg[7]_i_10_n_7\,
      I2 => accu_10_fu_496(3),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_10_fu_496[7]_i_15_n_3\
    );
\accu_10_fu_496[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF0096"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_23_n_3\,
      I1 => \accu_10_fu_496[7]_i_24_n_3\,
      I2 => \accu_10_fu_496[7]_i_25_n_3\,
      I3 => \accu_10_fu_496[7]_i_26_n_3\,
      I4 => sext_ln169_307_fu_26284_p1(2),
      O => \accu_10_fu_496[7]_i_16_n_3\
    );
\accu_10_fu_496[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_307_fu_26284_p1(1),
      I1 => add_ln169_404_reg_30432(1),
      I2 => add_ln169_406_reg_30437(1),
      I3 => add_ln169_404_reg_30432(0),
      I4 => add_ln169_406_reg_30437(0),
      I5 => \accu_10_fu_496[7]_i_27_n_3\,
      O => \accu_10_fu_496[7]_i_17_n_3\
    );
\accu_10_fu_496[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_307_fu_26284_p1(0),
      I1 => add_ln169_406_reg_30437(0),
      I2 => add_ln169_404_reg_30432(0),
      I3 => \accu_10_fu_496[7]_i_28_n_3\,
      O => \accu_10_fu_496[7]_i_18_n_3\
    );
\accu_10_fu_496[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_16_n_3\,
      I1 => add_ln169_404_reg_30432(3),
      I2 => add_ln169_406_reg_30437(3),
      I3 => \accu_10_fu_496[8]_i_16_n_3\,
      I4 => \accu_10_fu_496[8]_i_22_n_3\,
      I5 => sext_ln169_307_fu_26284_p1(3),
      O => \accu_10_fu_496[7]_i_19_n_3\
    );
\accu_10_fu_496[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_10_fu_496(5),
      I1 => \accu_10_fu_496_reg[8]_i_3_n_9\,
      I2 => accu_10_fu_496(6),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_10_fu_496_reg[8]_i_3_n_8\,
      O => \accu_10_fu_496[7]_i_2_n_3\
    );
\accu_10_fu_496[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_23_n_3\,
      I1 => \accu_10_fu_496[7]_i_24_n_3\,
      I2 => \accu_10_fu_496[7]_i_25_n_3\,
      I3 => \accu_10_fu_496[7]_i_17_n_3\,
      I4 => \accu_10_fu_496[7]_i_26_n_3\,
      I5 => sext_ln169_307_fu_26284_p1(2),
      O => \accu_10_fu_496[7]_i_20_n_3\
    );
\accu_10_fu_496[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_18_n_3\,
      I1 => \accu_10_fu_496[7]_i_29_n_3\,
      I2 => \accu_10_fu_496[7]_i_27_n_3\,
      I3 => sext_ln169_307_fu_26284_p1(1),
      O => \accu_10_fu_496[7]_i_21_n_3\
    );
\accu_10_fu_496[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_307_fu_26284_p1(0),
      I1 => add_ln169_406_reg_30437(0),
      I2 => add_ln169_404_reg_30432(0),
      I3 => \accu_10_fu_496[7]_i_28_n_3\,
      O => \accu_10_fu_496[7]_i_22_n_3\
    );
\accu_10_fu_496[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_409_reg_30442(2),
      I1 => add_ln169_411_reg_30447(2),
      I2 => add_ln169_411_reg_30447(1),
      I3 => add_ln169_409_reg_30442(1),
      I4 => add_ln169_411_reg_30447(0),
      I5 => add_ln169_409_reg_30442(0),
      O => \accu_10_fu_496[7]_i_23_n_3\
    );
\accu_10_fu_496[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_413_reg_30452(2),
      I1 => add_ln169_415_reg_30457(2),
      I2 => add_ln169_415_reg_30457(1),
      I3 => add_ln169_413_reg_30452(1),
      I4 => add_ln169_415_reg_30457(0),
      I5 => add_ln169_413_reg_30452(0),
      O => \accu_10_fu_496[7]_i_24_n_3\
    );
\accu_10_fu_496[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_30_n_3\,
      I1 => \accu_10_fu_496[7]_i_31_n_3\,
      I2 => add_ln169_411_reg_30447(0),
      I3 => add_ln169_409_reg_30442(0),
      I4 => add_ln169_415_reg_30457(0),
      I5 => add_ln169_413_reg_30452(0),
      O => \accu_10_fu_496[7]_i_25_n_3\
    );
\accu_10_fu_496[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_406_reg_30437(0),
      I1 => add_ln169_404_reg_30432(0),
      I2 => add_ln169_406_reg_30437(1),
      I3 => add_ln169_404_reg_30432(1),
      I4 => add_ln169_406_reg_30437(2),
      I5 => add_ln169_404_reg_30432(2),
      O => \accu_10_fu_496[7]_i_26_n_3\
    );
\accu_10_fu_496[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_413_reg_30452(0),
      I1 => add_ln169_415_reg_30457(0),
      I2 => add_ln169_409_reg_30442(0),
      I3 => add_ln169_411_reg_30447(0),
      I4 => \accu_10_fu_496[7]_i_31_n_3\,
      I5 => \accu_10_fu_496[7]_i_30_n_3\,
      O => \accu_10_fu_496[7]_i_27_n_3\
    );
\accu_10_fu_496[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_411_reg_30447(0),
      I1 => add_ln169_409_reg_30442(0),
      I2 => add_ln169_415_reg_30457(0),
      I3 => add_ln169_413_reg_30452(0),
      O => \accu_10_fu_496[7]_i_28_n_3\
    );
\accu_10_fu_496[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_406_reg_30437(0),
      I1 => add_ln169_404_reg_30432(0),
      I2 => add_ln169_406_reg_30437(1),
      I3 => add_ln169_404_reg_30432(1),
      O => \accu_10_fu_496[7]_i_29_n_3\
    );
\accu_10_fu_496[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_10_fu_496(4),
      I1 => \accu_10_fu_496_reg[8]_i_3_n_10\,
      I2 => accu_10_fu_496(5),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_10_fu_496_reg[8]_i_3_n_9\,
      O => \accu_10_fu_496[7]_i_3_n_3\
    );
\accu_10_fu_496[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_411_reg_30447(0),
      I1 => add_ln169_409_reg_30442(0),
      I2 => add_ln169_411_reg_30447(1),
      I3 => add_ln169_409_reg_30442(1),
      O => \accu_10_fu_496[7]_i_30_n_3\
    );
\accu_10_fu_496[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_415_reg_30457(0),
      I1 => add_ln169_413_reg_30452(0),
      I2 => add_ln169_415_reg_30457(1),
      I3 => add_ln169_413_reg_30452(1),
      O => \accu_10_fu_496[7]_i_31_n_3\
    );
\accu_10_fu_496[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_10_fu_496(4),
      I1 => \accu_10_fu_496_reg[8]_i_3_n_10\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_10_fu_496(3),
      I4 => \accu_10_fu_496_reg[7]_i_10_n_7\,
      I5 => add_ln169_402_reg_30427(3),
      O => \accu_10_fu_496[7]_i_4_n_3\
    );
\accu_10_fu_496[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_11_n_3\,
      I1 => add_ln169_402_reg_30427(3),
      I2 => \accu_10_fu_496_reg[7]_i_10_n_7\,
      I3 => \accu_10_fu_496[7]_i_12_n_3\,
      I4 => \accu_10_fu_496_reg[7]_i_10_n_8\,
      I5 => \accu_10_fu_496[7]_i_13_n_3\,
      O => \accu_10_fu_496[7]_i_5_n_3\
    );
\accu_10_fu_496[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_2_n_3\,
      I1 => \accu_10_fu_496_reg[8]_i_3_n_3\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_10_fu_496(7),
      I4 => \accu_10_fu_496_reg[8]_i_3_n_8\,
      I5 => accu_10_fu_496(6),
      O => \accu_10_fu_496[7]_i_6_n_3\
    );
\accu_10_fu_496[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_10_fu_496_reg[8]_i_3_n_10\,
      I1 => accu_10_fu_496(4),
      I2 => \accu_10_fu_496[7]_i_14_n_3\,
      I3 => \accu_10_fu_496_reg[8]_i_3_n_9\,
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_10_fu_496(5),
      O => \accu_10_fu_496[7]_i_7_n_3\
    );
\accu_10_fu_496[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_4_n_3\,
      I1 => \accu_10_fu_496_reg[8]_i_3_n_9\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_10_fu_496(5),
      I4 => \accu_10_fu_496_reg[8]_i_3_n_10\,
      I5 => accu_10_fu_496(4),
      O => \accu_10_fu_496[7]_i_8_n_3\
    );
\accu_10_fu_496[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_5_n_3\,
      I1 => \accu_10_fu_496[7]_i_15_n_3\,
      I2 => \accu_10_fu_496_reg[8]_i_3_n_10\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_10_fu_496(4),
      O => \accu_10_fu_496[7]_i_9_n_3\
    );
\accu_10_fu_496[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FF017F017F0017"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_31_n_3\,
      I1 => add_ln169_430_reg_30487(3),
      I2 => add_ln169_428_reg_30482(3),
      I3 => \accu_10_fu_496[8]_i_32_n_3\,
      I4 => \accu_10_fu_496[8]_i_33_n_3\,
      I5 => \accu_10_fu_496[8]_i_34_n_3\,
      O => \accu_10_fu_496[8]_i_11_n_3\
    );
\accu_10_fu_496[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDD42BBD422BD442"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_33_n_3\,
      I1 => add_ln169_428_reg_30482(3),
      I2 => add_ln169_430_reg_30487(3),
      I3 => \accu_10_fu_496[8]_i_31_n_3\,
      I4 => \accu_10_fu_496[8]_i_34_n_3\,
      I5 => \accu_10_fu_496[8]_i_32_n_3\,
      O => sext_ln169_306_fu_26274_p1(4)
    );
\accu_10_fu_496[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_11_n_3\,
      I1 => \accu_10_fu_496[8]_i_35_n_3\,
      I2 => add_ln169_423_reg_30472(3),
      I3 => \accu_10_fu_496[8]_i_36_n_3\,
      I4 => add_ln169_425_reg_30477(3),
      I5 => \accu_10_fu_496[8]_i_37_n_3\,
      O => \accu_10_fu_496[8]_i_13_n_3\
    );
\accu_10_fu_496[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_306_fu_26274_p1(4),
      I1 => \accu_10_fu_496[8]_i_37_n_3\,
      I2 => add_ln169_425_reg_30477(3),
      I3 => \accu_10_fu_496[8]_i_36_n_3\,
      I4 => add_ln169_423_reg_30472(3),
      I5 => \accu_10_fu_496[8]_i_35_n_3\,
      O => \accu_10_fu_496[8]_i_14_n_3\
    );
\accu_10_fu_496[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_20_n_3\,
      I1 => \accu_10_fu_496[8]_i_38_n_3\,
      I2 => add_ln169_415_reg_30457(3),
      I3 => add_ln169_413_reg_30452(3),
      I4 => \accu_10_fu_496[8]_i_39_n_3\,
      I5 => \accu_10_fu_496[8]_i_40_n_3\,
      O => \accu_10_fu_496[8]_i_15_n_3\
    );
\accu_10_fu_496[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_404_reg_30432(2),
      I1 => add_ln169_406_reg_30437(2),
      I2 => add_ln169_404_reg_30432(1),
      I3 => add_ln169_406_reg_30437(1),
      I4 => add_ln169_404_reg_30432(0),
      I5 => add_ln169_406_reg_30437(0),
      O => \accu_10_fu_496[8]_i_16_n_3\
    );
\accu_10_fu_496[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_404_reg_30432(3),
      I1 => \accu_10_fu_496[8]_i_16_n_3\,
      I2 => add_ln169_406_reg_30437(3),
      O => \accu_10_fu_496[8]_i_17_n_3\
    );
\accu_10_fu_496[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006969FF"
    )
        port map (
      I0 => add_ln169_415_reg_30457(3),
      I1 => add_ln169_413_reg_30452(3),
      I2 => \accu_10_fu_496[8]_i_39_n_3\,
      I3 => \accu_10_fu_496[8]_i_40_n_3\,
      I4 => \accu_10_fu_496[8]_i_38_n_3\,
      O => \accu_10_fu_496[8]_i_18_n_3\
    );
\accu_10_fu_496[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_39_n_3\,
      I1 => add_ln169_413_reg_30452(3),
      I2 => add_ln169_415_reg_30457(3),
      O => \accu_10_fu_496[8]_i_19_n_3\
    );
\accu_10_fu_496[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_10_fu_496_reg[8]_i_3_n_8\,
      I1 => accu_10_fu_496(6),
      I2 => \accu_10_fu_496_reg[8]_i_3_n_3\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_10_fu_496(8),
      I5 => accu_10_fu_496(7),
      O => \accu_10_fu_496[8]_i_2_n_3\
    );
\accu_10_fu_496[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_41_n_3\,
      I1 => add_ln169_409_reg_30442(3),
      I2 => add_ln169_411_reg_30447(3),
      O => \accu_10_fu_496[8]_i_20_n_3\
    );
\accu_10_fu_496[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_16_n_3\,
      I1 => add_ln169_406_reg_30437(3),
      I2 => add_ln169_404_reg_30432(3),
      O => \accu_10_fu_496[8]_i_21_n_3\
    );
\accu_10_fu_496[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln169_415_reg_30457(3),
      I1 => add_ln169_413_reg_30452(3),
      I2 => \accu_10_fu_496[8]_i_39_n_3\,
      I3 => \accu_10_fu_496[8]_i_38_n_3\,
      I4 => \accu_10_fu_496[8]_i_40_n_3\,
      O => \accu_10_fu_496[8]_i_22_n_3\
    );
\accu_10_fu_496[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => add_ln169_428_reg_30482(3),
      I1 => add_ln169_430_reg_30487(3),
      I2 => \accu_10_fu_496[8]_i_31_n_3\,
      I3 => \accu_10_fu_496[8]_i_34_n_3\,
      I4 => \accu_10_fu_496[8]_i_33_n_3\,
      O => sext_ln169_306_fu_26274_p1(3)
    );
\accu_10_fu_496[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_42_n_3\,
      I1 => \accu_10_fu_496[8]_i_43_n_3\,
      I2 => \accu_10_fu_496[8]_i_44_n_3\,
      O => sext_ln169_306_fu_26274_p1(2)
    );
\accu_10_fu_496[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_433_reg_30492(0),
      I1 => add_ln169_435_reg_30497(0),
      I2 => add_ln169_428_reg_30482(0),
      I3 => add_ln169_430_reg_30487(0),
      I4 => \accu_10_fu_496[8]_i_45_n_3\,
      I5 => \accu_10_fu_496[8]_i_46_n_3\,
      O => sext_ln169_306_fu_26274_p1(1)
    );
\accu_10_fu_496[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_430_reg_30487(0),
      I1 => add_ln169_428_reg_30482(0),
      I2 => add_ln169_435_reg_30497(0),
      I3 => add_ln169_433_reg_30492(0),
      O => sext_ln169_306_fu_26274_p1(0)
    );
\accu_10_fu_496[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_306_fu_26274_p1(3),
      I1 => \accu_10_fu_496[8]_i_47_n_3\,
      I2 => add_ln169_421_reg_30467(3),
      I3 => add_ln169_419_reg_30462(3),
      I4 => \accu_10_fu_496[8]_i_48_n_3\,
      I5 => \accu_10_fu_496[8]_i_49_n_3\,
      O => \accu_10_fu_496[8]_i_27_n_3\
    );
\accu_10_fu_496[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_306_fu_26274_p1(2),
      I1 => \accu_10_fu_496[8]_i_50_n_3\,
      I2 => \accu_10_fu_496[8]_i_51_n_3\,
      I3 => \accu_10_fu_496[8]_i_52_n_3\,
      O => \accu_10_fu_496[8]_i_28_n_3\
    );
\accu_10_fu_496[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_306_fu_26274_p1(1),
      I1 => \accu_10_fu_496[8]_i_53_n_3\,
      I2 => \accu_10_fu_496[8]_i_54_n_3\,
      I3 => \accu_10_fu_496[8]_i_55_n_3\,
      O => \accu_10_fu_496[8]_i_29_n_3\
    );
\accu_10_fu_496[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_306_fu_26274_p1(0),
      I1 => add_ln169_421_reg_30467(0),
      I2 => add_ln169_419_reg_30462(0),
      I3 => add_ln169_425_reg_30477(0),
      I4 => add_ln169_423_reg_30472(0),
      O => \accu_10_fu_496[8]_i_30_n_3\
    );
\accu_10_fu_496[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111177717777777"
    )
        port map (
      I0 => add_ln169_428_reg_30482(2),
      I1 => add_ln169_430_reg_30487(2),
      I2 => add_ln169_428_reg_30482(0),
      I3 => add_ln169_430_reg_30487(0),
      I4 => add_ln169_430_reg_30487(1),
      I5 => add_ln169_428_reg_30482(1),
      O => \accu_10_fu_496[8]_i_31_n_3\
    );
\accu_10_fu_496[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_56_n_3\,
      I1 => add_ln169_433_reg_30492(3),
      I2 => add_ln169_435_reg_30497(3),
      O => \accu_10_fu_496[8]_i_32_n_3\
    );
\accu_10_fu_496[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_45_n_3\,
      I1 => \accu_10_fu_496[8]_i_46_n_3\,
      I2 => \accu_10_fu_496[8]_i_57_n_3\,
      I3 => \accu_10_fu_496[8]_i_43_n_3\,
      I4 => \accu_10_fu_496[8]_i_42_n_3\,
      O => \accu_10_fu_496[8]_i_33_n_3\
    );
\accu_10_fu_496[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_56_n_3\,
      I1 => add_ln169_435_reg_30497(3),
      I2 => add_ln169_433_reg_30492(3),
      O => \accu_10_fu_496[8]_i_34_n_3\
    );
\accu_10_fu_496[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_419_reg_30462(3),
      I1 => \accu_10_fu_496[8]_i_47_n_3\,
      I2 => add_ln169_421_reg_30467(3),
      O => \accu_10_fu_496[8]_i_35_n_3\
    );
\accu_10_fu_496[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_425_reg_30477(0),
      I1 => add_ln169_423_reg_30472(0),
      I2 => add_ln169_423_reg_30472(1),
      I3 => add_ln169_425_reg_30477(1),
      I4 => add_ln169_423_reg_30472(2),
      I5 => add_ln169_425_reg_30477(2),
      O => \accu_10_fu_496[8]_i_36_n_3\
    );
\accu_10_fu_496[8]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_49_n_3\,
      I1 => \accu_10_fu_496[8]_i_47_n_3\,
      I2 => add_ln169_421_reg_30467(3),
      I3 => add_ln169_419_reg_30462(3),
      I4 => \accu_10_fu_496[8]_i_48_n_3\,
      O => \accu_10_fu_496[8]_i_37_n_3\
    );
\accu_10_fu_496[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_409_reg_30442(3),
      I1 => add_ln169_411_reg_30447(3),
      I2 => \accu_10_fu_496[8]_i_41_n_3\,
      O => \accu_10_fu_496[8]_i_38_n_3\
    );
\accu_10_fu_496[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_413_reg_30452(0),
      I1 => add_ln169_415_reg_30457(0),
      I2 => add_ln169_413_reg_30452(1),
      I3 => add_ln169_415_reg_30457(1),
      I4 => add_ln169_413_reg_30452(2),
      I5 => add_ln169_415_reg_30457(2),
      O => \accu_10_fu_496[8]_i_39_n_3\
    );
\accu_10_fu_496[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_10_fu_496[7]_i_30_n_3\,
      I1 => \accu_10_fu_496[7]_i_31_n_3\,
      I2 => \accu_10_fu_496[8]_i_58_n_3\,
      I3 => \accu_10_fu_496[7]_i_23_n_3\,
      I4 => \accu_10_fu_496[7]_i_24_n_3\,
      O => \accu_10_fu_496[8]_i_40_n_3\
    );
\accu_10_fu_496[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_409_reg_30442(0),
      I1 => add_ln169_411_reg_30447(0),
      I2 => add_ln169_409_reg_30442(1),
      I3 => add_ln169_411_reg_30447(1),
      I4 => add_ln169_409_reg_30442(2),
      I5 => add_ln169_411_reg_30447(2),
      O => \accu_10_fu_496[8]_i_41_n_3\
    );
\accu_10_fu_496[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_435_reg_30497(2),
      I1 => add_ln169_433_reg_30492(2),
      I2 => add_ln169_433_reg_30492(1),
      I3 => add_ln169_435_reg_30497(1),
      I4 => add_ln169_435_reg_30497(0),
      I5 => add_ln169_433_reg_30492(0),
      O => \accu_10_fu_496[8]_i_42_n_3\
    );
\accu_10_fu_496[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_430_reg_30487(2),
      I1 => add_ln169_428_reg_30482(2),
      I2 => add_ln169_428_reg_30482(1),
      I3 => add_ln169_430_reg_30487(1),
      I4 => add_ln169_430_reg_30487(0),
      I5 => add_ln169_428_reg_30482(0),
      O => \accu_10_fu_496[8]_i_43_n_3\
    );
\accu_10_fu_496[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_45_n_3\,
      I1 => \accu_10_fu_496[8]_i_46_n_3\,
      I2 => add_ln169_430_reg_30487(0),
      I3 => add_ln169_428_reg_30482(0),
      I4 => add_ln169_435_reg_30497(0),
      I5 => add_ln169_433_reg_30492(0),
      O => \accu_10_fu_496[8]_i_44_n_3\
    );
\accu_10_fu_496[8]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_430_reg_30487(0),
      I1 => add_ln169_428_reg_30482(0),
      I2 => add_ln169_428_reg_30482(1),
      I3 => add_ln169_430_reg_30487(1),
      O => \accu_10_fu_496[8]_i_45_n_3\
    );
\accu_10_fu_496[8]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_435_reg_30497(0),
      I1 => add_ln169_433_reg_30492(0),
      I2 => add_ln169_435_reg_30497(1),
      I3 => add_ln169_433_reg_30492(1),
      O => \accu_10_fu_496[8]_i_46_n_3\
    );
\accu_10_fu_496[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_421_reg_30467(0),
      I1 => add_ln169_419_reg_30462(0),
      I2 => add_ln169_419_reg_30462(1),
      I3 => add_ln169_421_reg_30467(1),
      I4 => add_ln169_419_reg_30462(2),
      I5 => add_ln169_421_reg_30467(2),
      O => \accu_10_fu_496[8]_i_47_n_3\
    );
\accu_10_fu_496[8]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_423_reg_30472(3),
      I1 => add_ln169_425_reg_30477(3),
      I2 => \accu_10_fu_496[8]_i_36_n_3\,
      O => \accu_10_fu_496[8]_i_48_n_3\
    );
\accu_10_fu_496[8]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_55_n_3\,
      I1 => \accu_10_fu_496[8]_i_53_n_3\,
      I2 => \accu_10_fu_496[8]_i_54_n_3\,
      I3 => \accu_10_fu_496[8]_i_50_n_3\,
      I4 => \accu_10_fu_496[8]_i_51_n_3\,
      O => \accu_10_fu_496[8]_i_49_n_3\
    );
\accu_10_fu_496[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22282888"
    )
        port map (
      I0 => sext_ln169_307_fu_26284_p1(4),
      I1 => \accu_10_fu_496[8]_i_15_n_3\,
      I2 => add_ln169_404_reg_30432(3),
      I3 => \accu_10_fu_496[8]_i_16_n_3\,
      I4 => add_ln169_406_reg_30437(3),
      O => \accu_10_fu_496[8]_i_5_n_3\
    );
\accu_10_fu_496[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_421_reg_30467(1),
      I1 => add_ln169_419_reg_30462(1),
      I2 => add_ln169_419_reg_30462(0),
      I3 => add_ln169_421_reg_30467(0),
      I4 => add_ln169_419_reg_30462(2),
      I5 => add_ln169_421_reg_30467(2),
      O => \accu_10_fu_496[8]_i_50_n_3\
    );
\accu_10_fu_496[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_425_reg_30477(1),
      I1 => add_ln169_423_reg_30472(1),
      I2 => add_ln169_423_reg_30472(0),
      I3 => add_ln169_425_reg_30477(0),
      I4 => add_ln169_423_reg_30472(2),
      I5 => add_ln169_425_reg_30477(2),
      O => \accu_10_fu_496[8]_i_51_n_3\
    );
\accu_10_fu_496[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_423_reg_30472(0),
      I1 => add_ln169_425_reg_30477(0),
      I2 => add_ln169_419_reg_30462(0),
      I3 => add_ln169_421_reg_30467(0),
      I4 => \accu_10_fu_496[8]_i_53_n_3\,
      I5 => \accu_10_fu_496[8]_i_54_n_3\,
      O => \accu_10_fu_496[8]_i_52_n_3\
    );
\accu_10_fu_496[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_419_reg_30462(0),
      I1 => add_ln169_421_reg_30467(0),
      I2 => add_ln169_419_reg_30462(1),
      I3 => add_ln169_421_reg_30467(1),
      O => \accu_10_fu_496[8]_i_53_n_3\
    );
\accu_10_fu_496[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_423_reg_30472(0),
      I1 => add_ln169_425_reg_30477(0),
      I2 => add_ln169_423_reg_30472(1),
      I3 => add_ln169_425_reg_30477(1),
      O => \accu_10_fu_496[8]_i_54_n_3\
    );
\accu_10_fu_496[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_423_reg_30472(0),
      I1 => add_ln169_425_reg_30477(0),
      I2 => add_ln169_419_reg_30462(0),
      I3 => add_ln169_421_reg_30467(0),
      O => \accu_10_fu_496[8]_i_55_n_3\
    );
\accu_10_fu_496[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_433_reg_30492(2),
      I1 => add_ln169_435_reg_30497(2),
      I2 => add_ln169_433_reg_30492(0),
      I3 => add_ln169_435_reg_30497(0),
      I4 => add_ln169_435_reg_30497(1),
      I5 => add_ln169_433_reg_30492(1),
      O => \accu_10_fu_496[8]_i_56_n_3\
    );
\accu_10_fu_496[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_430_reg_30487(0),
      I1 => add_ln169_428_reg_30482(0),
      I2 => add_ln169_435_reg_30497(0),
      I3 => add_ln169_433_reg_30492(0),
      O => \accu_10_fu_496[8]_i_57_n_3\
    );
\accu_10_fu_496[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_411_reg_30447(0),
      I1 => add_ln169_409_reg_30442(0),
      I2 => add_ln169_415_reg_30457(0),
      I3 => add_ln169_413_reg_30452(0),
      O => \accu_10_fu_496[8]_i_58_n_3\
    );
\accu_10_fu_496[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_15_n_3\,
      I1 => add_ln169_404_reg_30432(3),
      I2 => \accu_10_fu_496[8]_i_16_n_3\,
      I3 => add_ln169_406_reg_30437(3),
      I4 => sext_ln169_307_fu_26284_p1(4),
      O => \accu_10_fu_496[8]_i_6_n_3\
    );
\accu_10_fu_496[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020B2FBFFDF4D04"
    )
        port map (
      I0 => \accu_10_fu_496[8]_i_17_n_3\,
      I1 => \accu_10_fu_496[8]_i_18_n_3\,
      I2 => \accu_10_fu_496[8]_i_19_n_3\,
      I3 => \accu_10_fu_496[8]_i_20_n_3\,
      I4 => sext_ln169_307_fu_26284_p1(5),
      I5 => \accu_10_fu_496_reg[8]_i_4_n_4\,
      O => \accu_10_fu_496[8]_i_7_n_3\
    );
\accu_10_fu_496[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E1871E7E78E1871"
    )
        port map (
      I0 => sext_ln169_307_fu_26284_p1(4),
      I1 => \accu_10_fu_496[8]_i_18_n_3\,
      I2 => \accu_10_fu_496[8]_i_19_n_3\,
      I3 => \accu_10_fu_496[8]_i_20_n_3\,
      I4 => sext_ln169_307_fu_26284_p1(5),
      I5 => \accu_10_fu_496[8]_i_17_n_3\,
      O => \accu_10_fu_496[8]_i_8_n_3\
    );
\accu_10_fu_496[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => sext_ln169_307_fu_26284_p1(4),
      I1 => \accu_10_fu_496[8]_i_17_n_3\,
      I2 => \accu_10_fu_496[8]_i_15_n_3\,
      I3 => \accu_10_fu_496[8]_i_21_n_3\,
      I4 => \accu_10_fu_496[8]_i_22_n_3\,
      I5 => sext_ln169_307_fu_26284_p1(3),
      O => \accu_10_fu_496[8]_i_9_n_3\
    );
\accu_10_fu_496_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(0),
      Q => accu_10_fu_496(0),
      R => '0'
    );
\accu_10_fu_496_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(1),
      Q => accu_10_fu_496(1),
      R => '0'
    );
\accu_10_fu_496_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(2),
      Q => accu_10_fu_496(2),
      R => '0'
    );
\accu_10_fu_496_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(3),
      Q => accu_10_fu_496(3),
      R => '0'
    );
\accu_10_fu_496_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_10_fu_496_reg[3]_i_1_n_3\,
      CO(2) => \accu_10_fu_496_reg[3]_i_1_n_4\,
      CO(1) => \accu_10_fu_496_reg[3]_i_1_n_5\,
      CO(0) => \accu_10_fu_496_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_10_fu_496[3]_i_2_n_3\,
      DI(2) => \accu_10_fu_496[3]_i_3_n_3\,
      DI(1) => \accu_10_fu_496[3]_i_4_n_3\,
      DI(0) => add_ln169_402_reg_30427(0),
      O(3 downto 0) => accu_42_fu_26288_p2(3 downto 0),
      S(3) => \accu_10_fu_496[3]_i_5_n_3\,
      S(2) => \accu_10_fu_496[3]_i_6_n_3\,
      S(1) => \accu_10_fu_496[3]_i_7_n_3\,
      S(0) => \accu_10_fu_496[3]_i_8_n_3\
    );
\accu_10_fu_496_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(4),
      Q => accu_10_fu_496(4),
      R => '0'
    );
\accu_10_fu_496_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(5),
      Q => accu_10_fu_496(5),
      R => '0'
    );
\accu_10_fu_496_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(6),
      Q => accu_10_fu_496(6),
      R => '0'
    );
\accu_10_fu_496_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(7),
      Q => accu_10_fu_496(7),
      R => '0'
    );
\accu_10_fu_496_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_10_fu_496_reg[3]_i_1_n_3\,
      CO(3) => \accu_10_fu_496_reg[7]_i_1_n_3\,
      CO(2) => \accu_10_fu_496_reg[7]_i_1_n_4\,
      CO(1) => \accu_10_fu_496_reg[7]_i_1_n_5\,
      CO(0) => \accu_10_fu_496_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_10_fu_496[7]_i_2_n_3\,
      DI(2) => \accu_10_fu_496[7]_i_3_n_3\,
      DI(1) => \accu_10_fu_496[7]_i_4_n_3\,
      DI(0) => \accu_10_fu_496[7]_i_5_n_3\,
      O(3 downto 0) => accu_42_fu_26288_p2(7 downto 4),
      S(3) => \accu_10_fu_496[7]_i_6_n_3\,
      S(2) => \accu_10_fu_496[7]_i_7_n_3\,
      S(1) => \accu_10_fu_496[7]_i_8_n_3\,
      S(0) => \accu_10_fu_496[7]_i_9_n_3\
    );
\accu_10_fu_496_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_10_fu_496_reg[7]_i_10_n_3\,
      CO(2) => \accu_10_fu_496_reg[7]_i_10_n_4\,
      CO(1) => \accu_10_fu_496_reg[7]_i_10_n_5\,
      CO(0) => \accu_10_fu_496_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_10_fu_496[7]_i_16_n_3\,
      DI(2) => \accu_10_fu_496[7]_i_17_n_3\,
      DI(1) => \accu_10_fu_496[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_10_fu_496_reg[7]_i_10_n_7\,
      O(2) => \accu_10_fu_496_reg[7]_i_10_n_8\,
      O(1) => \accu_10_fu_496_reg[7]_i_10_n_9\,
      O(0) => \accu_10_fu_496_reg[7]_i_10_n_10\,
      S(3) => \accu_10_fu_496[7]_i_19_n_3\,
      S(2) => \accu_10_fu_496[7]_i_20_n_3\,
      S(1) => \accu_10_fu_496[7]_i_21_n_3\,
      S(0) => \accu_10_fu_496[7]_i_22_n_3\
    );
\accu_10_fu_496_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_42_fu_26288_p2(8),
      Q => accu_10_fu_496(8),
      R => '0'
    );
\accu_10_fu_496_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_10_fu_496_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_10_fu_496_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_10_fu_496_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_42_fu_26288_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_10_fu_496[8]_i_2_n_3\
    );
\accu_10_fu_496_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_10_fu_496_reg[8]_i_10_n_3\,
      CO(2) => \accu_10_fu_496_reg[8]_i_10_n_4\,
      CO(1) => \accu_10_fu_496_reg[8]_i_10_n_5\,
      CO(0) => \accu_10_fu_496_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_306_fu_26274_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_307_fu_26284_p1(3 downto 0),
      S(3) => \accu_10_fu_496[8]_i_27_n_3\,
      S(2) => \accu_10_fu_496[8]_i_28_n_3\,
      S(1) => \accu_10_fu_496[8]_i_29_n_3\,
      S(0) => \accu_10_fu_496[8]_i_30_n_3\
    );
\accu_10_fu_496_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_10_fu_496_reg[7]_i_10_n_3\,
      CO(3) => \accu_10_fu_496_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_10_fu_496_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_10_fu_496_reg[8]_i_3_n_5\,
      CO(0) => \accu_10_fu_496_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_10_fu_496_reg[8]_i_4_n_4\,
      DI(1) => \accu_10_fu_496[8]_i_5_n_3\,
      DI(0) => \accu_10_fu_496[8]_i_6_n_3\,
      O(3) => \NLW_accu_10_fu_496_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_10_fu_496_reg[8]_i_3_n_8\,
      O(1) => \accu_10_fu_496_reg[8]_i_3_n_9\,
      O(0) => \accu_10_fu_496_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_10_fu_496[8]_i_7_n_3\,
      S(1) => \accu_10_fu_496[8]_i_8_n_3\,
      S(0) => \accu_10_fu_496[8]_i_9_n_3\
    );
\accu_10_fu_496_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_10_fu_496_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_10_fu_496_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_10_fu_496_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_10_fu_496_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_10_fu_496_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_10_fu_496[8]_i_11_n_3\,
      DI(0) => sext_ln169_306_fu_26274_p1(4),
      O(3 downto 2) => \NLW_accu_10_fu_496_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_307_fu_26284_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_10_fu_496[8]_i_13_n_3\,
      S(0) => \accu_10_fu_496[8]_i_14_n_3\
    );
\accu_11_fu_500[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_11_fu_500_reg[7]_i_10_n_8\,
      I1 => sub_ln90_477_reg_30507(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_477_reg_30502(2),
      O => \accu_11_fu_500[3]_i_10_n_3\
    );
\accu_11_fu_500[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_477_reg_30502(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_477_reg_30507(1),
      O => \accu_11_fu_500[3]_i_11_n_3\
    );
\accu_11_fu_500[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_11_fu_500(3),
      I2 => add_ln169_442_reg_30512(3),
      I3 => \accu_11_fu_500_reg[7]_i_10_n_7\,
      O => \accu_11_fu_500[3]_i_12_n_3\
    );
\accu_11_fu_500[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_477_reg_30507(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_477_reg_30502(2),
      I3 => \accu_11_fu_500_reg[7]_i_10_n_8\,
      O => \accu_11_fu_500[3]_i_13_n_3\
    );
\accu_11_fu_500[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_442_reg_30512(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_11_fu_500(2),
      O => \accu_11_fu_500[3]_i_14_n_3\
    );
\accu_11_fu_500[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_11_fu_500(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_11_fu_500[3]_i_15_n_3\
    );
\accu_11_fu_500[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_11_fu_500(1),
      I2 => sext_ln90_477_reg_30502(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_477_reg_30507(1),
      I5 => \accu_11_fu_500_reg[7]_i_10_n_9\,
      O => \accu_11_fu_500[3]_i_16_n_3\
    );
\accu_11_fu_500[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_11_fu_500[3]_i_9_n_3\,
      I1 => \accu_11_fu_500[3]_i_10_n_3\,
      I2 => accu_11_fu_500(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_442_reg_30512(2),
      O => \accu_11_fu_500[3]_i_2_n_3\
    );
\accu_11_fu_500[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_11_fu_500[3]_i_9_n_3\,
      I1 => add_ln169_442_reg_30512(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_11_fu_500(2),
      I4 => \accu_11_fu_500[3]_i_10_n_3\,
      O => \accu_11_fu_500[3]_i_3_n_3\
    );
\accu_11_fu_500[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_11_fu_500_reg[7]_i_10_n_9\,
      I1 => \accu_11_fu_500[3]_i_11_n_3\,
      I2 => accu_11_fu_500(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_442_reg_30512(1),
      O => \accu_11_fu_500[3]_i_4_n_3\
    );
\accu_11_fu_500[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_11_fu_500[3]_i_2_n_3\,
      I1 => accu_11_fu_500(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => add_ln169_442_reg_30512(2),
      I4 => \accu_11_fu_500[3]_i_12_n_3\,
      I5 => \accu_11_fu_500[3]_i_13_n_3\,
      O => \accu_11_fu_500[3]_i_5_n_3\
    );
\accu_11_fu_500[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_11_fu_500[3]_i_10_n_3\,
      I1 => \accu_11_fu_500[3]_i_14_n_3\,
      I2 => \accu_11_fu_500[3]_i_15_n_3\,
      I3 => \accu_11_fu_500[3]_i_11_n_3\,
      I4 => \accu_11_fu_500_reg[7]_i_10_n_9\,
      I5 => add_ln169_442_reg_30512(1),
      O => \accu_11_fu_500[3]_i_6_n_3\
    );
\accu_11_fu_500[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_442_reg_30512(1),
      I1 => \accu_11_fu_500[3]_i_16_n_3\,
      I2 => \accu_11_fu_500_reg[7]_i_10_n_10\,
      I3 => sub_ln90_477_reg_30507(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => accu_11_fu_500(0),
      O => \accu_11_fu_500[3]_i_7_n_3\
    );
\accu_11_fu_500[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_477_reg_30507(0),
      I1 => \accu_11_fu_500_reg[7]_i_10_n_10\,
      I2 => accu_11_fu_500(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_442_reg_30512(0),
      O => \accu_11_fu_500[3]_i_8_n_3\
    );
\accu_11_fu_500[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_11_fu_500(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => \accu_11_fu_500_reg[7]_i_10_n_9\,
      I3 => sub_ln90_477_reg_30507(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_477_reg_30502(2),
      O => \accu_11_fu_500[3]_i_9_n_3\
    );
\accu_11_fu_500[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_11_fu_500(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_11_fu_500[7]_i_11_n_3\
    );
\accu_11_fu_500[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_442_reg_30512(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_11_fu_500(2),
      O => \accu_11_fu_500[7]_i_12_n_3\
    );
\accu_11_fu_500[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_477_reg_30502(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_477_reg_30507(2),
      O => \accu_11_fu_500[7]_i_13_n_3\
    );
\accu_11_fu_500[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_11_fu_500_reg[8]_i_3_n_8\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_11_fu_500(6),
      O => \accu_11_fu_500[7]_i_14_n_3\
    );
\accu_11_fu_500[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_442_reg_30512(3),
      I1 => \accu_11_fu_500_reg[7]_i_10_n_7\,
      I2 => accu_11_fu_500(3),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_11_fu_500[7]_i_15_n_3\
    );
\accu_11_fu_500[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_23_n_3\,
      I1 => \accu_11_fu_500[7]_i_24_n_3\,
      I2 => \accu_11_fu_500[7]_i_25_n_3\,
      I3 => sext_ln169_335_fu_26478_p1(2),
      I4 => \accu_11_fu_500[7]_i_26_n_3\,
      O => \accu_11_fu_500[7]_i_16_n_3\
    );
\accu_11_fu_500[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_335_fu_26478_p1(1),
      I1 => add_ln169_444_reg_30517(1),
      I2 => add_ln169_446_reg_30522(1),
      I3 => add_ln169_444_reg_30517(0),
      I4 => add_ln169_446_reg_30522(0),
      I5 => \accu_11_fu_500[7]_i_27_n_3\,
      O => \accu_11_fu_500[7]_i_17_n_3\
    );
\accu_11_fu_500[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_335_fu_26478_p1(0),
      I1 => add_ln169_446_reg_30522(0),
      I2 => add_ln169_444_reg_30517(0),
      I3 => \accu_11_fu_500[7]_i_28_n_3\,
      O => \accu_11_fu_500[7]_i_18_n_3\
    );
\accu_11_fu_500[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_16_n_3\,
      I1 => add_ln169_444_reg_30517(3),
      I2 => add_ln169_446_reg_30522(3),
      I3 => \accu_11_fu_500[8]_i_15_n_3\,
      I4 => \accu_11_fu_500[8]_i_23_n_3\,
      I5 => sext_ln169_335_fu_26478_p1(3),
      O => \accu_11_fu_500[7]_i_19_n_3\
    );
\accu_11_fu_500[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_11_fu_500(5),
      I1 => \accu_11_fu_500_reg[8]_i_3_n_9\,
      I2 => accu_11_fu_500(6),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => \accu_11_fu_500_reg[8]_i_3_n_8\,
      O => \accu_11_fu_500[7]_i_2_n_3\
    );
\accu_11_fu_500[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_23_n_3\,
      I1 => \accu_11_fu_500[7]_i_24_n_3\,
      I2 => \accu_11_fu_500[7]_i_25_n_3\,
      I3 => \accu_11_fu_500[7]_i_17_n_3\,
      I4 => \accu_11_fu_500[7]_i_26_n_3\,
      I5 => sext_ln169_335_fu_26478_p1(2),
      O => \accu_11_fu_500[7]_i_20_n_3\
    );
\accu_11_fu_500[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_18_n_3\,
      I1 => \accu_11_fu_500[7]_i_29_n_3\,
      I2 => \accu_11_fu_500[7]_i_27_n_3\,
      I3 => sext_ln169_335_fu_26478_p1(1),
      O => \accu_11_fu_500[7]_i_21_n_3\
    );
\accu_11_fu_500[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_335_fu_26478_p1(0),
      I1 => add_ln169_446_reg_30522(0),
      I2 => add_ln169_444_reg_30517(0),
      I3 => \accu_11_fu_500[7]_i_28_n_3\,
      O => \accu_11_fu_500[7]_i_22_n_3\
    );
\accu_11_fu_500[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_453_reg_30537(2),
      I1 => add_ln169_455_reg_30542(2),
      I2 => add_ln169_455_reg_30542(1),
      I3 => add_ln169_453_reg_30537(1),
      I4 => add_ln169_455_reg_30542(0),
      I5 => add_ln169_453_reg_30537(0),
      O => \accu_11_fu_500[7]_i_23_n_3\
    );
\accu_11_fu_500[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_451_reg_30532(2),
      I1 => add_ln169_449_reg_30527(2),
      I2 => add_ln169_451_reg_30532(1),
      I3 => add_ln169_449_reg_30527(1),
      I4 => add_ln169_451_reg_30532(0),
      I5 => add_ln169_449_reg_30527(0),
      O => \accu_11_fu_500[7]_i_24_n_3\
    );
\accu_11_fu_500[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_30_n_3\,
      I1 => \accu_11_fu_500[7]_i_31_n_3\,
      I2 => add_ln169_451_reg_30532(0),
      I3 => add_ln169_449_reg_30527(0),
      I4 => add_ln169_455_reg_30542(0),
      I5 => add_ln169_453_reg_30537(0),
      O => \accu_11_fu_500[7]_i_25_n_3\
    );
\accu_11_fu_500[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => add_ln169_446_reg_30522(2),
      I1 => add_ln169_444_reg_30517(2),
      I2 => add_ln169_446_reg_30522(0),
      I3 => add_ln169_444_reg_30517(0),
      I4 => add_ln169_446_reg_30522(1),
      I5 => add_ln169_444_reg_30517(1),
      O => \accu_11_fu_500[7]_i_26_n_3\
    );
\accu_11_fu_500[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_453_reg_30537(0),
      I1 => add_ln169_455_reg_30542(0),
      I2 => add_ln169_449_reg_30527(0),
      I3 => add_ln169_451_reg_30532(0),
      I4 => \accu_11_fu_500[7]_i_31_n_3\,
      I5 => \accu_11_fu_500[7]_i_30_n_3\,
      O => \accu_11_fu_500[7]_i_27_n_3\
    );
\accu_11_fu_500[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_451_reg_30532(0),
      I1 => add_ln169_449_reg_30527(0),
      I2 => add_ln169_455_reg_30542(0),
      I3 => add_ln169_453_reg_30537(0),
      O => \accu_11_fu_500[7]_i_28_n_3\
    );
\accu_11_fu_500[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_446_reg_30522(0),
      I1 => add_ln169_444_reg_30517(0),
      I2 => add_ln169_446_reg_30522(1),
      I3 => add_ln169_444_reg_30517(1),
      O => \accu_11_fu_500[7]_i_29_n_3\
    );
\accu_11_fu_500[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_11_fu_500(4),
      I1 => \accu_11_fu_500_reg[8]_i_3_n_10\,
      I2 => accu_11_fu_500(5),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => \accu_11_fu_500_reg[8]_i_3_n_9\,
      O => \accu_11_fu_500[7]_i_3_n_3\
    );
\accu_11_fu_500[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_451_reg_30532(0),
      I1 => add_ln169_449_reg_30527(0),
      I2 => add_ln169_451_reg_30532(1),
      I3 => add_ln169_449_reg_30527(1),
      O => \accu_11_fu_500[7]_i_30_n_3\
    );
\accu_11_fu_500[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_455_reg_30542(0),
      I1 => add_ln169_453_reg_30537(0),
      I2 => add_ln169_455_reg_30542(1),
      I3 => add_ln169_453_reg_30537(1),
      O => \accu_11_fu_500[7]_i_31_n_3\
    );
\accu_11_fu_500[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_11_fu_500(4),
      I1 => \accu_11_fu_500_reg[8]_i_3_n_10\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_11_fu_500(3),
      I4 => \accu_11_fu_500_reg[7]_i_10_n_7\,
      I5 => add_ln169_442_reg_30512(3),
      O => \accu_11_fu_500[7]_i_4_n_3\
    );
\accu_11_fu_500[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_11_n_3\,
      I1 => add_ln169_442_reg_30512(3),
      I2 => \accu_11_fu_500_reg[7]_i_10_n_7\,
      I3 => \accu_11_fu_500[7]_i_12_n_3\,
      I4 => \accu_11_fu_500_reg[7]_i_10_n_8\,
      I5 => \accu_11_fu_500[7]_i_13_n_3\,
      O => \accu_11_fu_500[7]_i_5_n_3\
    );
\accu_11_fu_500[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_2_n_3\,
      I1 => \accu_11_fu_500_reg[8]_i_3_n_3\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_11_fu_500(7),
      I4 => \accu_11_fu_500_reg[8]_i_3_n_8\,
      I5 => accu_11_fu_500(6),
      O => \accu_11_fu_500[7]_i_6_n_3\
    );
\accu_11_fu_500[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_11_fu_500_reg[8]_i_3_n_10\,
      I1 => accu_11_fu_500(4),
      I2 => \accu_11_fu_500[7]_i_14_n_3\,
      I3 => \accu_11_fu_500_reg[8]_i_3_n_9\,
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => accu_11_fu_500(5),
      O => \accu_11_fu_500[7]_i_7_n_3\
    );
\accu_11_fu_500[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_4_n_3\,
      I1 => \accu_11_fu_500_reg[8]_i_3_n_9\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_11_fu_500(5),
      I4 => \accu_11_fu_500_reg[8]_i_3_n_10\,
      I5 => accu_11_fu_500(4),
      O => \accu_11_fu_500[7]_i_8_n_3\
    );
\accu_11_fu_500[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_5_n_3\,
      I1 => \accu_11_fu_500[7]_i_15_n_3\,
      I2 => \accu_11_fu_500_reg[8]_i_3_n_10\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_11_fu_500(4),
      O => \accu_11_fu_500[7]_i_9_n_3\
    );
\accu_11_fu_500[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02002B02BF2BFFBF"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_32_n_3\,
      I1 => add_ln169_468_reg_30567(3),
      I2 => add_ln169_470_reg_30572(3),
      I3 => \accu_11_fu_500[8]_i_33_n_3\,
      I4 => \accu_11_fu_500[8]_i_34_n_3\,
      I5 => \accu_11_fu_500[8]_i_35_n_3\,
      O => \accu_11_fu_500[8]_i_11_n_3\
    );
\accu_11_fu_500[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_32_n_3\,
      I1 => \accu_11_fu_500[8]_i_36_n_3\,
      I2 => \accu_11_fu_500[8]_i_34_n_3\,
      I3 => \accu_11_fu_500[8]_i_35_n_3\,
      I4 => \accu_11_fu_500[8]_i_37_n_3\,
      O => sext_ln169_334_fu_26468_p1(4)
    );
\accu_11_fu_500[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_11_n_3\,
      I1 => \accu_11_fu_500[8]_i_38_n_3\,
      I2 => add_ln169_463_reg_30557(3),
      I3 => \accu_11_fu_500[8]_i_39_n_3\,
      I4 => add_ln169_465_reg_30562(3),
      I5 => \accu_11_fu_500[8]_i_40_n_3\,
      O => \accu_11_fu_500[8]_i_13_n_3\
    );
\accu_11_fu_500[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => sext_ln169_334_fu_26468_p1(4),
      I1 => add_ln169_465_reg_30562(3),
      I2 => \accu_11_fu_500[8]_i_39_n_3\,
      I3 => add_ln169_463_reg_30557(3),
      I4 => \accu_11_fu_500[8]_i_38_n_3\,
      I5 => \accu_11_fu_500[8]_i_40_n_3\,
      O => \accu_11_fu_500[8]_i_14_n_3\
    );
\accu_11_fu_500[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => add_ln169_444_reg_30517(1),
      I1 => add_ln169_446_reg_30522(1),
      I2 => add_ln169_444_reg_30517(0),
      I3 => add_ln169_446_reg_30522(0),
      I4 => add_ln169_444_reg_30517(2),
      I5 => add_ln169_446_reg_30522(2),
      O => \accu_11_fu_500[8]_i_15_n_3\
    );
\accu_11_fu_500[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9556A995566A9556"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_19_n_3\,
      I1 => \accu_11_fu_500[8]_i_41_n_3\,
      I2 => add_ln169_451_reg_30532(3),
      I3 => add_ln169_449_reg_30527(2),
      I4 => \accu_11_fu_500[8]_i_42_n_3\,
      I5 => \accu_11_fu_500[8]_i_43_n_3\,
      O => \accu_11_fu_500[8]_i_16_n_3\
    );
\accu_11_fu_500[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_446_reg_30522(3),
      I1 => add_ln169_444_reg_30517(3),
      I2 => \accu_11_fu_500[8]_i_15_n_3\,
      O => \accu_11_fu_500[8]_i_17_n_3\
    );
\accu_11_fu_500[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_43_n_3\,
      I1 => \accu_11_fu_500[8]_i_44_n_3\,
      I2 => \accu_11_fu_500[8]_i_41_n_3\,
      O => \accu_11_fu_500[8]_i_18_n_3\
    );
\accu_11_fu_500[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_45_n_3\,
      I1 => add_ln169_453_reg_30537(3),
      I2 => add_ln169_455_reg_30542(3),
      O => \accu_11_fu_500[8]_i_19_n_3\
    );
\accu_11_fu_500[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_11_fu_500_reg[8]_i_3_n_8\,
      I1 => accu_11_fu_500(6),
      I2 => \accu_11_fu_500_reg[8]_i_3_n_3\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_11_fu_500(8),
      I5 => accu_11_fu_500(7),
      O => \accu_11_fu_500[8]_i_2_n_3\
    );
\accu_11_fu_500[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_42_n_3\,
      I1 => add_ln169_449_reg_30527(2),
      I2 => add_ln169_451_reg_30532(3),
      O => \accu_11_fu_500[8]_i_20_n_3\
    );
\accu_11_fu_500[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_43_n_3\,
      I1 => \accu_11_fu_500[8]_i_44_n_3\,
      I2 => \accu_11_fu_500[8]_i_41_n_3\,
      I3 => \accu_11_fu_500[8]_i_19_n_3\,
      I4 => \accu_11_fu_500[8]_i_20_n_3\,
      I5 => \accu_11_fu_500[8]_i_17_n_3\,
      O => \accu_11_fu_500[8]_i_21_n_3\
    );
\accu_11_fu_500[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_15_n_3\,
      I1 => add_ln169_446_reg_30522(3),
      I2 => add_ln169_444_reg_30517(3),
      O => \accu_11_fu_500[8]_i_22_n_3\
    );
\accu_11_fu_500[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_41_n_3\,
      I1 => \accu_11_fu_500[8]_i_44_n_3\,
      I2 => \accu_11_fu_500[8]_i_43_n_3\,
      O => \accu_11_fu_500[8]_i_23_n_3\
    );
\accu_11_fu_500[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_34_n_3\,
      I1 => \accu_11_fu_500[8]_i_36_n_3\,
      I2 => \accu_11_fu_500[8]_i_32_n_3\,
      O => sext_ln169_334_fu_26468_p1(3)
    );
\accu_11_fu_500[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_46_n_3\,
      I1 => \accu_11_fu_500[8]_i_47_n_3\,
      I2 => \accu_11_fu_500[8]_i_48_n_3\,
      O => sext_ln169_334_fu_26468_p1(2)
    );
\accu_11_fu_500[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_473_reg_30577(0),
      I1 => add_ln169_475_reg_30582(0),
      I2 => add_ln169_468_reg_30567(0),
      I3 => add_ln169_470_reg_30572(0),
      I4 => \accu_11_fu_500[8]_i_49_n_3\,
      I5 => \accu_11_fu_500[8]_i_50_n_3\,
      O => sext_ln169_334_fu_26468_p1(1)
    );
\accu_11_fu_500[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_470_reg_30572(0),
      I1 => add_ln169_468_reg_30567(0),
      I2 => add_ln169_475_reg_30582(0),
      I3 => add_ln169_473_reg_30577(0),
      O => sext_ln169_334_fu_26468_p1(0)
    );
\accu_11_fu_500[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_334_fu_26468_p1(3),
      I1 => \accu_11_fu_500[8]_i_51_n_3\,
      I2 => add_ln169_465_reg_30562(3),
      I3 => add_ln169_463_reg_30557(3),
      I4 => \accu_11_fu_500[8]_i_39_n_3\,
      I5 => \accu_11_fu_500[8]_i_52_n_3\,
      O => \accu_11_fu_500[8]_i_28_n_3\
    );
\accu_11_fu_500[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_334_fu_26468_p1(2),
      I1 => \accu_11_fu_500[8]_i_53_n_3\,
      I2 => \accu_11_fu_500[8]_i_54_n_3\,
      I3 => \accu_11_fu_500[8]_i_55_n_3\,
      O => \accu_11_fu_500[8]_i_29_n_3\
    );
\accu_11_fu_500[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_334_fu_26468_p1(1),
      I1 => \accu_11_fu_500[8]_i_56_n_3\,
      I2 => \accu_11_fu_500[8]_i_57_n_3\,
      I3 => \accu_11_fu_500[8]_i_58_n_3\,
      O => \accu_11_fu_500[8]_i_30_n_3\
    );
\accu_11_fu_500[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_334_fu_26468_p1(0),
      I1 => add_ln169_461_reg_30552(0),
      I2 => add_ln169_459_reg_30547(0),
      I3 => add_ln169_465_reg_30562(0),
      I4 => add_ln169_463_reg_30557(0),
      O => \accu_11_fu_500[8]_i_31_n_3\
    );
\accu_11_fu_500[8]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_49_n_3\,
      I1 => \accu_11_fu_500[8]_i_50_n_3\,
      I2 => \accu_11_fu_500[8]_i_59_n_3\,
      I3 => \accu_11_fu_500[8]_i_47_n_3\,
      I4 => \accu_11_fu_500[8]_i_46_n_3\,
      O => \accu_11_fu_500[8]_i_32_n_3\
    );
\accu_11_fu_500[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE8E888E888E888"
    )
        port map (
      I0 => add_ln169_468_reg_30567(2),
      I1 => add_ln169_470_reg_30572(2),
      I2 => add_ln169_468_reg_30567(1),
      I3 => add_ln169_470_reg_30572(1),
      I4 => add_ln169_468_reg_30567(0),
      I5 => add_ln169_470_reg_30572(0),
      O => \accu_11_fu_500[8]_i_33_n_3\
    );
\accu_11_fu_500[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_475_reg_30582(3),
      I1 => add_ln169_473_reg_30577(3),
      I2 => \accu_11_fu_500[8]_i_60_n_3\,
      O => \accu_11_fu_500[8]_i_34_n_3\
    );
\accu_11_fu_500[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_473_reg_30577(3),
      I1 => add_ln169_475_reg_30582(3),
      I2 => \accu_11_fu_500[8]_i_60_n_3\,
      O => \accu_11_fu_500[8]_i_35_n_3\
    );
\accu_11_fu_500[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_33_n_3\,
      I1 => add_ln169_470_reg_30572(3),
      I2 => add_ln169_468_reg_30567(3),
      O => \accu_11_fu_500[8]_i_36_n_3\
    );
\accu_11_fu_500[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_33_n_3\,
      I1 => add_ln169_468_reg_30567(3),
      I2 => add_ln169_470_reg_30572(3),
      O => \accu_11_fu_500[8]_i_37_n_3\
    );
\accu_11_fu_500[8]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AE88"
    )
        port map (
      I0 => add_ln169_461_reg_30552(3),
      I1 => \accu_11_fu_500[8]_i_61_n_3\,
      I2 => add_ln169_461_reg_30552(2),
      I3 => add_ln169_459_reg_30547(2),
      O => \accu_11_fu_500[8]_i_38_n_3\
    );
\accu_11_fu_500[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_465_reg_30562(0),
      I1 => add_ln169_463_reg_30557(0),
      I2 => add_ln169_463_reg_30557(1),
      I3 => add_ln169_465_reg_30562(1),
      I4 => add_ln169_463_reg_30557(2),
      I5 => add_ln169_465_reg_30562(2),
      O => \accu_11_fu_500[8]_i_39_n_3\
    );
\accu_11_fu_500[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B22B2BB2"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_52_n_3\,
      I1 => \accu_11_fu_500[8]_i_51_n_3\,
      I2 => add_ln169_465_reg_30562(3),
      I3 => add_ln169_463_reg_30557(3),
      I4 => \accu_11_fu_500[8]_i_39_n_3\,
      O => \accu_11_fu_500[8]_i_40_n_3\
    );
\accu_11_fu_500[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_453_reg_30537(3),
      I1 => add_ln169_455_reg_30542(3),
      I2 => \accu_11_fu_500[8]_i_45_n_3\,
      O => \accu_11_fu_500[8]_i_41_n_3\
    );
\accu_11_fu_500[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_449_reg_30527(0),
      I1 => add_ln169_451_reg_30532(0),
      I2 => add_ln169_449_reg_30527(1),
      I3 => add_ln169_451_reg_30532(1),
      I4 => add_ln169_449_reg_30527(2),
      I5 => add_ln169_451_reg_30532(2),
      O => \accu_11_fu_500[8]_i_42_n_3\
    );
\accu_11_fu_500[8]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_11_fu_500[7]_i_30_n_3\,
      I1 => \accu_11_fu_500[7]_i_31_n_3\,
      I2 => \accu_11_fu_500[8]_i_62_n_3\,
      I3 => \accu_11_fu_500[7]_i_23_n_3\,
      I4 => \accu_11_fu_500[7]_i_24_n_3\,
      O => \accu_11_fu_500[8]_i_43_n_3\
    );
\accu_11_fu_500[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_451_reg_30532(3),
      I1 => add_ln169_449_reg_30527(2),
      I2 => \accu_11_fu_500[8]_i_42_n_3\,
      O => \accu_11_fu_500[8]_i_44_n_3\
    );
\accu_11_fu_500[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_453_reg_30537(0),
      I1 => add_ln169_455_reg_30542(0),
      I2 => add_ln169_453_reg_30537(1),
      I3 => add_ln169_455_reg_30542(1),
      I4 => add_ln169_453_reg_30537(2),
      I5 => add_ln169_455_reg_30542(2),
      O => \accu_11_fu_500[8]_i_45_n_3\
    );
\accu_11_fu_500[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_475_reg_30582(2),
      I1 => add_ln169_473_reg_30577(2),
      I2 => add_ln169_473_reg_30577(1),
      I3 => add_ln169_475_reg_30582(1),
      I4 => add_ln169_475_reg_30582(0),
      I5 => add_ln169_473_reg_30577(0),
      O => \accu_11_fu_500[8]_i_46_n_3\
    );
\accu_11_fu_500[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_470_reg_30572(0),
      I1 => add_ln169_468_reg_30567(0),
      I2 => add_ln169_470_reg_30572(1),
      I3 => add_ln169_468_reg_30567(1),
      I4 => add_ln169_470_reg_30572(2),
      I5 => add_ln169_468_reg_30567(2),
      O => \accu_11_fu_500[8]_i_47_n_3\
    );
\accu_11_fu_500[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_49_n_3\,
      I1 => \accu_11_fu_500[8]_i_50_n_3\,
      I2 => add_ln169_470_reg_30572(0),
      I3 => add_ln169_468_reg_30567(0),
      I4 => add_ln169_475_reg_30582(0),
      I5 => add_ln169_473_reg_30577(0),
      O => \accu_11_fu_500[8]_i_48_n_3\
    );
\accu_11_fu_500[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_470_reg_30572(0),
      I1 => add_ln169_468_reg_30567(0),
      I2 => add_ln169_468_reg_30567(1),
      I3 => add_ln169_470_reg_30572(1),
      O => \accu_11_fu_500[8]_i_49_n_3\
    );
\accu_11_fu_500[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A880022A"
    )
        port map (
      I0 => sext_ln169_335_fu_26478_p1(4),
      I1 => add_ln169_446_reg_30522(3),
      I2 => add_ln169_444_reg_30517(3),
      I3 => \accu_11_fu_500[8]_i_15_n_3\,
      I4 => \accu_11_fu_500[8]_i_16_n_3\,
      O => \accu_11_fu_500[8]_i_5_n_3\
    );
\accu_11_fu_500[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_475_reg_30582(0),
      I1 => add_ln169_473_reg_30577(0),
      I2 => add_ln169_475_reg_30582(1),
      I3 => add_ln169_473_reg_30577(1),
      O => \accu_11_fu_500[8]_i_50_n_3\
    );
\accu_11_fu_500[8]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_63_n_3\,
      I1 => add_ln169_461_reg_30552(3),
      I2 => add_ln169_459_reg_30547(2),
      O => \accu_11_fu_500[8]_i_51_n_3\
    );
\accu_11_fu_500[8]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_58_n_3\,
      I1 => \accu_11_fu_500[8]_i_56_n_3\,
      I2 => \accu_11_fu_500[8]_i_57_n_3\,
      I3 => \accu_11_fu_500[8]_i_53_n_3\,
      I4 => \accu_11_fu_500[8]_i_54_n_3\,
      O => \accu_11_fu_500[8]_i_52_n_3\
    );
\accu_11_fu_500[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_459_reg_30547(1),
      I1 => add_ln169_461_reg_30552(1),
      I2 => add_ln169_459_reg_30547(0),
      I3 => add_ln169_461_reg_30552(0),
      I4 => add_ln169_461_reg_30552(2),
      I5 => add_ln169_459_reg_30547(2),
      O => \accu_11_fu_500[8]_i_53_n_3\
    );
\accu_11_fu_500[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_465_reg_30562(1),
      I1 => add_ln169_463_reg_30557(1),
      I2 => add_ln169_463_reg_30557(0),
      I3 => add_ln169_465_reg_30562(0),
      I4 => add_ln169_463_reg_30557(2),
      I5 => add_ln169_465_reg_30562(2),
      O => \accu_11_fu_500[8]_i_54_n_3\
    );
\accu_11_fu_500[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_463_reg_30557(0),
      I1 => add_ln169_465_reg_30562(0),
      I2 => add_ln169_459_reg_30547(0),
      I3 => add_ln169_461_reg_30552(0),
      I4 => \accu_11_fu_500[8]_i_56_n_3\,
      I5 => \accu_11_fu_500[8]_i_57_n_3\,
      O => \accu_11_fu_500[8]_i_55_n_3\
    );
\accu_11_fu_500[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_459_reg_30547(0),
      I1 => add_ln169_461_reg_30552(0),
      I2 => add_ln169_459_reg_30547(1),
      I3 => add_ln169_461_reg_30552(1),
      O => \accu_11_fu_500[8]_i_56_n_3\
    );
\accu_11_fu_500[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_463_reg_30557(0),
      I1 => add_ln169_465_reg_30562(0),
      I2 => add_ln169_463_reg_30557(1),
      I3 => add_ln169_465_reg_30562(1),
      O => \accu_11_fu_500[8]_i_57_n_3\
    );
\accu_11_fu_500[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_463_reg_30557(0),
      I1 => add_ln169_465_reg_30562(0),
      I2 => add_ln169_459_reg_30547(0),
      I3 => add_ln169_461_reg_30552(0),
      O => \accu_11_fu_500[8]_i_58_n_3\
    );
\accu_11_fu_500[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_470_reg_30572(0),
      I1 => add_ln169_468_reg_30567(0),
      I2 => add_ln169_475_reg_30582(0),
      I3 => add_ln169_473_reg_30577(0),
      O => \accu_11_fu_500[8]_i_59_n_3\
    );
\accu_11_fu_500[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => add_ln169_446_reg_30522(3),
      I1 => add_ln169_444_reg_30517(3),
      I2 => \accu_11_fu_500[8]_i_15_n_3\,
      I3 => \accu_11_fu_500[8]_i_16_n_3\,
      I4 => sext_ln169_335_fu_26478_p1(4),
      O => \accu_11_fu_500[8]_i_6_n_3\
    );
\accu_11_fu_500[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_473_reg_30577(0),
      I1 => add_ln169_475_reg_30582(0),
      I2 => add_ln169_475_reg_30582(1),
      I3 => add_ln169_473_reg_30577(1),
      I4 => add_ln169_475_reg_30582(2),
      I5 => add_ln169_473_reg_30577(2),
      O => \accu_11_fu_500[8]_i_60_n_3\
    );
\accu_11_fu_500[8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"177717771777FFFF"
    )
        port map (
      I0 => add_ln169_459_reg_30547(1),
      I1 => add_ln169_461_reg_30552(1),
      I2 => add_ln169_459_reg_30547(0),
      I3 => add_ln169_461_reg_30552(0),
      I4 => add_ln169_461_reg_30552(2),
      I5 => add_ln169_459_reg_30547(2),
      O => \accu_11_fu_500[8]_i_61_n_3\
    );
\accu_11_fu_500[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_451_reg_30532(0),
      I1 => add_ln169_449_reg_30527(0),
      I2 => add_ln169_455_reg_30542(0),
      I3 => add_ln169_453_reg_30537(0),
      O => \accu_11_fu_500[8]_i_62_n_3\
    );
\accu_11_fu_500[8]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_461_reg_30552(0),
      I1 => add_ln169_459_reg_30547(0),
      I2 => add_ln169_461_reg_30552(1),
      I3 => add_ln169_459_reg_30547(1),
      I4 => add_ln169_461_reg_30552(2),
      I5 => add_ln169_459_reg_30547(2),
      O => \accu_11_fu_500[8]_i_63_n_3\
    );
\accu_11_fu_500[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020B2FBFFDF4D04"
    )
        port map (
      I0 => \accu_11_fu_500[8]_i_17_n_3\,
      I1 => \accu_11_fu_500[8]_i_18_n_3\,
      I2 => \accu_11_fu_500[8]_i_19_n_3\,
      I3 => \accu_11_fu_500[8]_i_20_n_3\,
      I4 => sext_ln169_335_fu_26478_p1(5),
      I5 => \accu_11_fu_500_reg[8]_i_4_n_4\,
      O => \accu_11_fu_500[8]_i_7_n_3\
    );
\accu_11_fu_500[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E1871E7E78E1871"
    )
        port map (
      I0 => sext_ln169_335_fu_26478_p1(4),
      I1 => \accu_11_fu_500[8]_i_18_n_3\,
      I2 => \accu_11_fu_500[8]_i_19_n_3\,
      I3 => \accu_11_fu_500[8]_i_20_n_3\,
      I4 => sext_ln169_335_fu_26478_p1(5),
      I5 => \accu_11_fu_500[8]_i_17_n_3\,
      O => \accu_11_fu_500[8]_i_8_n_3\
    );
\accu_11_fu_500[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => sext_ln169_335_fu_26478_p1(4),
      I1 => \accu_11_fu_500[8]_i_21_n_3\,
      I2 => \accu_11_fu_500[8]_i_22_n_3\,
      I3 => \accu_11_fu_500[8]_i_23_n_3\,
      I4 => sext_ln169_335_fu_26478_p1(3),
      O => \accu_11_fu_500[8]_i_9_n_3\
    );
\accu_11_fu_500_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(0),
      Q => accu_11_fu_500(0),
      R => '0'
    );
\accu_11_fu_500_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(1),
      Q => accu_11_fu_500(1),
      R => '0'
    );
\accu_11_fu_500_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(2),
      Q => accu_11_fu_500(2),
      R => '0'
    );
\accu_11_fu_500_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(3),
      Q => accu_11_fu_500(3),
      R => '0'
    );
\accu_11_fu_500_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_11_fu_500_reg[3]_i_1_n_3\,
      CO(2) => \accu_11_fu_500_reg[3]_i_1_n_4\,
      CO(1) => \accu_11_fu_500_reg[3]_i_1_n_5\,
      CO(0) => \accu_11_fu_500_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_11_fu_500[3]_i_2_n_3\,
      DI(2) => \accu_11_fu_500[3]_i_3_n_3\,
      DI(1) => \accu_11_fu_500[3]_i_4_n_3\,
      DI(0) => add_ln169_442_reg_30512(0),
      O(3 downto 0) => accu_43_fu_26482_p2(3 downto 0),
      S(3) => \accu_11_fu_500[3]_i_5_n_3\,
      S(2) => \accu_11_fu_500[3]_i_6_n_3\,
      S(1) => \accu_11_fu_500[3]_i_7_n_3\,
      S(0) => \accu_11_fu_500[3]_i_8_n_3\
    );
\accu_11_fu_500_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(4),
      Q => accu_11_fu_500(4),
      R => '0'
    );
\accu_11_fu_500_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(5),
      Q => accu_11_fu_500(5),
      R => '0'
    );
\accu_11_fu_500_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(6),
      Q => accu_11_fu_500(6),
      R => '0'
    );
\accu_11_fu_500_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(7),
      Q => accu_11_fu_500(7),
      R => '0'
    );
\accu_11_fu_500_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_11_fu_500_reg[3]_i_1_n_3\,
      CO(3) => \accu_11_fu_500_reg[7]_i_1_n_3\,
      CO(2) => \accu_11_fu_500_reg[7]_i_1_n_4\,
      CO(1) => \accu_11_fu_500_reg[7]_i_1_n_5\,
      CO(0) => \accu_11_fu_500_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_11_fu_500[7]_i_2_n_3\,
      DI(2) => \accu_11_fu_500[7]_i_3_n_3\,
      DI(1) => \accu_11_fu_500[7]_i_4_n_3\,
      DI(0) => \accu_11_fu_500[7]_i_5_n_3\,
      O(3 downto 0) => accu_43_fu_26482_p2(7 downto 4),
      S(3) => \accu_11_fu_500[7]_i_6_n_3\,
      S(2) => \accu_11_fu_500[7]_i_7_n_3\,
      S(1) => \accu_11_fu_500[7]_i_8_n_3\,
      S(0) => \accu_11_fu_500[7]_i_9_n_3\
    );
\accu_11_fu_500_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_11_fu_500_reg[7]_i_10_n_3\,
      CO(2) => \accu_11_fu_500_reg[7]_i_10_n_4\,
      CO(1) => \accu_11_fu_500_reg[7]_i_10_n_5\,
      CO(0) => \accu_11_fu_500_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_11_fu_500[7]_i_16_n_3\,
      DI(2) => \accu_11_fu_500[7]_i_17_n_3\,
      DI(1) => \accu_11_fu_500[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_11_fu_500_reg[7]_i_10_n_7\,
      O(2) => \accu_11_fu_500_reg[7]_i_10_n_8\,
      O(1) => \accu_11_fu_500_reg[7]_i_10_n_9\,
      O(0) => \accu_11_fu_500_reg[7]_i_10_n_10\,
      S(3) => \accu_11_fu_500[7]_i_19_n_3\,
      S(2) => \accu_11_fu_500[7]_i_20_n_3\,
      S(1) => \accu_11_fu_500[7]_i_21_n_3\,
      S(0) => \accu_11_fu_500[7]_i_22_n_3\
    );
\accu_11_fu_500_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_43_fu_26482_p2(8),
      Q => accu_11_fu_500(8),
      R => '0'
    );
\accu_11_fu_500_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_11_fu_500_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_11_fu_500_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_11_fu_500_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_43_fu_26482_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_11_fu_500[8]_i_2_n_3\
    );
\accu_11_fu_500_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_11_fu_500_reg[8]_i_10_n_3\,
      CO(2) => \accu_11_fu_500_reg[8]_i_10_n_4\,
      CO(1) => \accu_11_fu_500_reg[8]_i_10_n_5\,
      CO(0) => \accu_11_fu_500_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_334_fu_26468_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_335_fu_26478_p1(3 downto 0),
      S(3) => \accu_11_fu_500[8]_i_28_n_3\,
      S(2) => \accu_11_fu_500[8]_i_29_n_3\,
      S(1) => \accu_11_fu_500[8]_i_30_n_3\,
      S(0) => \accu_11_fu_500[8]_i_31_n_3\
    );
\accu_11_fu_500_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_11_fu_500_reg[7]_i_10_n_3\,
      CO(3) => \accu_11_fu_500_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_11_fu_500_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_11_fu_500_reg[8]_i_3_n_5\,
      CO(0) => \accu_11_fu_500_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_11_fu_500_reg[8]_i_4_n_4\,
      DI(1) => \accu_11_fu_500[8]_i_5_n_3\,
      DI(0) => \accu_11_fu_500[8]_i_6_n_3\,
      O(3) => \NLW_accu_11_fu_500_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_11_fu_500_reg[8]_i_3_n_8\,
      O(1) => \accu_11_fu_500_reg[8]_i_3_n_9\,
      O(0) => \accu_11_fu_500_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_11_fu_500[8]_i_7_n_3\,
      S(1) => \accu_11_fu_500[8]_i_8_n_3\,
      S(0) => \accu_11_fu_500[8]_i_9_n_3\
    );
\accu_11_fu_500_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_11_fu_500_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_11_fu_500_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_11_fu_500_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_11_fu_500_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_11_fu_500_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_11_fu_500[8]_i_11_n_3\,
      DI(0) => sext_ln169_334_fu_26468_p1(4),
      O(3 downto 2) => \NLW_accu_11_fu_500_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_335_fu_26478_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_11_fu_500[8]_i_13_n_3\,
      S(0) => \accu_11_fu_500[8]_i_14_n_3\
    );
\accu_12_fu_504[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sub_ln90_517_reg_30592(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_517_reg_30587(2),
      I3 => \accu_12_fu_504_reg[7]_i_10_n_8\,
      O => \accu_12_fu_504[3]_i_10_n_3\
    );
\accu_12_fu_504[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_517_reg_30587(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_517_reg_30592(1),
      O => sext_ln169_336_fu_26493_p1(1)
    );
\accu_12_fu_504[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_482_reg_30597(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_12_fu_504(2),
      O => \accu_12_fu_504[3]_i_12_n_3\
    );
\accu_12_fu_504[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_12_fu_504(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_28_fu_24069_p3__0\(1)
    );
\accu_12_fu_504[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44B4B4BB4B4B4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_12_fu_504(1),
      I2 => \accu_12_fu_504_reg[7]_i_10_n_9\,
      I3 => sext_ln90_517_reg_30587(2),
      I4 => tmp_50_reg_29547,
      I5 => sub_ln90_517_reg_30592(1),
      O => \accu_12_fu_504[3]_i_14_n_3\
    );
\accu_12_fu_504[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEE8288"
    )
        port map (
      I0 => \accu_12_fu_504[3]_i_9_n_3\,
      I1 => add_ln169_482_reg_30597(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_12_fu_504(2),
      I4 => \accu_12_fu_504[3]_i_10_n_3\,
      O => \accu_12_fu_504[3]_i_2_n_3\
    );
\accu_12_fu_504[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_12_fu_504[3]_i_9_n_3\,
      I1 => add_ln169_482_reg_30597(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_12_fu_504(2),
      I4 => \accu_12_fu_504[3]_i_10_n_3\,
      O => \accu_12_fu_504[3]_i_3_n_3\
    );
\accu_12_fu_504[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sext_ln169_336_fu_26493_p1(1),
      I1 => \accu_12_fu_504_reg[7]_i_10_n_9\,
      I2 => accu_12_fu_504(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_482_reg_30597(1),
      O => \accu_12_fu_504[3]_i_4_n_3\
    );
\accu_12_fu_504[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699966669666"
    )
        port map (
      I0 => \accu_12_fu_504[3]_i_2_n_3\,
      I1 => \accu_12_fu_504[7]_i_12_n_3\,
      I2 => add_ln169_482_reg_30597(2),
      I3 => accu_12_fu_504(2),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => \accu_12_fu_504[7]_i_11_n_3\,
      O => \accu_12_fu_504[3]_i_5_n_3\
    );
\accu_12_fu_504[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_12_fu_504[3]_i_10_n_3\,
      I1 => \accu_12_fu_504[3]_i_12_n_3\,
      I2 => \accu_28_fu_24069_p3__0\(1),
      I3 => \accu_12_fu_504_reg[7]_i_10_n_9\,
      I4 => sext_ln169_336_fu_26493_p1(1),
      I5 => add_ln169_482_reg_30597(1),
      O => \accu_12_fu_504[3]_i_6_n_3\
    );
\accu_12_fu_504[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966699969666"
    )
        port map (
      I0 => add_ln169_482_reg_30597(1),
      I1 => \accu_12_fu_504[3]_i_14_n_3\,
      I2 => sub_ln90_517_reg_30592(0),
      I3 => \accu_12_fu_504_reg[7]_i_10_n_10\,
      I4 => accu_12_fu_504(0),
      I5 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_12_fu_504[3]_i_7_n_3\
    );
\accu_12_fu_504[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_12_fu_504_reg[7]_i_10_n_10\,
      I1 => sub_ln90_517_reg_30592(0),
      I2 => accu_12_fu_504(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_482_reg_30597(0),
      O => \accu_12_fu_504[3]_i_8_n_3\
    );
\accu_12_fu_504[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F440F4F4F4404040"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_12_fu_504(1),
      I2 => \accu_12_fu_504_reg[7]_i_10_n_9\,
      I3 => sext_ln90_517_reg_30587(2),
      I4 => tmp_50_reg_29547,
      I5 => sub_ln90_517_reg_30592(1),
      O => \accu_12_fu_504[3]_i_9_n_3\
    );
\accu_12_fu_504[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \accu_12_fu_504_reg[7]_i_10_n_8\,
      I1 => sub_ln90_517_reg_30592(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_517_reg_30587(2),
      O => \accu_12_fu_504[7]_i_11_n_3\
    );
\accu_12_fu_504[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => add_ln169_482_reg_30597(3),
      I1 => \accu_12_fu_504_reg[7]_i_10_n_7\,
      I2 => accu_12_fu_504(3),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_12_fu_504[7]_i_12_n_3\
    );
\accu_12_fu_504[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_12_fu_504(6),
      I2 => \accu_12_fu_504_reg[8]_i_3_n_8\,
      O => \accu_12_fu_504[7]_i_13_n_3\
    );
\accu_12_fu_504[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_12_fu_504(2),
      I2 => add_ln169_482_reg_30597(2),
      O => \accu_12_fu_504[7]_i_14_n_3\
    );
\accu_12_fu_504[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_12_fu_504(4),
      I2 => \accu_12_fu_504_reg[8]_i_3_n_10\,
      O => \accu_12_fu_504[7]_i_15_n_3\
    );
\accu_12_fu_504[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_12_fu_504(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_28_fu_24069_p3__0\(3)
    );
\accu_12_fu_504[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_24_n_3\,
      I1 => sext_ln169_344_fu_26546_p1(2),
      I2 => sext_ln169_347_fu_26562_p1(2),
      I3 => sext_ln169_363_fu_26672_p1(2),
      I4 => sext_ln169_341_fu_26524_p1(2),
      O => \accu_12_fu_504[7]_i_17_n_3\
    );
\accu_12_fu_504[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABFBFEA802A2A80"
    )
        port map (
      I0 => sext_ln169_363_fu_26672_p1(1),
      I1 => add_ln169_486_reg_30607(0),
      I2 => add_ln169_484_reg_30602(0),
      I3 => add_ln169_484_reg_30602(1),
      I4 => add_ln169_486_reg_30607(1),
      I5 => sext_ln169_348_fu_26572_p1(1),
      O => \accu_12_fu_504[7]_i_18_n_3\
    );
\accu_12_fu_504[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_363_fu_26672_p1(0),
      I1 => add_ln169_486_reg_30607(0),
      I2 => add_ln169_484_reg_30602(0),
      I3 => sext_ln169_348_fu_26572_p1(0),
      O => \accu_12_fu_504[7]_i_19_n_3\
    );
\accu_12_fu_504[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50509990"
    )
        port map (
      I0 => \accu_12_fu_504_reg[8]_i_3_n_8\,
      I1 => accu_12_fu_504(6),
      I2 => \accu_12_fu_504_reg[8]_i_3_n_9\,
      I3 => accu_12_fu_504(5),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_12_fu_504[7]_i_2_n_3\
    );
\accu_12_fu_504[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_17_n_3\,
      I1 => sext_ln169_348_fu_26572_p1(3),
      I2 => add_ln169_486_reg_30607(3),
      I3 => add_ln169_484_reg_30602(3),
      I4 => \accu_12_fu_504[8]_i_15_n_3\,
      I5 => sext_ln169_363_fu_26672_p1(3),
      O => \accu_12_fu_504[7]_i_20_n_3\
    );
\accu_12_fu_504[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_24_n_3\,
      I1 => sext_ln169_344_fu_26546_p1(2),
      I2 => sext_ln169_347_fu_26562_p1(2),
      I3 => \accu_12_fu_504[7]_i_18_n_3\,
      I4 => sext_ln169_341_fu_26524_p1(2),
      I5 => sext_ln169_363_fu_26672_p1(2),
      O => \accu_12_fu_504[7]_i_21_n_3\
    );
\accu_12_fu_504[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_19_n_3\,
      I1 => sext_ln169_348_fu_26572_p1(1),
      I2 => sext_ln169_341_fu_26524_p1(1),
      I3 => sext_ln169_363_fu_26672_p1(1),
      O => \accu_12_fu_504[7]_i_22_n_3\
    );
\accu_12_fu_504[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_363_fu_26672_p1(0),
      I1 => add_ln169_486_reg_30607(0),
      I2 => add_ln169_484_reg_30602(0),
      I3 => sext_ln169_348_fu_26572_p1(0),
      O => \accu_12_fu_504[7]_i_23_n_3\
    );
\accu_12_fu_504[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_495_reg_30627(0),
      I1 => add_ln169_493_reg_30622(0),
      I2 => add_ln169_491_reg_30617(0),
      I3 => add_ln169_489_reg_30612(0),
      I4 => sext_ln169_344_fu_26546_p1(1),
      I5 => sext_ln169_347_fu_26562_p1(1),
      O => \accu_12_fu_504[7]_i_24_n_3\
    );
\accu_12_fu_504[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_491_reg_30617(1),
      I1 => add_ln169_489_reg_30612(1),
      I2 => add_ln169_489_reg_30612(0),
      I3 => add_ln169_491_reg_30617(0),
      I4 => add_ln169_489_reg_30612(2),
      I5 => add_ln169_491_reg_30617(2),
      O => sext_ln169_344_fu_26546_p1(2)
    );
\accu_12_fu_504[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_495_reg_30627(1),
      I1 => add_ln169_493_reg_30622(1),
      I2 => add_ln169_493_reg_30622(0),
      I3 => add_ln169_495_reg_30627(0),
      I4 => add_ln169_493_reg_30622(2),
      I5 => add_ln169_495_reg_30627(2),
      O => sext_ln169_347_fu_26562_p1(2)
    );
\accu_12_fu_504[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_486_reg_30607(1),
      I1 => add_ln169_484_reg_30602(1),
      I2 => add_ln169_484_reg_30602(0),
      I3 => add_ln169_486_reg_30607(0),
      I4 => add_ln169_484_reg_30602(2),
      I5 => add_ln169_486_reg_30607(2),
      O => sext_ln169_341_fu_26524_p1(2)
    );
\accu_12_fu_504[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_495_reg_30627(0),
      I1 => add_ln169_493_reg_30622(0),
      I2 => add_ln169_491_reg_30617(0),
      I3 => add_ln169_489_reg_30612(0),
      I4 => sext_ln169_344_fu_26546_p1(1),
      I5 => sext_ln169_347_fu_26562_p1(1),
      O => sext_ln169_348_fu_26572_p1(1)
    );
\accu_12_fu_504[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_493_reg_30622(0),
      I1 => add_ln169_495_reg_30627(0),
      I2 => add_ln169_489_reg_30612(0),
      I3 => add_ln169_491_reg_30617(0),
      O => sext_ln169_348_fu_26572_p1(0)
    );
\accu_12_fu_504[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50509990"
    )
        port map (
      I0 => \accu_12_fu_504_reg[8]_i_3_n_9\,
      I1 => accu_12_fu_504(5),
      I2 => \accu_12_fu_504_reg[8]_i_3_n_10\,
      I3 => accu_12_fu_504(4),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_12_fu_504[7]_i_3_n_3\
    );
\accu_12_fu_504[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_486_reg_30607(0),
      I1 => add_ln169_484_reg_30602(0),
      I2 => add_ln169_484_reg_30602(1),
      I3 => add_ln169_486_reg_30607(1),
      O => sext_ln169_341_fu_26524_p1(1)
    );
\accu_12_fu_504[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_491_reg_30617(0),
      I1 => add_ln169_489_reg_30612(0),
      I2 => add_ln169_489_reg_30612(1),
      I3 => add_ln169_491_reg_30617(1),
      O => sext_ln169_344_fu_26546_p1(1)
    );
\accu_12_fu_504[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_495_reg_30627(0),
      I1 => add_ln169_493_reg_30622(0),
      I2 => add_ln169_493_reg_30622(1),
      I3 => add_ln169_495_reg_30627(1),
      O => sext_ln169_347_fu_26562_p1(1)
    );
\accu_12_fu_504[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000059590900"
    )
        port map (
      I0 => \accu_12_fu_504_reg[8]_i_3_n_10\,
      I1 => accu_12_fu_504(4),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_12_fu_504(3),
      I4 => \accu_12_fu_504_reg[7]_i_10_n_7\,
      I5 => add_ln169_482_reg_30597(3),
      O => \accu_12_fu_504[7]_i_4_n_3\
    );
\accu_12_fu_504[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA2000"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_11_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_12_fu_504(2),
      I3 => add_ln169_482_reg_30597(2),
      I4 => \accu_12_fu_504[7]_i_12_n_3\,
      O => \accu_12_fu_504[7]_i_5_n_3\
    );
\accu_12_fu_504[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A6556A9659A"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_2_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_12_fu_504(7),
      I3 => \accu_12_fu_504_reg[8]_i_3_n_3\,
      I4 => accu_12_fu_504(6),
      I5 => \accu_12_fu_504_reg[8]_i_3_n_8\,
      O => \accu_12_fu_504[7]_i_6_n_3\
    );
\accu_12_fu_504[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE10F0F3C0F3C1E"
    )
        port map (
      I0 => accu_12_fu_504(4),
      I1 => \accu_12_fu_504_reg[8]_i_3_n_10\,
      I2 => \accu_12_fu_504[7]_i_13_n_3\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_12_fu_504(5),
      I5 => \accu_12_fu_504_reg[8]_i_3_n_9\,
      O => \accu_12_fu_504[7]_i_7_n_3\
    );
\accu_12_fu_504[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659AA9569A65"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_4_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_12_fu_504(5),
      I3 => \accu_12_fu_504_reg[8]_i_3_n_9\,
      I4 => accu_12_fu_504(4),
      I5 => \accu_12_fu_504_reg[8]_i_3_n_10\,
      O => \accu_12_fu_504[7]_i_8_n_3\
    );
\accu_12_fu_504[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87E11E871E87781E"
    )
        port map (
      I0 => \accu_12_fu_504[7]_i_14_n_3\,
      I1 => \accu_12_fu_504[7]_i_11_n_3\,
      I2 => \accu_12_fu_504[7]_i_15_n_3\,
      I3 => add_ln169_482_reg_30597(3),
      I4 => \accu_12_fu_504_reg[7]_i_10_n_7\,
      I5 => \accu_28_fu_24069_p3__0\(3),
      O => \accu_12_fu_504[7]_i_9_n_3\
    );
\accu_12_fu_504[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F8F8FE80E0E0F8"
    )
        port map (
      I0 => \sext_ln169_358_fu_26636_p1__0\(3),
      I1 => \accu_12_fu_504[8]_i_33_n_3\,
      I2 => \accu_12_fu_504[8]_i_34_n_3\,
      I3 => add_ln169_513_reg_30662(3),
      I4 => add_ln169_515_reg_30667(3),
      I5 => \accu_12_fu_504[8]_i_35_n_3\,
      O => \accu_12_fu_504[8]_i_11_n_3\
    );
\accu_12_fu_504[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_36_n_3\,
      I1 => \accu_12_fu_504[8]_i_37_n_3\,
      I2 => add_ln169_508_reg_30652(3),
      I3 => add_ln169_510_reg_30657(3),
      I4 => \accu_12_fu_504[8]_i_38_n_3\,
      O => sext_ln169_362_fu_26662_p1(4)
    );
\accu_12_fu_504[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A665A665AAAA"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_11_n_3\,
      I1 => \accu_12_fu_504[8]_i_39_n_3\,
      I2 => add_ln169_505_reg_30647(3),
      I3 => add_ln169_503_reg_30642(3),
      I4 => \accu_12_fu_504[8]_i_40_n_3\,
      I5 => \accu_12_fu_504[8]_i_41_n_3\,
      O => \accu_12_fu_504[8]_i_13_n_3\
    );
\accu_12_fu_504[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => sext_ln169_362_fu_26662_p1(4),
      I1 => \accu_12_fu_504[8]_i_42_n_3\,
      I2 => add_ln169_501_reg_30637(3),
      I3 => add_ln169_499_reg_30632(3),
      I4 => \accu_12_fu_504[8]_i_43_n_3\,
      I5 => \accu_12_fu_504[8]_i_41_n_3\,
      O => \accu_12_fu_504[8]_i_14_n_3\
    );
\accu_12_fu_504[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_486_reg_30607(1),
      I1 => add_ln169_484_reg_30602(1),
      I2 => add_ln169_484_reg_30602(0),
      I3 => add_ln169_486_reg_30607(0),
      I4 => add_ln169_484_reg_30602(2),
      I5 => add_ln169_486_reg_30607(2),
      O => \accu_12_fu_504[8]_i_15_n_3\
    );
\accu_12_fu_504[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E8787E1781E1E87"
    )
        port map (
      I0 => sext_ln169_347_fu_26562_p1(3),
      I1 => \accu_12_fu_504[8]_i_45_n_3\,
      I2 => \accu_12_fu_504[8]_i_19_n_3\,
      I3 => add_ln169_489_reg_30612(3),
      I4 => add_ln169_491_reg_30617(3),
      I5 => \accu_12_fu_504[8]_i_46_n_3\,
      O => sext_ln169_348_fu_26572_p1(4)
    );
\accu_12_fu_504[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => add_ln169_486_reg_30607(3),
      I1 => add_ln169_484_reg_30602(3),
      I2 => \accu_12_fu_504[8]_i_15_n_3\,
      O => sext_ln169_341_fu_26524_p1(4)
    );
\accu_12_fu_504[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_45_n_3\,
      I1 => sext_ln169_344_fu_26546_p1(3),
      I2 => \accu_12_fu_504[8]_i_48_n_3\,
      I3 => add_ln169_493_reg_30622(3),
      I4 => add_ln169_495_reg_30627(3),
      O => \accu_12_fu_504[8]_i_18_n_3\
    );
\accu_12_fu_504[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_493_reg_30622(3),
      I1 => add_ln169_495_reg_30627(3),
      I2 => \accu_12_fu_504[8]_i_48_n_3\,
      O => \accu_12_fu_504[8]_i_19_n_3\
    );
\accu_12_fu_504[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30FEF13E31F0FF"
    )
        port map (
      I0 => accu_12_fu_504(6),
      I1 => \accu_12_fu_504_reg[8]_i_3_n_8\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_12_fu_504(8),
      I4 => \accu_12_fu_504_reg[8]_i_3_n_3\,
      I5 => accu_12_fu_504(7),
      O => \accu_12_fu_504[8]_i_2_n_3\
    );
\accu_12_fu_504[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_489_reg_30612(3),
      I1 => add_ln169_491_reg_30617(3),
      I2 => \accu_12_fu_504[8]_i_46_n_3\,
      O => \accu_12_fu_504[8]_i_20_n_3\
    );
\accu_12_fu_504[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699999969666"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_20_n_3\,
      I1 => \accu_12_fu_504[8]_i_19_n_3\,
      I2 => \accu_12_fu_504[8]_i_45_n_3\,
      I3 => sext_ln169_344_fu_26546_p1(3),
      I4 => sext_ln169_347_fu_26562_p1(3),
      I5 => sext_ln169_341_fu_26524_p1(4),
      O => \accu_12_fu_504[8]_i_21_n_3\
    );
\accu_12_fu_504[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_45_n_3\,
      I1 => sext_ln169_344_fu_26546_p1(3),
      I2 => \accu_12_fu_504[8]_i_48_n_3\,
      I3 => add_ln169_493_reg_30622(3),
      I4 => add_ln169_495_reg_30627(3),
      O => sext_ln169_348_fu_26572_p1(3)
    );
\accu_12_fu_504[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_15_n_3\,
      I1 => add_ln169_484_reg_30602(3),
      I2 => add_ln169_486_reg_30607(3),
      O => sext_ln169_341_fu_26524_p1(3)
    );
\accu_12_fu_504[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_33_n_3\,
      I1 => \sext_ln169_358_fu_26636_p1__0\(3),
      I2 => \accu_12_fu_504[8]_i_35_n_3\,
      I3 => add_ln169_513_reg_30662(3),
      I4 => add_ln169_515_reg_30667(3),
      O => sext_ln169_362_fu_26662_p1(3)
    );
\accu_12_fu_504[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_49_n_3\,
      I1 => \sext_ln169_358_fu_26636_p1__0\(2),
      I2 => \sext_ln169_361_fu_26652_p1__0\(2),
      O => sext_ln169_362_fu_26662_p1(2)
    );
\accu_12_fu_504[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_515_reg_30667(0),
      I1 => add_ln169_513_reg_30662(0),
      I2 => add_ln169_510_reg_30657(0),
      I3 => add_ln169_508_reg_30652(0),
      I4 => \sext_ln169_358_fu_26636_p1__0\(1),
      I5 => \sext_ln169_361_fu_26652_p1__0\(1),
      O => sext_ln169_362_fu_26662_p1(1)
    );
\accu_12_fu_504[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_513_reg_30662(0),
      I1 => add_ln169_515_reg_30667(0),
      I2 => add_ln169_508_reg_30652(0),
      I3 => add_ln169_510_reg_30657(0),
      O => sext_ln169_362_fu_26662_p1(0)
    );
\accu_12_fu_504[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => sext_ln169_362_fu_26662_p1(3),
      I1 => add_ln169_505_reg_30647(3),
      I2 => add_ln169_503_reg_30642(3),
      I3 => \accu_12_fu_504[8]_i_39_n_3\,
      I4 => sext_ln169_351_fu_26594_p1(3),
      I5 => \accu_12_fu_504[8]_i_55_n_3\,
      O => \accu_12_fu_504[8]_i_28_n_3\
    );
\accu_12_fu_504[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_362_fu_26662_p1(2),
      I1 => sext_ln169_354_fu_26610_p1(2),
      I2 => sext_ln169_351_fu_26594_p1(2),
      I3 => \accu_12_fu_504[8]_i_58_n_3\,
      O => \accu_12_fu_504[8]_i_29_n_3\
    );
\accu_12_fu_504[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_362_fu_26662_p1(1),
      I1 => sext_ln169_354_fu_26610_p1(1),
      I2 => sext_ln169_351_fu_26594_p1(1),
      I3 => \accu_12_fu_504[8]_i_61_n_3\,
      O => \accu_12_fu_504[8]_i_30_n_3\
    );
\accu_12_fu_504[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_362_fu_26662_p1(0),
      I1 => add_ln169_501_reg_30637(0),
      I2 => add_ln169_499_reg_30632(0),
      I3 => add_ln169_505_reg_30647(0),
      I4 => add_ln169_503_reg_30642(0),
      O => \accu_12_fu_504[8]_i_31_n_3\
    );
\accu_12_fu_504[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_38_n_3\,
      I1 => add_ln169_508_reg_30652(3),
      I2 => add_ln169_510_reg_30657(3),
      O => \sext_ln169_358_fu_26636_p1__0\(3)
    );
\accu_12_fu_504[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sext_ln169_361_fu_26652_p1__0\(1),
      I1 => \sext_ln169_358_fu_26636_p1__0\(1),
      I2 => \accu_12_fu_504[8]_i_62_n_3\,
      I3 => \sext_ln169_358_fu_26636_p1__0\(2),
      I4 => \sext_ln169_361_fu_26652_p1__0\(2),
      O => \accu_12_fu_504[8]_i_33_n_3\
    );
\accu_12_fu_504[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_508_reg_30652(3),
      I1 => add_ln169_510_reg_30657(3),
      I2 => \accu_12_fu_504[8]_i_38_n_3\,
      O => \accu_12_fu_504[8]_i_34_n_3\
    );
\accu_12_fu_504[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_515_reg_30667(1),
      I1 => add_ln169_513_reg_30662(1),
      I2 => add_ln169_513_reg_30662(0),
      I3 => add_ln169_515_reg_30667(0),
      I4 => add_ln169_513_reg_30662(2),
      I5 => add_ln169_515_reg_30667(2),
      O => \accu_12_fu_504[8]_i_35_n_3\
    );
\accu_12_fu_504[8]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_33_n_3\,
      I1 => \sext_ln169_358_fu_26636_p1__0\(3),
      I2 => \accu_12_fu_504[8]_i_35_n_3\,
      I3 => add_ln169_513_reg_30662(3),
      I4 => add_ln169_515_reg_30667(3),
      O => \accu_12_fu_504[8]_i_36_n_3\
    );
\accu_12_fu_504[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_513_reg_30662(3),
      I1 => add_ln169_515_reg_30667(3),
      I2 => \accu_12_fu_504[8]_i_35_n_3\,
      O => \accu_12_fu_504[8]_i_37_n_3\
    );
\accu_12_fu_504[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_510_reg_30657(1),
      I1 => add_ln169_508_reg_30652(1),
      I2 => add_ln169_508_reg_30652(0),
      I3 => add_ln169_510_reg_30657(0),
      I4 => add_ln169_508_reg_30652(2),
      I5 => add_ln169_510_reg_30657(2),
      O => \accu_12_fu_504[8]_i_38_n_3\
    );
\accu_12_fu_504[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_505_reg_30647(1),
      I1 => add_ln169_503_reg_30642(1),
      I2 => add_ln169_503_reg_30642(0),
      I3 => add_ln169_505_reg_30647(0),
      I4 => add_ln169_503_reg_30642(2),
      I5 => add_ln169_505_reg_30647(2),
      O => \accu_12_fu_504[8]_i_39_n_3\
    );
\accu_12_fu_504[8]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_499_reg_30632(3),
      I1 => add_ln169_501_reg_30637(3),
      I2 => \accu_12_fu_504[8]_i_42_n_3\,
      O => \accu_12_fu_504[8]_i_40_n_3\
    );
\accu_12_fu_504[8]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_55_n_3\,
      I1 => sext_ln169_351_fu_26594_p1(3),
      I2 => \accu_12_fu_504[8]_i_39_n_3\,
      I3 => add_ln169_503_reg_30642(3),
      I4 => add_ln169_505_reg_30647(3),
      O => \accu_12_fu_504[8]_i_41_n_3\
    );
\accu_12_fu_504[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_501_reg_30637(1),
      I1 => add_ln169_499_reg_30632(1),
      I2 => add_ln169_499_reg_30632(0),
      I3 => add_ln169_501_reg_30637(0),
      I4 => add_ln169_499_reg_30632(2),
      I5 => add_ln169_501_reg_30637(2),
      O => \accu_12_fu_504[8]_i_42_n_3\
    );
\accu_12_fu_504[8]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_503_reg_30642(3),
      I1 => add_ln169_505_reg_30647(3),
      I2 => \accu_12_fu_504[8]_i_39_n_3\,
      O => \accu_12_fu_504[8]_i_43_n_3\
    );
\accu_12_fu_504[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_48_n_3\,
      I1 => add_ln169_493_reg_30622(3),
      I2 => add_ln169_495_reg_30627(3),
      O => sext_ln169_347_fu_26562_p1(3)
    );
\accu_12_fu_504[8]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => sext_ln169_347_fu_26562_p1(1),
      I1 => sext_ln169_344_fu_26546_p1(1),
      I2 => \accu_12_fu_504[8]_i_63_n_3\,
      I3 => sext_ln169_344_fu_26546_p1(2),
      I4 => sext_ln169_347_fu_26562_p1(2),
      O => \accu_12_fu_504[8]_i_45_n_3\
    );
\accu_12_fu_504[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_491_reg_30617(1),
      I1 => add_ln169_489_reg_30612(1),
      I2 => add_ln169_489_reg_30612(0),
      I3 => add_ln169_491_reg_30617(0),
      I4 => add_ln169_489_reg_30612(2),
      I5 => add_ln169_491_reg_30617(2),
      O => \accu_12_fu_504[8]_i_46_n_3\
    );
\accu_12_fu_504[8]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_46_n_3\,
      I1 => add_ln169_489_reg_30612(3),
      I2 => add_ln169_491_reg_30617(3),
      O => sext_ln169_344_fu_26546_p1(3)
    );
\accu_12_fu_504[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_495_reg_30627(1),
      I1 => add_ln169_493_reg_30622(1),
      I2 => add_ln169_493_reg_30622(0),
      I3 => add_ln169_495_reg_30627(0),
      I4 => add_ln169_493_reg_30622(2),
      I5 => add_ln169_495_reg_30627(2),
      O => \accu_12_fu_504[8]_i_48_n_3\
    );
\accu_12_fu_504[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_515_reg_30667(0),
      I1 => add_ln169_513_reg_30662(0),
      I2 => add_ln169_510_reg_30657(0),
      I3 => add_ln169_508_reg_30652(0),
      I4 => \sext_ln169_358_fu_26636_p1__0\(1),
      I5 => \sext_ln169_361_fu_26652_p1__0\(1),
      O => \accu_12_fu_504[8]_i_49_n_3\
    );
\accu_12_fu_504[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0280A8"
    )
        port map (
      I0 => sext_ln169_363_fu_26672_p1(4),
      I1 => add_ln169_486_reg_30607(3),
      I2 => add_ln169_484_reg_30602(3),
      I3 => \accu_12_fu_504[8]_i_15_n_3\,
      I4 => sext_ln169_348_fu_26572_p1(4),
      O => \accu_12_fu_504[8]_i_5_n_3\
    );
\accu_12_fu_504[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_510_reg_30657(1),
      I1 => add_ln169_508_reg_30652(1),
      I2 => add_ln169_508_reg_30652(0),
      I3 => add_ln169_510_reg_30657(0),
      I4 => add_ln169_508_reg_30652(2),
      I5 => add_ln169_510_reg_30657(2),
      O => \sext_ln169_358_fu_26636_p1__0\(2)
    );
\accu_12_fu_504[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_515_reg_30667(1),
      I1 => add_ln169_513_reg_30662(1),
      I2 => add_ln169_513_reg_30662(0),
      I3 => add_ln169_515_reg_30667(0),
      I4 => add_ln169_513_reg_30662(2),
      I5 => add_ln169_515_reg_30667(2),
      O => \sext_ln169_361_fu_26652_p1__0\(2)
    );
\accu_12_fu_504[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_510_reg_30657(0),
      I1 => add_ln169_508_reg_30652(0),
      I2 => add_ln169_508_reg_30652(1),
      I3 => add_ln169_510_reg_30657(1),
      O => \sext_ln169_358_fu_26636_p1__0\(1)
    );
\accu_12_fu_504[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_515_reg_30667(0),
      I1 => add_ln169_513_reg_30662(0),
      I2 => add_ln169_513_reg_30662(1),
      I3 => add_ln169_515_reg_30667(1),
      O => \sext_ln169_361_fu_26652_p1__0\(1)
    );
\accu_12_fu_504[8]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_12_fu_504[8]_i_42_n_3\,
      I1 => add_ln169_499_reg_30632(3),
      I2 => add_ln169_501_reg_30637(3),
      O => sext_ln169_351_fu_26594_p1(3)
    );
\accu_12_fu_504[8]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => sext_ln169_354_fu_26610_p1(1),
      I1 => sext_ln169_351_fu_26594_p1(1),
      I2 => \accu_12_fu_504[8]_i_61_n_3\,
      I3 => sext_ln169_351_fu_26594_p1(2),
      I4 => sext_ln169_354_fu_26610_p1(2),
      O => \accu_12_fu_504[8]_i_55_n_3\
    );
\accu_12_fu_504[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_505_reg_30647(1),
      I1 => add_ln169_503_reg_30642(1),
      I2 => add_ln169_503_reg_30642(0),
      I3 => add_ln169_505_reg_30647(0),
      I4 => add_ln169_503_reg_30642(2),
      I5 => add_ln169_505_reg_30647(2),
      O => sext_ln169_354_fu_26610_p1(2)
    );
\accu_12_fu_504[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_501_reg_30637(1),
      I1 => add_ln169_499_reg_30632(1),
      I2 => add_ln169_499_reg_30632(0),
      I3 => add_ln169_501_reg_30637(0),
      I4 => add_ln169_499_reg_30632(2),
      I5 => add_ln169_501_reg_30637(2),
      O => sext_ln169_351_fu_26594_p1(2)
    );
\accu_12_fu_504[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_505_reg_30647(0),
      I1 => add_ln169_503_reg_30642(0),
      I2 => add_ln169_501_reg_30637(0),
      I3 => add_ln169_499_reg_30632(0),
      I4 => sext_ln169_351_fu_26594_p1(1),
      I5 => sext_ln169_354_fu_26610_p1(1),
      O => \accu_12_fu_504[8]_i_58_n_3\
    );
\accu_12_fu_504[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_505_reg_30647(0),
      I1 => add_ln169_503_reg_30642(0),
      I2 => add_ln169_503_reg_30642(1),
      I3 => add_ln169_505_reg_30647(1),
      O => sext_ln169_354_fu_26610_p1(1)
    );
\accu_12_fu_504[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => add_ln169_486_reg_30607(3),
      I1 => add_ln169_484_reg_30602(3),
      I2 => \accu_12_fu_504[8]_i_15_n_3\,
      I3 => sext_ln169_348_fu_26572_p1(4),
      I4 => sext_ln169_363_fu_26672_p1(4),
      O => \accu_12_fu_504[8]_i_6_n_3\
    );
\accu_12_fu_504[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_501_reg_30637(0),
      I1 => add_ln169_499_reg_30632(0),
      I2 => add_ln169_499_reg_30632(1),
      I3 => add_ln169_501_reg_30637(1),
      O => sext_ln169_351_fu_26594_p1(1)
    );
\accu_12_fu_504[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_499_reg_30632(0),
      I1 => add_ln169_501_reg_30637(0),
      I2 => add_ln169_503_reg_30642(0),
      I3 => add_ln169_505_reg_30647(0),
      O => \accu_12_fu_504[8]_i_61_n_3\
    );
\accu_12_fu_504[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_508_reg_30652(0),
      I1 => add_ln169_510_reg_30657(0),
      I2 => add_ln169_513_reg_30662(0),
      I3 => add_ln169_515_reg_30667(0),
      O => \accu_12_fu_504[8]_i_62_n_3\
    );
\accu_12_fu_504[8]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_489_reg_30612(0),
      I1 => add_ln169_491_reg_30617(0),
      I2 => add_ln169_493_reg_30622(0),
      I3 => add_ln169_495_reg_30627(0),
      O => \accu_12_fu_504[8]_i_63_n_3\
    );
\accu_12_fu_504[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0445455DFBBABAA2"
    )
        port map (
      I0 => sext_ln169_363_fu_26672_p1(5),
      I1 => sext_ln169_341_fu_26524_p1(4),
      I2 => \accu_12_fu_504[8]_i_18_n_3\,
      I3 => \accu_12_fu_504[8]_i_19_n_3\,
      I4 => \accu_12_fu_504[8]_i_20_n_3\,
      I5 => \accu_12_fu_504_reg[8]_i_4_n_4\,
      O => \accu_12_fu_504[8]_i_7_n_3\
    );
\accu_12_fu_504[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881177E7EE88117"
    )
        port map (
      I0 => sext_ln169_363_fu_26672_p1(4),
      I1 => \accu_12_fu_504[8]_i_18_n_3\,
      I2 => \accu_12_fu_504[8]_i_20_n_3\,
      I3 => \accu_12_fu_504[8]_i_19_n_3\,
      I4 => sext_ln169_363_fu_26672_p1(5),
      I5 => sext_ln169_341_fu_26524_p1(4),
      O => \accu_12_fu_504[8]_i_8_n_3\
    );
\accu_12_fu_504[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => sext_ln169_363_fu_26672_p1(4),
      I1 => \accu_12_fu_504[8]_i_21_n_3\,
      I2 => sext_ln169_348_fu_26572_p1(3),
      I3 => sext_ln169_341_fu_26524_p1(3),
      I4 => sext_ln169_363_fu_26672_p1(3),
      O => \accu_12_fu_504[8]_i_9_n_3\
    );
\accu_12_fu_504_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(0),
      Q => accu_12_fu_504(0),
      R => '0'
    );
\accu_12_fu_504_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(1),
      Q => accu_12_fu_504(1),
      R => '0'
    );
\accu_12_fu_504_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(2),
      Q => accu_12_fu_504(2),
      R => '0'
    );
\accu_12_fu_504_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(3),
      Q => accu_12_fu_504(3),
      R => '0'
    );
\accu_12_fu_504_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_12_fu_504_reg[3]_i_1_n_3\,
      CO(2) => \accu_12_fu_504_reg[3]_i_1_n_4\,
      CO(1) => \accu_12_fu_504_reg[3]_i_1_n_5\,
      CO(0) => \accu_12_fu_504_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_12_fu_504[3]_i_2_n_3\,
      DI(2) => \accu_12_fu_504[3]_i_3_n_3\,
      DI(1) => \accu_12_fu_504[3]_i_4_n_3\,
      DI(0) => add_ln169_482_reg_30597(0),
      O(3 downto 0) => accu_44_fu_26676_p2(3 downto 0),
      S(3) => \accu_12_fu_504[3]_i_5_n_3\,
      S(2) => \accu_12_fu_504[3]_i_6_n_3\,
      S(1) => \accu_12_fu_504[3]_i_7_n_3\,
      S(0) => \accu_12_fu_504[3]_i_8_n_3\
    );
\accu_12_fu_504_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(4),
      Q => accu_12_fu_504(4),
      R => '0'
    );
\accu_12_fu_504_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(5),
      Q => accu_12_fu_504(5),
      R => '0'
    );
\accu_12_fu_504_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(6),
      Q => accu_12_fu_504(6),
      R => '0'
    );
\accu_12_fu_504_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(7),
      Q => accu_12_fu_504(7),
      R => '0'
    );
\accu_12_fu_504_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_12_fu_504_reg[3]_i_1_n_3\,
      CO(3) => \accu_12_fu_504_reg[7]_i_1_n_3\,
      CO(2) => \accu_12_fu_504_reg[7]_i_1_n_4\,
      CO(1) => \accu_12_fu_504_reg[7]_i_1_n_5\,
      CO(0) => \accu_12_fu_504_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_12_fu_504[7]_i_2_n_3\,
      DI(2) => \accu_12_fu_504[7]_i_3_n_3\,
      DI(1) => \accu_12_fu_504[7]_i_4_n_3\,
      DI(0) => \accu_12_fu_504[7]_i_5_n_3\,
      O(3 downto 0) => accu_44_fu_26676_p2(7 downto 4),
      S(3) => \accu_12_fu_504[7]_i_6_n_3\,
      S(2) => \accu_12_fu_504[7]_i_7_n_3\,
      S(1) => \accu_12_fu_504[7]_i_8_n_3\,
      S(0) => \accu_12_fu_504[7]_i_9_n_3\
    );
\accu_12_fu_504_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_12_fu_504_reg[7]_i_10_n_3\,
      CO(2) => \accu_12_fu_504_reg[7]_i_10_n_4\,
      CO(1) => \accu_12_fu_504_reg[7]_i_10_n_5\,
      CO(0) => \accu_12_fu_504_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_12_fu_504[7]_i_17_n_3\,
      DI(2) => \accu_12_fu_504[7]_i_18_n_3\,
      DI(1) => \accu_12_fu_504[7]_i_19_n_3\,
      DI(0) => '0',
      O(3) => \accu_12_fu_504_reg[7]_i_10_n_7\,
      O(2) => \accu_12_fu_504_reg[7]_i_10_n_8\,
      O(1) => \accu_12_fu_504_reg[7]_i_10_n_9\,
      O(0) => \accu_12_fu_504_reg[7]_i_10_n_10\,
      S(3) => \accu_12_fu_504[7]_i_20_n_3\,
      S(2) => \accu_12_fu_504[7]_i_21_n_3\,
      S(1) => \accu_12_fu_504[7]_i_22_n_3\,
      S(0) => \accu_12_fu_504[7]_i_23_n_3\
    );
\accu_12_fu_504_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_44_fu_26676_p2(8),
      Q => accu_12_fu_504(8),
      R => '0'
    );
\accu_12_fu_504_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_12_fu_504_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_12_fu_504_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_12_fu_504_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_44_fu_26676_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_12_fu_504[8]_i_2_n_3\
    );
\accu_12_fu_504_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_12_fu_504_reg[8]_i_10_n_3\,
      CO(2) => \accu_12_fu_504_reg[8]_i_10_n_4\,
      CO(1) => \accu_12_fu_504_reg[8]_i_10_n_5\,
      CO(0) => \accu_12_fu_504_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_362_fu_26662_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_363_fu_26672_p1(3 downto 0),
      S(3) => \accu_12_fu_504[8]_i_28_n_3\,
      S(2) => \accu_12_fu_504[8]_i_29_n_3\,
      S(1) => \accu_12_fu_504[8]_i_30_n_3\,
      S(0) => \accu_12_fu_504[8]_i_31_n_3\
    );
\accu_12_fu_504_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_12_fu_504_reg[7]_i_10_n_3\,
      CO(3) => \accu_12_fu_504_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_12_fu_504_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_12_fu_504_reg[8]_i_3_n_5\,
      CO(0) => \accu_12_fu_504_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_12_fu_504_reg[8]_i_4_n_4\,
      DI(1) => \accu_12_fu_504[8]_i_5_n_3\,
      DI(0) => \accu_12_fu_504[8]_i_6_n_3\,
      O(3) => \NLW_accu_12_fu_504_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_12_fu_504_reg[8]_i_3_n_8\,
      O(1) => \accu_12_fu_504_reg[8]_i_3_n_9\,
      O(0) => \accu_12_fu_504_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_12_fu_504[8]_i_7_n_3\,
      S(1) => \accu_12_fu_504[8]_i_8_n_3\,
      S(0) => \accu_12_fu_504[8]_i_9_n_3\
    );
\accu_12_fu_504_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_12_fu_504_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_12_fu_504_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_12_fu_504_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_12_fu_504_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_12_fu_504_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_12_fu_504[8]_i_11_n_3\,
      DI(0) => sext_ln169_362_fu_26662_p1(4),
      O(3 downto 2) => \NLW_accu_12_fu_504_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_363_fu_26672_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_12_fu_504[8]_i_13_n_3\,
      S(0) => \accu_12_fu_504[8]_i_14_n_3\
    );
\accu_13_fu_508[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_13_fu_508(0),
      I2 => \accu_13_fu_508_reg[0]_i_2_n_10\,
      I3 => sub_ln90_557_reg_30677(0),
      O => accu_45_fu_26870_p2(0)
    );
\accu_13_fu_508[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8778788778878778"
    )
        port map (
      I0 => add_ln169_535_reg_30712(1),
      I1 => add_ln169_533_reg_30707(1),
      I2 => add_ln169_535_reg_30712(3),
      I3 => add_ln169_533_reg_30707(2),
      I4 => add_ln169_529_reg_30697(2),
      I5 => \accu_13_fu_508[0]_i_24_n_3\,
      O => \accu_13_fu_508[0]_i_11_n_3\
    );
\accu_13_fu_508[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => add_ln169_535_reg_30712(0),
      I1 => add_ln169_529_reg_30697(0),
      I2 => add_ln169_533_reg_30707(1),
      I3 => add_ln169_535_reg_30712(1),
      I4 => add_ln169_529_reg_30697(1),
      O => \accu_13_fu_508[0]_i_12_n_3\
    );
\accu_13_fu_508[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_526_reg_30692(1),
      I1 => add_ln169_524_reg_30687(1),
      I2 => add_ln169_524_reg_30687(2),
      I3 => add_ln169_526_reg_30692(2),
      I4 => add_ln169_526_reg_30692(3),
      I5 => add_ln169_524_reg_30687(3),
      O => \accu_13_fu_508[0]_i_13_n_3\
    );
\accu_13_fu_508[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => add_ln169_529_reg_30697(3),
      I1 => \accu_13_fu_508[0]_i_25_n_3\,
      I2 => \accu_13_fu_508[0]_i_24_n_3\,
      I3 => add_ln169_529_reg_30697(2),
      I4 => \accu_13_fu_508[0]_i_26_n_3\,
      O => \accu_13_fu_508[0]_i_14_n_3\
    );
\accu_13_fu_508[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_526_reg_30692(1),
      I1 => add_ln169_524_reg_30687(1),
      I2 => add_ln169_526_reg_30692(2),
      I3 => add_ln169_524_reg_30687(2),
      O => \accu_13_fu_508[0]_i_15_n_3\
    );
\accu_13_fu_508[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_13_fu_508[0]_i_27_n_3\,
      I1 => \accu_13_fu_508[8]_i_27_n_3\,
      I2 => \accu_13_fu_508[8]_i_26_n_3\,
      O => sext_ln169_390_fu_26856_p1(3)
    );
\accu_13_fu_508[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => \accu_13_fu_508[0]_i_28_n_3\,
      I1 => add_ln169_550_reg_30742(1),
      I2 => add_ln169_548_reg_30737(1),
      I3 => add_ln169_550_reg_30742(2),
      I4 => add_ln169_548_reg_30737(2),
      I5 => \accu_13_fu_508[0]_i_29_n_3\,
      O => sext_ln169_390_fu_26856_p1(2)
    );
\accu_13_fu_508[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F60609F609F9F60"
    )
        port map (
      I0 => add_ln169_553_reg_30747(0),
      I1 => add_ln169_555_reg_30752(0),
      I2 => add_ln169_550_reg_30742(0),
      I3 => add_ln169_550_reg_30742(1),
      I4 => add_ln169_548_reg_30737(1),
      I5 => \accu_13_fu_508[0]_i_30_n_3\,
      O => sext_ln169_390_fu_26856_p1(1)
    );
\accu_13_fu_508[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_550_reg_30742(0),
      I1 => add_ln169_555_reg_30752(0),
      I2 => add_ln169_553_reg_30747(0),
      O => sext_ln169_390_fu_26856_p1(0)
    );
\accu_13_fu_508[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_390_fu_26856_p1(3),
      I1 => \accu_13_fu_508[8]_i_30_n_3\,
      I2 => \accu_13_fu_508[8]_i_31_n_3\,
      I3 => \accu_13_fu_508[8]_i_29_n_3\,
      O => \accu_13_fu_508[0]_i_20_n_3\
    );
\accu_13_fu_508[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_390_fu_26856_p1(2),
      I1 => \accu_13_fu_508[0]_i_31_n_3\,
      I2 => \accu_13_fu_508[0]_i_32_n_3\,
      I3 => \accu_13_fu_508[0]_i_33_n_3\,
      O => \accu_13_fu_508[0]_i_21_n_3\
    );
\accu_13_fu_508[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669969696"
    )
        port map (
      I0 => sext_ln169_390_fu_26856_p1(1),
      I1 => \accu_13_fu_508[0]_i_34_n_3\,
      I2 => \accu_13_fu_508[0]_i_35_n_3\,
      I3 => add_ln169_545_reg_30732(0),
      I4 => add_ln169_539_reg_30717(0),
      I5 => add_ln169_541_reg_30722(0),
      O => \accu_13_fu_508[0]_i_22_n_3\
    );
\accu_13_fu_508[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_390_fu_26856_p1(0),
      I1 => add_ln169_541_reg_30722(0),
      I2 => add_ln169_539_reg_30717(0),
      I3 => add_ln169_545_reg_30732(0),
      O => \accu_13_fu_508[0]_i_23_n_3\
    );
\accu_13_fu_508[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F8F880"
    )
        port map (
      I0 => add_ln169_529_reg_30697(0),
      I1 => add_ln169_535_reg_30712(0),
      I2 => add_ln169_529_reg_30697(1),
      I3 => add_ln169_535_reg_30712(1),
      I4 => add_ln169_533_reg_30707(1),
      O => \accu_13_fu_508[0]_i_24_n_3\
    );
\accu_13_fu_508[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65595959"
    )
        port map (
      I0 => add_ln169_533_reg_30707(3),
      I1 => add_ln169_535_reg_30712(3),
      I2 => add_ln169_533_reg_30707(2),
      I3 => add_ln169_535_reg_30712(1),
      I4 => add_ln169_533_reg_30707(1),
      O => \accu_13_fu_508[0]_i_25_n_3\
    );
\accu_13_fu_508[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_535_reg_30712(1),
      I1 => add_ln169_533_reg_30707(1),
      I2 => add_ln169_535_reg_30712(3),
      I3 => add_ln169_533_reg_30707(2),
      O => \accu_13_fu_508[0]_i_26_n_3\
    );
\accu_13_fu_508[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_550_reg_30742(3),
      I1 => add_ln169_548_reg_30737(3),
      I2 => add_ln169_550_reg_30742(2),
      I3 => add_ln169_548_reg_30737(2),
      I4 => add_ln169_550_reg_30742(1),
      I5 => add_ln169_548_reg_30737(1),
      O => \accu_13_fu_508[0]_i_27_n_3\
    );
\accu_13_fu_508[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A69A9A9A"
    )
        port map (
      I0 => add_ln169_555_reg_30752(3),
      I1 => add_ln169_555_reg_30752(1),
      I2 => add_ln169_553_reg_30747(3),
      I3 => add_ln169_555_reg_30752(0),
      I4 => add_ln169_553_reg_30747(0),
      O => \accu_13_fu_508[0]_i_28_n_3\
    );
\accu_13_fu_508[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28FFFF2800282800"
    )
        port map (
      I0 => add_ln169_550_reg_30742(0),
      I1 => add_ln169_555_reg_30752(0),
      I2 => add_ln169_553_reg_30747(0),
      I3 => add_ln169_550_reg_30742(1),
      I4 => add_ln169_548_reg_30737(1),
      I5 => \accu_13_fu_508[0]_i_30_n_3\,
      O => \accu_13_fu_508[0]_i_29_n_3\
    );
\accu_13_fu_508[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88E8EE88EE88EE8"
    )
        port map (
      I0 => sext_ln169_391_fu_26866_p1(2),
      I1 => \accu_13_fu_508[0]_i_11_n_3\,
      I2 => add_ln169_524_reg_30687(2),
      I3 => add_ln169_526_reg_30692(2),
      I4 => add_ln169_524_reg_30687(1),
      I5 => add_ln169_526_reg_30692(1),
      O => \accu_13_fu_508[0]_i_3_n_3\
    );
\accu_13_fu_508[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_555_reg_30752(0),
      I1 => add_ln169_553_reg_30747(0),
      I2 => add_ln169_555_reg_30752(1),
      I3 => add_ln169_553_reg_30747(3),
      O => \accu_13_fu_508[0]_i_30_n_3\
    );
\accu_13_fu_508[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_543_reg_30727(1),
      I1 => add_ln169_545_reg_30732(1),
      I2 => add_ln169_545_reg_30732(2),
      I3 => add_ln169_543_reg_30727(3),
      O => \accu_13_fu_508[0]_i_31_n_3\
    );
\accu_13_fu_508[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_541_reg_30722(1),
      I1 => add_ln169_539_reg_30717(1),
      I2 => add_ln169_539_reg_30717(0),
      I3 => add_ln169_541_reg_30722(0),
      I4 => add_ln169_539_reg_30717(2),
      I5 => add_ln169_541_reg_30722(2),
      O => \accu_13_fu_508[0]_i_32_n_3\
    );
\accu_13_fu_508[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028280028FFFF28"
    )
        port map (
      I0 => add_ln169_545_reg_30732(0),
      I1 => add_ln169_539_reg_30717(0),
      I2 => add_ln169_541_reg_30722(0),
      I3 => add_ln169_545_reg_30732(1),
      I4 => add_ln169_543_reg_30727(1),
      I5 => \accu_13_fu_508[0]_i_35_n_3\,
      O => \accu_13_fu_508[0]_i_33_n_3\
    );
\accu_13_fu_508[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln169_543_reg_30727(1),
      I1 => add_ln169_545_reg_30732(1),
      O => \accu_13_fu_508[0]_i_34_n_3\
    );
\accu_13_fu_508[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_539_reg_30717(0),
      I1 => add_ln169_541_reg_30722(0),
      I2 => add_ln169_539_reg_30717(1),
      I3 => add_ln169_541_reg_30722(1),
      O => \accu_13_fu_508[0]_i_35_n_3\
    );
\accu_13_fu_508[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28BE"
    )
        port map (
      I0 => sext_ln169_391_fu_26866_p1(1),
      I1 => add_ln169_526_reg_30692(1),
      I2 => add_ln169_524_reg_30687(1),
      I3 => \accu_13_fu_508[0]_i_12_n_3\,
      O => \accu_13_fu_508[0]_i_4_n_3\
    );
\accu_13_fu_508[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8EE8"
    )
        port map (
      I0 => sext_ln169_391_fu_26866_p1(0),
      I1 => add_ln169_524_reg_30687(0),
      I2 => add_ln169_535_reg_30712(0),
      I3 => add_ln169_529_reg_30697(0),
      O => \accu_13_fu_508[0]_i_5_n_3\
    );
\accu_13_fu_508[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_13_fu_508[0]_i_3_n_3\,
      I1 => \accu_13_fu_508[0]_i_13_n_3\,
      I2 => \accu_13_fu_508[0]_i_14_n_3\,
      I3 => sext_ln169_391_fu_26866_p1(3),
      O => \accu_13_fu_508[0]_i_6_n_3\
    );
\accu_13_fu_508[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_13_fu_508[0]_i_4_n_3\,
      I1 => \accu_13_fu_508[0]_i_11_n_3\,
      I2 => \accu_13_fu_508[0]_i_15_n_3\,
      I3 => sext_ln169_391_fu_26866_p1(2),
      O => \accu_13_fu_508[0]_i_7_n_3\
    );
\accu_13_fu_508[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => sext_ln169_391_fu_26866_p1(1),
      I1 => add_ln169_526_reg_30692(1),
      I2 => add_ln169_524_reg_30687(1),
      I3 => \accu_13_fu_508[0]_i_12_n_3\,
      I4 => \accu_13_fu_508[0]_i_5_n_3\,
      O => \accu_13_fu_508[0]_i_8_n_3\
    );
\accu_13_fu_508[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_391_fu_26866_p1(0),
      I1 => add_ln169_524_reg_30687(0),
      I2 => add_ln169_535_reg_30712(0),
      I3 => add_ln169_529_reg_30697(0),
      O => \accu_13_fu_508[0]_i_9_n_3\
    );
\accu_13_fu_508[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_522_reg_30682(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_13_fu_508(2),
      O => \accu_13_fu_508[4]_i_10_n_3\
    );
\accu_13_fu_508[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_13_fu_508(3),
      I2 => add_ln169_522_reg_30682(3),
      I3 => \accu_13_fu_508_reg[0]_i_2_n_7\,
      O => \accu_13_fu_508[4]_i_11_n_3\
    );
\accu_13_fu_508[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A808FEAEA808"
    )
        port map (
      I0 => \accu_13_fu_508_reg[0]_i_2_n_9\,
      I1 => sub_ln90_557_reg_30677(1),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_557_reg_30672(2),
      I4 => accu_13_fu_508(1),
      I5 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      O => \accu_13_fu_508[4]_i_12_n_3\
    );
\accu_13_fu_508[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_13_fu_508_reg[0]_i_2_n_8\,
      I1 => sub_ln90_557_reg_30677(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_557_reg_30672(2),
      O => \accu_13_fu_508[4]_i_13_n_3\
    );
\accu_13_fu_508[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_557_reg_30672(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_557_reg_30677(1),
      O => \accu_13_fu_508[4]_i_14_n_3\
    );
\accu_13_fu_508[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FD"
    )
        port map (
      I0 => accu_13_fu_508(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => add_ln169_522_reg_30682(3),
      I3 => \accu_13_fu_508_reg[0]_i_2_n_7\,
      O => \accu_13_fu_508[4]_i_15_n_3\
    );
\accu_13_fu_508[4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_557_reg_30677(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_557_reg_30672(2),
      I3 => \accu_13_fu_508_reg[0]_i_2_n_8\,
      O => \accu_13_fu_508[4]_i_16_n_3\
    );
\accu_13_fu_508[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_13_fu_508(1),
      I2 => sext_ln90_557_reg_30672(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_557_reg_30677(1),
      I5 => \accu_13_fu_508_reg[0]_i_2_n_9\,
      O => \accu_13_fu_508[4]_i_17_n_3\
    );
\accu_13_fu_508[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D0000FFFFFF1D"
    )
        port map (
      I0 => sub_ln90_557_reg_30677(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_557_reg_30672(2),
      I3 => \accu_13_fu_508_reg[0]_i_2_n_8\,
      I4 => \accu_13_fu_508[4]_i_10_n_3\,
      I5 => \accu_13_fu_508[4]_i_11_n_3\,
      O => \accu_13_fu_508[4]_i_2_n_3\
    );
\accu_13_fu_508[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_13_fu_508[4]_i_12_n_3\,
      I1 => \accu_13_fu_508[4]_i_13_n_3\,
      I2 => accu_13_fu_508(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_522_reg_30682(2),
      O => \accu_13_fu_508[4]_i_3_n_3\
    );
\accu_13_fu_508[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_13_fu_508[4]_i_12_n_3\,
      I1 => add_ln169_522_reg_30682(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_13_fu_508(2),
      I4 => \accu_13_fu_508[4]_i_13_n_3\,
      O => \accu_13_fu_508[4]_i_4_n_3\
    );
\accu_13_fu_508[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_13_fu_508_reg[0]_i_2_n_9\,
      I1 => \accu_13_fu_508[4]_i_14_n_3\,
      I2 => accu_13_fu_508(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_522_reg_30682(1),
      O => \accu_13_fu_508[4]_i_5_n_3\
    );
\accu_13_fu_508[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_13_fu_508[4]_i_2_n_3\,
      I1 => \accu_13_fu_508[4]_i_15_n_3\,
      I2 => \accu_13_fu_508_reg[8]_i_9_n_10\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_13_fu_508(4),
      O => \accu_13_fu_508[4]_i_6_n_3\
    );
\accu_13_fu_508[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969999966966666"
    )
        port map (
      I0 => \accu_13_fu_508[4]_i_3_n_3\,
      I1 => \accu_13_fu_508[4]_i_11_n_3\,
      I2 => add_ln169_522_reg_30682(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_13_fu_508(2),
      I5 => \accu_13_fu_508[4]_i_16_n_3\,
      O => \accu_13_fu_508[4]_i_7_n_3\
    );
\accu_13_fu_508[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65659AAAAAAAAA"
    )
        port map (
      I0 => \accu_13_fu_508[4]_i_4_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_13_fu_508(1),
      I3 => \accu_13_fu_508[4]_i_14_n_3\,
      I4 => \accu_13_fu_508_reg[0]_i_2_n_9\,
      I5 => add_ln169_522_reg_30682(1),
      O => \accu_13_fu_508[4]_i_8_n_3\
    );
\accu_13_fu_508[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_522_reg_30682(1),
      I1 => \accu_13_fu_508[4]_i_17_n_3\,
      I2 => \accu_13_fu_508_reg[0]_i_2_n_10\,
      I3 => sub_ln90_557_reg_30677(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_13_fu_508(0),
      O => \accu_13_fu_508[4]_i_9_n_3\
    );
\accu_13_fu_508[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_13_fu_508_reg[8]_i_9_n_8\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_13_fu_508(6),
      O => \accu_13_fu_508[8]_i_10_n_3\
    );
\accu_13_fu_508[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9950000"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_21_n_3\,
      I1 => add_ln169_526_reg_30692(3),
      I2 => \accu_13_fu_508[8]_i_22_n_3\,
      I3 => add_ln169_524_reg_30687(3),
      I4 => sext_ln169_391_fu_26866_p1(4),
      O => \accu_13_fu_508[8]_i_12_n_3\
    );
\accu_13_fu_508[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566AA995"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_21_n_3\,
      I1 => add_ln169_526_reg_30692(3),
      I2 => \accu_13_fu_508[8]_i_22_n_3\,
      I3 => add_ln169_524_reg_30687(3),
      I4 => sext_ln169_391_fu_26866_p1(4),
      O => \accu_13_fu_508[8]_i_13_n_3\
    );
\accu_13_fu_508[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45045D45BAFBA2BA"
    )
        port map (
      I0 => sext_ln169_391_fu_26866_p1(5),
      I1 => \accu_13_fu_508[8]_i_23_n_3\,
      I2 => \accu_13_fu_508[8]_i_24_n_3\,
      I3 => add_ln169_529_reg_30697(3),
      I4 => \accu_13_fu_508[8]_i_25_n_3\,
      I5 => \accu_13_fu_508_reg[8]_i_11_n_4\,
      O => \accu_13_fu_508[8]_i_14_n_3\
    );
\accu_13_fu_508[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81E87E17E87E1781"
    )
        port map (
      I0 => sext_ln169_391_fu_26866_p1(4),
      I1 => \accu_13_fu_508[8]_i_25_n_3\,
      I2 => \accu_13_fu_508[8]_i_24_n_3\,
      I3 => add_ln169_529_reg_30697(3),
      I4 => sext_ln169_391_fu_26866_p1(5),
      I5 => \accu_13_fu_508[8]_i_23_n_3\,
      O => \accu_13_fu_508[8]_i_15_n_3\
    );
\accu_13_fu_508[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95A9"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_13_n_3\,
      I1 => \accu_13_fu_508[0]_i_14_n_3\,
      I2 => \accu_13_fu_508[0]_i_13_n_3\,
      I3 => sext_ln169_391_fu_26866_p1(3),
      O => \accu_13_fu_508[8]_i_16_n_3\
    );
\accu_13_fu_508[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80E8E8FE"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_26_n_3\,
      I1 => \accu_13_fu_508[8]_i_27_n_3\,
      I2 => \accu_13_fu_508[8]_i_28_n_3\,
      I3 => add_ln169_548_reg_30737(3),
      I4 => add_ln169_550_reg_30742(3),
      O => \accu_13_fu_508[8]_i_17_n_3\
    );
\accu_13_fu_508[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"188E8EE7"
    )
        port map (
      I0 => add_ln169_550_reg_30742(3),
      I1 => add_ln169_548_reg_30737(3),
      I2 => \accu_13_fu_508[8]_i_28_n_3\,
      I3 => \accu_13_fu_508[8]_i_27_n_3\,
      I4 => \accu_13_fu_508[8]_i_26_n_3\,
      O => sext_ln169_390_fu_26856_p1(4)
    );
\accu_13_fu_508[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D42BD42B00FF"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_29_n_3\,
      I1 => \accu_13_fu_508[8]_i_30_n_3\,
      I2 => \accu_13_fu_508[8]_i_31_n_3\,
      I3 => \accu_13_fu_508[8]_i_17_n_3\,
      I4 => \accu_13_fu_508[8]_i_32_n_3\,
      I5 => \accu_13_fu_508[8]_i_33_n_3\,
      O => \accu_13_fu_508[8]_i_19_n_3\
    );
\accu_13_fu_508[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_13_fu_508(5),
      I1 => \accu_13_fu_508_reg[8]_i_9_n_9\,
      I2 => accu_13_fu_508(6),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_13_fu_508_reg[8]_i_9_n_8\,
      O => \accu_13_fu_508[8]_i_2_n_3\
    );
\accu_13_fu_508[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_29_n_3\,
      I1 => \accu_13_fu_508[8]_i_30_n_3\,
      I2 => \accu_13_fu_508[8]_i_31_n_3\,
      I3 => sext_ln169_390_fu_26856_p1(4),
      I4 => \accu_13_fu_508[8]_i_33_n_3\,
      I5 => \accu_13_fu_508[8]_i_32_n_3\,
      O => \accu_13_fu_508[8]_i_20_n_3\
    );
\accu_13_fu_508[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"187171E7"
    )
        port map (
      I0 => add_ln169_535_reg_30712(3),
      I1 => add_ln169_533_reg_30707(3),
      I2 => \accu_13_fu_508[8]_i_34_n_3\,
      I3 => add_ln169_529_reg_30697(3),
      I4 => \accu_13_fu_508[8]_i_35_n_3\,
      O => \accu_13_fu_508[8]_i_21_n_3\
    );
\accu_13_fu_508[8]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1777"
    )
        port map (
      I0 => add_ln169_526_reg_30692(2),
      I1 => add_ln169_524_reg_30687(2),
      I2 => add_ln169_524_reg_30687(1),
      I3 => add_ln169_526_reg_30692(1),
      O => \accu_13_fu_508[8]_i_22_n_3\
    );
\accu_13_fu_508[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFFF002A2AAA"
    )
        port map (
      I0 => add_ln169_524_reg_30687(3),
      I1 => add_ln169_526_reg_30692(1),
      I2 => add_ln169_524_reg_30687(1),
      I3 => add_ln169_524_reg_30687(2),
      I4 => add_ln169_526_reg_30692(2),
      I5 => add_ln169_526_reg_30692(3),
      O => \accu_13_fu_508[8]_i_23_n_3\
    );
\accu_13_fu_508[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F8FF"
    )
        port map (
      I0 => add_ln169_533_reg_30707(1),
      I1 => add_ln169_535_reg_30712(1),
      I2 => add_ln169_533_reg_30707(2),
      I3 => add_ln169_535_reg_30712(3),
      I4 => add_ln169_533_reg_30707(3),
      O => \accu_13_fu_508[8]_i_24_n_3\
    );
\accu_13_fu_508[8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E800FFE8"
    )
        port map (
      I0 => \accu_13_fu_508[0]_i_26_n_3\,
      I1 => add_ln169_529_reg_30697(2),
      I2 => \accu_13_fu_508[0]_i_24_n_3\,
      I3 => add_ln169_529_reg_30697(3),
      I4 => \accu_13_fu_508[0]_i_25_n_3\,
      O => \accu_13_fu_508[8]_i_25_n_3\
    );
\accu_13_fu_508[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEBEBE82282828"
    )
        port map (
      I0 => \accu_13_fu_508[0]_i_29_n_3\,
      I1 => add_ln169_548_reg_30737(2),
      I2 => add_ln169_550_reg_30742(2),
      I3 => add_ln169_548_reg_30737(1),
      I4 => add_ln169_550_reg_30742(1),
      I5 => \accu_13_fu_508[0]_i_28_n_3\,
      O => \accu_13_fu_508[8]_i_26_n_3\
    );
\accu_13_fu_508[8]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F880FF"
    )
        port map (
      I0 => add_ln169_553_reg_30747(0),
      I1 => add_ln169_555_reg_30752(0),
      I2 => add_ln169_555_reg_30752(1),
      I3 => add_ln169_555_reg_30752(3),
      I4 => add_ln169_553_reg_30747(3),
      O => \accu_13_fu_508[8]_i_27_n_3\
    );
\accu_13_fu_508[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => add_ln169_548_reg_30737(1),
      I1 => add_ln169_550_reg_30742(1),
      I2 => add_ln169_548_reg_30737(2),
      I3 => add_ln169_550_reg_30742(2),
      O => \accu_13_fu_508[8]_i_28_n_3\
    );
\accu_13_fu_508[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => \accu_13_fu_508[0]_i_33_n_3\,
      I1 => add_ln169_543_reg_30727(3),
      I2 => add_ln169_545_reg_30732(2),
      I3 => add_ln169_545_reg_30732(1),
      I4 => add_ln169_543_reg_30727(1),
      I5 => \accu_13_fu_508[0]_i_32_n_3\,
      O => \accu_13_fu_508[8]_i_29_n_3\
    );
\accu_13_fu_508[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_13_fu_508(4),
      I1 => \accu_13_fu_508_reg[8]_i_9_n_10\,
      I2 => accu_13_fu_508(5),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_13_fu_508_reg[8]_i_9_n_9\,
      O => \accu_13_fu_508[8]_i_3_n_3\
    );
\accu_13_fu_508[8]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_539_reg_30717(3),
      I1 => add_ln169_541_reg_30722(3),
      I2 => \accu_13_fu_508[8]_i_36_n_3\,
      O => \accu_13_fu_508[8]_i_30_n_3\
    );
\accu_13_fu_508[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
        port map (
      I0 => add_ln169_543_reg_30727(3),
      I1 => add_ln169_545_reg_30732(3),
      I2 => add_ln169_543_reg_30727(1),
      I3 => add_ln169_545_reg_30732(1),
      I4 => add_ln169_545_reg_30732(2),
      I5 => add_ln169_543_reg_30727(3),
      O => \accu_13_fu_508[8]_i_31_n_3\
    );
\accu_13_fu_508[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_541_reg_30722(3),
      I1 => \accu_13_fu_508[8]_i_36_n_3\,
      I2 => add_ln169_539_reg_30717(3),
      O => \accu_13_fu_508[8]_i_32_n_3\
    );
\accu_13_fu_508[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFBFFF002A2AAA"
    )
        port map (
      I0 => add_ln169_543_reg_30727(3),
      I1 => add_ln169_543_reg_30727(1),
      I2 => add_ln169_545_reg_30732(1),
      I3 => add_ln169_545_reg_30732(2),
      I4 => add_ln169_543_reg_30727(3),
      I5 => add_ln169_545_reg_30732(3),
      O => \accu_13_fu_508[8]_i_33_n_3\
    );
\accu_13_fu_508[8]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F880"
    )
        port map (
      I0 => add_ln169_533_reg_30707(1),
      I1 => add_ln169_535_reg_30712(1),
      I2 => add_ln169_533_reg_30707(2),
      I3 => add_ln169_535_reg_30712(3),
      O => \accu_13_fu_508[8]_i_34_n_3\
    );
\accu_13_fu_508[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000069996999FFFF"
    )
        port map (
      I0 => add_ln169_533_reg_30707(2),
      I1 => add_ln169_535_reg_30712(3),
      I2 => add_ln169_533_reg_30707(1),
      I3 => add_ln169_535_reg_30712(1),
      I4 => add_ln169_529_reg_30697(2),
      I5 => \accu_13_fu_508[0]_i_24_n_3\,
      O => \accu_13_fu_508[8]_i_35_n_3\
    );
\accu_13_fu_508[8]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_539_reg_30717(2),
      I1 => add_ln169_541_reg_30722(2),
      I2 => add_ln169_541_reg_30722(0),
      I3 => add_ln169_539_reg_30717(0),
      I4 => add_ln169_539_reg_30717(1),
      I5 => add_ln169_541_reg_30722(1),
      O => \accu_13_fu_508[8]_i_36_n_3\
    );
\accu_13_fu_508[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030909900300090"
    )
        port map (
      I0 => accu_13_fu_508(4),
      I1 => \accu_13_fu_508_reg[8]_i_9_n_10\,
      I2 => \accu_13_fu_508_reg[0]_i_2_n_7\,
      I3 => add_ln169_522_reg_30682(3),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_13_fu_508(3),
      O => \accu_13_fu_508[8]_i_4_n_3\
    );
\accu_13_fu_508[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50FEF15E51F0FF"
    )
        port map (
      I0 => \accu_13_fu_508_reg[8]_i_9_n_8\,
      I1 => accu_13_fu_508(6),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_13_fu_508(8),
      I4 => \accu_13_fu_508_reg[8]_i_9_n_3\,
      I5 => accu_13_fu_508(7),
      O => \accu_13_fu_508[8]_i_5_n_3\
    );
\accu_13_fu_508[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A6556A99A65659A"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_2_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_13_fu_508(7),
      I3 => \accu_13_fu_508_reg[8]_i_9_n_3\,
      I4 => \accu_13_fu_508_reg[8]_i_9_n_8\,
      I5 => accu_13_fu_508(6),
      O => \accu_13_fu_508[8]_i_6_n_3\
    );
\accu_13_fu_508[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_13_fu_508_reg[8]_i_9_n_10\,
      I1 => accu_13_fu_508(4),
      I2 => \accu_13_fu_508[8]_i_10_n_3\,
      I3 => \accu_13_fu_508_reg[8]_i_9_n_9\,
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_13_fu_508(5),
      O => \accu_13_fu_508[8]_i_7_n_3\
    );
\accu_13_fu_508[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_13_fu_508[8]_i_4_n_3\,
      I1 => \accu_13_fu_508_reg[8]_i_9_n_9\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_13_fu_508(5),
      I4 => \accu_13_fu_508_reg[8]_i_9_n_10\,
      I5 => accu_13_fu_508(4),
      O => \accu_13_fu_508[8]_i_8_n_3\
    );
\accu_13_fu_508_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(0),
      Q => accu_13_fu_508(0),
      R => '0'
    );
\accu_13_fu_508_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_13_fu_508_reg[0]_i_10_n_3\,
      CO(2) => \accu_13_fu_508_reg[0]_i_10_n_4\,
      CO(1) => \accu_13_fu_508_reg[0]_i_10_n_5\,
      CO(0) => \accu_13_fu_508_reg[0]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_390_fu_26856_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_391_fu_26866_p1(3 downto 0),
      S(3) => \accu_13_fu_508[0]_i_20_n_3\,
      S(2) => \accu_13_fu_508[0]_i_21_n_3\,
      S(1) => \accu_13_fu_508[0]_i_22_n_3\,
      S(0) => \accu_13_fu_508[0]_i_23_n_3\
    );
\accu_13_fu_508_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_13_fu_508_reg[0]_i_2_n_3\,
      CO(2) => \accu_13_fu_508_reg[0]_i_2_n_4\,
      CO(1) => \accu_13_fu_508_reg[0]_i_2_n_5\,
      CO(0) => \accu_13_fu_508_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \accu_13_fu_508[0]_i_3_n_3\,
      DI(2) => \accu_13_fu_508[0]_i_4_n_3\,
      DI(1) => \accu_13_fu_508[0]_i_5_n_3\,
      DI(0) => '0',
      O(3) => \accu_13_fu_508_reg[0]_i_2_n_7\,
      O(2) => \accu_13_fu_508_reg[0]_i_2_n_8\,
      O(1) => \accu_13_fu_508_reg[0]_i_2_n_9\,
      O(0) => \accu_13_fu_508_reg[0]_i_2_n_10\,
      S(3) => \accu_13_fu_508[0]_i_6_n_3\,
      S(2) => \accu_13_fu_508[0]_i_7_n_3\,
      S(1) => \accu_13_fu_508[0]_i_8_n_3\,
      S(0) => \accu_13_fu_508[0]_i_9_n_3\
    );
\accu_13_fu_508_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(1),
      Q => accu_13_fu_508(1),
      R => '0'
    );
\accu_13_fu_508_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(2),
      Q => accu_13_fu_508(2),
      R => '0'
    );
\accu_13_fu_508_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(3),
      Q => accu_13_fu_508(3),
      R => '0'
    );
\accu_13_fu_508_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(4),
      Q => accu_13_fu_508(4),
      R => '0'
    );
\accu_13_fu_508_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_13_fu_508_reg[4]_i_1_n_3\,
      CO(2) => \accu_13_fu_508_reg[4]_i_1_n_4\,
      CO(1) => \accu_13_fu_508_reg[4]_i_1_n_5\,
      CO(0) => \accu_13_fu_508_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_13_fu_508[4]_i_2_n_3\,
      DI(2) => \accu_13_fu_508[4]_i_3_n_3\,
      DI(1) => \accu_13_fu_508[4]_i_4_n_3\,
      DI(0) => \accu_13_fu_508[4]_i_5_n_3\,
      O(3 downto 0) => accu_45_fu_26870_p2(4 downto 1),
      S(3) => \accu_13_fu_508[4]_i_6_n_3\,
      S(2) => \accu_13_fu_508[4]_i_7_n_3\,
      S(1) => \accu_13_fu_508[4]_i_8_n_3\,
      S(0) => \accu_13_fu_508[4]_i_9_n_3\
    );
\accu_13_fu_508_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(5),
      Q => accu_13_fu_508(5),
      R => '0'
    );
\accu_13_fu_508_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(6),
      Q => accu_13_fu_508(6),
      R => '0'
    );
\accu_13_fu_508_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(7),
      Q => accu_13_fu_508(7),
      R => '0'
    );
\accu_13_fu_508_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_45_fu_26870_p2(8),
      Q => accu_13_fu_508(8),
      R => '0'
    );
\accu_13_fu_508_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_13_fu_508_reg[4]_i_1_n_3\,
      CO(3) => \NLW_accu_13_fu_508_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accu_13_fu_508_reg[8]_i_1_n_4\,
      CO(1) => \accu_13_fu_508_reg[8]_i_1_n_5\,
      CO(0) => \accu_13_fu_508_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_13_fu_508[8]_i_2_n_3\,
      DI(1) => \accu_13_fu_508[8]_i_3_n_3\,
      DI(0) => \accu_13_fu_508[8]_i_4_n_3\,
      O(3 downto 0) => accu_45_fu_26870_p2(8 downto 5),
      S(3) => \accu_13_fu_508[8]_i_5_n_3\,
      S(2) => \accu_13_fu_508[8]_i_6_n_3\,
      S(1) => \accu_13_fu_508[8]_i_7_n_3\,
      S(0) => \accu_13_fu_508[8]_i_8_n_3\
    );
\accu_13_fu_508_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_13_fu_508_reg[0]_i_10_n_3\,
      CO(3) => \NLW_accu_13_fu_508_reg[8]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \accu_13_fu_508_reg[8]_i_11_n_4\,
      CO(1) => \NLW_accu_13_fu_508_reg[8]_i_11_CO_UNCONNECTED\(1),
      CO(0) => \accu_13_fu_508_reg[8]_i_11_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_13_fu_508[8]_i_17_n_3\,
      DI(0) => sext_ln169_390_fu_26856_p1(4),
      O(3 downto 2) => \NLW_accu_13_fu_508_reg[8]_i_11_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_391_fu_26866_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_13_fu_508[8]_i_19_n_3\,
      S(0) => \accu_13_fu_508[8]_i_20_n_3\
    );
\accu_13_fu_508_reg[8]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_13_fu_508_reg[0]_i_2_n_3\,
      CO(3) => \accu_13_fu_508_reg[8]_i_9_n_3\,
      CO(2) => \NLW_accu_13_fu_508_reg[8]_i_9_CO_UNCONNECTED\(2),
      CO(1) => \accu_13_fu_508_reg[8]_i_9_n_5\,
      CO(0) => \accu_13_fu_508_reg[8]_i_9_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_13_fu_508_reg[8]_i_11_n_4\,
      DI(1) => \accu_13_fu_508[8]_i_12_n_3\,
      DI(0) => \accu_13_fu_508[8]_i_13_n_3\,
      O(3) => \NLW_accu_13_fu_508_reg[8]_i_9_O_UNCONNECTED\(3),
      O(2) => \accu_13_fu_508_reg[8]_i_9_n_8\,
      O(1) => \accu_13_fu_508_reg[8]_i_9_n_9\,
      O(0) => \accu_13_fu_508_reg[8]_i_9_n_10\,
      S(3) => '1',
      S(2) => \accu_13_fu_508[8]_i_14_n_3\,
      S(1) => \accu_13_fu_508[8]_i_15_n_3\,
      S(0) => \accu_13_fu_508[8]_i_16_n_3\
    );
\accu_14_fu_512[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_14_fu_512_reg[7]_i_10_n_8\,
      I1 => sub_ln90_597_reg_30762(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_597_reg_30757(2),
      O => \accu_14_fu_512[3]_i_10_n_3\
    );
\accu_14_fu_512[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_597_reg_30757(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_597_reg_30762(1),
      O => \accu_14_fu_512[3]_i_11_n_3\
    );
\accu_14_fu_512[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_14_fu_512(3),
      I2 => add_ln169_562_reg_30767(3),
      I3 => \accu_14_fu_512_reg[7]_i_10_n_7\,
      O => \accu_14_fu_512[3]_i_12_n_3\
    );
\accu_14_fu_512[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_597_reg_30762(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_597_reg_30757(2),
      I3 => \accu_14_fu_512_reg[7]_i_10_n_8\,
      O => \accu_14_fu_512[3]_i_13_n_3\
    );
\accu_14_fu_512[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_562_reg_30767(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_14_fu_512(2),
      O => \accu_14_fu_512[3]_i_14_n_3\
    );
\accu_14_fu_512[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_14_fu_512(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_14_fu_512[3]_i_15_n_3\
    );
\accu_14_fu_512[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_14_fu_512(1),
      I2 => sext_ln90_597_reg_30757(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_597_reg_30762(1),
      I5 => \accu_14_fu_512_reg[7]_i_10_n_9\,
      O => \accu_14_fu_512[3]_i_16_n_3\
    );
\accu_14_fu_512[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_14_fu_512[3]_i_9_n_3\,
      I1 => \accu_14_fu_512[3]_i_10_n_3\,
      I2 => accu_14_fu_512(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_562_reg_30767(2),
      O => \accu_14_fu_512[3]_i_2_n_3\
    );
\accu_14_fu_512[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_14_fu_512[3]_i_9_n_3\,
      I1 => add_ln169_562_reg_30767(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_14_fu_512(2),
      I4 => \accu_14_fu_512[3]_i_10_n_3\,
      O => \accu_14_fu_512[3]_i_3_n_3\
    );
\accu_14_fu_512[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_14_fu_512_reg[7]_i_10_n_9\,
      I1 => \accu_14_fu_512[3]_i_11_n_3\,
      I2 => accu_14_fu_512(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_562_reg_30767(1),
      O => \accu_14_fu_512[3]_i_4_n_3\
    );
\accu_14_fu_512[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_14_fu_512[3]_i_2_n_3\,
      I1 => accu_14_fu_512(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => add_ln169_562_reg_30767(2),
      I4 => \accu_14_fu_512[3]_i_12_n_3\,
      I5 => \accu_14_fu_512[3]_i_13_n_3\,
      O => \accu_14_fu_512[3]_i_5_n_3\
    );
\accu_14_fu_512[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_14_fu_512[3]_i_10_n_3\,
      I1 => \accu_14_fu_512[3]_i_14_n_3\,
      I2 => \accu_14_fu_512[3]_i_15_n_3\,
      I3 => \accu_14_fu_512[3]_i_11_n_3\,
      I4 => \accu_14_fu_512_reg[7]_i_10_n_9\,
      I5 => add_ln169_562_reg_30767(1),
      O => \accu_14_fu_512[3]_i_6_n_3\
    );
\accu_14_fu_512[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_562_reg_30767(1),
      I1 => \accu_14_fu_512[3]_i_16_n_3\,
      I2 => \accu_14_fu_512_reg[7]_i_10_n_10\,
      I3 => sub_ln90_597_reg_30762(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => accu_14_fu_512(0),
      O => \accu_14_fu_512[3]_i_7_n_3\
    );
\accu_14_fu_512[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_597_reg_30762(0),
      I1 => \accu_14_fu_512_reg[7]_i_10_n_10\,
      I2 => accu_14_fu_512(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_562_reg_30767(0),
      O => \accu_14_fu_512[3]_i_8_n_3\
    );
\accu_14_fu_512[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_14_fu_512(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => \accu_14_fu_512_reg[7]_i_10_n_9\,
      I3 => sub_ln90_597_reg_30762(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_597_reg_30757(2),
      O => \accu_14_fu_512[3]_i_9_n_3\
    );
\accu_14_fu_512[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_14_fu_512(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_14_fu_512[7]_i_11_n_3\
    );
\accu_14_fu_512[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_562_reg_30767(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_14_fu_512(2),
      O => \accu_14_fu_512[7]_i_12_n_3\
    );
\accu_14_fu_512[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_597_reg_30757(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_597_reg_30762(2),
      O => \accu_14_fu_512[7]_i_13_n_3\
    );
\accu_14_fu_512[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_14_fu_512_reg[8]_i_3_n_8\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_14_fu_512(6),
      O => \accu_14_fu_512[7]_i_14_n_3\
    );
\accu_14_fu_512[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_562_reg_30767(3),
      I1 => \accu_14_fu_512_reg[7]_i_10_n_7\,
      I2 => accu_14_fu_512(3),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_14_fu_512[7]_i_15_n_3\
    );
\accu_14_fu_512[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_23_n_3\,
      I1 => \accu_14_fu_512[7]_i_24_n_3\,
      I2 => \accu_14_fu_512[7]_i_25_n_3\,
      I3 => sext_ln169_419_fu_27060_p1(2),
      I4 => \accu_14_fu_512[7]_i_26_n_3\,
      O => \accu_14_fu_512[7]_i_16_n_3\
    );
\accu_14_fu_512[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_419_fu_27060_p1(1),
      I1 => add_ln169_564_reg_30772(1),
      I2 => add_ln169_566_reg_30777(1),
      I3 => add_ln169_564_reg_30772(0),
      I4 => add_ln169_566_reg_30777(0),
      I5 => \accu_14_fu_512[7]_i_27_n_3\,
      O => \accu_14_fu_512[7]_i_17_n_3\
    );
\accu_14_fu_512[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_419_fu_27060_p1(0),
      I1 => add_ln169_566_reg_30777(0),
      I2 => add_ln169_564_reg_30772(0),
      I3 => \accu_14_fu_512[7]_i_28_n_3\,
      O => \accu_14_fu_512[7]_i_18_n_3\
    );
\accu_14_fu_512[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_16_n_3\,
      I1 => \accu_14_fu_512[8]_i_22_n_3\,
      I2 => add_ln169_564_reg_30772(3),
      I3 => add_ln169_566_reg_30777(3),
      I4 => \accu_14_fu_512[8]_i_16_n_3\,
      I5 => sext_ln169_419_fu_27060_p1(3),
      O => \accu_14_fu_512[7]_i_19_n_3\
    );
\accu_14_fu_512[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_14_fu_512(5),
      I1 => \accu_14_fu_512_reg[8]_i_3_n_9\,
      I2 => accu_14_fu_512(6),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => \accu_14_fu_512_reg[8]_i_3_n_8\,
      O => \accu_14_fu_512[7]_i_2_n_3\
    );
\accu_14_fu_512[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_23_n_3\,
      I1 => \accu_14_fu_512[7]_i_24_n_3\,
      I2 => \accu_14_fu_512[7]_i_25_n_3\,
      I3 => \accu_14_fu_512[7]_i_17_n_3\,
      I4 => \accu_14_fu_512[7]_i_26_n_3\,
      I5 => sext_ln169_419_fu_27060_p1(2),
      O => \accu_14_fu_512[7]_i_20_n_3\
    );
\accu_14_fu_512[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_18_n_3\,
      I1 => \accu_14_fu_512[7]_i_29_n_3\,
      I2 => \accu_14_fu_512[7]_i_27_n_3\,
      I3 => sext_ln169_419_fu_27060_p1(1),
      O => \accu_14_fu_512[7]_i_21_n_3\
    );
\accu_14_fu_512[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_419_fu_27060_p1(0),
      I1 => add_ln169_566_reg_30777(0),
      I2 => add_ln169_564_reg_30772(0),
      I3 => \accu_14_fu_512[7]_i_28_n_3\,
      O => \accu_14_fu_512[7]_i_22_n_3\
    );
\accu_14_fu_512[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_575_reg_30797(2),
      I1 => add_ln169_573_reg_30792(2),
      I2 => add_ln169_573_reg_30792(1),
      I3 => add_ln169_575_reg_30797(1),
      I4 => add_ln169_575_reg_30797(0),
      I5 => add_ln169_573_reg_30792(0),
      O => \accu_14_fu_512[7]_i_23_n_3\
    );
\accu_14_fu_512[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_569_reg_30782(2),
      I1 => add_ln169_571_reg_30787(2),
      I2 => add_ln169_571_reg_30787(1),
      I3 => add_ln169_569_reg_30782(1),
      I4 => add_ln169_571_reg_30787(0),
      I5 => add_ln169_569_reg_30782(0),
      O => \accu_14_fu_512[7]_i_24_n_3\
    );
\accu_14_fu_512[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_30_n_3\,
      I1 => \accu_14_fu_512[7]_i_31_n_3\,
      I2 => add_ln169_571_reg_30787(0),
      I3 => add_ln169_569_reg_30782(0),
      I4 => add_ln169_575_reg_30797(0),
      I5 => add_ln169_573_reg_30792(0),
      O => \accu_14_fu_512[7]_i_25_n_3\
    );
\accu_14_fu_512[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => add_ln169_566_reg_30777(2),
      I1 => add_ln169_564_reg_30772(2),
      I2 => add_ln169_566_reg_30777(0),
      I3 => add_ln169_564_reg_30772(0),
      I4 => add_ln169_566_reg_30777(1),
      I5 => add_ln169_564_reg_30772(1),
      O => \accu_14_fu_512[7]_i_26_n_3\
    );
\accu_14_fu_512[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_573_reg_30792(0),
      I1 => add_ln169_575_reg_30797(0),
      I2 => add_ln169_569_reg_30782(0),
      I3 => add_ln169_571_reg_30787(0),
      I4 => \accu_14_fu_512[7]_i_31_n_3\,
      I5 => \accu_14_fu_512[7]_i_30_n_3\,
      O => \accu_14_fu_512[7]_i_27_n_3\
    );
\accu_14_fu_512[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_571_reg_30787(0),
      I1 => add_ln169_569_reg_30782(0),
      I2 => add_ln169_575_reg_30797(0),
      I3 => add_ln169_573_reg_30792(0),
      O => \accu_14_fu_512[7]_i_28_n_3\
    );
\accu_14_fu_512[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_566_reg_30777(0),
      I1 => add_ln169_564_reg_30772(0),
      I2 => add_ln169_566_reg_30777(1),
      I3 => add_ln169_564_reg_30772(1),
      O => \accu_14_fu_512[7]_i_29_n_3\
    );
\accu_14_fu_512[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_14_fu_512(4),
      I1 => \accu_14_fu_512_reg[8]_i_3_n_10\,
      I2 => accu_14_fu_512(5),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => \accu_14_fu_512_reg[8]_i_3_n_9\,
      O => \accu_14_fu_512[7]_i_3_n_3\
    );
\accu_14_fu_512[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_571_reg_30787(0),
      I1 => add_ln169_569_reg_30782(0),
      I2 => add_ln169_571_reg_30787(1),
      I3 => add_ln169_569_reg_30782(1),
      O => \accu_14_fu_512[7]_i_30_n_3\
    );
\accu_14_fu_512[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_575_reg_30797(0),
      I1 => add_ln169_573_reg_30792(0),
      I2 => add_ln169_575_reg_30797(1),
      I3 => add_ln169_573_reg_30792(1),
      O => \accu_14_fu_512[7]_i_31_n_3\
    );
\accu_14_fu_512[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_14_fu_512(4),
      I1 => \accu_14_fu_512_reg[8]_i_3_n_10\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_14_fu_512(3),
      I4 => \accu_14_fu_512_reg[7]_i_10_n_7\,
      I5 => add_ln169_562_reg_30767(3),
      O => \accu_14_fu_512[7]_i_4_n_3\
    );
\accu_14_fu_512[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_11_n_3\,
      I1 => add_ln169_562_reg_30767(3),
      I2 => \accu_14_fu_512_reg[7]_i_10_n_7\,
      I3 => \accu_14_fu_512[7]_i_12_n_3\,
      I4 => \accu_14_fu_512_reg[7]_i_10_n_8\,
      I5 => \accu_14_fu_512[7]_i_13_n_3\,
      O => \accu_14_fu_512[7]_i_5_n_3\
    );
\accu_14_fu_512[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_2_n_3\,
      I1 => \accu_14_fu_512_reg[8]_i_3_n_3\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_14_fu_512(7),
      I4 => \accu_14_fu_512_reg[8]_i_3_n_8\,
      I5 => accu_14_fu_512(6),
      O => \accu_14_fu_512[7]_i_6_n_3\
    );
\accu_14_fu_512[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_14_fu_512_reg[8]_i_3_n_10\,
      I1 => accu_14_fu_512(4),
      I2 => \accu_14_fu_512[7]_i_14_n_3\,
      I3 => \accu_14_fu_512_reg[8]_i_3_n_9\,
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => accu_14_fu_512(5),
      O => \accu_14_fu_512[7]_i_7_n_3\
    );
\accu_14_fu_512[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_4_n_3\,
      I1 => \accu_14_fu_512_reg[8]_i_3_n_9\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_14_fu_512(5),
      I4 => \accu_14_fu_512_reg[8]_i_3_n_10\,
      I5 => accu_14_fu_512(4),
      O => \accu_14_fu_512[7]_i_8_n_3\
    );
\accu_14_fu_512[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_5_n_3\,
      I1 => \accu_14_fu_512[7]_i_15_n_3\,
      I2 => \accu_14_fu_512_reg[8]_i_3_n_10\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_14_fu_512(4),
      O => \accu_14_fu_512[7]_i_9_n_3\
    );
\accu_14_fu_512[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"017F001717FF017F"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_31_n_3\,
      I1 => add_ln169_590_reg_30827(3),
      I2 => add_ln169_588_reg_30822(3),
      I3 => \accu_14_fu_512[8]_i_32_n_3\,
      I4 => \accu_14_fu_512[8]_i_33_n_3\,
      I5 => \accu_14_fu_512[8]_i_34_n_3\,
      O => \accu_14_fu_512[8]_i_11_n_3\
    );
\accu_14_fu_512[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_33_n_3\,
      I1 => \accu_14_fu_512[8]_i_35_n_3\,
      I2 => \accu_14_fu_512[8]_i_34_n_3\,
      I3 => \accu_14_fu_512[8]_i_32_n_3\,
      I4 => \accu_14_fu_512[8]_i_36_n_3\,
      O => sext_ln169_418_fu_27050_p1(4)
    );
\accu_14_fu_512[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_11_n_3\,
      I1 => \accu_14_fu_512[8]_i_37_n_3\,
      I2 => add_ln169_583_reg_30812(3),
      I3 => \accu_14_fu_512[8]_i_38_n_3\,
      I4 => add_ln169_585_reg_30817(3),
      I5 => \accu_14_fu_512[8]_i_39_n_3\,
      O => \accu_14_fu_512[8]_i_13_n_3\
    );
\accu_14_fu_512[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_418_fu_27050_p1(4),
      I1 => \accu_14_fu_512[8]_i_39_n_3\,
      I2 => add_ln169_585_reg_30817(3),
      I3 => \accu_14_fu_512[8]_i_38_n_3\,
      I4 => add_ln169_583_reg_30812(3),
      I5 => \accu_14_fu_512[8]_i_37_n_3\,
      O => \accu_14_fu_512[8]_i_14_n_3\
    );
\accu_14_fu_512[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"871E1E78E187871E"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_40_n_3\,
      I1 => \accu_14_fu_512[8]_i_41_n_3\,
      I2 => \accu_14_fu_512[8]_i_20_n_3\,
      I3 => add_ln169_569_reg_30782(3),
      I4 => add_ln169_571_reg_30787(3),
      I5 => \accu_14_fu_512[8]_i_42_n_3\,
      O => \accu_14_fu_512[8]_i_15_n_3\
    );
\accu_14_fu_512[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => add_ln169_564_reg_30772(1),
      I1 => add_ln169_566_reg_30777(1),
      I2 => add_ln169_564_reg_30772(0),
      I3 => add_ln169_566_reg_30777(0),
      I4 => add_ln169_564_reg_30772(2),
      I5 => add_ln169_566_reg_30777(2),
      O => \accu_14_fu_512[8]_i_16_n_3\
    );
\accu_14_fu_512[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_566_reg_30777(3),
      I1 => add_ln169_564_reg_30772(3),
      I2 => \accu_14_fu_512[8]_i_16_n_3\,
      O => \accu_14_fu_512[8]_i_17_n_3\
    );
\accu_14_fu_512[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_42_n_3\,
      I1 => add_ln169_569_reg_30782(3),
      I2 => add_ln169_571_reg_30787(3),
      I3 => \accu_14_fu_512[8]_i_41_n_3\,
      I4 => \accu_14_fu_512[8]_i_40_n_3\,
      O => \accu_14_fu_512[8]_i_18_n_3\
    );
\accu_14_fu_512[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_569_reg_30782(3),
      I1 => add_ln169_571_reg_30787(3),
      I2 => \accu_14_fu_512[8]_i_42_n_3\,
      O => \accu_14_fu_512[8]_i_19_n_3\
    );
\accu_14_fu_512[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_14_fu_512_reg[8]_i_3_n_8\,
      I1 => accu_14_fu_512(6),
      I2 => \accu_14_fu_512_reg[8]_i_3_n_3\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_14_fu_512(8),
      I5 => accu_14_fu_512(7),
      O => \accu_14_fu_512[8]_i_2_n_3\
    );
\accu_14_fu_512[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => add_ln169_573_reg_30792(3),
      I1 => add_ln169_575_reg_30797(3),
      I2 => \accu_14_fu_512[8]_i_43_n_3\,
      O => \accu_14_fu_512[8]_i_20_n_3\
    );
\accu_14_fu_512[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_16_n_3\,
      I1 => add_ln169_566_reg_30777(3),
      I2 => add_ln169_564_reg_30772(3),
      O => \accu_14_fu_512[8]_i_21_n_3\
    );
\accu_14_fu_512[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_40_n_3\,
      I1 => \accu_14_fu_512[8]_i_42_n_3\,
      I2 => add_ln169_569_reg_30782(3),
      I3 => add_ln169_571_reg_30787(3),
      I4 => \accu_14_fu_512[8]_i_41_n_3\,
      O => \accu_14_fu_512[8]_i_22_n_3\
    );
\accu_14_fu_512[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_34_n_3\,
      I1 => \accu_14_fu_512[8]_i_35_n_3\,
      I2 => \accu_14_fu_512[8]_i_33_n_3\,
      O => sext_ln169_418_fu_27050_p1(3)
    );
\accu_14_fu_512[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_44_n_3\,
      I1 => \accu_14_fu_512[8]_i_45_n_3\,
      I2 => \accu_14_fu_512[8]_i_46_n_3\,
      O => sext_ln169_418_fu_27050_p1(2)
    );
\accu_14_fu_512[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_593_reg_30832(0),
      I1 => add_ln169_595_reg_30837(0),
      I2 => add_ln169_588_reg_30822(0),
      I3 => add_ln169_590_reg_30827(0),
      I4 => \accu_14_fu_512[8]_i_47_n_3\,
      I5 => \accu_14_fu_512[8]_i_48_n_3\,
      O => sext_ln169_418_fu_27050_p1(1)
    );
\accu_14_fu_512[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_590_reg_30827(0),
      I1 => add_ln169_588_reg_30822(0),
      I2 => add_ln169_595_reg_30837(0),
      I3 => add_ln169_593_reg_30832(0),
      O => sext_ln169_418_fu_27050_p1(0)
    );
\accu_14_fu_512[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_418_fu_27050_p1(3),
      I1 => \accu_14_fu_512[8]_i_49_n_3\,
      I2 => add_ln169_581_reg_30807(3),
      I3 => add_ln169_579_reg_30802(3),
      I4 => \accu_14_fu_512[8]_i_50_n_3\,
      I5 => \accu_14_fu_512[8]_i_51_n_3\,
      O => \accu_14_fu_512[8]_i_27_n_3\
    );
\accu_14_fu_512[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_418_fu_27050_p1(2),
      I1 => \accu_14_fu_512[8]_i_52_n_3\,
      I2 => \accu_14_fu_512[8]_i_53_n_3\,
      I3 => \accu_14_fu_512[8]_i_54_n_3\,
      O => \accu_14_fu_512[8]_i_28_n_3\
    );
\accu_14_fu_512[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_418_fu_27050_p1(1),
      I1 => \accu_14_fu_512[8]_i_55_n_3\,
      I2 => \accu_14_fu_512[8]_i_56_n_3\,
      I3 => \accu_14_fu_512[8]_i_57_n_3\,
      O => \accu_14_fu_512[8]_i_29_n_3\
    );
\accu_14_fu_512[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_418_fu_27050_p1(0),
      I1 => add_ln169_581_reg_30807(0),
      I2 => add_ln169_579_reg_30802(0),
      I3 => add_ln169_585_reg_30817(0),
      I4 => add_ln169_583_reg_30812(0),
      O => \accu_14_fu_512[8]_i_30_n_3\
    );
\accu_14_fu_512[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111177717777777"
    )
        port map (
      I0 => add_ln169_588_reg_30822(2),
      I1 => add_ln169_590_reg_30827(2),
      I2 => add_ln169_588_reg_30822(0),
      I3 => add_ln169_590_reg_30827(0),
      I4 => add_ln169_590_reg_30827(1),
      I5 => add_ln169_588_reg_30822(1),
      O => \accu_14_fu_512[8]_i_31_n_3\
    );
\accu_14_fu_512[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_593_reg_30832(3),
      I1 => add_ln169_595_reg_30837(3),
      I2 => \accu_14_fu_512[8]_i_58_n_3\,
      O => \accu_14_fu_512[8]_i_32_n_3\
    );
\accu_14_fu_512[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88E8E8EE"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_45_n_3\,
      I1 => \accu_14_fu_512[8]_i_46_n_3\,
      I2 => \accu_14_fu_512[8]_i_47_n_3\,
      I3 => \accu_14_fu_512[8]_i_48_n_3\,
      I4 => \accu_14_fu_512[8]_i_59_n_3\,
      O => \accu_14_fu_512[8]_i_33_n_3\
    );
\accu_14_fu_512[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_58_n_3\,
      I1 => add_ln169_595_reg_30837(3),
      I2 => add_ln169_593_reg_30832(3),
      O => \accu_14_fu_512[8]_i_34_n_3\
    );
\accu_14_fu_512[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_31_n_3\,
      I1 => add_ln169_590_reg_30827(3),
      I2 => add_ln169_588_reg_30822(3),
      O => \accu_14_fu_512[8]_i_35_n_3\
    );
\accu_14_fu_512[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => add_ln169_588_reg_30822(3),
      I1 => add_ln169_590_reg_30827(3),
      I2 => \accu_14_fu_512[8]_i_31_n_3\,
      O => \accu_14_fu_512[8]_i_36_n_3\
    );
\accu_14_fu_512[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_579_reg_30802(3),
      I1 => \accu_14_fu_512[8]_i_49_n_3\,
      I2 => add_ln169_581_reg_30807(3),
      O => \accu_14_fu_512[8]_i_37_n_3\
    );
\accu_14_fu_512[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_585_reg_30817(0),
      I1 => add_ln169_583_reg_30812(0),
      I2 => add_ln169_583_reg_30812(1),
      I3 => add_ln169_585_reg_30817(1),
      I4 => add_ln169_583_reg_30812(2),
      I5 => add_ln169_585_reg_30817(2),
      O => \accu_14_fu_512[8]_i_38_n_3\
    );
\accu_14_fu_512[8]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_51_n_3\,
      I1 => \accu_14_fu_512[8]_i_49_n_3\,
      I2 => add_ln169_581_reg_30807(3),
      I3 => add_ln169_579_reg_30802(3),
      I4 => \accu_14_fu_512[8]_i_50_n_3\,
      O => \accu_14_fu_512[8]_i_39_n_3\
    );
\accu_14_fu_512[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_14_fu_512[7]_i_30_n_3\,
      I1 => \accu_14_fu_512[7]_i_31_n_3\,
      I2 => \accu_14_fu_512[8]_i_60_n_3\,
      I3 => \accu_14_fu_512[7]_i_23_n_3\,
      I4 => \accu_14_fu_512[7]_i_24_n_3\,
      O => \accu_14_fu_512[8]_i_40_n_3\
    );
\accu_14_fu_512[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_575_reg_30797(3),
      I1 => add_ln169_573_reg_30792(3),
      I2 => \accu_14_fu_512[8]_i_43_n_3\,
      O => \accu_14_fu_512[8]_i_41_n_3\
    );
\accu_14_fu_512[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_569_reg_30782(0),
      I1 => add_ln169_571_reg_30787(0),
      I2 => add_ln169_569_reg_30782(1),
      I3 => add_ln169_571_reg_30787(1),
      I4 => add_ln169_569_reg_30782(2),
      I5 => add_ln169_571_reg_30787(2),
      O => \accu_14_fu_512[8]_i_42_n_3\
    );
\accu_14_fu_512[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_573_reg_30792(0),
      I1 => add_ln169_575_reg_30797(0),
      I2 => add_ln169_575_reg_30797(1),
      I3 => add_ln169_573_reg_30792(1),
      I4 => add_ln169_575_reg_30797(2),
      I5 => add_ln169_573_reg_30792(2),
      O => \accu_14_fu_512[8]_i_43_n_3\
    );
\accu_14_fu_512[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD44DD44DDDDD"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_47_n_3\,
      I1 => \accu_14_fu_512[8]_i_48_n_3\,
      I2 => add_ln169_590_reg_30827(0),
      I3 => add_ln169_588_reg_30822(0),
      I4 => add_ln169_595_reg_30837(0),
      I5 => add_ln169_593_reg_30832(0),
      O => \accu_14_fu_512[8]_i_44_n_3\
    );
\accu_14_fu_512[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_588_reg_30822(1),
      I1 => add_ln169_590_reg_30827(1),
      I2 => add_ln169_590_reg_30827(0),
      I3 => add_ln169_588_reg_30822(0),
      I4 => add_ln169_588_reg_30822(2),
      I5 => add_ln169_590_reg_30827(2),
      O => \accu_14_fu_512[8]_i_45_n_3\
    );
\accu_14_fu_512[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_595_reg_30837(1),
      I1 => add_ln169_593_reg_30832(1),
      I2 => add_ln169_595_reg_30837(0),
      I3 => add_ln169_593_reg_30832(0),
      I4 => add_ln169_595_reg_30837(2),
      I5 => add_ln169_593_reg_30832(2),
      O => \accu_14_fu_512[8]_i_46_n_3\
    );
\accu_14_fu_512[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_595_reg_30837(0),
      I1 => add_ln169_593_reg_30832(0),
      I2 => add_ln169_595_reg_30837(1),
      I3 => add_ln169_593_reg_30832(1),
      O => \accu_14_fu_512[8]_i_47_n_3\
    );
\accu_14_fu_512[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_590_reg_30827(0),
      I1 => add_ln169_588_reg_30822(0),
      I2 => add_ln169_590_reg_30827(1),
      I3 => add_ln169_588_reg_30822(1),
      O => \accu_14_fu_512[8]_i_48_n_3\
    );
\accu_14_fu_512[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_581_reg_30807(0),
      I1 => add_ln169_579_reg_30802(0),
      I2 => add_ln169_579_reg_30802(1),
      I3 => add_ln169_581_reg_30807(1),
      I4 => add_ln169_579_reg_30802(2),
      I5 => add_ln169_581_reg_30807(2),
      O => \accu_14_fu_512[8]_i_49_n_3\
    );
\accu_14_fu_512[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22282888"
    )
        port map (
      I0 => sext_ln169_419_fu_27060_p1(4),
      I1 => \accu_14_fu_512[8]_i_15_n_3\,
      I2 => add_ln169_566_reg_30777(3),
      I3 => add_ln169_564_reg_30772(3),
      I4 => \accu_14_fu_512[8]_i_16_n_3\,
      O => \accu_14_fu_512[8]_i_5_n_3\
    );
\accu_14_fu_512[8]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_583_reg_30812(3),
      I1 => add_ln169_585_reg_30817(3),
      I2 => \accu_14_fu_512[8]_i_38_n_3\,
      O => \accu_14_fu_512[8]_i_50_n_3\
    );
\accu_14_fu_512[8]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_57_n_3\,
      I1 => \accu_14_fu_512[8]_i_55_n_3\,
      I2 => \accu_14_fu_512[8]_i_56_n_3\,
      I3 => \accu_14_fu_512[8]_i_52_n_3\,
      I4 => \accu_14_fu_512[8]_i_53_n_3\,
      O => \accu_14_fu_512[8]_i_51_n_3\
    );
\accu_14_fu_512[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_581_reg_30807(1),
      I1 => add_ln169_579_reg_30802(1),
      I2 => add_ln169_579_reg_30802(0),
      I3 => add_ln169_581_reg_30807(0),
      I4 => add_ln169_579_reg_30802(2),
      I5 => add_ln169_581_reg_30807(2),
      O => \accu_14_fu_512[8]_i_52_n_3\
    );
\accu_14_fu_512[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_585_reg_30817(1),
      I1 => add_ln169_583_reg_30812(1),
      I2 => add_ln169_583_reg_30812(0),
      I3 => add_ln169_585_reg_30817(0),
      I4 => add_ln169_583_reg_30812(2),
      I5 => add_ln169_585_reg_30817(2),
      O => \accu_14_fu_512[8]_i_53_n_3\
    );
\accu_14_fu_512[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_583_reg_30812(0),
      I1 => add_ln169_585_reg_30817(0),
      I2 => add_ln169_579_reg_30802(0),
      I3 => add_ln169_581_reg_30807(0),
      I4 => \accu_14_fu_512[8]_i_55_n_3\,
      I5 => \accu_14_fu_512[8]_i_56_n_3\,
      O => \accu_14_fu_512[8]_i_54_n_3\
    );
\accu_14_fu_512[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_579_reg_30802(0),
      I1 => add_ln169_581_reg_30807(0),
      I2 => add_ln169_579_reg_30802(1),
      I3 => add_ln169_581_reg_30807(1),
      O => \accu_14_fu_512[8]_i_55_n_3\
    );
\accu_14_fu_512[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_583_reg_30812(0),
      I1 => add_ln169_585_reg_30817(0),
      I2 => add_ln169_583_reg_30812(1),
      I3 => add_ln169_585_reg_30817(1),
      O => \accu_14_fu_512[8]_i_56_n_3\
    );
\accu_14_fu_512[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_583_reg_30812(0),
      I1 => add_ln169_585_reg_30817(0),
      I2 => add_ln169_579_reg_30802(0),
      I3 => add_ln169_581_reg_30807(0),
      O => \accu_14_fu_512[8]_i_57_n_3\
    );
\accu_14_fu_512[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_593_reg_30832(0),
      I1 => add_ln169_595_reg_30837(0),
      I2 => add_ln169_593_reg_30832(1),
      I3 => add_ln169_595_reg_30837(1),
      I4 => add_ln169_593_reg_30832(2),
      I5 => add_ln169_595_reg_30837(2),
      O => \accu_14_fu_512[8]_i_58_n_3\
    );
\accu_14_fu_512[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_590_reg_30827(0),
      I1 => add_ln169_588_reg_30822(0),
      I2 => add_ln169_595_reg_30837(0),
      I3 => add_ln169_593_reg_30832(0),
      O => \accu_14_fu_512[8]_i_59_n_3\
    );
\accu_14_fu_512[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_15_n_3\,
      I1 => add_ln169_566_reg_30777(3),
      I2 => add_ln169_564_reg_30772(3),
      I3 => \accu_14_fu_512[8]_i_16_n_3\,
      I4 => sext_ln169_419_fu_27060_p1(4),
      O => \accu_14_fu_512[8]_i_6_n_3\
    );
\accu_14_fu_512[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_571_reg_30787(0),
      I1 => add_ln169_569_reg_30782(0),
      I2 => add_ln169_575_reg_30797(0),
      I3 => add_ln169_573_reg_30792(0),
      O => \accu_14_fu_512[8]_i_60_n_3\
    );
\accu_14_fu_512[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00022BBFFFFDD440"
    )
        port map (
      I0 => \accu_14_fu_512[8]_i_17_n_3\,
      I1 => \accu_14_fu_512[8]_i_18_n_3\,
      I2 => \accu_14_fu_512[8]_i_19_n_3\,
      I3 => \accu_14_fu_512[8]_i_20_n_3\,
      I4 => sext_ln169_419_fu_27060_p1(5),
      I5 => \accu_14_fu_512_reg[8]_i_4_n_4\,
      O => \accu_14_fu_512[8]_i_7_n_3\
    );
\accu_14_fu_512[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881177E7EE88117"
    )
        port map (
      I0 => sext_ln169_419_fu_27060_p1(4),
      I1 => \accu_14_fu_512[8]_i_18_n_3\,
      I2 => \accu_14_fu_512[8]_i_19_n_3\,
      I3 => \accu_14_fu_512[8]_i_20_n_3\,
      I4 => sext_ln169_419_fu_27060_p1(5),
      I5 => \accu_14_fu_512[8]_i_17_n_3\,
      O => \accu_14_fu_512[8]_i_8_n_3\
    );
\accu_14_fu_512[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => sext_ln169_419_fu_27060_p1(4),
      I1 => \accu_14_fu_512[8]_i_17_n_3\,
      I2 => \accu_14_fu_512[8]_i_15_n_3\,
      I3 => \accu_14_fu_512[8]_i_21_n_3\,
      I4 => \accu_14_fu_512[8]_i_22_n_3\,
      I5 => sext_ln169_419_fu_27060_p1(3),
      O => \accu_14_fu_512[8]_i_9_n_3\
    );
\accu_14_fu_512_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(0),
      Q => accu_14_fu_512(0),
      R => '0'
    );
\accu_14_fu_512_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(1),
      Q => accu_14_fu_512(1),
      R => '0'
    );
\accu_14_fu_512_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(2),
      Q => accu_14_fu_512(2),
      R => '0'
    );
\accu_14_fu_512_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(3),
      Q => accu_14_fu_512(3),
      R => '0'
    );
\accu_14_fu_512_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_14_fu_512_reg[3]_i_1_n_3\,
      CO(2) => \accu_14_fu_512_reg[3]_i_1_n_4\,
      CO(1) => \accu_14_fu_512_reg[3]_i_1_n_5\,
      CO(0) => \accu_14_fu_512_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_14_fu_512[3]_i_2_n_3\,
      DI(2) => \accu_14_fu_512[3]_i_3_n_3\,
      DI(1) => \accu_14_fu_512[3]_i_4_n_3\,
      DI(0) => add_ln169_562_reg_30767(0),
      O(3 downto 0) => accu_46_fu_27064_p2(3 downto 0),
      S(3) => \accu_14_fu_512[3]_i_5_n_3\,
      S(2) => \accu_14_fu_512[3]_i_6_n_3\,
      S(1) => \accu_14_fu_512[3]_i_7_n_3\,
      S(0) => \accu_14_fu_512[3]_i_8_n_3\
    );
\accu_14_fu_512_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(4),
      Q => accu_14_fu_512(4),
      R => '0'
    );
\accu_14_fu_512_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(5),
      Q => accu_14_fu_512(5),
      R => '0'
    );
\accu_14_fu_512_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(6),
      Q => accu_14_fu_512(6),
      R => '0'
    );
\accu_14_fu_512_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(7),
      Q => accu_14_fu_512(7),
      R => '0'
    );
\accu_14_fu_512_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_14_fu_512_reg[3]_i_1_n_3\,
      CO(3) => \accu_14_fu_512_reg[7]_i_1_n_3\,
      CO(2) => \accu_14_fu_512_reg[7]_i_1_n_4\,
      CO(1) => \accu_14_fu_512_reg[7]_i_1_n_5\,
      CO(0) => \accu_14_fu_512_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_14_fu_512[7]_i_2_n_3\,
      DI(2) => \accu_14_fu_512[7]_i_3_n_3\,
      DI(1) => \accu_14_fu_512[7]_i_4_n_3\,
      DI(0) => \accu_14_fu_512[7]_i_5_n_3\,
      O(3 downto 0) => accu_46_fu_27064_p2(7 downto 4),
      S(3) => \accu_14_fu_512[7]_i_6_n_3\,
      S(2) => \accu_14_fu_512[7]_i_7_n_3\,
      S(1) => \accu_14_fu_512[7]_i_8_n_3\,
      S(0) => \accu_14_fu_512[7]_i_9_n_3\
    );
\accu_14_fu_512_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_14_fu_512_reg[7]_i_10_n_3\,
      CO(2) => \accu_14_fu_512_reg[7]_i_10_n_4\,
      CO(1) => \accu_14_fu_512_reg[7]_i_10_n_5\,
      CO(0) => \accu_14_fu_512_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_14_fu_512[7]_i_16_n_3\,
      DI(2) => \accu_14_fu_512[7]_i_17_n_3\,
      DI(1) => \accu_14_fu_512[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_14_fu_512_reg[7]_i_10_n_7\,
      O(2) => \accu_14_fu_512_reg[7]_i_10_n_8\,
      O(1) => \accu_14_fu_512_reg[7]_i_10_n_9\,
      O(0) => \accu_14_fu_512_reg[7]_i_10_n_10\,
      S(3) => \accu_14_fu_512[7]_i_19_n_3\,
      S(2) => \accu_14_fu_512[7]_i_20_n_3\,
      S(1) => \accu_14_fu_512[7]_i_21_n_3\,
      S(0) => \accu_14_fu_512[7]_i_22_n_3\
    );
\accu_14_fu_512_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_46_fu_27064_p2(8),
      Q => accu_14_fu_512(8),
      R => '0'
    );
\accu_14_fu_512_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_14_fu_512_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_14_fu_512_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_14_fu_512_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_46_fu_27064_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_14_fu_512[8]_i_2_n_3\
    );
\accu_14_fu_512_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_14_fu_512_reg[8]_i_10_n_3\,
      CO(2) => \accu_14_fu_512_reg[8]_i_10_n_4\,
      CO(1) => \accu_14_fu_512_reg[8]_i_10_n_5\,
      CO(0) => \accu_14_fu_512_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_418_fu_27050_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_419_fu_27060_p1(3 downto 0),
      S(3) => \accu_14_fu_512[8]_i_27_n_3\,
      S(2) => \accu_14_fu_512[8]_i_28_n_3\,
      S(1) => \accu_14_fu_512[8]_i_29_n_3\,
      S(0) => \accu_14_fu_512[8]_i_30_n_3\
    );
\accu_14_fu_512_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_14_fu_512_reg[7]_i_10_n_3\,
      CO(3) => \accu_14_fu_512_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_14_fu_512_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_14_fu_512_reg[8]_i_3_n_5\,
      CO(0) => \accu_14_fu_512_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_14_fu_512_reg[8]_i_4_n_4\,
      DI(1) => \accu_14_fu_512[8]_i_5_n_3\,
      DI(0) => \accu_14_fu_512[8]_i_6_n_3\,
      O(3) => \NLW_accu_14_fu_512_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_14_fu_512_reg[8]_i_3_n_8\,
      O(1) => \accu_14_fu_512_reg[8]_i_3_n_9\,
      O(0) => \accu_14_fu_512_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_14_fu_512[8]_i_7_n_3\,
      S(1) => \accu_14_fu_512[8]_i_8_n_3\,
      S(0) => \accu_14_fu_512[8]_i_9_n_3\
    );
\accu_14_fu_512_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_14_fu_512_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_14_fu_512_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_14_fu_512_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_14_fu_512_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_14_fu_512_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_14_fu_512[8]_i_11_n_3\,
      DI(0) => sext_ln169_418_fu_27050_p1(4),
      O(3 downto 2) => \NLW_accu_14_fu_512_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_419_fu_27060_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_14_fu_512[8]_i_13_n_3\,
      S(0) => \accu_14_fu_512[8]_i_14_n_3\
    );
\accu_15_fu_516[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_15_fu_516_reg[7]_i_10_n_8\,
      I1 => sub_ln90_637_reg_30847(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_637_reg_30842(2),
      O => \accu_15_fu_516[3]_i_10_n_3\
    );
\accu_15_fu_516[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_637_reg_30842(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_637_reg_30847(1),
      O => \accu_15_fu_516[3]_i_11_n_3\
    );
\accu_15_fu_516[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_637_reg_30847(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_637_reg_30842(2),
      I3 => \accu_15_fu_516_reg[7]_i_10_n_8\,
      O => \accu_15_fu_516[3]_i_12_n_3\
    );
\accu_15_fu_516[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_15_fu_516(1),
      I2 => sext_ln90_637_reg_30842(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_637_reg_30847(1),
      I5 => \accu_15_fu_516_reg[7]_i_10_n_9\,
      O => \accu_15_fu_516[3]_i_13_n_3\
    );
\accu_15_fu_516[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_15_fu_516[3]_i_9_n_3\,
      I1 => \accu_15_fu_516[3]_i_10_n_3\,
      I2 => accu_15_fu_516(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_602_reg_30852(2),
      O => \accu_15_fu_516[3]_i_2_n_3\
    );
\accu_15_fu_516[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_15_fu_516[3]_i_9_n_3\,
      I1 => add_ln169_602_reg_30852(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_15_fu_516(2),
      I4 => \accu_15_fu_516[3]_i_10_n_3\,
      O => \accu_15_fu_516[3]_i_3_n_3\
    );
\accu_15_fu_516[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_15_fu_516_reg[7]_i_10_n_9\,
      I1 => \accu_15_fu_516[3]_i_11_n_3\,
      I2 => accu_15_fu_516(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_602_reg_30852(1),
      O => \accu_15_fu_516[3]_i_4_n_3\
    );
\accu_15_fu_516[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969999966966666"
    )
        port map (
      I0 => \accu_15_fu_516[3]_i_2_n_3\,
      I1 => \accu_15_fu_516[7]_i_12_n_3\,
      I2 => add_ln169_602_reg_30852(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_15_fu_516(2),
      I5 => \accu_15_fu_516[3]_i_12_n_3\,
      O => \accu_15_fu_516[3]_i_5_n_3\
    );
\accu_15_fu_516[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65659AAAAAAAAA"
    )
        port map (
      I0 => \accu_15_fu_516[3]_i_3_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_15_fu_516(1),
      I3 => \accu_15_fu_516[3]_i_11_n_3\,
      I4 => \accu_15_fu_516_reg[7]_i_10_n_9\,
      I5 => add_ln169_602_reg_30852(1),
      O => \accu_15_fu_516[3]_i_6_n_3\
    );
\accu_15_fu_516[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_602_reg_30852(1),
      I1 => \accu_15_fu_516[3]_i_13_n_3\,
      I2 => \accu_15_fu_516_reg[7]_i_10_n_10\,
      I3 => sub_ln90_637_reg_30847(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_15_fu_516(0),
      O => \accu_15_fu_516[3]_i_7_n_3\
    );
\accu_15_fu_516[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_637_reg_30847(0),
      I1 => \accu_15_fu_516_reg[7]_i_10_n_10\,
      I2 => accu_15_fu_516(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_602_reg_30852(0),
      O => \accu_15_fu_516[3]_i_8_n_3\
    );
\accu_15_fu_516[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A808FEAEA808"
    )
        port map (
      I0 => \accu_15_fu_516_reg[7]_i_10_n_9\,
      I1 => sub_ln90_637_reg_30847(1),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_637_reg_30842(2),
      I4 => accu_15_fu_516(1),
      I5 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      O => \accu_15_fu_516[3]_i_9_n_3\
    );
\accu_15_fu_516[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_602_reg_30852(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_15_fu_516(2),
      O => \accu_15_fu_516[7]_i_11_n_3\
    );
\accu_15_fu_516[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_15_fu_516(3),
      I2 => add_ln169_602_reg_30852(3),
      I3 => \accu_15_fu_516_reg[7]_i_10_n_7\,
      O => \accu_15_fu_516[7]_i_12_n_3\
    );
\accu_15_fu_516[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_15_fu_516_reg[8]_i_3_n_8\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_15_fu_516(6),
      O => \accu_15_fu_516[7]_i_13_n_3\
    );
\accu_15_fu_516[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FD"
    )
        port map (
      I0 => accu_15_fu_516(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => add_ln169_602_reg_30852(3),
      I3 => \accu_15_fu_516_reg[7]_i_10_n_7\,
      O => \accu_15_fu_516[7]_i_14_n_3\
    );
\accu_15_fu_516[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9600FF96"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_22_n_3\,
      I1 => \accu_15_fu_516[7]_i_23_n_3\,
      I2 => \accu_15_fu_516[7]_i_24_n_3\,
      I3 => sext_ln169_447_fu_27254_p1(2),
      I4 => \accu_15_fu_516[7]_i_25_n_3\,
      O => \accu_15_fu_516[7]_i_15_n_3\
    );
\accu_15_fu_516[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_447_fu_27254_p1(1),
      I1 => add_ln169_604_reg_30857(1),
      I2 => add_ln169_606_reg_30862(1),
      I3 => add_ln169_604_reg_30857(0),
      I4 => add_ln169_606_reg_30862(0),
      I5 => \accu_15_fu_516[7]_i_26_n_3\,
      O => \accu_15_fu_516[7]_i_16_n_3\
    );
\accu_15_fu_516[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_447_fu_27254_p1(0),
      I1 => add_ln169_606_reg_30862(0),
      I2 => add_ln169_604_reg_30857(0),
      I3 => \accu_15_fu_516[7]_i_27_n_3\,
      O => \accu_15_fu_516[7]_i_17_n_3\
    );
\accu_15_fu_516[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_15_n_3\,
      I1 => add_ln169_604_reg_30857(3),
      I2 => add_ln169_606_reg_30862(3),
      I3 => \accu_15_fu_516[8]_i_16_n_3\,
      I4 => \accu_15_fu_516[8]_i_21_n_3\,
      I5 => sext_ln169_447_fu_27254_p1(3),
      O => \accu_15_fu_516[7]_i_18_n_3\
    );
\accu_15_fu_516[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_22_n_3\,
      I1 => \accu_15_fu_516[7]_i_23_n_3\,
      I2 => \accu_15_fu_516[7]_i_24_n_3\,
      I3 => \accu_15_fu_516[7]_i_16_n_3\,
      I4 => sext_ln169_447_fu_27254_p1(2),
      I5 => \accu_15_fu_516[7]_i_25_n_3\,
      O => \accu_15_fu_516[7]_i_19_n_3\
    );
\accu_15_fu_516[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_15_fu_516(5),
      I1 => \accu_15_fu_516_reg[8]_i_3_n_9\,
      I2 => accu_15_fu_516(6),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_15_fu_516_reg[8]_i_3_n_8\,
      O => \accu_15_fu_516[7]_i_2_n_3\
    );
\accu_15_fu_516[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_17_n_3\,
      I1 => \accu_15_fu_516[7]_i_28_n_3\,
      I2 => \accu_15_fu_516[7]_i_26_n_3\,
      I3 => sext_ln169_447_fu_27254_p1(1),
      O => \accu_15_fu_516[7]_i_20_n_3\
    );
\accu_15_fu_516[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_447_fu_27254_p1(0),
      I1 => add_ln169_606_reg_30862(0),
      I2 => add_ln169_604_reg_30857(0),
      I3 => \accu_15_fu_516[7]_i_27_n_3\,
      O => \accu_15_fu_516[7]_i_21_n_3\
    );
\accu_15_fu_516[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_611_reg_30872(0),
      I1 => add_ln169_609_reg_30867(0),
      I2 => add_ln169_615_reg_30882(0),
      I3 => add_ln169_613_reg_30877(0),
      I4 => \accu_15_fu_516[7]_i_29_n_3\,
      I5 => \accu_15_fu_516[7]_i_30_n_3\,
      O => \accu_15_fu_516[7]_i_22_n_3\
    );
\accu_15_fu_516[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_613_reg_30877(2),
      I1 => add_ln169_615_reg_30882(2),
      I2 => add_ln169_615_reg_30882(1),
      I3 => add_ln169_613_reg_30877(1),
      I4 => add_ln169_615_reg_30882(0),
      I5 => add_ln169_613_reg_30877(0),
      O => \accu_15_fu_516[7]_i_23_n_3\
    );
\accu_15_fu_516[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_609_reg_30867(2),
      I1 => add_ln169_611_reg_30872(2),
      I2 => add_ln169_611_reg_30872(1),
      I3 => add_ln169_609_reg_30867(1),
      I4 => add_ln169_611_reg_30872(0),
      I5 => add_ln169_609_reg_30867(0),
      O => \accu_15_fu_516[7]_i_24_n_3\
    );
\accu_15_fu_516[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_606_reg_30862(0),
      I1 => add_ln169_604_reg_30857(0),
      I2 => add_ln169_604_reg_30857(1),
      I3 => add_ln169_606_reg_30862(1),
      I4 => add_ln169_606_reg_30862(2),
      I5 => add_ln169_604_reg_30857(2),
      O => \accu_15_fu_516[7]_i_25_n_3\
    );
\accu_15_fu_516[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_613_reg_30877(0),
      I1 => add_ln169_615_reg_30882(0),
      I2 => add_ln169_609_reg_30867(0),
      I3 => add_ln169_611_reg_30872(0),
      I4 => \accu_15_fu_516[7]_i_30_n_3\,
      I5 => \accu_15_fu_516[7]_i_29_n_3\,
      O => \accu_15_fu_516[7]_i_26_n_3\
    );
\accu_15_fu_516[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_611_reg_30872(0),
      I1 => add_ln169_609_reg_30867(0),
      I2 => add_ln169_615_reg_30882(0),
      I3 => add_ln169_613_reg_30877(0),
      O => \accu_15_fu_516[7]_i_27_n_3\
    );
\accu_15_fu_516[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_606_reg_30862(0),
      I1 => add_ln169_604_reg_30857(0),
      I2 => add_ln169_606_reg_30862(1),
      I3 => add_ln169_604_reg_30857(1),
      O => \accu_15_fu_516[7]_i_28_n_3\
    );
\accu_15_fu_516[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_611_reg_30872(0),
      I1 => add_ln169_609_reg_30867(0),
      I2 => add_ln169_611_reg_30872(1),
      I3 => add_ln169_609_reg_30867(1),
      O => \accu_15_fu_516[7]_i_29_n_3\
    );
\accu_15_fu_516[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_15_fu_516(4),
      I1 => \accu_15_fu_516_reg[8]_i_3_n_10\,
      I2 => accu_15_fu_516(5),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_15_fu_516_reg[8]_i_3_n_9\,
      O => \accu_15_fu_516[7]_i_3_n_3\
    );
\accu_15_fu_516[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_615_reg_30882(0),
      I1 => add_ln169_613_reg_30877(0),
      I2 => add_ln169_615_reg_30882(1),
      I3 => add_ln169_613_reg_30877(1),
      O => \accu_15_fu_516[7]_i_30_n_3\
    );
\accu_15_fu_516[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030909900300090"
    )
        port map (
      I0 => accu_15_fu_516(4),
      I1 => \accu_15_fu_516_reg[8]_i_3_n_10\,
      I2 => \accu_15_fu_516_reg[7]_i_10_n_7\,
      I3 => add_ln169_602_reg_30852(3),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_15_fu_516(3),
      O => \accu_15_fu_516[7]_i_4_n_3\
    );
\accu_15_fu_516[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D0000FFFFFF1D"
    )
        port map (
      I0 => sub_ln90_637_reg_30847(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_637_reg_30842(2),
      I3 => \accu_15_fu_516_reg[7]_i_10_n_8\,
      I4 => \accu_15_fu_516[7]_i_11_n_3\,
      I5 => \accu_15_fu_516[7]_i_12_n_3\,
      O => \accu_15_fu_516[7]_i_5_n_3\
    );
\accu_15_fu_516[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A6556A99A65659A"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_2_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_15_fu_516(7),
      I3 => \accu_15_fu_516_reg[8]_i_3_n_3\,
      I4 => \accu_15_fu_516_reg[8]_i_3_n_8\,
      I5 => accu_15_fu_516(6),
      O => \accu_15_fu_516[7]_i_6_n_3\
    );
\accu_15_fu_516[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_15_fu_516_reg[8]_i_3_n_10\,
      I1 => accu_15_fu_516(4),
      I2 => \accu_15_fu_516[7]_i_13_n_3\,
      I3 => \accu_15_fu_516_reg[8]_i_3_n_9\,
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_15_fu_516(5),
      O => \accu_15_fu_516[7]_i_7_n_3\
    );
\accu_15_fu_516[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_4_n_3\,
      I1 => \accu_15_fu_516_reg[8]_i_3_n_9\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_15_fu_516(5),
      I4 => \accu_15_fu_516_reg[8]_i_3_n_10\,
      I5 => accu_15_fu_516(4),
      O => \accu_15_fu_516[7]_i_8_n_3\
    );
\accu_15_fu_516[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_5_n_3\,
      I1 => \accu_15_fu_516[7]_i_14_n_3\,
      I2 => \accu_15_fu_516_reg[8]_i_3_n_10\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_15_fu_516(4),
      O => \accu_15_fu_516[7]_i_9_n_3\
    );
\accu_15_fu_516[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022AABBF"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_31_n_3\,
      I1 => \accu_15_fu_516[8]_i_32_n_3\,
      I2 => add_ln169_633_reg_30917(3),
      I3 => add_ln169_635_reg_30922(3),
      I4 => \accu_15_fu_516[8]_i_33_n_3\,
      O => \accu_15_fu_516[8]_i_11_n_3\
    );
\accu_15_fu_516[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_33_n_3\,
      I1 => add_ln169_635_reg_30922(3),
      I2 => add_ln169_633_reg_30917(3),
      I3 => \accu_15_fu_516[8]_i_32_n_3\,
      I4 => \accu_15_fu_516[8]_i_31_n_3\,
      O => sext_ln169_446_fu_27244_p1(4)
    );
\accu_15_fu_516[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D42BD42B00FF"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_34_n_3\,
      I1 => \accu_15_fu_516[8]_i_35_n_3\,
      I2 => \accu_15_fu_516[8]_i_36_n_3\,
      I3 => \accu_15_fu_516[8]_i_11_n_3\,
      I4 => \accu_15_fu_516[8]_i_37_n_3\,
      I5 => \accu_15_fu_516[8]_i_38_n_3\,
      O => \accu_15_fu_516[8]_i_13_n_3\
    );
\accu_15_fu_516[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_34_n_3\,
      I1 => \accu_15_fu_516[8]_i_35_n_3\,
      I2 => \accu_15_fu_516[8]_i_36_n_3\,
      I3 => sext_ln169_446_fu_27244_p1(4),
      I4 => \accu_15_fu_516[8]_i_38_n_3\,
      I5 => \accu_15_fu_516[8]_i_37_n_3\,
      O => \accu_15_fu_516[8]_i_14_n_3\
    );
\accu_15_fu_516[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"566AA995"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_17_n_3\,
      I1 => \accu_15_fu_516[8]_i_39_n_3\,
      I2 => add_ln169_613_reg_30877(3),
      I3 => add_ln169_615_reg_30882(3),
      I4 => \accu_15_fu_516[8]_i_19_n_3\,
      O => \accu_15_fu_516[8]_i_15_n_3\
    );
\accu_15_fu_516[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_606_reg_30862(2),
      I1 => add_ln169_604_reg_30857(2),
      I2 => add_ln169_606_reg_30862(1),
      I3 => add_ln169_604_reg_30857(1),
      I4 => add_ln169_604_reg_30857(0),
      I5 => add_ln169_606_reg_30862(0),
      O => \accu_15_fu_516[8]_i_16_n_3\
    );
\accu_15_fu_516[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_40_n_3\,
      I1 => add_ln169_609_reg_30867(3),
      I2 => add_ln169_611_reg_30872(3),
      O => \accu_15_fu_516[8]_i_17_n_3\
    );
\accu_15_fu_516[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_615_reg_30882(3),
      I1 => add_ln169_613_reg_30877(3),
      I2 => \accu_15_fu_516[8]_i_39_n_3\,
      O => \accu_15_fu_516[8]_i_18_n_3\
    );
\accu_15_fu_516[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17717117"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_41_n_3\,
      I1 => \accu_15_fu_516[8]_i_42_n_3\,
      I2 => \accu_15_fu_516[8]_i_39_n_3\,
      I3 => add_ln169_613_reg_30877(3),
      I4 => add_ln169_615_reg_30882(3),
      O => \accu_15_fu_516[8]_i_19_n_3\
    );
\accu_15_fu_516[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50FEF15E51F0FF"
    )
        port map (
      I0 => \accu_15_fu_516_reg[8]_i_3_n_8\,
      I1 => accu_15_fu_516(6),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_15_fu_516(8),
      I4 => \accu_15_fu_516_reg[8]_i_3_n_3\,
      I5 => accu_15_fu_516(7),
      O => \accu_15_fu_516[8]_i_2_n_3\
    );
\accu_15_fu_516[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_606_reg_30862(3),
      I1 => add_ln169_604_reg_30857(3),
      I2 => \accu_15_fu_516[8]_i_16_n_3\,
      O => \accu_15_fu_516[8]_i_20_n_3\
    );
\accu_15_fu_516[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_41_n_3\,
      I1 => add_ln169_615_reg_30882(3),
      I2 => add_ln169_613_reg_30877(3),
      I3 => \accu_15_fu_516[8]_i_39_n_3\,
      I4 => \accu_15_fu_516[8]_i_42_n_3\,
      O => \accu_15_fu_516[8]_i_21_n_3\
    );
\accu_15_fu_516[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_16_n_3\,
      I1 => add_ln169_606_reg_30862(3),
      I2 => add_ln169_604_reg_30857(3),
      O => \accu_15_fu_516[8]_i_22_n_3\
    );
\accu_15_fu_516[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_43_n_3\,
      I1 => add_ln169_630_reg_30912(3),
      I2 => add_ln169_628_reg_30907(3),
      I3 => \accu_15_fu_516[8]_i_44_n_3\,
      I4 => \accu_15_fu_516[8]_i_45_n_3\,
      O => sext_ln169_446_fu_27244_p1(3)
    );
\accu_15_fu_516[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_46_n_3\,
      I1 => \accu_15_fu_516[8]_i_47_n_3\,
      I2 => \accu_15_fu_516[8]_i_48_n_3\,
      O => sext_ln169_446_fu_27244_p1(2)
    );
\accu_15_fu_516[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_633_reg_30917(0),
      I1 => add_ln169_635_reg_30922(0),
      I2 => add_ln169_628_reg_30907(0),
      I3 => add_ln169_630_reg_30912(0),
      I4 => \accu_15_fu_516[8]_i_49_n_3\,
      I5 => \accu_15_fu_516[8]_i_50_n_3\,
      O => sext_ln169_446_fu_27244_p1(1)
    );
\accu_15_fu_516[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_630_reg_30912(0),
      I1 => add_ln169_628_reg_30907(0),
      I2 => add_ln169_635_reg_30922(0),
      I3 => add_ln169_633_reg_30917(0),
      O => sext_ln169_446_fu_27244_p1(0)
    );
\accu_15_fu_516[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_446_fu_27244_p1(3),
      I1 => \accu_15_fu_516[8]_i_35_n_3\,
      I2 => \accu_15_fu_516[8]_i_36_n_3\,
      I3 => \accu_15_fu_516[8]_i_34_n_3\,
      O => \accu_15_fu_516[8]_i_27_n_3\
    );
\accu_15_fu_516[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_446_fu_27244_p1(2),
      I1 => \accu_15_fu_516[8]_i_51_n_3\,
      I2 => \accu_15_fu_516[8]_i_52_n_3\,
      I3 => \accu_15_fu_516[8]_i_53_n_3\,
      O => \accu_15_fu_516[8]_i_28_n_3\
    );
\accu_15_fu_516[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_446_fu_27244_p1(1),
      I1 => \accu_15_fu_516[8]_i_54_n_3\,
      I2 => \accu_15_fu_516[8]_i_55_n_3\,
      I3 => \accu_15_fu_516[8]_i_56_n_3\,
      O => \accu_15_fu_516[8]_i_29_n_3\
    );
\accu_15_fu_516[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_446_fu_27244_p1(0),
      I1 => add_ln169_621_reg_30892(0),
      I2 => add_ln169_619_reg_30887(0),
      I3 => add_ln169_625_reg_30902(0),
      I4 => add_ln169_623_reg_30897(0),
      O => \accu_15_fu_516[8]_i_30_n_3\
    );
\accu_15_fu_516[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2882BEEB"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_45_n_3\,
      I1 => \accu_15_fu_516[8]_i_44_n_3\,
      I2 => add_ln169_628_reg_30907(3),
      I3 => add_ln169_630_reg_30912(3),
      I4 => \accu_15_fu_516[8]_i_43_n_3\,
      O => \accu_15_fu_516[8]_i_31_n_3\
    );
\accu_15_fu_516[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_635_reg_30922(2),
      I1 => add_ln169_633_reg_30917(2),
      I2 => add_ln169_635_reg_30922(1),
      I3 => add_ln169_633_reg_30917(1),
      I4 => add_ln169_633_reg_30917(0),
      I5 => add_ln169_635_reg_30922(0),
      O => \accu_15_fu_516[8]_i_32_n_3\
    );
\accu_15_fu_516[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_630_reg_30912(3),
      I1 => add_ln169_628_reg_30907(3),
      I2 => \accu_15_fu_516[8]_i_44_n_3\,
      O => \accu_15_fu_516[8]_i_33_n_3\
    );
\accu_15_fu_516[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_53_n_3\,
      I1 => \accu_15_fu_516[8]_i_51_n_3\,
      I2 => \accu_15_fu_516[8]_i_52_n_3\,
      O => \accu_15_fu_516[8]_i_34_n_3\
    );
\accu_15_fu_516[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_619_reg_30887(3),
      I1 => add_ln169_621_reg_30892(3),
      I2 => \accu_15_fu_516[8]_i_57_n_3\,
      O => \accu_15_fu_516[8]_i_35_n_3\
    );
\accu_15_fu_516[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_623_reg_30897(3),
      I1 => add_ln169_625_reg_30902(3),
      I2 => \accu_15_fu_516[8]_i_58_n_3\,
      O => \accu_15_fu_516[8]_i_36_n_3\
    );
\accu_15_fu_516[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_621_reg_30892(3),
      I1 => \accu_15_fu_516[8]_i_57_n_3\,
      I2 => add_ln169_619_reg_30887(3),
      O => \accu_15_fu_516[8]_i_37_n_3\
    );
\accu_15_fu_516[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_625_reg_30902(3),
      I1 => \accu_15_fu_516[8]_i_58_n_3\,
      I2 => add_ln169_623_reg_30897(3),
      O => \accu_15_fu_516[8]_i_38_n_3\
    );
\accu_15_fu_516[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_613_reg_30877(0),
      I1 => add_ln169_615_reg_30882(0),
      I2 => add_ln169_613_reg_30877(1),
      I3 => add_ln169_615_reg_30882(1),
      I4 => add_ln169_613_reg_30877(2),
      I5 => add_ln169_615_reg_30882(2),
      O => \accu_15_fu_516[8]_i_39_n_3\
    );
\accu_15_fu_516[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_609_reg_30867(0),
      I1 => add_ln169_611_reg_30872(0),
      I2 => add_ln169_609_reg_30867(1),
      I3 => add_ln169_611_reg_30872(1),
      I4 => add_ln169_609_reg_30867(2),
      I5 => add_ln169_611_reg_30872(2),
      O => \accu_15_fu_516[8]_i_40_n_3\
    );
\accu_15_fu_516[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_15_fu_516[7]_i_22_n_3\,
      I1 => \accu_15_fu_516[7]_i_24_n_3\,
      I2 => \accu_15_fu_516[7]_i_23_n_3\,
      O => \accu_15_fu_516[8]_i_41_n_3\
    );
\accu_15_fu_516[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_609_reg_30867(3),
      I1 => add_ln169_611_reg_30872(3),
      I2 => \accu_15_fu_516[8]_i_40_n_3\,
      O => \accu_15_fu_516[8]_i_42_n_3\
    );
\accu_15_fu_516[8]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_635_reg_30922(3),
      I1 => add_ln169_633_reg_30917(3),
      I2 => \accu_15_fu_516[8]_i_32_n_3\,
      O => \accu_15_fu_516[8]_i_43_n_3\
    );
\accu_15_fu_516[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_630_reg_30912(2),
      I1 => add_ln169_628_reg_30907(3),
      I2 => add_ln169_628_reg_30907(1),
      I3 => add_ln169_630_reg_30912(1),
      I4 => add_ln169_628_reg_30907(0),
      I5 => add_ln169_630_reg_30912(0),
      O => \accu_15_fu_516[8]_i_44_n_3\
    );
\accu_15_fu_516[8]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_48_n_3\,
      I1 => \accu_15_fu_516[8]_i_47_n_3\,
      I2 => \accu_15_fu_516[8]_i_46_n_3\,
      O => \accu_15_fu_516[8]_i_45_n_3\
    );
\accu_15_fu_516[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
        port map (
      I0 => add_ln169_635_reg_30922(2),
      I1 => add_ln169_633_reg_30917(2),
      I2 => add_ln169_635_reg_30922(0),
      I3 => add_ln169_633_reg_30917(0),
      I4 => add_ln169_633_reg_30917(1),
      I5 => add_ln169_635_reg_30922(1),
      O => \accu_15_fu_516[8]_i_46_n_3\
    );
\accu_15_fu_516[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
        port map (
      I0 => add_ln169_630_reg_30912(2),
      I1 => add_ln169_628_reg_30907(3),
      I2 => add_ln169_630_reg_30912(0),
      I3 => add_ln169_628_reg_30907(0),
      I4 => add_ln169_630_reg_30912(1),
      I5 => add_ln169_628_reg_30907(1),
      O => \accu_15_fu_516[8]_i_47_n_3\
    );
\accu_15_fu_516[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_630_reg_30912(0),
      I1 => add_ln169_628_reg_30907(0),
      I2 => add_ln169_635_reg_30922(0),
      I3 => add_ln169_633_reg_30917(0),
      I4 => \accu_15_fu_516[8]_i_49_n_3\,
      I5 => \accu_15_fu_516[8]_i_50_n_3\,
      O => \accu_15_fu_516[8]_i_48_n_3\
    );
\accu_15_fu_516[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_630_reg_30912(0),
      I1 => add_ln169_628_reg_30907(0),
      I2 => add_ln169_628_reg_30907(1),
      I3 => add_ln169_630_reg_30912(1),
      O => \accu_15_fu_516[8]_i_49_n_3\
    );
\accu_15_fu_516[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22282888"
    )
        port map (
      I0 => sext_ln169_447_fu_27254_p1(4),
      I1 => \accu_15_fu_516[8]_i_15_n_3\,
      I2 => add_ln169_606_reg_30862(3),
      I3 => add_ln169_604_reg_30857(3),
      I4 => \accu_15_fu_516[8]_i_16_n_3\,
      O => \accu_15_fu_516[8]_i_5_n_3\
    );
\accu_15_fu_516[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_635_reg_30922(0),
      I1 => add_ln169_633_reg_30917(0),
      I2 => add_ln169_635_reg_30922(1),
      I3 => add_ln169_633_reg_30917(1),
      O => \accu_15_fu_516[8]_i_50_n_3\
    );
\accu_15_fu_516[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_621_reg_30892(1),
      I1 => add_ln169_619_reg_30887(1),
      I2 => add_ln169_619_reg_30887(0),
      I3 => add_ln169_621_reg_30892(0),
      I4 => add_ln169_619_reg_30887(2),
      I5 => add_ln169_621_reg_30892(2),
      O => \accu_15_fu_516[8]_i_51_n_3\
    );
\accu_15_fu_516[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_625_reg_30902(1),
      I1 => add_ln169_623_reg_30897(1),
      I2 => add_ln169_623_reg_30897(0),
      I3 => add_ln169_625_reg_30902(0),
      I4 => add_ln169_623_reg_30897(2),
      I5 => add_ln169_625_reg_30902(2),
      O => \accu_15_fu_516[8]_i_52_n_3\
    );
\accu_15_fu_516[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_623_reg_30897(0),
      I1 => add_ln169_625_reg_30902(0),
      I2 => add_ln169_619_reg_30887(0),
      I3 => add_ln169_621_reg_30892(0),
      I4 => \accu_15_fu_516[8]_i_54_n_3\,
      I5 => \accu_15_fu_516[8]_i_55_n_3\,
      O => \accu_15_fu_516[8]_i_53_n_3\
    );
\accu_15_fu_516[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_619_reg_30887(0),
      I1 => add_ln169_621_reg_30892(0),
      I2 => add_ln169_619_reg_30887(1),
      I3 => add_ln169_621_reg_30892(1),
      O => \accu_15_fu_516[8]_i_54_n_3\
    );
\accu_15_fu_516[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_623_reg_30897(0),
      I1 => add_ln169_625_reg_30902(0),
      I2 => add_ln169_623_reg_30897(1),
      I3 => add_ln169_625_reg_30902(1),
      O => \accu_15_fu_516[8]_i_55_n_3\
    );
\accu_15_fu_516[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_623_reg_30897(0),
      I1 => add_ln169_625_reg_30902(0),
      I2 => add_ln169_619_reg_30887(0),
      I3 => add_ln169_621_reg_30892(0),
      O => \accu_15_fu_516[8]_i_56_n_3\
    );
\accu_15_fu_516[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_619_reg_30887(2),
      I1 => add_ln169_621_reg_30892(2),
      I2 => add_ln169_621_reg_30892(0),
      I3 => add_ln169_619_reg_30887(0),
      I4 => add_ln169_619_reg_30887(1),
      I5 => add_ln169_621_reg_30892(1),
      O => \accu_15_fu_516[8]_i_57_n_3\
    );
\accu_15_fu_516[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_623_reg_30897(2),
      I1 => add_ln169_625_reg_30902(2),
      I2 => add_ln169_625_reg_30902(0),
      I3 => add_ln169_623_reg_30897(0),
      I4 => add_ln169_623_reg_30897(1),
      I5 => add_ln169_625_reg_30902(1),
      O => \accu_15_fu_516[8]_i_58_n_3\
    );
\accu_15_fu_516[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_15_fu_516[8]_i_15_n_3\,
      I1 => add_ln169_606_reg_30862(3),
      I2 => add_ln169_604_reg_30857(3),
      I3 => \accu_15_fu_516[8]_i_16_n_3\,
      I4 => sext_ln169_447_fu_27254_p1(4),
      O => \accu_15_fu_516[8]_i_6_n_3\
    );
\accu_15_fu_516[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51751051AE8AEFAE"
    )
        port map (
      I0 => sext_ln169_447_fu_27254_p1(5),
      I1 => \accu_15_fu_516[8]_i_17_n_3\,
      I2 => \accu_15_fu_516[8]_i_18_n_3\,
      I3 => \accu_15_fu_516[8]_i_19_n_3\,
      I4 => \accu_15_fu_516[8]_i_20_n_3\,
      I5 => \accu_15_fu_516_reg[8]_i_4_n_4\,
      O => \accu_15_fu_516[8]_i_7_n_3\
    );
\accu_15_fu_516[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81E87E17E87E1781"
    )
        port map (
      I0 => sext_ln169_447_fu_27254_p1(4),
      I1 => \accu_15_fu_516[8]_i_19_n_3\,
      I2 => \accu_15_fu_516[8]_i_17_n_3\,
      I3 => \accu_15_fu_516[8]_i_18_n_3\,
      I4 => sext_ln169_447_fu_27254_p1(5),
      I5 => \accu_15_fu_516[8]_i_20_n_3\,
      O => \accu_15_fu_516[8]_i_8_n_3\
    );
\accu_15_fu_516[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => sext_ln169_447_fu_27254_p1(4),
      I1 => \accu_15_fu_516[8]_i_20_n_3\,
      I2 => \accu_15_fu_516[8]_i_15_n_3\,
      I3 => \accu_15_fu_516[8]_i_21_n_3\,
      I4 => \accu_15_fu_516[8]_i_22_n_3\,
      I5 => sext_ln169_447_fu_27254_p1(3),
      O => \accu_15_fu_516[8]_i_9_n_3\
    );
\accu_15_fu_516_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(0),
      Q => accu_15_fu_516(0),
      R => '0'
    );
\accu_15_fu_516_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(1),
      Q => accu_15_fu_516(1),
      R => '0'
    );
\accu_15_fu_516_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(2),
      Q => accu_15_fu_516(2),
      R => '0'
    );
\accu_15_fu_516_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(3),
      Q => accu_15_fu_516(3),
      R => '0'
    );
\accu_15_fu_516_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_15_fu_516_reg[3]_i_1_n_3\,
      CO(2) => \accu_15_fu_516_reg[3]_i_1_n_4\,
      CO(1) => \accu_15_fu_516_reg[3]_i_1_n_5\,
      CO(0) => \accu_15_fu_516_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_15_fu_516[3]_i_2_n_3\,
      DI(2) => \accu_15_fu_516[3]_i_3_n_3\,
      DI(1) => \accu_15_fu_516[3]_i_4_n_3\,
      DI(0) => add_ln169_602_reg_30852(0),
      O(3 downto 0) => accu_47_fu_27258_p2(3 downto 0),
      S(3) => \accu_15_fu_516[3]_i_5_n_3\,
      S(2) => \accu_15_fu_516[3]_i_6_n_3\,
      S(1) => \accu_15_fu_516[3]_i_7_n_3\,
      S(0) => \accu_15_fu_516[3]_i_8_n_3\
    );
\accu_15_fu_516_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(4),
      Q => accu_15_fu_516(4),
      R => '0'
    );
\accu_15_fu_516_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(5),
      Q => accu_15_fu_516(5),
      R => '0'
    );
\accu_15_fu_516_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(6),
      Q => accu_15_fu_516(6),
      R => '0'
    );
\accu_15_fu_516_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(7),
      Q => accu_15_fu_516(7),
      R => '0'
    );
\accu_15_fu_516_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_15_fu_516_reg[3]_i_1_n_3\,
      CO(3) => \accu_15_fu_516_reg[7]_i_1_n_3\,
      CO(2) => \accu_15_fu_516_reg[7]_i_1_n_4\,
      CO(1) => \accu_15_fu_516_reg[7]_i_1_n_5\,
      CO(0) => \accu_15_fu_516_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_15_fu_516[7]_i_2_n_3\,
      DI(2) => \accu_15_fu_516[7]_i_3_n_3\,
      DI(1) => \accu_15_fu_516[7]_i_4_n_3\,
      DI(0) => \accu_15_fu_516[7]_i_5_n_3\,
      O(3 downto 0) => accu_47_fu_27258_p2(7 downto 4),
      S(3) => \accu_15_fu_516[7]_i_6_n_3\,
      S(2) => \accu_15_fu_516[7]_i_7_n_3\,
      S(1) => \accu_15_fu_516[7]_i_8_n_3\,
      S(0) => \accu_15_fu_516[7]_i_9_n_3\
    );
\accu_15_fu_516_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_15_fu_516_reg[7]_i_10_n_3\,
      CO(2) => \accu_15_fu_516_reg[7]_i_10_n_4\,
      CO(1) => \accu_15_fu_516_reg[7]_i_10_n_5\,
      CO(0) => \accu_15_fu_516_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_15_fu_516[7]_i_15_n_3\,
      DI(2) => \accu_15_fu_516[7]_i_16_n_3\,
      DI(1) => \accu_15_fu_516[7]_i_17_n_3\,
      DI(0) => '0',
      O(3) => \accu_15_fu_516_reg[7]_i_10_n_7\,
      O(2) => \accu_15_fu_516_reg[7]_i_10_n_8\,
      O(1) => \accu_15_fu_516_reg[7]_i_10_n_9\,
      O(0) => \accu_15_fu_516_reg[7]_i_10_n_10\,
      S(3) => \accu_15_fu_516[7]_i_18_n_3\,
      S(2) => \accu_15_fu_516[7]_i_19_n_3\,
      S(1) => \accu_15_fu_516[7]_i_20_n_3\,
      S(0) => \accu_15_fu_516[7]_i_21_n_3\
    );
\accu_15_fu_516_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_47_fu_27258_p2(8),
      Q => accu_15_fu_516(8),
      R => '0'
    );
\accu_15_fu_516_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_15_fu_516_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_15_fu_516_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_15_fu_516_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_47_fu_27258_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_15_fu_516[8]_i_2_n_3\
    );
\accu_15_fu_516_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_15_fu_516_reg[8]_i_10_n_3\,
      CO(2) => \accu_15_fu_516_reg[8]_i_10_n_4\,
      CO(1) => \accu_15_fu_516_reg[8]_i_10_n_5\,
      CO(0) => \accu_15_fu_516_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_446_fu_27244_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_447_fu_27254_p1(3 downto 0),
      S(3) => \accu_15_fu_516[8]_i_27_n_3\,
      S(2) => \accu_15_fu_516[8]_i_28_n_3\,
      S(1) => \accu_15_fu_516[8]_i_29_n_3\,
      S(0) => \accu_15_fu_516[8]_i_30_n_3\
    );
\accu_15_fu_516_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_15_fu_516_reg[7]_i_10_n_3\,
      CO(3) => \accu_15_fu_516_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_15_fu_516_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_15_fu_516_reg[8]_i_3_n_5\,
      CO(0) => \accu_15_fu_516_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_15_fu_516_reg[8]_i_4_n_4\,
      DI(1) => \accu_15_fu_516[8]_i_5_n_3\,
      DI(0) => \accu_15_fu_516[8]_i_6_n_3\,
      O(3) => \NLW_accu_15_fu_516_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_15_fu_516_reg[8]_i_3_n_8\,
      O(1) => \accu_15_fu_516_reg[8]_i_3_n_9\,
      O(0) => \accu_15_fu_516_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_15_fu_516[8]_i_7_n_3\,
      S(1) => \accu_15_fu_516[8]_i_8_n_3\,
      S(0) => \accu_15_fu_516[8]_i_9_n_3\
    );
\accu_15_fu_516_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_15_fu_516_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_15_fu_516_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_15_fu_516_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_15_fu_516_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_15_fu_516_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_15_fu_516[8]_i_11_n_3\,
      DI(0) => sext_ln169_446_fu_27244_p1(4),
      O(3 downto 2) => \NLW_accu_15_fu_516_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_447_fu_27254_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_15_fu_516[8]_i_13_n_3\,
      S(0) => \accu_15_fu_516[8]_i_14_n_3\
    );
\accu_1_fu_460[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_1_fu_460_reg[7]_i_10_n_8\,
      I1 => sub_ln90_77_reg_29657(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_77_reg_29652(2),
      O => \accu_1_fu_460[3]_i_10_n_3\
    );
\accu_1_fu_460[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_77_reg_29652(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_77_reg_29657(1),
      O => \accu_1_fu_460[3]_i_11_n_3\
    );
\accu_1_fu_460[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_1_fu_460(3),
      I2 => add_ln169_42_reg_29662(3),
      I3 => \accu_1_fu_460_reg[7]_i_10_n_7\,
      O => \accu_1_fu_460[3]_i_12_n_3\
    );
\accu_1_fu_460[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_77_reg_29657(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_77_reg_29652(2),
      I3 => \accu_1_fu_460_reg[7]_i_10_n_8\,
      O => \accu_1_fu_460[3]_i_13_n_3\
    );
\accu_1_fu_460[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_42_reg_29662(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_1_fu_460(2),
      O => \accu_1_fu_460[3]_i_14_n_3\
    );
\accu_1_fu_460[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_1_fu_460(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_1_fu_460[3]_i_15_n_3\
    );
\accu_1_fu_460[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_1_fu_460(1),
      I2 => sext_ln90_77_reg_29652(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_77_reg_29657(1),
      I5 => \accu_1_fu_460_reg[7]_i_10_n_9\,
      O => \accu_1_fu_460[3]_i_16_n_3\
    );
\accu_1_fu_460[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_1_fu_460[3]_i_9_n_3\,
      I1 => \accu_1_fu_460[3]_i_10_n_3\,
      I2 => accu_1_fu_460(2),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_42_reg_29662(2),
      O => \accu_1_fu_460[3]_i_2_n_3\
    );
\accu_1_fu_460[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_1_fu_460[3]_i_9_n_3\,
      I1 => add_ln169_42_reg_29662(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_1_fu_460(2),
      I4 => \accu_1_fu_460[3]_i_10_n_3\,
      O => \accu_1_fu_460[3]_i_3_n_3\
    );
\accu_1_fu_460[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_1_fu_460_reg[7]_i_10_n_9\,
      I1 => \accu_1_fu_460[3]_i_11_n_3\,
      I2 => accu_1_fu_460(1),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_42_reg_29662(1),
      O => \accu_1_fu_460[3]_i_4_n_3\
    );
\accu_1_fu_460[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_1_fu_460[3]_i_2_n_3\,
      I1 => accu_1_fu_460(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => add_ln169_42_reg_29662(2),
      I4 => \accu_1_fu_460[3]_i_12_n_3\,
      I5 => \accu_1_fu_460[3]_i_13_n_3\,
      O => \accu_1_fu_460[3]_i_5_n_3\
    );
\accu_1_fu_460[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_1_fu_460[3]_i_10_n_3\,
      I1 => \accu_1_fu_460[3]_i_14_n_3\,
      I2 => \accu_1_fu_460[3]_i_15_n_3\,
      I3 => \accu_1_fu_460[3]_i_11_n_3\,
      I4 => \accu_1_fu_460_reg[7]_i_10_n_9\,
      I5 => add_ln169_42_reg_29662(1),
      O => \accu_1_fu_460[3]_i_6_n_3\
    );
\accu_1_fu_460[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_42_reg_29662(1),
      I1 => \accu_1_fu_460[3]_i_16_n_3\,
      I2 => \accu_1_fu_460_reg[7]_i_10_n_10\,
      I3 => sub_ln90_77_reg_29657(0),
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_1_fu_460(0),
      O => \accu_1_fu_460[3]_i_7_n_3\
    );
\accu_1_fu_460[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_77_reg_29657(0),
      I1 => \accu_1_fu_460_reg[7]_i_10_n_10\,
      I2 => accu_1_fu_460(0),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_42_reg_29662(0),
      O => \accu_1_fu_460[3]_i_8_n_3\
    );
\accu_1_fu_460[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_1_fu_460(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => \accu_1_fu_460_reg[7]_i_10_n_9\,
      I3 => sub_ln90_77_reg_29657(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_77_reg_29652(2),
      O => \accu_1_fu_460[3]_i_9_n_3\
    );
\accu_1_fu_460[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_1_fu_460(3),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_1_fu_460[7]_i_11_n_3\
    );
\accu_1_fu_460[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_42_reg_29662(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_1_fu_460(2),
      O => \accu_1_fu_460[7]_i_12_n_3\
    );
\accu_1_fu_460[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_77_reg_29652(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_77_reg_29657(2),
      O => \accu_1_fu_460[7]_i_13_n_3\
    );
\accu_1_fu_460[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_1_fu_460_reg[8]_i_3_n_8\,
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_1_fu_460(6),
      O => \accu_1_fu_460[7]_i_14_n_3\
    );
\accu_1_fu_460[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_42_reg_29662(3),
      I1 => \accu_1_fu_460_reg[7]_i_10_n_7\,
      I2 => accu_1_fu_460(3),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_1_fu_460[7]_i_15_n_3\
    );
\accu_1_fu_460[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_23_n_3\,
      I1 => \accu_1_fu_460[7]_i_24_n_3\,
      I2 => \accu_1_fu_460[7]_i_25_n_3\,
      I3 => sext_ln169_55_fu_24538_p1(2),
      I4 => \accu_1_fu_460[7]_i_26_n_3\,
      O => \accu_1_fu_460[7]_i_16_n_3\
    );
\accu_1_fu_460[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_55_fu_24538_p1(1),
      I1 => add_ln169_44_reg_29667(1),
      I2 => add_ln169_46_reg_29672(1),
      I3 => add_ln169_44_reg_29667(0),
      I4 => add_ln169_46_reg_29672(0),
      I5 => \accu_1_fu_460[7]_i_27_n_3\,
      O => \accu_1_fu_460[7]_i_17_n_3\
    );
\accu_1_fu_460[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_55_fu_24538_p1(0),
      I1 => add_ln169_46_reg_29672(0),
      I2 => add_ln169_44_reg_29667(0),
      I3 => \accu_1_fu_460[7]_i_28_n_3\,
      O => \accu_1_fu_460[7]_i_18_n_3\
    );
\accu_1_fu_460[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_16_n_3\,
      I1 => add_ln169_44_reg_29667(3),
      I2 => add_ln169_46_reg_29672(3),
      I3 => \accu_1_fu_460[8]_i_16_n_3\,
      I4 => \accu_1_fu_460[8]_i_22_n_3\,
      I5 => sext_ln169_55_fu_24538_p1(3),
      O => \accu_1_fu_460[7]_i_19_n_3\
    );
\accu_1_fu_460[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_1_fu_460(5),
      I1 => \accu_1_fu_460_reg[8]_i_3_n_9\,
      I2 => accu_1_fu_460(6),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_1_fu_460_reg[8]_i_3_n_8\,
      O => \accu_1_fu_460[7]_i_2_n_3\
    );
\accu_1_fu_460[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_23_n_3\,
      I1 => \accu_1_fu_460[7]_i_24_n_3\,
      I2 => \accu_1_fu_460[7]_i_25_n_3\,
      I3 => \accu_1_fu_460[7]_i_17_n_3\,
      I4 => \accu_1_fu_460[7]_i_26_n_3\,
      I5 => sext_ln169_55_fu_24538_p1(2),
      O => \accu_1_fu_460[7]_i_20_n_3\
    );
\accu_1_fu_460[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_18_n_3\,
      I1 => \accu_1_fu_460[7]_i_29_n_3\,
      I2 => \accu_1_fu_460[7]_i_27_n_3\,
      I3 => sext_ln169_55_fu_24538_p1(1),
      O => \accu_1_fu_460[7]_i_21_n_3\
    );
\accu_1_fu_460[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_55_fu_24538_p1(0),
      I1 => add_ln169_46_reg_29672(0),
      I2 => add_ln169_44_reg_29667(0),
      I3 => \accu_1_fu_460[7]_i_28_n_3\,
      O => \accu_1_fu_460[7]_i_22_n_3\
    );
\accu_1_fu_460[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_53_reg_29687(2),
      I1 => add_ln169_55_reg_29692(2),
      I2 => add_ln169_55_reg_29692(1),
      I3 => add_ln169_53_reg_29687(1),
      I4 => add_ln169_55_reg_29692(0),
      I5 => add_ln169_53_reg_29687(0),
      O => \accu_1_fu_460[7]_i_23_n_3\
    );
\accu_1_fu_460[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_49_reg_29677(2),
      I1 => add_ln169_51_reg_29682(2),
      I2 => add_ln169_51_reg_29682(1),
      I3 => add_ln169_49_reg_29677(1),
      I4 => add_ln169_51_reg_29682(0),
      I5 => add_ln169_49_reg_29677(0),
      O => \accu_1_fu_460[7]_i_24_n_3\
    );
\accu_1_fu_460[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_30_n_3\,
      I1 => \accu_1_fu_460[7]_i_31_n_3\,
      I2 => add_ln169_51_reg_29682(0),
      I3 => add_ln169_49_reg_29677(0),
      I4 => add_ln169_55_reg_29692(0),
      I5 => add_ln169_53_reg_29687(0),
      O => \accu_1_fu_460[7]_i_25_n_3\
    );
\accu_1_fu_460[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => add_ln169_46_reg_29672(2),
      I1 => add_ln169_44_reg_29667(2),
      I2 => add_ln169_46_reg_29672(0),
      I3 => add_ln169_44_reg_29667(0),
      I4 => add_ln169_46_reg_29672(1),
      I5 => add_ln169_44_reg_29667(1),
      O => \accu_1_fu_460[7]_i_26_n_3\
    );
\accu_1_fu_460[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_53_reg_29687(0),
      I1 => add_ln169_55_reg_29692(0),
      I2 => add_ln169_49_reg_29677(0),
      I3 => add_ln169_51_reg_29682(0),
      I4 => \accu_1_fu_460[7]_i_31_n_3\,
      I5 => \accu_1_fu_460[7]_i_30_n_3\,
      O => \accu_1_fu_460[7]_i_27_n_3\
    );
\accu_1_fu_460[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_51_reg_29682(0),
      I1 => add_ln169_49_reg_29677(0),
      I2 => add_ln169_55_reg_29692(0),
      I3 => add_ln169_53_reg_29687(0),
      O => \accu_1_fu_460[7]_i_28_n_3\
    );
\accu_1_fu_460[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_46_reg_29672(0),
      I1 => add_ln169_44_reg_29667(0),
      I2 => add_ln169_46_reg_29672(1),
      I3 => add_ln169_44_reg_29667(1),
      O => \accu_1_fu_460[7]_i_29_n_3\
    );
\accu_1_fu_460[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_1_fu_460(4),
      I1 => \accu_1_fu_460_reg[8]_i_3_n_10\,
      I2 => accu_1_fu_460(5),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_1_fu_460_reg[8]_i_3_n_9\,
      O => \accu_1_fu_460[7]_i_3_n_3\
    );
\accu_1_fu_460[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_51_reg_29682(0),
      I1 => add_ln169_49_reg_29677(0),
      I2 => add_ln169_51_reg_29682(1),
      I3 => add_ln169_49_reg_29677(1),
      O => \accu_1_fu_460[7]_i_30_n_3\
    );
\accu_1_fu_460[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_55_reg_29692(0),
      I1 => add_ln169_53_reg_29687(0),
      I2 => add_ln169_55_reg_29692(1),
      I3 => add_ln169_53_reg_29687(1),
      O => \accu_1_fu_460[7]_i_31_n_3\
    );
\accu_1_fu_460[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_1_fu_460(4),
      I1 => \accu_1_fu_460_reg[8]_i_3_n_10\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_1_fu_460(3),
      I4 => \accu_1_fu_460_reg[7]_i_10_n_7\,
      I5 => add_ln169_42_reg_29662(3),
      O => \accu_1_fu_460[7]_i_4_n_3\
    );
\accu_1_fu_460[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_11_n_3\,
      I1 => add_ln169_42_reg_29662(3),
      I2 => \accu_1_fu_460_reg[7]_i_10_n_7\,
      I3 => \accu_1_fu_460[7]_i_12_n_3\,
      I4 => \accu_1_fu_460_reg[7]_i_10_n_8\,
      I5 => \accu_1_fu_460[7]_i_13_n_3\,
      O => \accu_1_fu_460[7]_i_5_n_3\
    );
\accu_1_fu_460[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_2_n_3\,
      I1 => \accu_1_fu_460_reg[8]_i_3_n_3\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_1_fu_460(7),
      I4 => \accu_1_fu_460_reg[8]_i_3_n_8\,
      I5 => accu_1_fu_460(6),
      O => \accu_1_fu_460[7]_i_6_n_3\
    );
\accu_1_fu_460[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_1_fu_460_reg[8]_i_3_n_10\,
      I1 => accu_1_fu_460(4),
      I2 => \accu_1_fu_460[7]_i_14_n_3\,
      I3 => \accu_1_fu_460_reg[8]_i_3_n_9\,
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_1_fu_460(5),
      O => \accu_1_fu_460[7]_i_7_n_3\
    );
\accu_1_fu_460[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_4_n_3\,
      I1 => \accu_1_fu_460_reg[8]_i_3_n_9\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_1_fu_460(5),
      I4 => \accu_1_fu_460_reg[8]_i_3_n_10\,
      I5 => accu_1_fu_460(4),
      O => \accu_1_fu_460[7]_i_8_n_3\
    );
\accu_1_fu_460[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_5_n_3\,
      I1 => \accu_1_fu_460[7]_i_15_n_3\,
      I2 => \accu_1_fu_460_reg[8]_i_3_n_10\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_1_fu_460(4),
      O => \accu_1_fu_460[7]_i_9_n_3\
    );
\accu_1_fu_460[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002022B2BBFBFFF"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_31_n_3\,
      I1 => \accu_1_fu_460[8]_i_32_n_3\,
      I2 => add_ln169_68_reg_29717(3),
      I3 => add_ln169_70_reg_29722(3),
      I4 => \accu_1_fu_460[8]_i_33_n_3\,
      I5 => \accu_1_fu_460[8]_i_34_n_3\,
      O => \accu_1_fu_460[8]_i_11_n_3\
    );
\accu_1_fu_460[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_31_n_3\,
      I1 => \accu_1_fu_460[8]_i_35_n_3\,
      I2 => \accu_1_fu_460[8]_i_33_n_3\,
      I3 => \accu_1_fu_460[8]_i_36_n_3\,
      I4 => \accu_1_fu_460[8]_i_34_n_3\,
      O => sext_ln169_54_fu_24528_p1(4)
    );
\accu_1_fu_460[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_11_n_3\,
      I1 => \accu_1_fu_460[8]_i_37_n_3\,
      I2 => add_ln169_63_reg_29707(3),
      I3 => \accu_1_fu_460[8]_i_38_n_3\,
      I4 => add_ln169_65_reg_29712(3),
      I5 => \accu_1_fu_460[8]_i_39_n_3\,
      O => \accu_1_fu_460[8]_i_13_n_3\
    );
\accu_1_fu_460[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_54_fu_24528_p1(4),
      I1 => \accu_1_fu_460[8]_i_39_n_3\,
      I2 => add_ln169_65_reg_29712(3),
      I3 => \accu_1_fu_460[8]_i_38_n_3\,
      I4 => add_ln169_63_reg_29707(3),
      I5 => \accu_1_fu_460[8]_i_37_n_3\,
      O => \accu_1_fu_460[8]_i_14_n_3\
    );
\accu_1_fu_460[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_20_n_3\,
      I1 => \accu_1_fu_460[8]_i_40_n_3\,
      I2 => add_ln169_51_reg_29682(3),
      I3 => add_ln169_49_reg_29677(3),
      I4 => \accu_1_fu_460[8]_i_41_n_3\,
      I5 => \accu_1_fu_460[8]_i_42_n_3\,
      O => \accu_1_fu_460[8]_i_15_n_3\
    );
\accu_1_fu_460[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => add_ln169_44_reg_29667(1),
      I1 => add_ln169_46_reg_29672(1),
      I2 => add_ln169_44_reg_29667(0),
      I3 => add_ln169_46_reg_29672(0),
      I4 => add_ln169_44_reg_29667(2),
      I5 => add_ln169_46_reg_29672(2),
      O => \accu_1_fu_460[8]_i_16_n_3\
    );
\accu_1_fu_460[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_44_reg_29667(3),
      I1 => \accu_1_fu_460[8]_i_16_n_3\,
      I2 => add_ln169_46_reg_29672(3),
      O => \accu_1_fu_460[8]_i_17_n_3\
    );
\accu_1_fu_460[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006969FF"
    )
        port map (
      I0 => add_ln169_51_reg_29682(3),
      I1 => add_ln169_49_reg_29677(3),
      I2 => \accu_1_fu_460[8]_i_41_n_3\,
      I3 => \accu_1_fu_460[8]_i_42_n_3\,
      I4 => \accu_1_fu_460[8]_i_40_n_3\,
      O => \accu_1_fu_460[8]_i_18_n_3\
    );
\accu_1_fu_460[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_41_n_3\,
      I1 => add_ln169_49_reg_29677(3),
      I2 => add_ln169_51_reg_29682(3),
      O => \accu_1_fu_460[8]_i_19_n_3\
    );
\accu_1_fu_460[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_1_fu_460_reg[8]_i_3_n_8\,
      I1 => accu_1_fu_460(6),
      I2 => \accu_1_fu_460_reg[8]_i_3_n_3\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_1_fu_460(8),
      I5 => accu_1_fu_460(7),
      O => \accu_1_fu_460[8]_i_2_n_3\
    );
\accu_1_fu_460[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_43_n_3\,
      I1 => add_ln169_53_reg_29687(3),
      I2 => add_ln169_55_reg_29692(3),
      O => \accu_1_fu_460[8]_i_20_n_3\
    );
\accu_1_fu_460[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_16_n_3\,
      I1 => add_ln169_46_reg_29672(3),
      I2 => add_ln169_44_reg_29667(3),
      O => \accu_1_fu_460[8]_i_21_n_3\
    );
\accu_1_fu_460[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln169_51_reg_29682(3),
      I1 => add_ln169_49_reg_29677(3),
      I2 => \accu_1_fu_460[8]_i_41_n_3\,
      I3 => \accu_1_fu_460[8]_i_40_n_3\,
      I4 => \accu_1_fu_460[8]_i_42_n_3\,
      O => \accu_1_fu_460[8]_i_22_n_3\
    );
\accu_1_fu_460[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_33_n_3\,
      I1 => \accu_1_fu_460[8]_i_35_n_3\,
      I2 => \accu_1_fu_460[8]_i_31_n_3\,
      O => sext_ln169_54_fu_24528_p1(3)
    );
\accu_1_fu_460[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_44_n_3\,
      I1 => \accu_1_fu_460[8]_i_45_n_3\,
      I2 => \accu_1_fu_460[8]_i_46_n_3\,
      O => sext_ln169_54_fu_24528_p1(2)
    );
\accu_1_fu_460[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_73_reg_29727(0),
      I1 => add_ln169_75_reg_29732(0),
      I2 => add_ln169_68_reg_29717(0),
      I3 => add_ln169_70_reg_29722(0),
      I4 => \accu_1_fu_460[8]_i_47_n_3\,
      I5 => \accu_1_fu_460[8]_i_48_n_3\,
      O => sext_ln169_54_fu_24528_p1(1)
    );
\accu_1_fu_460[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_70_reg_29722(0),
      I1 => add_ln169_68_reg_29717(0),
      I2 => add_ln169_75_reg_29732(0),
      I3 => add_ln169_73_reg_29727(0),
      O => sext_ln169_54_fu_24528_p1(0)
    );
\accu_1_fu_460[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_54_fu_24528_p1(3),
      I1 => \accu_1_fu_460[8]_i_49_n_3\,
      I2 => add_ln169_61_reg_29702(3),
      I3 => add_ln169_59_reg_29697(3),
      I4 => \accu_1_fu_460[8]_i_50_n_3\,
      I5 => \accu_1_fu_460[8]_i_51_n_3\,
      O => \accu_1_fu_460[8]_i_27_n_3\
    );
\accu_1_fu_460[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_54_fu_24528_p1(2),
      I1 => \accu_1_fu_460[8]_i_52_n_3\,
      I2 => \accu_1_fu_460[8]_i_53_n_3\,
      I3 => \accu_1_fu_460[8]_i_54_n_3\,
      O => \accu_1_fu_460[8]_i_28_n_3\
    );
\accu_1_fu_460[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_54_fu_24528_p1(1),
      I1 => \accu_1_fu_460[8]_i_55_n_3\,
      I2 => \accu_1_fu_460[8]_i_56_n_3\,
      I3 => \accu_1_fu_460[8]_i_57_n_3\,
      O => \accu_1_fu_460[8]_i_29_n_3\
    );
\accu_1_fu_460[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_54_fu_24528_p1(0),
      I1 => add_ln169_61_reg_29702(0),
      I2 => add_ln169_59_reg_29697(0),
      I3 => add_ln169_65_reg_29712(0),
      I4 => add_ln169_63_reg_29707(0),
      O => \accu_1_fu_460[8]_i_30_n_3\
    );
\accu_1_fu_460[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_47_n_3\,
      I1 => \accu_1_fu_460[8]_i_48_n_3\,
      I2 => \accu_1_fu_460[8]_i_58_n_3\,
      I3 => \accu_1_fu_460[8]_i_45_n_3\,
      I4 => \accu_1_fu_460[8]_i_44_n_3\,
      O => \accu_1_fu_460[8]_i_31_n_3\
    );
\accu_1_fu_460[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_68_reg_29717(0),
      I1 => add_ln169_70_reg_29722(0),
      I2 => add_ln169_70_reg_29722(1),
      I3 => add_ln169_68_reg_29717(1),
      I4 => add_ln169_70_reg_29722(2),
      I5 => add_ln169_68_reg_29717(2),
      O => \accu_1_fu_460[8]_i_32_n_3\
    );
\accu_1_fu_460[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_59_n_3\,
      I1 => add_ln169_75_reg_29732(3),
      I2 => add_ln169_73_reg_29727(3),
      O => \accu_1_fu_460[8]_i_33_n_3\
    );
\accu_1_fu_460[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_73_reg_29727(3),
      I1 => add_ln169_75_reg_29732(3),
      I2 => \accu_1_fu_460[8]_i_59_n_3\,
      O => \accu_1_fu_460[8]_i_34_n_3\
    );
\accu_1_fu_460[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_70_reg_29722(3),
      I1 => add_ln169_68_reg_29717(3),
      I2 => \accu_1_fu_460[8]_i_32_n_3\,
      O => \accu_1_fu_460[8]_i_35_n_3\
    );
\accu_1_fu_460[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_68_reg_29717(3),
      I1 => add_ln169_70_reg_29722(3),
      I2 => \accu_1_fu_460[8]_i_32_n_3\,
      O => \accu_1_fu_460[8]_i_36_n_3\
    );
\accu_1_fu_460[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_59_reg_29697(3),
      I1 => \accu_1_fu_460[8]_i_49_n_3\,
      I2 => add_ln169_61_reg_29702(3),
      O => \accu_1_fu_460[8]_i_37_n_3\
    );
\accu_1_fu_460[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_65_reg_29712(0),
      I1 => add_ln169_63_reg_29707(0),
      I2 => add_ln169_63_reg_29707(1),
      I3 => add_ln169_65_reg_29712(1),
      I4 => add_ln169_63_reg_29707(2),
      I5 => add_ln169_65_reg_29712(2),
      O => \accu_1_fu_460[8]_i_38_n_3\
    );
\accu_1_fu_460[8]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_51_n_3\,
      I1 => \accu_1_fu_460[8]_i_49_n_3\,
      I2 => add_ln169_61_reg_29702(3),
      I3 => add_ln169_59_reg_29697(3),
      I4 => \accu_1_fu_460[8]_i_50_n_3\,
      O => \accu_1_fu_460[8]_i_39_n_3\
    );
\accu_1_fu_460[8]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_53_reg_29687(3),
      I1 => add_ln169_55_reg_29692(3),
      I2 => \accu_1_fu_460[8]_i_43_n_3\,
      O => \accu_1_fu_460[8]_i_40_n_3\
    );
\accu_1_fu_460[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_49_reg_29677(0),
      I1 => add_ln169_51_reg_29682(0),
      I2 => add_ln169_49_reg_29677(1),
      I3 => add_ln169_51_reg_29682(1),
      I4 => add_ln169_49_reg_29677(2),
      I5 => add_ln169_51_reg_29682(2),
      O => \accu_1_fu_460[8]_i_41_n_3\
    );
\accu_1_fu_460[8]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_1_fu_460[7]_i_30_n_3\,
      I1 => \accu_1_fu_460[7]_i_31_n_3\,
      I2 => \accu_1_fu_460[8]_i_60_n_3\,
      I3 => \accu_1_fu_460[7]_i_23_n_3\,
      I4 => \accu_1_fu_460[7]_i_24_n_3\,
      O => \accu_1_fu_460[8]_i_42_n_3\
    );
\accu_1_fu_460[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_53_reg_29687(0),
      I1 => add_ln169_55_reg_29692(0),
      I2 => add_ln169_53_reg_29687(1),
      I3 => add_ln169_55_reg_29692(1),
      I4 => add_ln169_53_reg_29687(2),
      I5 => add_ln169_55_reg_29692(2),
      O => \accu_1_fu_460[8]_i_43_n_3\
    );
\accu_1_fu_460[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_70_reg_29722(2),
      I1 => add_ln169_68_reg_29717(2),
      I2 => add_ln169_68_reg_29717(1),
      I3 => add_ln169_70_reg_29722(1),
      I4 => add_ln169_70_reg_29722(0),
      I5 => add_ln169_68_reg_29717(0),
      O => \accu_1_fu_460[8]_i_44_n_3\
    );
\accu_1_fu_460[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_75_reg_29732(1),
      I1 => add_ln169_73_reg_29727(1),
      I2 => add_ln169_75_reg_29732(0),
      I3 => add_ln169_73_reg_29727(0),
      I4 => add_ln169_75_reg_29732(2),
      I5 => add_ln169_73_reg_29727(2),
      O => \accu_1_fu_460[8]_i_45_n_3\
    );
\accu_1_fu_460[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_47_n_3\,
      I1 => \accu_1_fu_460[8]_i_48_n_3\,
      I2 => add_ln169_70_reg_29722(0),
      I3 => add_ln169_68_reg_29717(0),
      I4 => add_ln169_75_reg_29732(0),
      I5 => add_ln169_73_reg_29727(0),
      O => \accu_1_fu_460[8]_i_46_n_3\
    );
\accu_1_fu_460[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_70_reg_29722(0),
      I1 => add_ln169_68_reg_29717(0),
      I2 => add_ln169_68_reg_29717(1),
      I3 => add_ln169_70_reg_29722(1),
      O => \accu_1_fu_460[8]_i_47_n_3\
    );
\accu_1_fu_460[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_75_reg_29732(0),
      I1 => add_ln169_73_reg_29727(0),
      I2 => add_ln169_75_reg_29732(1),
      I3 => add_ln169_73_reg_29727(1),
      O => \accu_1_fu_460[8]_i_48_n_3\
    );
\accu_1_fu_460[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_61_reg_29702(0),
      I1 => add_ln169_59_reg_29697(0),
      I2 => add_ln169_59_reg_29697(1),
      I3 => add_ln169_61_reg_29702(1),
      I4 => add_ln169_59_reg_29697(2),
      I5 => add_ln169_61_reg_29702(2),
      O => \accu_1_fu_460[8]_i_49_n_3\
    );
\accu_1_fu_460[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22282888"
    )
        port map (
      I0 => sext_ln169_55_fu_24538_p1(4),
      I1 => \accu_1_fu_460[8]_i_15_n_3\,
      I2 => add_ln169_44_reg_29667(3),
      I3 => \accu_1_fu_460[8]_i_16_n_3\,
      I4 => add_ln169_46_reg_29672(3),
      O => \accu_1_fu_460[8]_i_5_n_3\
    );
\accu_1_fu_460[8]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_63_reg_29707(3),
      I1 => add_ln169_65_reg_29712(3),
      I2 => \accu_1_fu_460[8]_i_38_n_3\,
      O => \accu_1_fu_460[8]_i_50_n_3\
    );
\accu_1_fu_460[8]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_57_n_3\,
      I1 => \accu_1_fu_460[8]_i_55_n_3\,
      I2 => \accu_1_fu_460[8]_i_56_n_3\,
      I3 => \accu_1_fu_460[8]_i_52_n_3\,
      I4 => \accu_1_fu_460[8]_i_53_n_3\,
      O => \accu_1_fu_460[8]_i_51_n_3\
    );
\accu_1_fu_460[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_61_reg_29702(1),
      I1 => add_ln169_59_reg_29697(1),
      I2 => add_ln169_59_reg_29697(0),
      I3 => add_ln169_61_reg_29702(0),
      I4 => add_ln169_59_reg_29697(2),
      I5 => add_ln169_61_reg_29702(2),
      O => \accu_1_fu_460[8]_i_52_n_3\
    );
\accu_1_fu_460[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_65_reg_29712(1),
      I1 => add_ln169_63_reg_29707(1),
      I2 => add_ln169_63_reg_29707(0),
      I3 => add_ln169_65_reg_29712(0),
      I4 => add_ln169_63_reg_29707(2),
      I5 => add_ln169_65_reg_29712(2),
      O => \accu_1_fu_460[8]_i_53_n_3\
    );
\accu_1_fu_460[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_63_reg_29707(0),
      I1 => add_ln169_65_reg_29712(0),
      I2 => add_ln169_59_reg_29697(0),
      I3 => add_ln169_61_reg_29702(0),
      I4 => \accu_1_fu_460[8]_i_55_n_3\,
      I5 => \accu_1_fu_460[8]_i_56_n_3\,
      O => \accu_1_fu_460[8]_i_54_n_3\
    );
\accu_1_fu_460[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_59_reg_29697(0),
      I1 => add_ln169_61_reg_29702(0),
      I2 => add_ln169_59_reg_29697(1),
      I3 => add_ln169_61_reg_29702(1),
      O => \accu_1_fu_460[8]_i_55_n_3\
    );
\accu_1_fu_460[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_63_reg_29707(0),
      I1 => add_ln169_65_reg_29712(0),
      I2 => add_ln169_63_reg_29707(1),
      I3 => add_ln169_65_reg_29712(1),
      O => \accu_1_fu_460[8]_i_56_n_3\
    );
\accu_1_fu_460[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_63_reg_29707(0),
      I1 => add_ln169_65_reg_29712(0),
      I2 => add_ln169_59_reg_29697(0),
      I3 => add_ln169_61_reg_29702(0),
      O => \accu_1_fu_460[8]_i_57_n_3\
    );
\accu_1_fu_460[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_70_reg_29722(0),
      I1 => add_ln169_68_reg_29717(0),
      I2 => add_ln169_75_reg_29732(0),
      I3 => add_ln169_73_reg_29727(0),
      O => \accu_1_fu_460[8]_i_58_n_3\
    );
\accu_1_fu_460[8]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_73_reg_29727(0),
      I1 => add_ln169_75_reg_29732(0),
      I2 => add_ln169_73_reg_29727(1),
      I3 => add_ln169_75_reg_29732(1),
      I4 => add_ln169_73_reg_29727(2),
      I5 => add_ln169_75_reg_29732(2),
      O => \accu_1_fu_460[8]_i_59_n_3\
    );
\accu_1_fu_460[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_15_n_3\,
      I1 => add_ln169_44_reg_29667(3),
      I2 => \accu_1_fu_460[8]_i_16_n_3\,
      I3 => add_ln169_46_reg_29672(3),
      I4 => sext_ln169_55_fu_24538_p1(4),
      O => \accu_1_fu_460[8]_i_6_n_3\
    );
\accu_1_fu_460[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_51_reg_29682(0),
      I1 => add_ln169_49_reg_29677(0),
      I2 => add_ln169_55_reg_29692(0),
      I3 => add_ln169_53_reg_29687(0),
      O => \accu_1_fu_460[8]_i_60_n_3\
    );
\accu_1_fu_460[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020B2FBFFDF4D04"
    )
        port map (
      I0 => \accu_1_fu_460[8]_i_17_n_3\,
      I1 => \accu_1_fu_460[8]_i_18_n_3\,
      I2 => \accu_1_fu_460[8]_i_19_n_3\,
      I3 => \accu_1_fu_460[8]_i_20_n_3\,
      I4 => sext_ln169_55_fu_24538_p1(5),
      I5 => \accu_1_fu_460_reg[8]_i_4_n_4\,
      O => \accu_1_fu_460[8]_i_7_n_3\
    );
\accu_1_fu_460[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E1871E7E78E1871"
    )
        port map (
      I0 => sext_ln169_55_fu_24538_p1(4),
      I1 => \accu_1_fu_460[8]_i_18_n_3\,
      I2 => \accu_1_fu_460[8]_i_19_n_3\,
      I3 => \accu_1_fu_460[8]_i_20_n_3\,
      I4 => sext_ln169_55_fu_24538_p1(5),
      I5 => \accu_1_fu_460[8]_i_17_n_3\,
      O => \accu_1_fu_460[8]_i_8_n_3\
    );
\accu_1_fu_460[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => sext_ln169_55_fu_24538_p1(4),
      I1 => \accu_1_fu_460[8]_i_17_n_3\,
      I2 => \accu_1_fu_460[8]_i_15_n_3\,
      I3 => \accu_1_fu_460[8]_i_21_n_3\,
      I4 => \accu_1_fu_460[8]_i_22_n_3\,
      I5 => sext_ln169_55_fu_24538_p1(3),
      O => \accu_1_fu_460[8]_i_9_n_3\
    );
\accu_1_fu_460_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(0),
      Q => accu_1_fu_460(0),
      R => '0'
    );
\accu_1_fu_460_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(1),
      Q => accu_1_fu_460(1),
      R => '0'
    );
\accu_1_fu_460_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(2),
      Q => accu_1_fu_460(2),
      R => '0'
    );
\accu_1_fu_460_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(3),
      Q => accu_1_fu_460(3),
      R => '0'
    );
\accu_1_fu_460_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_1_fu_460_reg[3]_i_1_n_3\,
      CO(2) => \accu_1_fu_460_reg[3]_i_1_n_4\,
      CO(1) => \accu_1_fu_460_reg[3]_i_1_n_5\,
      CO(0) => \accu_1_fu_460_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_1_fu_460[3]_i_2_n_3\,
      DI(2) => \accu_1_fu_460[3]_i_3_n_3\,
      DI(1) => \accu_1_fu_460[3]_i_4_n_3\,
      DI(0) => add_ln169_42_reg_29662(0),
      O(3 downto 0) => accu_33_fu_24542_p2(3 downto 0),
      S(3) => \accu_1_fu_460[3]_i_5_n_3\,
      S(2) => \accu_1_fu_460[3]_i_6_n_3\,
      S(1) => \accu_1_fu_460[3]_i_7_n_3\,
      S(0) => \accu_1_fu_460[3]_i_8_n_3\
    );
\accu_1_fu_460_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(4),
      Q => accu_1_fu_460(4),
      R => '0'
    );
\accu_1_fu_460_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(5),
      Q => accu_1_fu_460(5),
      R => '0'
    );
\accu_1_fu_460_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(6),
      Q => accu_1_fu_460(6),
      R => '0'
    );
\accu_1_fu_460_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(7),
      Q => accu_1_fu_460(7),
      R => '0'
    );
\accu_1_fu_460_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_1_fu_460_reg[3]_i_1_n_3\,
      CO(3) => \accu_1_fu_460_reg[7]_i_1_n_3\,
      CO(2) => \accu_1_fu_460_reg[7]_i_1_n_4\,
      CO(1) => \accu_1_fu_460_reg[7]_i_1_n_5\,
      CO(0) => \accu_1_fu_460_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_1_fu_460[7]_i_2_n_3\,
      DI(2) => \accu_1_fu_460[7]_i_3_n_3\,
      DI(1) => \accu_1_fu_460[7]_i_4_n_3\,
      DI(0) => \accu_1_fu_460[7]_i_5_n_3\,
      O(3 downto 0) => accu_33_fu_24542_p2(7 downto 4),
      S(3) => \accu_1_fu_460[7]_i_6_n_3\,
      S(2) => \accu_1_fu_460[7]_i_7_n_3\,
      S(1) => \accu_1_fu_460[7]_i_8_n_3\,
      S(0) => \accu_1_fu_460[7]_i_9_n_3\
    );
\accu_1_fu_460_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_1_fu_460_reg[7]_i_10_n_3\,
      CO(2) => \accu_1_fu_460_reg[7]_i_10_n_4\,
      CO(1) => \accu_1_fu_460_reg[7]_i_10_n_5\,
      CO(0) => \accu_1_fu_460_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_1_fu_460[7]_i_16_n_3\,
      DI(2) => \accu_1_fu_460[7]_i_17_n_3\,
      DI(1) => \accu_1_fu_460[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_1_fu_460_reg[7]_i_10_n_7\,
      O(2) => \accu_1_fu_460_reg[7]_i_10_n_8\,
      O(1) => \accu_1_fu_460_reg[7]_i_10_n_9\,
      O(0) => \accu_1_fu_460_reg[7]_i_10_n_10\,
      S(3) => \accu_1_fu_460[7]_i_19_n_3\,
      S(2) => \accu_1_fu_460[7]_i_20_n_3\,
      S(1) => \accu_1_fu_460[7]_i_21_n_3\,
      S(0) => \accu_1_fu_460[7]_i_22_n_3\
    );
\accu_1_fu_460_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_33_fu_24542_p2(8),
      Q => accu_1_fu_460(8),
      R => '0'
    );
\accu_1_fu_460_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_1_fu_460_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_1_fu_460_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_1_fu_460_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_33_fu_24542_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_1_fu_460[8]_i_2_n_3\
    );
\accu_1_fu_460_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_1_fu_460_reg[8]_i_10_n_3\,
      CO(2) => \accu_1_fu_460_reg[8]_i_10_n_4\,
      CO(1) => \accu_1_fu_460_reg[8]_i_10_n_5\,
      CO(0) => \accu_1_fu_460_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_54_fu_24528_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_55_fu_24538_p1(3 downto 0),
      S(3) => \accu_1_fu_460[8]_i_27_n_3\,
      S(2) => \accu_1_fu_460[8]_i_28_n_3\,
      S(1) => \accu_1_fu_460[8]_i_29_n_3\,
      S(0) => \accu_1_fu_460[8]_i_30_n_3\
    );
\accu_1_fu_460_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_1_fu_460_reg[7]_i_10_n_3\,
      CO(3) => \accu_1_fu_460_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_1_fu_460_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_1_fu_460_reg[8]_i_3_n_5\,
      CO(0) => \accu_1_fu_460_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_1_fu_460_reg[8]_i_4_n_4\,
      DI(1) => \accu_1_fu_460[8]_i_5_n_3\,
      DI(0) => \accu_1_fu_460[8]_i_6_n_3\,
      O(3) => \NLW_accu_1_fu_460_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_1_fu_460_reg[8]_i_3_n_8\,
      O(1) => \accu_1_fu_460_reg[8]_i_3_n_9\,
      O(0) => \accu_1_fu_460_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_1_fu_460[8]_i_7_n_3\,
      S(1) => \accu_1_fu_460[8]_i_8_n_3\,
      S(0) => \accu_1_fu_460[8]_i_9_n_3\
    );
\accu_1_fu_460_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_1_fu_460_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_1_fu_460_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_1_fu_460_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_1_fu_460_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_1_fu_460_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_1_fu_460[8]_i_11_n_3\,
      DI(0) => sext_ln169_54_fu_24528_p1(4),
      O(3 downto 2) => \NLW_accu_1_fu_460_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_55_fu_24538_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_1_fu_460[8]_i_13_n_3\,
      S(0) => \accu_1_fu_460[8]_i_14_n_3\
    );
\accu_2_fu_464[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => add_ln169_82_reg_29747(3),
      I1 => \accu_2_fu_464_reg[7]_i_10_n_7\,
      I2 => accu_2_fu_464(3),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_2_fu_464[3]_i_10_n_3\
    );
\accu_2_fu_464[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_2_fu_464(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_18_fu_24139_p3__0\(1)
    );
\accu_2_fu_464[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00FF08FFAE0800"
    )
        port map (
      I0 => \accu_2_fu_464_reg[7]_i_10_n_9\,
      I1 => accu_2_fu_464(1),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => \accu_2_fu_464[3]_i_9_n_3\,
      I4 => sext_ln169_56_fu_24553_p1(2),
      I5 => \accu_2_fu_464_reg[7]_i_10_n_8\,
      O => \accu_2_fu_464[3]_i_2_n_3\
    );
\accu_2_fu_464[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51AE08F7AE51F708"
    )
        port map (
      I0 => \accu_2_fu_464_reg[7]_i_10_n_9\,
      I1 => accu_2_fu_464(1),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => \accu_2_fu_464[3]_i_9_n_3\,
      I4 => sext_ln169_56_fu_24553_p1(2),
      I5 => \accu_2_fu_464_reg[7]_i_10_n_8\,
      O => \accu_2_fu_464[3]_i_3_n_3\
    );
\accu_2_fu_464[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787788778788778"
    )
        port map (
      I0 => tmp_50_reg_29547,
      I1 => sext_ln90_117_reg_29737(2),
      I2 => \accu_2_fu_464_reg[7]_i_10_n_9\,
      I3 => accu_2_fu_464(1),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => add_ln169_82_reg_29747(1),
      O => \accu_2_fu_464[3]_i_4_n_3\
    );
\accu_2_fu_464[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969696969"
    )
        port map (
      I0 => \accu_2_fu_464[3]_i_2_n_3\,
      I1 => \accu_2_fu_464[3]_i_10_n_3\,
      I2 => \accu_2_fu_464[7]_i_12_n_3\,
      I3 => \accu_2_fu_464_reg[7]_i_10_n_8\,
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_117_reg_29737(2),
      O => \accu_2_fu_464[3]_i_5_n_3\
    );
\accu_2_fu_464[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999666699666"
    )
        port map (
      I0 => \accu_2_fu_464_reg[7]_i_10_n_8\,
      I1 => \accu_2_fu_464[3]_i_9_n_3\,
      I2 => \accu_18_fu_24139_p3__0\(1),
      I3 => \accu_2_fu_464_reg[7]_i_10_n_9\,
      I4 => sext_ln169_56_fu_24553_p1(2),
      I5 => add_ln169_82_reg_29747(1),
      O => \accu_2_fu_464[3]_i_6_n_3\
    );
\accu_2_fu_464[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A566A"
    )
        port map (
      I0 => \accu_2_fu_464[3]_i_4_n_3\,
      I1 => sext_ln90_117_reg_29737(2),
      I2 => \accu_2_fu_464_reg[7]_i_10_n_10\,
      I3 => accu_2_fu_464(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_2_fu_464[3]_i_7_n_3\
    );
\accu_2_fu_464[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_2_fu_464_reg[7]_i_10_n_10\,
      I1 => sext_ln90_117_reg_29737(2),
      I2 => accu_2_fu_464(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_82_reg_29747(0),
      O => \accu_2_fu_464[3]_i_8_n_3\
    );
\accu_2_fu_464[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_82_reg_29747(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_2_fu_464(2),
      O => \accu_2_fu_464[3]_i_9_n_3\
    );
\accu_2_fu_464[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln90_117_reg_29737(2),
      I1 => tmp_50_reg_29547,
      O => sext_ln169_56_fu_24553_p1(2)
    );
\accu_2_fu_464[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_2_fu_464(2),
      I2 => add_ln169_82_reg_29747(2),
      O => \accu_2_fu_464[7]_i_12_n_3\
    );
\accu_2_fu_464[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_2_fu_464(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_18_fu_24139_p3__0\(3)
    );
\accu_2_fu_464[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_2_fu_464(6),
      I2 => \accu_2_fu_464_reg[8]_i_3_n_8\,
      O => \accu_2_fu_464[7]_i_14_n_3\
    );
\accu_2_fu_464[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => add_ln169_82_reg_29747(3),
      I1 => \accu_2_fu_464_reg[7]_i_10_n_7\,
      I2 => accu_2_fu_464(3),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_2_fu_464[7]_i_15_n_3\
    );
\accu_2_fu_464[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_2_fu_464[7]_i_23_n_3\,
      I1 => sext_ln169_64_fu_24606_p1(2),
      I2 => sext_ln169_67_fu_24622_p1(2),
      I3 => sext_ln169_83_fu_24732_p1(2),
      I4 => sext_ln169_61_fu_24584_p1(2),
      O => \accu_2_fu_464[7]_i_16_n_3\
    );
\accu_2_fu_464[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABFBFEA802A2A80"
    )
        port map (
      I0 => sext_ln169_83_fu_24732_p1(1),
      I1 => add_ln169_86_reg_29757(0),
      I2 => add_ln169_84_reg_29752(0),
      I3 => add_ln169_84_reg_29752(1),
      I4 => add_ln169_86_reg_29757(1),
      I5 => sext_ln169_68_fu_24632_p1(1),
      O => \accu_2_fu_464[7]_i_17_n_3\
    );
\accu_2_fu_464[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_83_fu_24732_p1(0),
      I1 => add_ln169_86_reg_29757(0),
      I2 => add_ln169_84_reg_29752(0),
      I3 => sext_ln169_68_fu_24632_p1(0),
      O => \accu_2_fu_464[7]_i_18_n_3\
    );
\accu_2_fu_464[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_2_fu_464[7]_i_16_n_3\,
      I1 => sext_ln169_68_fu_24632_p1(3),
      I2 => add_ln169_86_reg_29757(3),
      I3 => add_ln169_84_reg_29752(3),
      I4 => \accu_2_fu_464[8]_i_15_n_3\,
      I5 => sext_ln169_83_fu_24732_p1(3),
      O => \accu_2_fu_464[7]_i_19_n_3\
    );
\accu_2_fu_464[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50509990"
    )
        port map (
      I0 => \accu_2_fu_464_reg[8]_i_3_n_8\,
      I1 => accu_2_fu_464(6),
      I2 => \accu_2_fu_464_reg[8]_i_3_n_9\,
      I3 => accu_2_fu_464(5),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_2_fu_464[7]_i_2_n_3\
    );
\accu_2_fu_464[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_2_fu_464[7]_i_23_n_3\,
      I1 => sext_ln169_64_fu_24606_p1(2),
      I2 => sext_ln169_67_fu_24622_p1(2),
      I3 => \accu_2_fu_464[7]_i_17_n_3\,
      I4 => sext_ln169_61_fu_24584_p1(2),
      I5 => sext_ln169_83_fu_24732_p1(2),
      O => \accu_2_fu_464[7]_i_20_n_3\
    );
\accu_2_fu_464[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_2_fu_464[7]_i_18_n_3\,
      I1 => sext_ln169_68_fu_24632_p1(1),
      I2 => sext_ln169_61_fu_24584_p1(1),
      I3 => sext_ln169_83_fu_24732_p1(1),
      O => \accu_2_fu_464[7]_i_21_n_3\
    );
\accu_2_fu_464[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_83_fu_24732_p1(0),
      I1 => add_ln169_86_reg_29757(0),
      I2 => add_ln169_84_reg_29752(0),
      I3 => sext_ln169_68_fu_24632_p1(0),
      O => \accu_2_fu_464[7]_i_22_n_3\
    );
\accu_2_fu_464[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_95_reg_29777(0),
      I1 => add_ln169_93_reg_29772(0),
      I2 => add_ln169_91_reg_29767(0),
      I3 => add_ln169_89_reg_29762(0),
      I4 => sext_ln169_64_fu_24606_p1(1),
      I5 => sext_ln169_67_fu_24622_p1(1),
      O => \accu_2_fu_464[7]_i_23_n_3\
    );
\accu_2_fu_464[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_91_reg_29767(1),
      I1 => add_ln169_89_reg_29762(1),
      I2 => add_ln169_89_reg_29762(0),
      I3 => add_ln169_91_reg_29767(0),
      I4 => add_ln169_89_reg_29762(2),
      I5 => add_ln169_91_reg_29767(2),
      O => sext_ln169_64_fu_24606_p1(2)
    );
\accu_2_fu_464[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_95_reg_29777(1),
      I1 => add_ln169_93_reg_29772(1),
      I2 => add_ln169_93_reg_29772(0),
      I3 => add_ln169_95_reg_29777(0),
      I4 => add_ln169_93_reg_29772(2),
      I5 => add_ln169_95_reg_29777(2),
      O => sext_ln169_67_fu_24622_p1(2)
    );
\accu_2_fu_464[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_86_reg_29757(1),
      I1 => add_ln169_84_reg_29752(1),
      I2 => add_ln169_84_reg_29752(0),
      I3 => add_ln169_86_reg_29757(0),
      I4 => add_ln169_84_reg_29752(2),
      I5 => add_ln169_86_reg_29757(2),
      O => sext_ln169_61_fu_24584_p1(2)
    );
\accu_2_fu_464[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_95_reg_29777(0),
      I1 => add_ln169_93_reg_29772(0),
      I2 => add_ln169_91_reg_29767(0),
      I3 => add_ln169_89_reg_29762(0),
      I4 => sext_ln169_64_fu_24606_p1(1),
      I5 => sext_ln169_67_fu_24622_p1(1),
      O => sext_ln169_68_fu_24632_p1(1)
    );
\accu_2_fu_464[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_93_reg_29772(0),
      I1 => add_ln169_95_reg_29777(0),
      I2 => add_ln169_89_reg_29762(0),
      I3 => add_ln169_91_reg_29767(0),
      O => sext_ln169_68_fu_24632_p1(0)
    );
\accu_2_fu_464[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_86_reg_29757(0),
      I1 => add_ln169_84_reg_29752(0),
      I2 => add_ln169_84_reg_29752(1),
      I3 => add_ln169_86_reg_29757(1),
      O => sext_ln169_61_fu_24584_p1(1)
    );
\accu_2_fu_464[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50509990"
    )
        port map (
      I0 => \accu_2_fu_464_reg[8]_i_3_n_9\,
      I1 => accu_2_fu_464(5),
      I2 => \accu_2_fu_464_reg[8]_i_3_n_10\,
      I3 => accu_2_fu_464(4),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_2_fu_464[7]_i_3_n_3\
    );
\accu_2_fu_464[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_91_reg_29767(0),
      I1 => add_ln169_89_reg_29762(0),
      I2 => add_ln169_89_reg_29762(1),
      I3 => add_ln169_91_reg_29767(1),
      O => sext_ln169_64_fu_24606_p1(1)
    );
\accu_2_fu_464[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_95_reg_29777(0),
      I1 => add_ln169_93_reg_29772(0),
      I2 => add_ln169_93_reg_29772(1),
      I3 => add_ln169_95_reg_29777(1),
      O => sext_ln169_67_fu_24622_p1(1)
    );
\accu_2_fu_464[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000059590900"
    )
        port map (
      I0 => \accu_2_fu_464_reg[8]_i_3_n_10\,
      I1 => accu_2_fu_464(4),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_2_fu_464(3),
      I4 => \accu_2_fu_464_reg[7]_i_10_n_7\,
      I5 => add_ln169_82_reg_29747(3),
      O => \accu_2_fu_464[7]_i_4_n_3\
    );
\accu_2_fu_464[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDFDD0FDD0D0FD"
    )
        port map (
      I0 => sext_ln169_56_fu_24553_p1(2),
      I1 => \accu_2_fu_464_reg[7]_i_10_n_8\,
      I2 => \accu_2_fu_464[7]_i_12_n_3\,
      I3 => add_ln169_82_reg_29747(3),
      I4 => \accu_2_fu_464_reg[7]_i_10_n_7\,
      I5 => \accu_18_fu_24139_p3__0\(3),
      O => \accu_2_fu_464[7]_i_5_n_3\
    );
\accu_2_fu_464[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A6556A9659A"
    )
        port map (
      I0 => \accu_2_fu_464[7]_i_2_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_2_fu_464(7),
      I3 => \accu_2_fu_464_reg[8]_i_3_n_3\,
      I4 => accu_2_fu_464(6),
      I5 => \accu_2_fu_464_reg[8]_i_3_n_8\,
      O => \accu_2_fu_464[7]_i_6_n_3\
    );
\accu_2_fu_464[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE10F0F3C0F3C1E"
    )
        port map (
      I0 => accu_2_fu_464(4),
      I1 => \accu_2_fu_464_reg[8]_i_3_n_10\,
      I2 => \accu_2_fu_464[7]_i_14_n_3\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_2_fu_464(5),
      I5 => \accu_2_fu_464_reg[8]_i_3_n_9\,
      O => \accu_2_fu_464[7]_i_7_n_3\
    );
\accu_2_fu_464[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659AA9569A65"
    )
        port map (
      I0 => \accu_2_fu_464[7]_i_4_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_2_fu_464(5),
      I3 => \accu_2_fu_464_reg[8]_i_3_n_9\,
      I4 => accu_2_fu_464(4),
      I5 => \accu_2_fu_464_reg[8]_i_3_n_10\,
      O => \accu_2_fu_464[7]_i_8_n_3\
    );
\accu_2_fu_464[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"659A9A65"
    )
        port map (
      I0 => \accu_2_fu_464[7]_i_5_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_2_fu_464(4),
      I3 => \accu_2_fu_464_reg[8]_i_3_n_10\,
      I4 => \accu_2_fu_464[7]_i_15_n_3\,
      O => \accu_2_fu_464[7]_i_9_n_3\
    );
\accu_2_fu_464[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F8F8FE80E0E0F8"
    )
        port map (
      I0 => \sext_ln169_78_fu_24696_p1__0\(3),
      I1 => \accu_2_fu_464[8]_i_33_n_3\,
      I2 => \accu_2_fu_464[8]_i_34_n_3\,
      I3 => add_ln169_113_reg_29812(3),
      I4 => add_ln169_115_reg_29817(3),
      I5 => \accu_2_fu_464[8]_i_35_n_3\,
      O => \accu_2_fu_464[8]_i_11_n_3\
    );
\accu_2_fu_464[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_36_n_3\,
      I1 => \accu_2_fu_464[8]_i_37_n_3\,
      I2 => add_ln169_108_reg_29802(3),
      I3 => add_ln169_110_reg_29807(3),
      I4 => \accu_2_fu_464[8]_i_38_n_3\,
      O => sext_ln169_82_fu_24722_p1(4)
    );
\accu_2_fu_464[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A665A665AAAA"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_11_n_3\,
      I1 => \accu_2_fu_464[8]_i_39_n_3\,
      I2 => add_ln169_105_reg_29797(3),
      I3 => add_ln169_103_reg_29792(3),
      I4 => \accu_2_fu_464[8]_i_40_n_3\,
      I5 => \accu_2_fu_464[8]_i_41_n_3\,
      O => \accu_2_fu_464[8]_i_13_n_3\
    );
\accu_2_fu_464[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => sext_ln169_82_fu_24722_p1(4),
      I1 => \accu_2_fu_464[8]_i_42_n_3\,
      I2 => add_ln169_101_reg_29787(3),
      I3 => add_ln169_99_reg_29782(3),
      I4 => \accu_2_fu_464[8]_i_43_n_3\,
      I5 => \accu_2_fu_464[8]_i_41_n_3\,
      O => \accu_2_fu_464[8]_i_14_n_3\
    );
\accu_2_fu_464[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_86_reg_29757(1),
      I1 => add_ln169_84_reg_29752(1),
      I2 => add_ln169_84_reg_29752(0),
      I3 => add_ln169_86_reg_29757(0),
      I4 => add_ln169_84_reg_29752(2),
      I5 => add_ln169_86_reg_29757(2),
      O => \accu_2_fu_464[8]_i_15_n_3\
    );
\accu_2_fu_464[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E8787E1781E1E87"
    )
        port map (
      I0 => sext_ln169_67_fu_24622_p1(3),
      I1 => \accu_2_fu_464[8]_i_45_n_3\,
      I2 => \accu_2_fu_464[8]_i_19_n_3\,
      I3 => add_ln169_89_reg_29762(3),
      I4 => add_ln169_91_reg_29767(3),
      I5 => \accu_2_fu_464[8]_i_46_n_3\,
      O => sext_ln169_68_fu_24632_p1(4)
    );
\accu_2_fu_464[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => add_ln169_86_reg_29757(3),
      I1 => add_ln169_84_reg_29752(3),
      I2 => \accu_2_fu_464[8]_i_15_n_3\,
      O => sext_ln169_61_fu_24584_p1(4)
    );
\accu_2_fu_464[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_45_n_3\,
      I1 => sext_ln169_64_fu_24606_p1(3),
      I2 => \accu_2_fu_464[8]_i_48_n_3\,
      I3 => add_ln169_93_reg_29772(3),
      I4 => add_ln169_95_reg_29777(3),
      O => \accu_2_fu_464[8]_i_18_n_3\
    );
\accu_2_fu_464[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_93_reg_29772(3),
      I1 => add_ln169_95_reg_29777(3),
      I2 => \accu_2_fu_464[8]_i_48_n_3\,
      O => \accu_2_fu_464[8]_i_19_n_3\
    );
\accu_2_fu_464[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30FEF13E31F0FF"
    )
        port map (
      I0 => accu_2_fu_464(6),
      I1 => \accu_2_fu_464_reg[8]_i_3_n_8\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_2_fu_464(8),
      I4 => \accu_2_fu_464_reg[8]_i_3_n_3\,
      I5 => accu_2_fu_464(7),
      O => \accu_2_fu_464[8]_i_2_n_3\
    );
\accu_2_fu_464[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_89_reg_29762(3),
      I1 => add_ln169_91_reg_29767(3),
      I2 => \accu_2_fu_464[8]_i_46_n_3\,
      O => \accu_2_fu_464[8]_i_20_n_3\
    );
\accu_2_fu_464[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699999969666"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_20_n_3\,
      I1 => \accu_2_fu_464[8]_i_19_n_3\,
      I2 => \accu_2_fu_464[8]_i_45_n_3\,
      I3 => sext_ln169_64_fu_24606_p1(3),
      I4 => sext_ln169_67_fu_24622_p1(3),
      I5 => sext_ln169_61_fu_24584_p1(4),
      O => \accu_2_fu_464[8]_i_21_n_3\
    );
\accu_2_fu_464[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_45_n_3\,
      I1 => sext_ln169_64_fu_24606_p1(3),
      I2 => \accu_2_fu_464[8]_i_48_n_3\,
      I3 => add_ln169_93_reg_29772(3),
      I4 => add_ln169_95_reg_29777(3),
      O => sext_ln169_68_fu_24632_p1(3)
    );
\accu_2_fu_464[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_15_n_3\,
      I1 => add_ln169_84_reg_29752(3),
      I2 => add_ln169_86_reg_29757(3),
      O => sext_ln169_61_fu_24584_p1(3)
    );
\accu_2_fu_464[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_33_n_3\,
      I1 => \sext_ln169_78_fu_24696_p1__0\(3),
      I2 => \accu_2_fu_464[8]_i_35_n_3\,
      I3 => add_ln169_113_reg_29812(3),
      I4 => add_ln169_115_reg_29817(3),
      O => sext_ln169_82_fu_24722_p1(3)
    );
\accu_2_fu_464[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_49_n_3\,
      I1 => \sext_ln169_78_fu_24696_p1__0\(2),
      I2 => \sext_ln169_81_fu_24712_p1__0\(2),
      O => sext_ln169_82_fu_24722_p1(2)
    );
\accu_2_fu_464[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_115_reg_29817(0),
      I1 => add_ln169_113_reg_29812(0),
      I2 => add_ln169_110_reg_29807(0),
      I3 => add_ln169_108_reg_29802(0),
      I4 => \sext_ln169_78_fu_24696_p1__0\(1),
      I5 => \sext_ln169_81_fu_24712_p1__0\(1),
      O => sext_ln169_82_fu_24722_p1(1)
    );
\accu_2_fu_464[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_113_reg_29812(0),
      I1 => add_ln169_115_reg_29817(0),
      I2 => add_ln169_108_reg_29802(0),
      I3 => add_ln169_110_reg_29807(0),
      O => sext_ln169_82_fu_24722_p1(0)
    );
\accu_2_fu_464[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => sext_ln169_82_fu_24722_p1(3),
      I1 => add_ln169_105_reg_29797(3),
      I2 => add_ln169_103_reg_29792(3),
      I3 => \accu_2_fu_464[8]_i_39_n_3\,
      I4 => sext_ln169_71_fu_24654_p1(3),
      I5 => \accu_2_fu_464[8]_i_55_n_3\,
      O => \accu_2_fu_464[8]_i_28_n_3\
    );
\accu_2_fu_464[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_82_fu_24722_p1(2),
      I1 => sext_ln169_74_fu_24670_p1(2),
      I2 => sext_ln169_71_fu_24654_p1(2),
      I3 => \accu_2_fu_464[8]_i_58_n_3\,
      O => \accu_2_fu_464[8]_i_29_n_3\
    );
\accu_2_fu_464[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_82_fu_24722_p1(1),
      I1 => sext_ln169_74_fu_24670_p1(1),
      I2 => sext_ln169_71_fu_24654_p1(1),
      I3 => \accu_2_fu_464[8]_i_61_n_3\,
      O => \accu_2_fu_464[8]_i_30_n_3\
    );
\accu_2_fu_464[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_82_fu_24722_p1(0),
      I1 => add_ln169_101_reg_29787(0),
      I2 => add_ln169_99_reg_29782(0),
      I3 => add_ln169_105_reg_29797(0),
      I4 => add_ln169_103_reg_29792(0),
      O => \accu_2_fu_464[8]_i_31_n_3\
    );
\accu_2_fu_464[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_38_n_3\,
      I1 => add_ln169_108_reg_29802(3),
      I2 => add_ln169_110_reg_29807(3),
      O => \sext_ln169_78_fu_24696_p1__0\(3)
    );
\accu_2_fu_464[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sext_ln169_81_fu_24712_p1__0\(1),
      I1 => \sext_ln169_78_fu_24696_p1__0\(1),
      I2 => \accu_2_fu_464[8]_i_62_n_3\,
      I3 => \sext_ln169_78_fu_24696_p1__0\(2),
      I4 => \sext_ln169_81_fu_24712_p1__0\(2),
      O => \accu_2_fu_464[8]_i_33_n_3\
    );
\accu_2_fu_464[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_108_reg_29802(3),
      I1 => add_ln169_110_reg_29807(3),
      I2 => \accu_2_fu_464[8]_i_38_n_3\,
      O => \accu_2_fu_464[8]_i_34_n_3\
    );
\accu_2_fu_464[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_115_reg_29817(1),
      I1 => add_ln169_113_reg_29812(1),
      I2 => add_ln169_113_reg_29812(0),
      I3 => add_ln169_115_reg_29817(0),
      I4 => add_ln169_113_reg_29812(2),
      I5 => add_ln169_115_reg_29817(2),
      O => \accu_2_fu_464[8]_i_35_n_3\
    );
\accu_2_fu_464[8]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_33_n_3\,
      I1 => \sext_ln169_78_fu_24696_p1__0\(3),
      I2 => \accu_2_fu_464[8]_i_35_n_3\,
      I3 => add_ln169_113_reg_29812(3),
      I4 => add_ln169_115_reg_29817(3),
      O => \accu_2_fu_464[8]_i_36_n_3\
    );
\accu_2_fu_464[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_113_reg_29812(3),
      I1 => add_ln169_115_reg_29817(3),
      I2 => \accu_2_fu_464[8]_i_35_n_3\,
      O => \accu_2_fu_464[8]_i_37_n_3\
    );
\accu_2_fu_464[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_110_reg_29807(1),
      I1 => add_ln169_108_reg_29802(1),
      I2 => add_ln169_108_reg_29802(0),
      I3 => add_ln169_110_reg_29807(0),
      I4 => add_ln169_108_reg_29802(2),
      I5 => add_ln169_110_reg_29807(2),
      O => \accu_2_fu_464[8]_i_38_n_3\
    );
\accu_2_fu_464[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_105_reg_29797(1),
      I1 => add_ln169_103_reg_29792(1),
      I2 => add_ln169_103_reg_29792(0),
      I3 => add_ln169_105_reg_29797(0),
      I4 => add_ln169_103_reg_29792(2),
      I5 => add_ln169_105_reg_29797(2),
      O => \accu_2_fu_464[8]_i_39_n_3\
    );
\accu_2_fu_464[8]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_99_reg_29782(3),
      I1 => add_ln169_101_reg_29787(3),
      I2 => \accu_2_fu_464[8]_i_42_n_3\,
      O => \accu_2_fu_464[8]_i_40_n_3\
    );
\accu_2_fu_464[8]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_55_n_3\,
      I1 => sext_ln169_71_fu_24654_p1(3),
      I2 => \accu_2_fu_464[8]_i_39_n_3\,
      I3 => add_ln169_103_reg_29792(3),
      I4 => add_ln169_105_reg_29797(3),
      O => \accu_2_fu_464[8]_i_41_n_3\
    );
\accu_2_fu_464[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_101_reg_29787(1),
      I1 => add_ln169_99_reg_29782(1),
      I2 => add_ln169_99_reg_29782(0),
      I3 => add_ln169_101_reg_29787(0),
      I4 => add_ln169_99_reg_29782(2),
      I5 => add_ln169_101_reg_29787(2),
      O => \accu_2_fu_464[8]_i_42_n_3\
    );
\accu_2_fu_464[8]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_103_reg_29792(3),
      I1 => add_ln169_105_reg_29797(3),
      I2 => \accu_2_fu_464[8]_i_39_n_3\,
      O => \accu_2_fu_464[8]_i_43_n_3\
    );
\accu_2_fu_464[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_48_n_3\,
      I1 => add_ln169_93_reg_29772(3),
      I2 => add_ln169_95_reg_29777(3),
      O => sext_ln169_67_fu_24622_p1(3)
    );
\accu_2_fu_464[8]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => sext_ln169_67_fu_24622_p1(1),
      I1 => sext_ln169_64_fu_24606_p1(1),
      I2 => \accu_2_fu_464[8]_i_63_n_3\,
      I3 => sext_ln169_64_fu_24606_p1(2),
      I4 => sext_ln169_67_fu_24622_p1(2),
      O => \accu_2_fu_464[8]_i_45_n_3\
    );
\accu_2_fu_464[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_91_reg_29767(1),
      I1 => add_ln169_89_reg_29762(1),
      I2 => add_ln169_89_reg_29762(0),
      I3 => add_ln169_91_reg_29767(0),
      I4 => add_ln169_89_reg_29762(2),
      I5 => add_ln169_91_reg_29767(2),
      O => \accu_2_fu_464[8]_i_46_n_3\
    );
\accu_2_fu_464[8]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_46_n_3\,
      I1 => add_ln169_89_reg_29762(3),
      I2 => add_ln169_91_reg_29767(3),
      O => sext_ln169_64_fu_24606_p1(3)
    );
\accu_2_fu_464[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_95_reg_29777(1),
      I1 => add_ln169_93_reg_29772(1),
      I2 => add_ln169_93_reg_29772(0),
      I3 => add_ln169_95_reg_29777(0),
      I4 => add_ln169_93_reg_29772(2),
      I5 => add_ln169_95_reg_29777(2),
      O => \accu_2_fu_464[8]_i_48_n_3\
    );
\accu_2_fu_464[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_115_reg_29817(0),
      I1 => add_ln169_113_reg_29812(0),
      I2 => add_ln169_110_reg_29807(0),
      I3 => add_ln169_108_reg_29802(0),
      I4 => \sext_ln169_78_fu_24696_p1__0\(1),
      I5 => \sext_ln169_81_fu_24712_p1__0\(1),
      O => \accu_2_fu_464[8]_i_49_n_3\
    );
\accu_2_fu_464[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0280A8"
    )
        port map (
      I0 => sext_ln169_83_fu_24732_p1(4),
      I1 => add_ln169_86_reg_29757(3),
      I2 => add_ln169_84_reg_29752(3),
      I3 => \accu_2_fu_464[8]_i_15_n_3\,
      I4 => sext_ln169_68_fu_24632_p1(4),
      O => \accu_2_fu_464[8]_i_5_n_3\
    );
\accu_2_fu_464[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_110_reg_29807(1),
      I1 => add_ln169_108_reg_29802(1),
      I2 => add_ln169_108_reg_29802(0),
      I3 => add_ln169_110_reg_29807(0),
      I4 => add_ln169_108_reg_29802(2),
      I5 => add_ln169_110_reg_29807(2),
      O => \sext_ln169_78_fu_24696_p1__0\(2)
    );
\accu_2_fu_464[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_115_reg_29817(1),
      I1 => add_ln169_113_reg_29812(1),
      I2 => add_ln169_113_reg_29812(0),
      I3 => add_ln169_115_reg_29817(0),
      I4 => add_ln169_113_reg_29812(2),
      I5 => add_ln169_115_reg_29817(2),
      O => \sext_ln169_81_fu_24712_p1__0\(2)
    );
\accu_2_fu_464[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_110_reg_29807(0),
      I1 => add_ln169_108_reg_29802(0),
      I2 => add_ln169_108_reg_29802(1),
      I3 => add_ln169_110_reg_29807(1),
      O => \sext_ln169_78_fu_24696_p1__0\(1)
    );
\accu_2_fu_464[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_115_reg_29817(0),
      I1 => add_ln169_113_reg_29812(0),
      I2 => add_ln169_113_reg_29812(1),
      I3 => add_ln169_115_reg_29817(1),
      O => \sext_ln169_81_fu_24712_p1__0\(1)
    );
\accu_2_fu_464[8]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_2_fu_464[8]_i_42_n_3\,
      I1 => add_ln169_99_reg_29782(3),
      I2 => add_ln169_101_reg_29787(3),
      O => sext_ln169_71_fu_24654_p1(3)
    );
\accu_2_fu_464[8]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => sext_ln169_74_fu_24670_p1(1),
      I1 => sext_ln169_71_fu_24654_p1(1),
      I2 => \accu_2_fu_464[8]_i_61_n_3\,
      I3 => sext_ln169_71_fu_24654_p1(2),
      I4 => sext_ln169_74_fu_24670_p1(2),
      O => \accu_2_fu_464[8]_i_55_n_3\
    );
\accu_2_fu_464[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_105_reg_29797(1),
      I1 => add_ln169_103_reg_29792(1),
      I2 => add_ln169_103_reg_29792(0),
      I3 => add_ln169_105_reg_29797(0),
      I4 => add_ln169_103_reg_29792(2),
      I5 => add_ln169_105_reg_29797(2),
      O => sext_ln169_74_fu_24670_p1(2)
    );
\accu_2_fu_464[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_101_reg_29787(1),
      I1 => add_ln169_99_reg_29782(1),
      I2 => add_ln169_99_reg_29782(0),
      I3 => add_ln169_101_reg_29787(0),
      I4 => add_ln169_99_reg_29782(2),
      I5 => add_ln169_101_reg_29787(2),
      O => sext_ln169_71_fu_24654_p1(2)
    );
\accu_2_fu_464[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_105_reg_29797(0),
      I1 => add_ln169_103_reg_29792(0),
      I2 => add_ln169_101_reg_29787(0),
      I3 => add_ln169_99_reg_29782(0),
      I4 => sext_ln169_71_fu_24654_p1(1),
      I5 => sext_ln169_74_fu_24670_p1(1),
      O => \accu_2_fu_464[8]_i_58_n_3\
    );
\accu_2_fu_464[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_105_reg_29797(0),
      I1 => add_ln169_103_reg_29792(0),
      I2 => add_ln169_103_reg_29792(1),
      I3 => add_ln169_105_reg_29797(1),
      O => sext_ln169_74_fu_24670_p1(1)
    );
\accu_2_fu_464[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => add_ln169_86_reg_29757(3),
      I1 => add_ln169_84_reg_29752(3),
      I2 => \accu_2_fu_464[8]_i_15_n_3\,
      I3 => sext_ln169_68_fu_24632_p1(4),
      I4 => sext_ln169_83_fu_24732_p1(4),
      O => \accu_2_fu_464[8]_i_6_n_3\
    );
\accu_2_fu_464[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_101_reg_29787(0),
      I1 => add_ln169_99_reg_29782(0),
      I2 => add_ln169_99_reg_29782(1),
      I3 => add_ln169_101_reg_29787(1),
      O => sext_ln169_71_fu_24654_p1(1)
    );
\accu_2_fu_464[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_99_reg_29782(0),
      I1 => add_ln169_101_reg_29787(0),
      I2 => add_ln169_103_reg_29792(0),
      I3 => add_ln169_105_reg_29797(0),
      O => \accu_2_fu_464[8]_i_61_n_3\
    );
\accu_2_fu_464[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_108_reg_29802(0),
      I1 => add_ln169_110_reg_29807(0),
      I2 => add_ln169_113_reg_29812(0),
      I3 => add_ln169_115_reg_29817(0),
      O => \accu_2_fu_464[8]_i_62_n_3\
    );
\accu_2_fu_464[8]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_89_reg_29762(0),
      I1 => add_ln169_91_reg_29767(0),
      I2 => add_ln169_93_reg_29772(0),
      I3 => add_ln169_95_reg_29777(0),
      O => \accu_2_fu_464[8]_i_63_n_3\
    );
\accu_2_fu_464[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0445455DFBBABAA2"
    )
        port map (
      I0 => sext_ln169_83_fu_24732_p1(5),
      I1 => sext_ln169_61_fu_24584_p1(4),
      I2 => \accu_2_fu_464[8]_i_18_n_3\,
      I3 => \accu_2_fu_464[8]_i_19_n_3\,
      I4 => \accu_2_fu_464[8]_i_20_n_3\,
      I5 => \accu_2_fu_464_reg[8]_i_4_n_4\,
      O => \accu_2_fu_464[8]_i_7_n_3\
    );
\accu_2_fu_464[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881177E7EE88117"
    )
        port map (
      I0 => sext_ln169_83_fu_24732_p1(4),
      I1 => \accu_2_fu_464[8]_i_18_n_3\,
      I2 => \accu_2_fu_464[8]_i_20_n_3\,
      I3 => \accu_2_fu_464[8]_i_19_n_3\,
      I4 => sext_ln169_83_fu_24732_p1(5),
      I5 => sext_ln169_61_fu_24584_p1(4),
      O => \accu_2_fu_464[8]_i_8_n_3\
    );
\accu_2_fu_464[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => sext_ln169_83_fu_24732_p1(4),
      I1 => \accu_2_fu_464[8]_i_21_n_3\,
      I2 => sext_ln169_68_fu_24632_p1(3),
      I3 => sext_ln169_61_fu_24584_p1(3),
      I4 => sext_ln169_83_fu_24732_p1(3),
      O => \accu_2_fu_464[8]_i_9_n_3\
    );
\accu_2_fu_464_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(0),
      Q => accu_2_fu_464(0),
      R => '0'
    );
\accu_2_fu_464_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(1),
      Q => accu_2_fu_464(1),
      R => '0'
    );
\accu_2_fu_464_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(2),
      Q => accu_2_fu_464(2),
      R => '0'
    );
\accu_2_fu_464_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(3),
      Q => accu_2_fu_464(3),
      R => '0'
    );
\accu_2_fu_464_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_2_fu_464_reg[3]_i_1_n_3\,
      CO(2) => \accu_2_fu_464_reg[3]_i_1_n_4\,
      CO(1) => \accu_2_fu_464_reg[3]_i_1_n_5\,
      CO(0) => \accu_2_fu_464_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_2_fu_464[3]_i_2_n_3\,
      DI(2) => \accu_2_fu_464[3]_i_3_n_3\,
      DI(1) => \accu_2_fu_464[3]_i_4_n_3\,
      DI(0) => add_ln169_82_reg_29747(0),
      O(3 downto 0) => accu_34_fu_24736_p2(3 downto 0),
      S(3) => \accu_2_fu_464[3]_i_5_n_3\,
      S(2) => \accu_2_fu_464[3]_i_6_n_3\,
      S(1) => \accu_2_fu_464[3]_i_7_n_3\,
      S(0) => \accu_2_fu_464[3]_i_8_n_3\
    );
\accu_2_fu_464_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(4),
      Q => accu_2_fu_464(4),
      R => '0'
    );
\accu_2_fu_464_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(5),
      Q => accu_2_fu_464(5),
      R => '0'
    );
\accu_2_fu_464_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(6),
      Q => accu_2_fu_464(6),
      R => '0'
    );
\accu_2_fu_464_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(7),
      Q => accu_2_fu_464(7),
      R => '0'
    );
\accu_2_fu_464_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_2_fu_464_reg[3]_i_1_n_3\,
      CO(3) => \accu_2_fu_464_reg[7]_i_1_n_3\,
      CO(2) => \accu_2_fu_464_reg[7]_i_1_n_4\,
      CO(1) => \accu_2_fu_464_reg[7]_i_1_n_5\,
      CO(0) => \accu_2_fu_464_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_2_fu_464[7]_i_2_n_3\,
      DI(2) => \accu_2_fu_464[7]_i_3_n_3\,
      DI(1) => \accu_2_fu_464[7]_i_4_n_3\,
      DI(0) => \accu_2_fu_464[7]_i_5_n_3\,
      O(3 downto 0) => accu_34_fu_24736_p2(7 downto 4),
      S(3) => \accu_2_fu_464[7]_i_6_n_3\,
      S(2) => \accu_2_fu_464[7]_i_7_n_3\,
      S(1) => \accu_2_fu_464[7]_i_8_n_3\,
      S(0) => \accu_2_fu_464[7]_i_9_n_3\
    );
\accu_2_fu_464_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_2_fu_464_reg[7]_i_10_n_3\,
      CO(2) => \accu_2_fu_464_reg[7]_i_10_n_4\,
      CO(1) => \accu_2_fu_464_reg[7]_i_10_n_5\,
      CO(0) => \accu_2_fu_464_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_2_fu_464[7]_i_16_n_3\,
      DI(2) => \accu_2_fu_464[7]_i_17_n_3\,
      DI(1) => \accu_2_fu_464[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_2_fu_464_reg[7]_i_10_n_7\,
      O(2) => \accu_2_fu_464_reg[7]_i_10_n_8\,
      O(1) => \accu_2_fu_464_reg[7]_i_10_n_9\,
      O(0) => \accu_2_fu_464_reg[7]_i_10_n_10\,
      S(3) => \accu_2_fu_464[7]_i_19_n_3\,
      S(2) => \accu_2_fu_464[7]_i_20_n_3\,
      S(1) => \accu_2_fu_464[7]_i_21_n_3\,
      S(0) => \accu_2_fu_464[7]_i_22_n_3\
    );
\accu_2_fu_464_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_34_fu_24736_p2(8),
      Q => accu_2_fu_464(8),
      R => '0'
    );
\accu_2_fu_464_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_2_fu_464_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_2_fu_464_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_2_fu_464_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_34_fu_24736_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_2_fu_464[8]_i_2_n_3\
    );
\accu_2_fu_464_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_2_fu_464_reg[8]_i_10_n_3\,
      CO(2) => \accu_2_fu_464_reg[8]_i_10_n_4\,
      CO(1) => \accu_2_fu_464_reg[8]_i_10_n_5\,
      CO(0) => \accu_2_fu_464_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_82_fu_24722_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_83_fu_24732_p1(3 downto 0),
      S(3) => \accu_2_fu_464[8]_i_28_n_3\,
      S(2) => \accu_2_fu_464[8]_i_29_n_3\,
      S(1) => \accu_2_fu_464[8]_i_30_n_3\,
      S(0) => \accu_2_fu_464[8]_i_31_n_3\
    );
\accu_2_fu_464_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_2_fu_464_reg[7]_i_10_n_3\,
      CO(3) => \accu_2_fu_464_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_2_fu_464_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_2_fu_464_reg[8]_i_3_n_5\,
      CO(0) => \accu_2_fu_464_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_2_fu_464_reg[8]_i_4_n_4\,
      DI(1) => \accu_2_fu_464[8]_i_5_n_3\,
      DI(0) => \accu_2_fu_464[8]_i_6_n_3\,
      O(3) => \NLW_accu_2_fu_464_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_2_fu_464_reg[8]_i_3_n_8\,
      O(1) => \accu_2_fu_464_reg[8]_i_3_n_9\,
      O(0) => \accu_2_fu_464_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_2_fu_464[8]_i_7_n_3\,
      S(1) => \accu_2_fu_464[8]_i_8_n_3\,
      S(0) => \accu_2_fu_464[8]_i_9_n_3\
    );
\accu_2_fu_464_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_2_fu_464_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_2_fu_464_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_2_fu_464_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_2_fu_464_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_2_fu_464_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_2_fu_464[8]_i_11_n_3\,
      DI(0) => sext_ln169_82_fu_24722_p1(4),
      O(3 downto 2) => \NLW_accu_2_fu_464_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_83_fu_24732_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_2_fu_464[8]_i_13_n_3\,
      S(0) => \accu_2_fu_464[8]_i_14_n_3\
    );
\accu_32_reg_30927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(0),
      Q => accu_32_reg_30927(0),
      R => '0'
    );
\accu_32_reg_30927_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(1),
      Q => accu_32_reg_30927(1),
      R => '0'
    );
\accu_32_reg_30927_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(2),
      Q => accu_32_reg_30927(2),
      R => '0'
    );
\accu_32_reg_30927_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(3),
      Q => accu_32_reg_30927(3),
      R => '0'
    );
\accu_32_reg_30927_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(4),
      Q => accu_32_reg_30927(4),
      R => '0'
    );
\accu_32_reg_30927_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(5),
      Q => accu_32_reg_30927(5),
      R => '0'
    );
\accu_32_reg_30927_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(6),
      Q => accu_32_reg_30927(6),
      R => '0'
    );
\accu_32_reg_30927_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(7),
      Q => accu_32_reg_30927(7),
      R => '0'
    );
\accu_32_reg_30927_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_32_fu_24348_p2(8),
      Q => accu_32_reg_30927(8),
      R => '0'
    );
\accu_33_reg_30934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(0),
      Q => accu_33_reg_30934(0),
      R => '0'
    );
\accu_33_reg_30934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(1),
      Q => accu_33_reg_30934(1),
      R => '0'
    );
\accu_33_reg_30934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(2),
      Q => accu_33_reg_30934(2),
      R => '0'
    );
\accu_33_reg_30934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(3),
      Q => accu_33_reg_30934(3),
      R => '0'
    );
\accu_33_reg_30934_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(4),
      Q => accu_33_reg_30934(4),
      R => '0'
    );
\accu_33_reg_30934_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(5),
      Q => accu_33_reg_30934(5),
      R => '0'
    );
\accu_33_reg_30934_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(6),
      Q => accu_33_reg_30934(6),
      R => '0'
    );
\accu_33_reg_30934_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(7),
      Q => accu_33_reg_30934(7),
      R => '0'
    );
\accu_33_reg_30934_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_33_fu_24542_p2(8),
      Q => accu_33_reg_30934(8),
      R => '0'
    );
\accu_34_reg_30941_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(0),
      Q => accu_34_reg_30941(0),
      R => '0'
    );
\accu_34_reg_30941_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(1),
      Q => accu_34_reg_30941(1),
      R => '0'
    );
\accu_34_reg_30941_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(2),
      Q => accu_34_reg_30941(2),
      R => '0'
    );
\accu_34_reg_30941_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(3),
      Q => accu_34_reg_30941(3),
      R => '0'
    );
\accu_34_reg_30941_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(4),
      Q => accu_34_reg_30941(4),
      R => '0'
    );
\accu_34_reg_30941_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(5),
      Q => accu_34_reg_30941(5),
      R => '0'
    );
\accu_34_reg_30941_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(6),
      Q => accu_34_reg_30941(6),
      R => '0'
    );
\accu_34_reg_30941_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(7),
      Q => accu_34_reg_30941(7),
      R => '0'
    );
\accu_34_reg_30941_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_34_fu_24736_p2(8),
      Q => accu_34_reg_30941(8),
      R => '0'
    );
\accu_35_reg_30948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(0),
      Q => accu_35_reg_30948(0),
      R => '0'
    );
\accu_35_reg_30948_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(1),
      Q => accu_35_reg_30948(1),
      R => '0'
    );
\accu_35_reg_30948_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(2),
      Q => accu_35_reg_30948(2),
      R => '0'
    );
\accu_35_reg_30948_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(3),
      Q => accu_35_reg_30948(3),
      R => '0'
    );
\accu_35_reg_30948_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(4),
      Q => accu_35_reg_30948(4),
      R => '0'
    );
\accu_35_reg_30948_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(5),
      Q => accu_35_reg_30948(5),
      R => '0'
    );
\accu_35_reg_30948_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(6),
      Q => accu_35_reg_30948(6),
      R => '0'
    );
\accu_35_reg_30948_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(7),
      Q => accu_35_reg_30948(7),
      R => '0'
    );
\accu_35_reg_30948_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_35_fu_24930_p2(8),
      Q => accu_35_reg_30948(8),
      R => '0'
    );
\accu_36_reg_30955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(0),
      Q => accu_36_reg_30955(0),
      R => '0'
    );
\accu_36_reg_30955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(1),
      Q => accu_36_reg_30955(1),
      R => '0'
    );
\accu_36_reg_30955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(2),
      Q => accu_36_reg_30955(2),
      R => '0'
    );
\accu_36_reg_30955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(3),
      Q => accu_36_reg_30955(3),
      R => '0'
    );
\accu_36_reg_30955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(4),
      Q => accu_36_reg_30955(4),
      R => '0'
    );
\accu_36_reg_30955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(5),
      Q => accu_36_reg_30955(5),
      R => '0'
    );
\accu_36_reg_30955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(6),
      Q => accu_36_reg_30955(6),
      R => '0'
    );
\accu_36_reg_30955_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(7),
      Q => accu_36_reg_30955(7),
      R => '0'
    );
\accu_36_reg_30955_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_36_fu_25124_p2(8),
      Q => accu_36_reg_30955(8),
      R => '0'
    );
\accu_37_reg_30962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(0),
      Q => accu_37_reg_30962(0),
      R => '0'
    );
\accu_37_reg_30962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(1),
      Q => accu_37_reg_30962(1),
      R => '0'
    );
\accu_37_reg_30962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(2),
      Q => accu_37_reg_30962(2),
      R => '0'
    );
\accu_37_reg_30962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(3),
      Q => accu_37_reg_30962(3),
      R => '0'
    );
\accu_37_reg_30962_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(4),
      Q => accu_37_reg_30962(4),
      R => '0'
    );
\accu_37_reg_30962_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(5),
      Q => accu_37_reg_30962(5),
      R => '0'
    );
\accu_37_reg_30962_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(6),
      Q => accu_37_reg_30962(6),
      R => '0'
    );
\accu_37_reg_30962_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(7),
      Q => accu_37_reg_30962(7),
      R => '0'
    );
\accu_37_reg_30962_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_37_fu_25318_p2(8),
      Q => accu_37_reg_30962(8),
      R => '0'
    );
\accu_38_reg_30969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(0),
      Q => accu_38_reg_30969(0),
      R => '0'
    );
\accu_38_reg_30969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(1),
      Q => accu_38_reg_30969(1),
      R => '0'
    );
\accu_38_reg_30969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(2),
      Q => accu_38_reg_30969(2),
      R => '0'
    );
\accu_38_reg_30969_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(3),
      Q => accu_38_reg_30969(3),
      R => '0'
    );
\accu_38_reg_30969_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(4),
      Q => accu_38_reg_30969(4),
      R => '0'
    );
\accu_38_reg_30969_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(5),
      Q => accu_38_reg_30969(5),
      R => '0'
    );
\accu_38_reg_30969_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(6),
      Q => accu_38_reg_30969(6),
      R => '0'
    );
\accu_38_reg_30969_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(7),
      Q => accu_38_reg_30969(7),
      R => '0'
    );
\accu_38_reg_30969_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_38_fu_25512_p2(8),
      Q => accu_38_reg_30969(8),
      R => '0'
    );
\accu_39_reg_30976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(0),
      Q => accu_39_reg_30976(0),
      R => '0'
    );
\accu_39_reg_30976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(1),
      Q => accu_39_reg_30976(1),
      R => '0'
    );
\accu_39_reg_30976_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(2),
      Q => accu_39_reg_30976(2),
      R => '0'
    );
\accu_39_reg_30976_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(3),
      Q => accu_39_reg_30976(3),
      R => '0'
    );
\accu_39_reg_30976_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(4),
      Q => accu_39_reg_30976(4),
      R => '0'
    );
\accu_39_reg_30976_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(5),
      Q => accu_39_reg_30976(5),
      R => '0'
    );
\accu_39_reg_30976_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(6),
      Q => accu_39_reg_30976(6),
      R => '0'
    );
\accu_39_reg_30976_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(7),
      Q => accu_39_reg_30976(7),
      R => '0'
    );
\accu_39_reg_30976_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_39_fu_25706_p2(8),
      Q => accu_39_reg_30976(8),
      R => '0'
    );
\accu_3_fu_468[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_3_fu_468_reg[7]_i_10_n_8\,
      I1 => sub_ln90_157_reg_29827(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_157_reg_29822(2),
      O => \accu_3_fu_468[3]_i_10_n_3\
    );
\accu_3_fu_468[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_157_reg_29822(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_157_reg_29827(1),
      O => \accu_3_fu_468[3]_i_11_n_3\
    );
\accu_3_fu_468[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_3_fu_468(3),
      I2 => add_ln169_122_reg_29832(3),
      I3 => \accu_3_fu_468_reg[7]_i_10_n_7\,
      O => \accu_3_fu_468[3]_i_12_n_3\
    );
\accu_3_fu_468[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_157_reg_29827(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_157_reg_29822(2),
      I3 => \accu_3_fu_468_reg[7]_i_10_n_8\,
      O => \accu_3_fu_468[3]_i_13_n_3\
    );
\accu_3_fu_468[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_122_reg_29832(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_3_fu_468(2),
      O => \accu_3_fu_468[3]_i_14_n_3\
    );
\accu_3_fu_468[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_3_fu_468(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_3_fu_468[3]_i_15_n_3\
    );
\accu_3_fu_468[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_3_fu_468(1),
      I2 => sext_ln90_157_reg_29822(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_157_reg_29827(1),
      I5 => \accu_3_fu_468_reg[7]_i_10_n_9\,
      O => \accu_3_fu_468[3]_i_16_n_3\
    );
\accu_3_fu_468[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_3_fu_468[3]_i_9_n_3\,
      I1 => \accu_3_fu_468[3]_i_10_n_3\,
      I2 => accu_3_fu_468(2),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_122_reg_29832(2),
      O => \accu_3_fu_468[3]_i_2_n_3\
    );
\accu_3_fu_468[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_3_fu_468[3]_i_9_n_3\,
      I1 => add_ln169_122_reg_29832(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_3_fu_468(2),
      I4 => \accu_3_fu_468[3]_i_10_n_3\,
      O => \accu_3_fu_468[3]_i_3_n_3\
    );
\accu_3_fu_468[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_3_fu_468_reg[7]_i_10_n_9\,
      I1 => \accu_3_fu_468[3]_i_11_n_3\,
      I2 => accu_3_fu_468(1),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_122_reg_29832(1),
      O => \accu_3_fu_468[3]_i_4_n_3\
    );
\accu_3_fu_468[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_3_fu_468[3]_i_2_n_3\,
      I1 => accu_3_fu_468(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => add_ln169_122_reg_29832(2),
      I4 => \accu_3_fu_468[3]_i_12_n_3\,
      I5 => \accu_3_fu_468[3]_i_13_n_3\,
      O => \accu_3_fu_468[3]_i_5_n_3\
    );
\accu_3_fu_468[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_3_fu_468[3]_i_10_n_3\,
      I1 => \accu_3_fu_468[3]_i_14_n_3\,
      I2 => \accu_3_fu_468[3]_i_15_n_3\,
      I3 => \accu_3_fu_468[3]_i_11_n_3\,
      I4 => \accu_3_fu_468_reg[7]_i_10_n_9\,
      I5 => add_ln169_122_reg_29832(1),
      O => \accu_3_fu_468[3]_i_6_n_3\
    );
\accu_3_fu_468[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_122_reg_29832(1),
      I1 => \accu_3_fu_468[3]_i_16_n_3\,
      I2 => \accu_3_fu_468_reg[7]_i_10_n_10\,
      I3 => sub_ln90_157_reg_29827(0),
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_3_fu_468(0),
      O => \accu_3_fu_468[3]_i_7_n_3\
    );
\accu_3_fu_468[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_157_reg_29827(0),
      I1 => \accu_3_fu_468_reg[7]_i_10_n_10\,
      I2 => accu_3_fu_468(0),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_122_reg_29832(0),
      O => \accu_3_fu_468[3]_i_8_n_3\
    );
\accu_3_fu_468[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_3_fu_468(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => \accu_3_fu_468_reg[7]_i_10_n_9\,
      I3 => sub_ln90_157_reg_29827(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_157_reg_29822(2),
      O => \accu_3_fu_468[3]_i_9_n_3\
    );
\accu_3_fu_468[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_3_fu_468(3),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_3_fu_468[7]_i_11_n_3\
    );
\accu_3_fu_468[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_122_reg_29832(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_3_fu_468(2),
      O => \accu_3_fu_468[7]_i_12_n_3\
    );
\accu_3_fu_468[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_157_reg_29822(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_157_reg_29827(2),
      O => \accu_3_fu_468[7]_i_13_n_3\
    );
\accu_3_fu_468[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_3_fu_468_reg[8]_i_3_n_8\,
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_3_fu_468(6),
      O => \accu_3_fu_468[7]_i_14_n_3\
    );
\accu_3_fu_468[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_122_reg_29832(3),
      I1 => \accu_3_fu_468_reg[7]_i_10_n_7\,
      I2 => accu_3_fu_468(3),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_3_fu_468[7]_i_15_n_3\
    );
\accu_3_fu_468[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF0096"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_23_n_3\,
      I1 => \accu_3_fu_468[7]_i_24_n_3\,
      I2 => \accu_3_fu_468[7]_i_25_n_3\,
      I3 => \accu_3_fu_468[7]_i_26_n_3\,
      I4 => sext_ln169_111_fu_24926_p1(2),
      O => \accu_3_fu_468[7]_i_16_n_3\
    );
\accu_3_fu_468[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_111_fu_24926_p1(1),
      I1 => add_ln169_124_reg_29837(1),
      I2 => add_ln169_126_reg_29842(1),
      I3 => add_ln169_124_reg_29837(0),
      I4 => add_ln169_126_reg_29842(0),
      I5 => \accu_3_fu_468[7]_i_27_n_3\,
      O => \accu_3_fu_468[7]_i_17_n_3\
    );
\accu_3_fu_468[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_111_fu_24926_p1(0),
      I1 => add_ln169_126_reg_29842(0),
      I2 => add_ln169_124_reg_29837(0),
      I3 => \accu_3_fu_468[7]_i_28_n_3\,
      O => \accu_3_fu_468[7]_i_18_n_3\
    );
\accu_3_fu_468[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_16_n_3\,
      I1 => add_ln169_124_reg_29837(3),
      I2 => add_ln169_126_reg_29842(3),
      I3 => \accu_3_fu_468[8]_i_15_n_3\,
      I4 => \accu_3_fu_468[8]_i_22_n_3\,
      I5 => sext_ln169_111_fu_24926_p1(3),
      O => \accu_3_fu_468[7]_i_19_n_3\
    );
\accu_3_fu_468[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_3_fu_468(5),
      I1 => \accu_3_fu_468_reg[8]_i_3_n_9\,
      I2 => accu_3_fu_468(6),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_3_fu_468_reg[8]_i_3_n_8\,
      O => \accu_3_fu_468[7]_i_2_n_3\
    );
\accu_3_fu_468[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_23_n_3\,
      I1 => \accu_3_fu_468[7]_i_24_n_3\,
      I2 => \accu_3_fu_468[7]_i_25_n_3\,
      I3 => \accu_3_fu_468[7]_i_17_n_3\,
      I4 => \accu_3_fu_468[7]_i_26_n_3\,
      I5 => sext_ln169_111_fu_24926_p1(2),
      O => \accu_3_fu_468[7]_i_20_n_3\
    );
\accu_3_fu_468[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_18_n_3\,
      I1 => \accu_3_fu_468[7]_i_29_n_3\,
      I2 => \accu_3_fu_468[7]_i_27_n_3\,
      I3 => sext_ln169_111_fu_24926_p1(1),
      O => \accu_3_fu_468[7]_i_21_n_3\
    );
\accu_3_fu_468[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_111_fu_24926_p1(0),
      I1 => add_ln169_126_reg_29842(0),
      I2 => add_ln169_124_reg_29837(0),
      I3 => \accu_3_fu_468[7]_i_28_n_3\,
      O => \accu_3_fu_468[7]_i_22_n_3\
    );
\accu_3_fu_468[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_135_reg_29862(2),
      I1 => add_ln169_133_reg_29857(2),
      I2 => add_ln169_133_reg_29857(1),
      I3 => add_ln169_135_reg_29862(1),
      I4 => add_ln169_135_reg_29862(0),
      I5 => add_ln169_133_reg_29857(0),
      O => \accu_3_fu_468[7]_i_23_n_3\
    );
\accu_3_fu_468[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_129_reg_29847(2),
      I1 => add_ln169_131_reg_29852(2),
      I2 => add_ln169_131_reg_29852(1),
      I3 => add_ln169_129_reg_29847(1),
      I4 => add_ln169_131_reg_29852(0),
      I5 => add_ln169_129_reg_29847(0),
      O => \accu_3_fu_468[7]_i_24_n_3\
    );
\accu_3_fu_468[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_30_n_3\,
      I1 => \accu_3_fu_468[7]_i_31_n_3\,
      I2 => add_ln169_131_reg_29852(0),
      I3 => add_ln169_129_reg_29847(0),
      I4 => add_ln169_135_reg_29862(0),
      I5 => add_ln169_133_reg_29857(0),
      O => \accu_3_fu_468[7]_i_25_n_3\
    );
\accu_3_fu_468[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_126_reg_29842(0),
      I1 => add_ln169_124_reg_29837(0),
      I2 => add_ln169_126_reg_29842(1),
      I3 => add_ln169_124_reg_29837(1),
      I4 => add_ln169_126_reg_29842(2),
      I5 => add_ln169_124_reg_29837(2),
      O => \accu_3_fu_468[7]_i_26_n_3\
    );
\accu_3_fu_468[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_133_reg_29857(0),
      I1 => add_ln169_135_reg_29862(0),
      I2 => add_ln169_129_reg_29847(0),
      I3 => add_ln169_131_reg_29852(0),
      I4 => \accu_3_fu_468[7]_i_31_n_3\,
      I5 => \accu_3_fu_468[7]_i_30_n_3\,
      O => \accu_3_fu_468[7]_i_27_n_3\
    );
\accu_3_fu_468[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_131_reg_29852(0),
      I1 => add_ln169_129_reg_29847(0),
      I2 => add_ln169_135_reg_29862(0),
      I3 => add_ln169_133_reg_29857(0),
      O => \accu_3_fu_468[7]_i_28_n_3\
    );
\accu_3_fu_468[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_126_reg_29842(0),
      I1 => add_ln169_124_reg_29837(0),
      I2 => add_ln169_126_reg_29842(1),
      I3 => add_ln169_124_reg_29837(1),
      O => \accu_3_fu_468[7]_i_29_n_3\
    );
\accu_3_fu_468[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_3_fu_468(4),
      I1 => \accu_3_fu_468_reg[8]_i_3_n_10\,
      I2 => accu_3_fu_468(5),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_3_fu_468_reg[8]_i_3_n_9\,
      O => \accu_3_fu_468[7]_i_3_n_3\
    );
\accu_3_fu_468[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_131_reg_29852(0),
      I1 => add_ln169_129_reg_29847(0),
      I2 => add_ln169_131_reg_29852(1),
      I3 => add_ln169_129_reg_29847(1),
      O => \accu_3_fu_468[7]_i_30_n_3\
    );
\accu_3_fu_468[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_135_reg_29862(0),
      I1 => add_ln169_133_reg_29857(0),
      I2 => add_ln169_135_reg_29862(1),
      I3 => add_ln169_133_reg_29857(1),
      O => \accu_3_fu_468[7]_i_31_n_3\
    );
\accu_3_fu_468[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_3_fu_468(4),
      I1 => \accu_3_fu_468_reg[8]_i_3_n_10\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_3_fu_468(3),
      I4 => \accu_3_fu_468_reg[7]_i_10_n_7\,
      I5 => add_ln169_122_reg_29832(3),
      O => \accu_3_fu_468[7]_i_4_n_3\
    );
\accu_3_fu_468[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_11_n_3\,
      I1 => add_ln169_122_reg_29832(3),
      I2 => \accu_3_fu_468_reg[7]_i_10_n_7\,
      I3 => \accu_3_fu_468[7]_i_12_n_3\,
      I4 => \accu_3_fu_468_reg[7]_i_10_n_8\,
      I5 => \accu_3_fu_468[7]_i_13_n_3\,
      O => \accu_3_fu_468[7]_i_5_n_3\
    );
\accu_3_fu_468[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_2_n_3\,
      I1 => \accu_3_fu_468_reg[8]_i_3_n_3\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_3_fu_468(7),
      I4 => \accu_3_fu_468_reg[8]_i_3_n_8\,
      I5 => accu_3_fu_468(6),
      O => \accu_3_fu_468[7]_i_6_n_3\
    );
\accu_3_fu_468[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_3_fu_468_reg[8]_i_3_n_10\,
      I1 => accu_3_fu_468(4),
      I2 => \accu_3_fu_468[7]_i_14_n_3\,
      I3 => \accu_3_fu_468_reg[8]_i_3_n_9\,
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_3_fu_468(5),
      O => \accu_3_fu_468[7]_i_7_n_3\
    );
\accu_3_fu_468[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_4_n_3\,
      I1 => \accu_3_fu_468_reg[8]_i_3_n_9\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_3_fu_468(5),
      I4 => \accu_3_fu_468_reg[8]_i_3_n_10\,
      I5 => accu_3_fu_468(4),
      O => \accu_3_fu_468[7]_i_8_n_3\
    );
\accu_3_fu_468[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_5_n_3\,
      I1 => \accu_3_fu_468[7]_i_15_n_3\,
      I2 => \accu_3_fu_468_reg[8]_i_3_n_10\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_3_fu_468(4),
      O => \accu_3_fu_468[7]_i_9_n_3\
    );
\accu_3_fu_468[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F7007171FF10F7"
    )
        port map (
      I0 => add_ln169_150_reg_29892(3),
      I1 => add_ln169_148_reg_29887(3),
      I2 => \accu_3_fu_468[8]_i_31_n_3\,
      I3 => \accu_3_fu_468[8]_i_32_n_3\,
      I4 => \accu_3_fu_468[8]_i_33_n_3\,
      I5 => \accu_3_fu_468[8]_i_34_n_3\,
      O => \accu_3_fu_468[8]_i_11_n_3\
    );
\accu_3_fu_468[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_33_n_3\,
      I1 => \accu_3_fu_468[8]_i_35_n_3\,
      I2 => \accu_3_fu_468[8]_i_34_n_3\,
      I3 => \accu_3_fu_468[8]_i_32_n_3\,
      I4 => \accu_3_fu_468[8]_i_36_n_3\,
      O => sext_ln169_110_fu_24916_p1(4)
    );
\accu_3_fu_468[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_11_n_3\,
      I1 => \accu_3_fu_468[8]_i_37_n_3\,
      I2 => add_ln169_143_reg_29877(3),
      I3 => \accu_3_fu_468[8]_i_38_n_3\,
      I4 => add_ln169_145_reg_29882(3),
      I5 => \accu_3_fu_468[8]_i_39_n_3\,
      O => \accu_3_fu_468[8]_i_13_n_3\
    );
\accu_3_fu_468[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_110_fu_24916_p1(4),
      I1 => \accu_3_fu_468[8]_i_39_n_3\,
      I2 => add_ln169_145_reg_29882(3),
      I3 => \accu_3_fu_468[8]_i_38_n_3\,
      I4 => add_ln169_143_reg_29877(3),
      I5 => \accu_3_fu_468[8]_i_37_n_3\,
      O => \accu_3_fu_468[8]_i_14_n_3\
    );
\accu_3_fu_468[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_124_reg_29837(2),
      I1 => add_ln169_126_reg_29842(2),
      I2 => add_ln169_124_reg_29837(1),
      I3 => add_ln169_126_reg_29842(1),
      I4 => add_ln169_124_reg_29837(0),
      I5 => add_ln169_126_reg_29842(0),
      O => \accu_3_fu_468[8]_i_15_n_3\
    );
\accu_3_fu_468[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A9A96AA96A6A56"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_20_n_3\,
      I1 => \accu_3_fu_468[8]_i_40_n_3\,
      I2 => \accu_3_fu_468[8]_i_41_n_3\,
      I3 => add_ln169_135_reg_29862(3),
      I4 => add_ln169_133_reg_29857(3),
      I5 => \accu_3_fu_468[8]_i_42_n_3\,
      O => \accu_3_fu_468[8]_i_16_n_3\
    );
\accu_3_fu_468[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_126_reg_29842(3),
      I1 => add_ln169_124_reg_29837(3),
      I2 => \accu_3_fu_468[8]_i_15_n_3\,
      O => \accu_3_fu_468[8]_i_17_n_3\
    );
\accu_3_fu_468[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => add_ln169_135_reg_29862(3),
      I1 => add_ln169_133_reg_29857(3),
      I2 => \accu_3_fu_468[8]_i_42_n_3\,
      I3 => \accu_3_fu_468[8]_i_41_n_3\,
      I4 => \accu_3_fu_468[8]_i_40_n_3\,
      O => \accu_3_fu_468[8]_i_18_n_3\
    );
\accu_3_fu_468[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_133_reg_29857(3),
      I1 => add_ln169_135_reg_29862(3),
      I2 => \accu_3_fu_468[8]_i_42_n_3\,
      O => \accu_3_fu_468[8]_i_19_n_3\
    );
\accu_3_fu_468[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_3_fu_468_reg[8]_i_3_n_8\,
      I1 => accu_3_fu_468(6),
      I2 => \accu_3_fu_468_reg[8]_i_3_n_3\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_3_fu_468(8),
      I5 => accu_3_fu_468(7),
      O => \accu_3_fu_468[8]_i_2_n_3\
    );
\accu_3_fu_468[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_43_n_3\,
      I1 => add_ln169_129_reg_29847(2),
      I2 => add_ln169_131_reg_29852(3),
      O => \accu_3_fu_468[8]_i_20_n_3\
    );
\accu_3_fu_468[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_15_n_3\,
      I1 => add_ln169_126_reg_29842(3),
      I2 => add_ln169_124_reg_29837(3),
      O => \accu_3_fu_468[8]_i_21_n_3\
    );
\accu_3_fu_468[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln169_135_reg_29862(3),
      I1 => add_ln169_133_reg_29857(3),
      I2 => \accu_3_fu_468[8]_i_42_n_3\,
      I3 => \accu_3_fu_468[8]_i_41_n_3\,
      I4 => \accu_3_fu_468[8]_i_40_n_3\,
      O => \accu_3_fu_468[8]_i_22_n_3\
    );
\accu_3_fu_468[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_34_n_3\,
      I1 => \accu_3_fu_468[8]_i_33_n_3\,
      I2 => \accu_3_fu_468[8]_i_35_n_3\,
      O => sext_ln169_110_fu_24916_p1(3)
    );
\accu_3_fu_468[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_44_n_3\,
      I1 => \accu_3_fu_468[8]_i_45_n_3\,
      I2 => \accu_3_fu_468[8]_i_46_n_3\,
      O => sext_ln169_110_fu_24916_p1(2)
    );
\accu_3_fu_468[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_153_reg_29897(0),
      I1 => add_ln169_155_reg_29902(0),
      I2 => add_ln169_148_reg_29887(0),
      I3 => add_ln169_150_reg_29892(0),
      I4 => \accu_3_fu_468[8]_i_47_n_3\,
      I5 => \accu_3_fu_468[8]_i_48_n_3\,
      O => sext_ln169_110_fu_24916_p1(1)
    );
\accu_3_fu_468[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_150_reg_29892(0),
      I1 => add_ln169_148_reg_29887(0),
      I2 => add_ln169_155_reg_29902(0),
      I3 => add_ln169_153_reg_29897(0),
      O => sext_ln169_110_fu_24916_p1(0)
    );
\accu_3_fu_468[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_110_fu_24916_p1(3),
      I1 => \accu_3_fu_468[8]_i_49_n_3\,
      I2 => add_ln169_141_reg_29872(3),
      I3 => add_ln169_139_reg_29867(3),
      I4 => \accu_3_fu_468[8]_i_50_n_3\,
      I5 => \accu_3_fu_468[8]_i_51_n_3\,
      O => \accu_3_fu_468[8]_i_27_n_3\
    );
\accu_3_fu_468[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_110_fu_24916_p1(2),
      I1 => \accu_3_fu_468[8]_i_52_n_3\,
      I2 => \accu_3_fu_468[8]_i_53_n_3\,
      I3 => \accu_3_fu_468[8]_i_54_n_3\,
      O => \accu_3_fu_468[8]_i_28_n_3\
    );
\accu_3_fu_468[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_110_fu_24916_p1(1),
      I1 => \accu_3_fu_468[8]_i_55_n_3\,
      I2 => \accu_3_fu_468[8]_i_56_n_3\,
      I3 => \accu_3_fu_468[8]_i_57_n_3\,
      O => \accu_3_fu_468[8]_i_29_n_3\
    );
\accu_3_fu_468[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_110_fu_24916_p1(0),
      I1 => add_ln169_141_reg_29872(0),
      I2 => add_ln169_139_reg_29867(0),
      I3 => add_ln169_145_reg_29882(0),
      I4 => add_ln169_143_reg_29877(0),
      O => \accu_3_fu_468[8]_i_30_n_3\
    );
\accu_3_fu_468[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_148_reg_29887(2),
      I1 => add_ln169_150_reg_29892(2),
      I2 => add_ln169_148_reg_29887(0),
      I3 => add_ln169_150_reg_29892(0),
      I4 => add_ln169_150_reg_29892(1),
      I5 => add_ln169_148_reg_29887(1),
      O => \accu_3_fu_468[8]_i_31_n_3\
    );
\accu_3_fu_468[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_58_n_3\,
      I1 => add_ln169_153_reg_29897(3),
      I2 => add_ln169_155_reg_29902(3),
      O => \accu_3_fu_468[8]_i_32_n_3\
    );
\accu_3_fu_468[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_155_reg_29902(3),
      I1 => add_ln169_153_reg_29897(3),
      I2 => \accu_3_fu_468[8]_i_58_n_3\,
      O => \accu_3_fu_468[8]_i_33_n_3\
    );
\accu_3_fu_468[8]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_47_n_3\,
      I1 => \accu_3_fu_468[8]_i_48_n_3\,
      I2 => \accu_3_fu_468[8]_i_59_n_3\,
      I3 => \accu_3_fu_468[8]_i_45_n_3\,
      I4 => \accu_3_fu_468[8]_i_44_n_3\,
      O => \accu_3_fu_468[8]_i_34_n_3\
    );
\accu_3_fu_468[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_31_n_3\,
      I1 => add_ln169_150_reg_29892(3),
      I2 => add_ln169_148_reg_29887(3),
      O => \accu_3_fu_468[8]_i_35_n_3\
    );
\accu_3_fu_468[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_31_n_3\,
      I1 => add_ln169_148_reg_29887(3),
      I2 => add_ln169_150_reg_29892(3),
      O => \accu_3_fu_468[8]_i_36_n_3\
    );
\accu_3_fu_468[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_139_reg_29867(3),
      I1 => \accu_3_fu_468[8]_i_49_n_3\,
      I2 => add_ln169_141_reg_29872(3),
      O => \accu_3_fu_468[8]_i_37_n_3\
    );
\accu_3_fu_468[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_145_reg_29882(0),
      I1 => add_ln169_143_reg_29877(0),
      I2 => add_ln169_143_reg_29877(1),
      I3 => add_ln169_145_reg_29882(1),
      I4 => add_ln169_143_reg_29877(2),
      I5 => add_ln169_145_reg_29882(2),
      O => \accu_3_fu_468[8]_i_38_n_3\
    );
\accu_3_fu_468[8]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_51_n_3\,
      I1 => \accu_3_fu_468[8]_i_49_n_3\,
      I2 => add_ln169_141_reg_29872(3),
      I3 => add_ln169_139_reg_29867(3),
      I4 => \accu_3_fu_468[8]_i_50_n_3\,
      O => \accu_3_fu_468[8]_i_39_n_3\
    );
\accu_3_fu_468[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \accu_3_fu_468[7]_i_30_n_3\,
      I1 => \accu_3_fu_468[7]_i_31_n_3\,
      I2 => \accu_3_fu_468[8]_i_60_n_3\,
      I3 => \accu_3_fu_468[7]_i_24_n_3\,
      I4 => \accu_3_fu_468[7]_i_23_n_3\,
      O => \accu_3_fu_468[8]_i_40_n_3\
    );
\accu_3_fu_468[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_131_reg_29852(3),
      I1 => add_ln169_129_reg_29847(2),
      I2 => \accu_3_fu_468[8]_i_43_n_3\,
      O => \accu_3_fu_468[8]_i_41_n_3\
    );
\accu_3_fu_468[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_133_reg_29857(0),
      I1 => add_ln169_135_reg_29862(0),
      I2 => add_ln169_135_reg_29862(1),
      I3 => add_ln169_133_reg_29857(1),
      I4 => add_ln169_135_reg_29862(2),
      I5 => add_ln169_133_reg_29857(2),
      O => \accu_3_fu_468[8]_i_42_n_3\
    );
\accu_3_fu_468[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_129_reg_29847(0),
      I1 => add_ln169_131_reg_29852(0),
      I2 => add_ln169_129_reg_29847(1),
      I3 => add_ln169_131_reg_29852(1),
      I4 => add_ln169_129_reg_29847(2),
      I5 => add_ln169_131_reg_29852(2),
      O => \accu_3_fu_468[8]_i_43_n_3\
    );
\accu_3_fu_468[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_155_reg_29902(2),
      I1 => add_ln169_153_reg_29897(2),
      I2 => add_ln169_153_reg_29897(1),
      I3 => add_ln169_155_reg_29902(1),
      I4 => add_ln169_155_reg_29902(0),
      I5 => add_ln169_153_reg_29897(0),
      O => \accu_3_fu_468[8]_i_44_n_3\
    );
\accu_3_fu_468[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_150_reg_29892(2),
      I1 => add_ln169_148_reg_29887(2),
      I2 => add_ln169_148_reg_29887(1),
      I3 => add_ln169_150_reg_29892(1),
      I4 => add_ln169_150_reg_29892(0),
      I5 => add_ln169_148_reg_29887(0),
      O => \accu_3_fu_468[8]_i_45_n_3\
    );
\accu_3_fu_468[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_47_n_3\,
      I1 => \accu_3_fu_468[8]_i_48_n_3\,
      I2 => add_ln169_150_reg_29892(0),
      I3 => add_ln169_148_reg_29887(0),
      I4 => add_ln169_155_reg_29902(0),
      I5 => add_ln169_153_reg_29897(0),
      O => \accu_3_fu_468[8]_i_46_n_3\
    );
\accu_3_fu_468[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_150_reg_29892(0),
      I1 => add_ln169_148_reg_29887(0),
      I2 => add_ln169_148_reg_29887(1),
      I3 => add_ln169_150_reg_29892(1),
      O => \accu_3_fu_468[8]_i_47_n_3\
    );
\accu_3_fu_468[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_155_reg_29902(0),
      I1 => add_ln169_153_reg_29897(0),
      I2 => add_ln169_155_reg_29902(1),
      I3 => add_ln169_153_reg_29897(1),
      O => \accu_3_fu_468[8]_i_48_n_3\
    );
\accu_3_fu_468[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_141_reg_29872(0),
      I1 => add_ln169_139_reg_29867(0),
      I2 => add_ln169_139_reg_29867(1),
      I3 => add_ln169_141_reg_29872(1),
      I4 => add_ln169_139_reg_29867(2),
      I5 => add_ln169_141_reg_29872(2),
      O => \accu_3_fu_468[8]_i_49_n_3\
    );
\accu_3_fu_468[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A880022A"
    )
        port map (
      I0 => sext_ln169_111_fu_24926_p1(4),
      I1 => add_ln169_126_reg_29842(3),
      I2 => add_ln169_124_reg_29837(3),
      I3 => \accu_3_fu_468[8]_i_15_n_3\,
      I4 => \accu_3_fu_468[8]_i_16_n_3\,
      O => \accu_3_fu_468[8]_i_5_n_3\
    );
\accu_3_fu_468[8]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_143_reg_29877(3),
      I1 => add_ln169_145_reg_29882(3),
      I2 => \accu_3_fu_468[8]_i_38_n_3\,
      O => \accu_3_fu_468[8]_i_50_n_3\
    );
\accu_3_fu_468[8]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_57_n_3\,
      I1 => \accu_3_fu_468[8]_i_55_n_3\,
      I2 => \accu_3_fu_468[8]_i_56_n_3\,
      I3 => \accu_3_fu_468[8]_i_52_n_3\,
      I4 => \accu_3_fu_468[8]_i_53_n_3\,
      O => \accu_3_fu_468[8]_i_51_n_3\
    );
\accu_3_fu_468[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_141_reg_29872(1),
      I1 => add_ln169_139_reg_29867(1),
      I2 => add_ln169_139_reg_29867(0),
      I3 => add_ln169_141_reg_29872(0),
      I4 => add_ln169_139_reg_29867(2),
      I5 => add_ln169_141_reg_29872(2),
      O => \accu_3_fu_468[8]_i_52_n_3\
    );
\accu_3_fu_468[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_145_reg_29882(1),
      I1 => add_ln169_143_reg_29877(1),
      I2 => add_ln169_143_reg_29877(0),
      I3 => add_ln169_145_reg_29882(0),
      I4 => add_ln169_143_reg_29877(2),
      I5 => add_ln169_145_reg_29882(2),
      O => \accu_3_fu_468[8]_i_53_n_3\
    );
\accu_3_fu_468[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_143_reg_29877(0),
      I1 => add_ln169_145_reg_29882(0),
      I2 => add_ln169_139_reg_29867(0),
      I3 => add_ln169_141_reg_29872(0),
      I4 => \accu_3_fu_468[8]_i_55_n_3\,
      I5 => \accu_3_fu_468[8]_i_56_n_3\,
      O => \accu_3_fu_468[8]_i_54_n_3\
    );
\accu_3_fu_468[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_139_reg_29867(0),
      I1 => add_ln169_141_reg_29872(0),
      I2 => add_ln169_139_reg_29867(1),
      I3 => add_ln169_141_reg_29872(1),
      O => \accu_3_fu_468[8]_i_55_n_3\
    );
\accu_3_fu_468[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_143_reg_29877(0),
      I1 => add_ln169_145_reg_29882(0),
      I2 => add_ln169_143_reg_29877(1),
      I3 => add_ln169_145_reg_29882(1),
      O => \accu_3_fu_468[8]_i_56_n_3\
    );
\accu_3_fu_468[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_143_reg_29877(0),
      I1 => add_ln169_145_reg_29882(0),
      I2 => add_ln169_139_reg_29867(0),
      I3 => add_ln169_141_reg_29872(0),
      O => \accu_3_fu_468[8]_i_57_n_3\
    );
\accu_3_fu_468[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_153_reg_29897(2),
      I1 => add_ln169_155_reg_29902(2),
      I2 => add_ln169_153_reg_29897(0),
      I3 => add_ln169_155_reg_29902(0),
      I4 => add_ln169_155_reg_29902(1),
      I5 => add_ln169_153_reg_29897(1),
      O => \accu_3_fu_468[8]_i_58_n_3\
    );
\accu_3_fu_468[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_150_reg_29892(0),
      I1 => add_ln169_148_reg_29887(0),
      I2 => add_ln169_155_reg_29902(0),
      I3 => add_ln169_153_reg_29897(0),
      O => \accu_3_fu_468[8]_i_59_n_3\
    );
\accu_3_fu_468[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => add_ln169_126_reg_29842(3),
      I1 => add_ln169_124_reg_29837(3),
      I2 => \accu_3_fu_468[8]_i_15_n_3\,
      I3 => \accu_3_fu_468[8]_i_16_n_3\,
      I4 => sext_ln169_111_fu_24926_p1(4),
      O => \accu_3_fu_468[8]_i_6_n_3\
    );
\accu_3_fu_468[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_131_reg_29852(0),
      I1 => add_ln169_129_reg_29847(0),
      I2 => add_ln169_135_reg_29862(0),
      I3 => add_ln169_133_reg_29857(0),
      O => \accu_3_fu_468[8]_i_60_n_3\
    );
\accu_3_fu_468[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080E8FEFF7F1701"
    )
        port map (
      I0 => \accu_3_fu_468[8]_i_17_n_3\,
      I1 => \accu_3_fu_468[8]_i_18_n_3\,
      I2 => \accu_3_fu_468[8]_i_19_n_3\,
      I3 => \accu_3_fu_468[8]_i_20_n_3\,
      I4 => sext_ln169_111_fu_24926_p1(5),
      I5 => \accu_3_fu_468_reg[8]_i_4_n_4\,
      O => \accu_3_fu_468[8]_i_7_n_3\
    );
\accu_3_fu_468[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B42D4BDBD2B42D4"
    )
        port map (
      I0 => sext_ln169_111_fu_24926_p1(4),
      I1 => \accu_3_fu_468[8]_i_18_n_3\,
      I2 => \accu_3_fu_468[8]_i_19_n_3\,
      I3 => \accu_3_fu_468[8]_i_20_n_3\,
      I4 => sext_ln169_111_fu_24926_p1(5),
      I5 => \accu_3_fu_468[8]_i_17_n_3\,
      O => \accu_3_fu_468[8]_i_8_n_3\
    );
\accu_3_fu_468[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669699669"
    )
        port map (
      I0 => sext_ln169_111_fu_24926_p1(4),
      I1 => \accu_3_fu_468[8]_i_16_n_3\,
      I2 => \accu_3_fu_468[8]_i_17_n_3\,
      I3 => \accu_3_fu_468[8]_i_21_n_3\,
      I4 => \accu_3_fu_468[8]_i_22_n_3\,
      I5 => sext_ln169_111_fu_24926_p1(3),
      O => \accu_3_fu_468[8]_i_9_n_3\
    );
\accu_3_fu_468_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(0),
      Q => accu_3_fu_468(0),
      R => '0'
    );
\accu_3_fu_468_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(1),
      Q => accu_3_fu_468(1),
      R => '0'
    );
\accu_3_fu_468_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(2),
      Q => accu_3_fu_468(2),
      R => '0'
    );
\accu_3_fu_468_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(3),
      Q => accu_3_fu_468(3),
      R => '0'
    );
\accu_3_fu_468_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_3_fu_468_reg[3]_i_1_n_3\,
      CO(2) => \accu_3_fu_468_reg[3]_i_1_n_4\,
      CO(1) => \accu_3_fu_468_reg[3]_i_1_n_5\,
      CO(0) => \accu_3_fu_468_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_3_fu_468[3]_i_2_n_3\,
      DI(2) => \accu_3_fu_468[3]_i_3_n_3\,
      DI(1) => \accu_3_fu_468[3]_i_4_n_3\,
      DI(0) => add_ln169_122_reg_29832(0),
      O(3 downto 0) => accu_35_fu_24930_p2(3 downto 0),
      S(3) => \accu_3_fu_468[3]_i_5_n_3\,
      S(2) => \accu_3_fu_468[3]_i_6_n_3\,
      S(1) => \accu_3_fu_468[3]_i_7_n_3\,
      S(0) => \accu_3_fu_468[3]_i_8_n_3\
    );
\accu_3_fu_468_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(4),
      Q => accu_3_fu_468(4),
      R => '0'
    );
\accu_3_fu_468_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(5),
      Q => accu_3_fu_468(5),
      R => '0'
    );
\accu_3_fu_468_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(6),
      Q => accu_3_fu_468(6),
      R => '0'
    );
\accu_3_fu_468_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(7),
      Q => accu_3_fu_468(7),
      R => '0'
    );
\accu_3_fu_468_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_3_fu_468_reg[3]_i_1_n_3\,
      CO(3) => \accu_3_fu_468_reg[7]_i_1_n_3\,
      CO(2) => \accu_3_fu_468_reg[7]_i_1_n_4\,
      CO(1) => \accu_3_fu_468_reg[7]_i_1_n_5\,
      CO(0) => \accu_3_fu_468_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_3_fu_468[7]_i_2_n_3\,
      DI(2) => \accu_3_fu_468[7]_i_3_n_3\,
      DI(1) => \accu_3_fu_468[7]_i_4_n_3\,
      DI(0) => \accu_3_fu_468[7]_i_5_n_3\,
      O(3 downto 0) => accu_35_fu_24930_p2(7 downto 4),
      S(3) => \accu_3_fu_468[7]_i_6_n_3\,
      S(2) => \accu_3_fu_468[7]_i_7_n_3\,
      S(1) => \accu_3_fu_468[7]_i_8_n_3\,
      S(0) => \accu_3_fu_468[7]_i_9_n_3\
    );
\accu_3_fu_468_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_3_fu_468_reg[7]_i_10_n_3\,
      CO(2) => \accu_3_fu_468_reg[7]_i_10_n_4\,
      CO(1) => \accu_3_fu_468_reg[7]_i_10_n_5\,
      CO(0) => \accu_3_fu_468_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_3_fu_468[7]_i_16_n_3\,
      DI(2) => \accu_3_fu_468[7]_i_17_n_3\,
      DI(1) => \accu_3_fu_468[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_3_fu_468_reg[7]_i_10_n_7\,
      O(2) => \accu_3_fu_468_reg[7]_i_10_n_8\,
      O(1) => \accu_3_fu_468_reg[7]_i_10_n_9\,
      O(0) => \accu_3_fu_468_reg[7]_i_10_n_10\,
      S(3) => \accu_3_fu_468[7]_i_19_n_3\,
      S(2) => \accu_3_fu_468[7]_i_20_n_3\,
      S(1) => \accu_3_fu_468[7]_i_21_n_3\,
      S(0) => \accu_3_fu_468[7]_i_22_n_3\
    );
\accu_3_fu_468_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_35_fu_24930_p2(8),
      Q => accu_3_fu_468(8),
      R => '0'
    );
\accu_3_fu_468_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_3_fu_468_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_3_fu_468_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_3_fu_468_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_35_fu_24930_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_3_fu_468[8]_i_2_n_3\
    );
\accu_3_fu_468_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_3_fu_468_reg[8]_i_10_n_3\,
      CO(2) => \accu_3_fu_468_reg[8]_i_10_n_4\,
      CO(1) => \accu_3_fu_468_reg[8]_i_10_n_5\,
      CO(0) => \accu_3_fu_468_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_110_fu_24916_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_111_fu_24926_p1(3 downto 0),
      S(3) => \accu_3_fu_468[8]_i_27_n_3\,
      S(2) => \accu_3_fu_468[8]_i_28_n_3\,
      S(1) => \accu_3_fu_468[8]_i_29_n_3\,
      S(0) => \accu_3_fu_468[8]_i_30_n_3\
    );
\accu_3_fu_468_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_3_fu_468_reg[7]_i_10_n_3\,
      CO(3) => \accu_3_fu_468_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_3_fu_468_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_3_fu_468_reg[8]_i_3_n_5\,
      CO(0) => \accu_3_fu_468_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_3_fu_468_reg[8]_i_4_n_4\,
      DI(1) => \accu_3_fu_468[8]_i_5_n_3\,
      DI(0) => \accu_3_fu_468[8]_i_6_n_3\,
      O(3) => \NLW_accu_3_fu_468_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_3_fu_468_reg[8]_i_3_n_8\,
      O(1) => \accu_3_fu_468_reg[8]_i_3_n_9\,
      O(0) => \accu_3_fu_468_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_3_fu_468[8]_i_7_n_3\,
      S(1) => \accu_3_fu_468[8]_i_8_n_3\,
      S(0) => \accu_3_fu_468[8]_i_9_n_3\
    );
\accu_3_fu_468_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_3_fu_468_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_3_fu_468_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_3_fu_468_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_3_fu_468_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_3_fu_468_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_3_fu_468[8]_i_11_n_3\,
      DI(0) => sext_ln169_110_fu_24916_p1(4),
      O(3 downto 2) => \NLW_accu_3_fu_468_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_111_fu_24926_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_3_fu_468[8]_i_13_n_3\,
      S(0) => \accu_3_fu_468[8]_i_14_n_3\
    );
\accu_40_reg_30983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(0),
      Q => accu_40_reg_30983(0),
      R => '0'
    );
\accu_40_reg_30983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(1),
      Q => accu_40_reg_30983(1),
      R => '0'
    );
\accu_40_reg_30983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(2),
      Q => accu_40_reg_30983(2),
      R => '0'
    );
\accu_40_reg_30983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(3),
      Q => accu_40_reg_30983(3),
      R => '0'
    );
\accu_40_reg_30983_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(4),
      Q => accu_40_reg_30983(4),
      R => '0'
    );
\accu_40_reg_30983_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(5),
      Q => accu_40_reg_30983(5),
      R => '0'
    );
\accu_40_reg_30983_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(6),
      Q => accu_40_reg_30983(6),
      R => '0'
    );
\accu_40_reg_30983_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(7),
      Q => accu_40_reg_30983(7),
      R => '0'
    );
\accu_40_reg_30983_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_40_fu_25900_p2(8),
      Q => accu_40_reg_30983(8),
      R => '0'
    );
\accu_41_reg_30990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(0),
      Q => accu_41_reg_30990(0),
      R => '0'
    );
\accu_41_reg_30990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(1),
      Q => accu_41_reg_30990(1),
      R => '0'
    );
\accu_41_reg_30990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(2),
      Q => accu_41_reg_30990(2),
      R => '0'
    );
\accu_41_reg_30990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(3),
      Q => accu_41_reg_30990(3),
      R => '0'
    );
\accu_41_reg_30990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(4),
      Q => accu_41_reg_30990(4),
      R => '0'
    );
\accu_41_reg_30990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(5),
      Q => accu_41_reg_30990(5),
      R => '0'
    );
\accu_41_reg_30990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(6),
      Q => accu_41_reg_30990(6),
      R => '0'
    );
\accu_41_reg_30990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(7),
      Q => accu_41_reg_30990(7),
      R => '0'
    );
\accu_41_reg_30990_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_41_fu_26094_p2(8),
      Q => accu_41_reg_30990(8),
      R => '0'
    );
\accu_42_reg_30997_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(0),
      Q => accu_42_reg_30997(0),
      R => '0'
    );
\accu_42_reg_30997_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(1),
      Q => accu_42_reg_30997(1),
      R => '0'
    );
\accu_42_reg_30997_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(2),
      Q => accu_42_reg_30997(2),
      R => '0'
    );
\accu_42_reg_30997_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(3),
      Q => accu_42_reg_30997(3),
      R => '0'
    );
\accu_42_reg_30997_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(4),
      Q => accu_42_reg_30997(4),
      R => '0'
    );
\accu_42_reg_30997_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(5),
      Q => accu_42_reg_30997(5),
      R => '0'
    );
\accu_42_reg_30997_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(6),
      Q => accu_42_reg_30997(6),
      R => '0'
    );
\accu_42_reg_30997_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(7),
      Q => accu_42_reg_30997(7),
      R => '0'
    );
\accu_42_reg_30997_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_42_fu_26288_p2(8),
      Q => accu_42_reg_30997(8),
      R => '0'
    );
\accu_43_reg_31004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(0),
      Q => accu_43_reg_31004(0),
      R => '0'
    );
\accu_43_reg_31004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(1),
      Q => accu_43_reg_31004(1),
      R => '0'
    );
\accu_43_reg_31004_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(2),
      Q => accu_43_reg_31004(2),
      R => '0'
    );
\accu_43_reg_31004_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(3),
      Q => accu_43_reg_31004(3),
      R => '0'
    );
\accu_43_reg_31004_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(4),
      Q => accu_43_reg_31004(4),
      R => '0'
    );
\accu_43_reg_31004_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(5),
      Q => accu_43_reg_31004(5),
      R => '0'
    );
\accu_43_reg_31004_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(6),
      Q => accu_43_reg_31004(6),
      R => '0'
    );
\accu_43_reg_31004_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(7),
      Q => accu_43_reg_31004(7),
      R => '0'
    );
\accu_43_reg_31004_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_43_fu_26482_p2(8),
      Q => accu_43_reg_31004(8),
      R => '0'
    );
\accu_44_reg_31011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(0),
      Q => accu_44_reg_31011(0),
      R => '0'
    );
\accu_44_reg_31011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(1),
      Q => accu_44_reg_31011(1),
      R => '0'
    );
\accu_44_reg_31011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(2),
      Q => accu_44_reg_31011(2),
      R => '0'
    );
\accu_44_reg_31011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(3),
      Q => accu_44_reg_31011(3),
      R => '0'
    );
\accu_44_reg_31011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(4),
      Q => accu_44_reg_31011(4),
      R => '0'
    );
\accu_44_reg_31011_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(5),
      Q => accu_44_reg_31011(5),
      R => '0'
    );
\accu_44_reg_31011_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(6),
      Q => accu_44_reg_31011(6),
      R => '0'
    );
\accu_44_reg_31011_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(7),
      Q => accu_44_reg_31011(7),
      R => '0'
    );
\accu_44_reg_31011_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_44_fu_26676_p2(8),
      Q => accu_44_reg_31011(8),
      R => '0'
    );
\accu_45_reg_31018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(0),
      Q => accu_45_reg_31018(0),
      R => '0'
    );
\accu_45_reg_31018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(1),
      Q => accu_45_reg_31018(1),
      R => '0'
    );
\accu_45_reg_31018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(2),
      Q => accu_45_reg_31018(2),
      R => '0'
    );
\accu_45_reg_31018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(3),
      Q => accu_45_reg_31018(3),
      R => '0'
    );
\accu_45_reg_31018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(4),
      Q => accu_45_reg_31018(4),
      R => '0'
    );
\accu_45_reg_31018_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(5),
      Q => accu_45_reg_31018(5),
      R => '0'
    );
\accu_45_reg_31018_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(6),
      Q => accu_45_reg_31018(6),
      R => '0'
    );
\accu_45_reg_31018_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(7),
      Q => accu_45_reg_31018(7),
      R => '0'
    );
\accu_45_reg_31018_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_45_fu_26870_p2(8),
      Q => accu_45_reg_31018(8),
      R => '0'
    );
\accu_46_reg_31025_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(0),
      Q => accu_46_reg_31025(0),
      R => '0'
    );
\accu_46_reg_31025_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(1),
      Q => accu_46_reg_31025(1),
      R => '0'
    );
\accu_46_reg_31025_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(2),
      Q => accu_46_reg_31025(2),
      R => '0'
    );
\accu_46_reg_31025_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(3),
      Q => accu_46_reg_31025(3),
      R => '0'
    );
\accu_46_reg_31025_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(4),
      Q => accu_46_reg_31025(4),
      R => '0'
    );
\accu_46_reg_31025_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(5),
      Q => accu_46_reg_31025(5),
      R => '0'
    );
\accu_46_reg_31025_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(6),
      Q => accu_46_reg_31025(6),
      R => '0'
    );
\accu_46_reg_31025_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(7),
      Q => accu_46_reg_31025(7),
      R => '0'
    );
\accu_46_reg_31025_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_46_fu_27064_p2(8),
      Q => accu_46_reg_31025(8),
      R => '0'
    );
\accu_47_reg_31032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(0),
      Q => accu_47_reg_31032(0),
      R => '0'
    );
\accu_47_reg_31032_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(1),
      Q => accu_47_reg_31032(1),
      R => '0'
    );
\accu_47_reg_31032_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(2),
      Q => accu_47_reg_31032(2),
      R => '0'
    );
\accu_47_reg_31032_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(3),
      Q => accu_47_reg_31032(3),
      R => '0'
    );
\accu_47_reg_31032_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(4),
      Q => accu_47_reg_31032(4),
      R => '0'
    );
\accu_47_reg_31032_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(5),
      Q => accu_47_reg_31032(5),
      R => '0'
    );
\accu_47_reg_31032_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(6),
      Q => accu_47_reg_31032(6),
      R => '0'
    );
\accu_47_reg_31032_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(7),
      Q => accu_47_reg_31032(7),
      R => '0'
    );
\accu_47_reg_31032_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => accu_47_fu_27258_p2(8),
      Q => accu_47_reg_31032(8),
      R => '0'
    );
\accu_4_fu_472[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_4_fu_472_reg[7]_i_10_n_8\,
      I1 => sub_ln90_197_reg_29912(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_197_reg_29907(2),
      O => \accu_4_fu_472[3]_i_10_n_3\
    );
\accu_4_fu_472[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_197_reg_29907(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_197_reg_29912(1),
      O => \accu_4_fu_472[3]_i_11_n_3\
    );
\accu_4_fu_472[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_4_fu_472(3),
      I2 => add_ln169_162_reg_29917(3),
      I3 => \accu_4_fu_472_reg[7]_i_10_n_7\,
      O => \accu_4_fu_472[3]_i_12_n_3\
    );
\accu_4_fu_472[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_197_reg_29912(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_197_reg_29907(2),
      I3 => \accu_4_fu_472_reg[7]_i_10_n_8\,
      O => \accu_4_fu_472[3]_i_13_n_3\
    );
\accu_4_fu_472[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_162_reg_29917(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_4_fu_472(2),
      O => \accu_4_fu_472[3]_i_14_n_3\
    );
\accu_4_fu_472[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_4_fu_472(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_4_fu_472[3]_i_15_n_3\
    );
\accu_4_fu_472[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_4_fu_472(1),
      I2 => sext_ln90_197_reg_29907(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_197_reg_29912(1),
      I5 => \accu_4_fu_472_reg[7]_i_10_n_9\,
      O => \accu_4_fu_472[3]_i_16_n_3\
    );
\accu_4_fu_472[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_4_fu_472[3]_i_9_n_3\,
      I1 => \accu_4_fu_472[3]_i_10_n_3\,
      I2 => accu_4_fu_472(2),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_162_reg_29917(2),
      O => \accu_4_fu_472[3]_i_2_n_3\
    );
\accu_4_fu_472[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_4_fu_472[3]_i_9_n_3\,
      I1 => add_ln169_162_reg_29917(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_4_fu_472(2),
      I4 => \accu_4_fu_472[3]_i_10_n_3\,
      O => \accu_4_fu_472[3]_i_3_n_3\
    );
\accu_4_fu_472[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_4_fu_472_reg[7]_i_10_n_9\,
      I1 => \accu_4_fu_472[3]_i_11_n_3\,
      I2 => accu_4_fu_472(1),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_162_reg_29917(1),
      O => \accu_4_fu_472[3]_i_4_n_3\
    );
\accu_4_fu_472[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_4_fu_472[3]_i_2_n_3\,
      I1 => accu_4_fu_472(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => add_ln169_162_reg_29917(2),
      I4 => \accu_4_fu_472[3]_i_12_n_3\,
      I5 => \accu_4_fu_472[3]_i_13_n_3\,
      O => \accu_4_fu_472[3]_i_5_n_3\
    );
\accu_4_fu_472[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_4_fu_472[3]_i_10_n_3\,
      I1 => \accu_4_fu_472[3]_i_14_n_3\,
      I2 => \accu_4_fu_472[3]_i_15_n_3\,
      I3 => \accu_4_fu_472[3]_i_11_n_3\,
      I4 => \accu_4_fu_472_reg[7]_i_10_n_9\,
      I5 => add_ln169_162_reg_29917(1),
      O => \accu_4_fu_472[3]_i_6_n_3\
    );
\accu_4_fu_472[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_162_reg_29917(1),
      I1 => \accu_4_fu_472[3]_i_16_n_3\,
      I2 => \accu_4_fu_472_reg[7]_i_10_n_10\,
      I3 => sub_ln90_197_reg_29912(0),
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_4_fu_472(0),
      O => \accu_4_fu_472[3]_i_7_n_3\
    );
\accu_4_fu_472[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_197_reg_29912(0),
      I1 => \accu_4_fu_472_reg[7]_i_10_n_10\,
      I2 => accu_4_fu_472(0),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_162_reg_29917(0),
      O => \accu_4_fu_472[3]_i_8_n_3\
    );
\accu_4_fu_472[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_4_fu_472(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => \accu_4_fu_472_reg[7]_i_10_n_9\,
      I3 => sub_ln90_197_reg_29912(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_197_reg_29907(2),
      O => \accu_4_fu_472[3]_i_9_n_3\
    );
\accu_4_fu_472[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_4_fu_472(3),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_4_fu_472[7]_i_11_n_3\
    );
\accu_4_fu_472[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_162_reg_29917(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_4_fu_472(2),
      O => \accu_4_fu_472[7]_i_12_n_3\
    );
\accu_4_fu_472[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_197_reg_29907(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_197_reg_29912(2),
      O => \accu_4_fu_472[7]_i_13_n_3\
    );
\accu_4_fu_472[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_4_fu_472_reg[8]_i_3_n_8\,
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_4_fu_472(6),
      O => \accu_4_fu_472[7]_i_14_n_3\
    );
\accu_4_fu_472[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_162_reg_29917(3),
      I1 => \accu_4_fu_472_reg[7]_i_10_n_7\,
      I2 => accu_4_fu_472(3),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_4_fu_472[7]_i_15_n_3\
    );
\accu_4_fu_472[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_23_n_3\,
      I1 => \accu_4_fu_472[7]_i_24_n_3\,
      I2 => \accu_4_fu_472[7]_i_25_n_3\,
      I3 => sext_ln169_139_fu_25120_p1(2),
      I4 => \accu_4_fu_472[7]_i_26_n_3\,
      O => \accu_4_fu_472[7]_i_16_n_3\
    );
\accu_4_fu_472[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_139_fu_25120_p1(1),
      I1 => add_ln169_164_reg_29922(1),
      I2 => add_ln169_166_reg_29927(1),
      I3 => add_ln169_164_reg_29922(0),
      I4 => add_ln169_166_reg_29927(0),
      I5 => \accu_4_fu_472[7]_i_27_n_3\,
      O => \accu_4_fu_472[7]_i_17_n_3\
    );
\accu_4_fu_472[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_139_fu_25120_p1(0),
      I1 => add_ln169_166_reg_29927(0),
      I2 => add_ln169_164_reg_29922(0),
      I3 => \accu_4_fu_472[7]_i_28_n_3\,
      O => \accu_4_fu_472[7]_i_18_n_3\
    );
\accu_4_fu_472[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_16_n_3\,
      I1 => add_ln169_164_reg_29922(3),
      I2 => add_ln169_166_reg_29927(3),
      I3 => \accu_4_fu_472[8]_i_16_n_3\,
      I4 => \accu_4_fu_472[8]_i_23_n_3\,
      I5 => sext_ln169_139_fu_25120_p1(3),
      O => \accu_4_fu_472[7]_i_19_n_3\
    );
\accu_4_fu_472[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_4_fu_472(5),
      I1 => \accu_4_fu_472_reg[8]_i_3_n_9\,
      I2 => accu_4_fu_472(6),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_4_fu_472_reg[8]_i_3_n_8\,
      O => \accu_4_fu_472[7]_i_2_n_3\
    );
\accu_4_fu_472[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_23_n_3\,
      I1 => \accu_4_fu_472[7]_i_24_n_3\,
      I2 => \accu_4_fu_472[7]_i_25_n_3\,
      I3 => \accu_4_fu_472[7]_i_17_n_3\,
      I4 => \accu_4_fu_472[7]_i_26_n_3\,
      I5 => sext_ln169_139_fu_25120_p1(2),
      O => \accu_4_fu_472[7]_i_20_n_3\
    );
\accu_4_fu_472[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_18_n_3\,
      I1 => \accu_4_fu_472[7]_i_29_n_3\,
      I2 => \accu_4_fu_472[7]_i_27_n_3\,
      I3 => sext_ln169_139_fu_25120_p1(1),
      O => \accu_4_fu_472[7]_i_21_n_3\
    );
\accu_4_fu_472[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_139_fu_25120_p1(0),
      I1 => add_ln169_166_reg_29927(0),
      I2 => add_ln169_164_reg_29922(0),
      I3 => \accu_4_fu_472[7]_i_28_n_3\,
      O => \accu_4_fu_472[7]_i_22_n_3\
    );
\accu_4_fu_472[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_169_reg_29932(2),
      I1 => add_ln169_171_reg_29937(2),
      I2 => add_ln169_171_reg_29937(1),
      I3 => add_ln169_169_reg_29932(1),
      I4 => add_ln169_171_reg_29937(0),
      I5 => add_ln169_169_reg_29932(0),
      O => \accu_4_fu_472[7]_i_23_n_3\
    );
\accu_4_fu_472[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_175_reg_29947(2),
      I1 => add_ln169_173_reg_29942(3),
      I2 => add_ln169_175_reg_29947(1),
      I3 => add_ln169_173_reg_29942(1),
      I4 => add_ln169_175_reg_29947(0),
      I5 => add_ln169_173_reg_29942(0),
      O => \accu_4_fu_472[7]_i_24_n_3\
    );
\accu_4_fu_472[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_30_n_3\,
      I1 => \accu_4_fu_472[7]_i_31_n_3\,
      I2 => add_ln169_171_reg_29937(0),
      I3 => add_ln169_169_reg_29932(0),
      I4 => add_ln169_175_reg_29947(0),
      I5 => add_ln169_173_reg_29942(0),
      O => \accu_4_fu_472[7]_i_25_n_3\
    );
\accu_4_fu_472[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => add_ln169_166_reg_29927(2),
      I1 => add_ln169_164_reg_29922(2),
      I2 => add_ln169_166_reg_29927(0),
      I3 => add_ln169_164_reg_29922(0),
      I4 => add_ln169_166_reg_29927(1),
      I5 => add_ln169_164_reg_29922(1),
      O => \accu_4_fu_472[7]_i_26_n_3\
    );
\accu_4_fu_472[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_173_reg_29942(0),
      I1 => add_ln169_175_reg_29947(0),
      I2 => add_ln169_169_reg_29932(0),
      I3 => add_ln169_171_reg_29937(0),
      I4 => \accu_4_fu_472[7]_i_31_n_3\,
      I5 => \accu_4_fu_472[7]_i_30_n_3\,
      O => \accu_4_fu_472[7]_i_27_n_3\
    );
\accu_4_fu_472[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_171_reg_29937(0),
      I1 => add_ln169_169_reg_29932(0),
      I2 => add_ln169_175_reg_29947(0),
      I3 => add_ln169_173_reg_29942(0),
      O => \accu_4_fu_472[7]_i_28_n_3\
    );
\accu_4_fu_472[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_166_reg_29927(0),
      I1 => add_ln169_164_reg_29922(0),
      I2 => add_ln169_166_reg_29927(1),
      I3 => add_ln169_164_reg_29922(1),
      O => \accu_4_fu_472[7]_i_29_n_3\
    );
\accu_4_fu_472[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_4_fu_472(4),
      I1 => \accu_4_fu_472_reg[8]_i_3_n_10\,
      I2 => accu_4_fu_472(5),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_4_fu_472_reg[8]_i_3_n_9\,
      O => \accu_4_fu_472[7]_i_3_n_3\
    );
\accu_4_fu_472[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_171_reg_29937(0),
      I1 => add_ln169_169_reg_29932(0),
      I2 => add_ln169_171_reg_29937(1),
      I3 => add_ln169_169_reg_29932(1),
      O => \accu_4_fu_472[7]_i_30_n_3\
    );
\accu_4_fu_472[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_175_reg_29947(0),
      I1 => add_ln169_173_reg_29942(0),
      I2 => add_ln169_175_reg_29947(1),
      I3 => add_ln169_173_reg_29942(1),
      O => \accu_4_fu_472[7]_i_31_n_3\
    );
\accu_4_fu_472[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_4_fu_472(4),
      I1 => \accu_4_fu_472_reg[8]_i_3_n_10\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_4_fu_472(3),
      I4 => \accu_4_fu_472_reg[7]_i_10_n_7\,
      I5 => add_ln169_162_reg_29917(3),
      O => \accu_4_fu_472[7]_i_4_n_3\
    );
\accu_4_fu_472[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_11_n_3\,
      I1 => add_ln169_162_reg_29917(3),
      I2 => \accu_4_fu_472_reg[7]_i_10_n_7\,
      I3 => \accu_4_fu_472[7]_i_12_n_3\,
      I4 => \accu_4_fu_472_reg[7]_i_10_n_8\,
      I5 => \accu_4_fu_472[7]_i_13_n_3\,
      O => \accu_4_fu_472[7]_i_5_n_3\
    );
\accu_4_fu_472[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_2_n_3\,
      I1 => \accu_4_fu_472_reg[8]_i_3_n_3\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_4_fu_472(7),
      I4 => \accu_4_fu_472_reg[8]_i_3_n_8\,
      I5 => accu_4_fu_472(6),
      O => \accu_4_fu_472[7]_i_6_n_3\
    );
\accu_4_fu_472[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_4_fu_472_reg[8]_i_3_n_10\,
      I1 => accu_4_fu_472(4),
      I2 => \accu_4_fu_472[7]_i_14_n_3\,
      I3 => \accu_4_fu_472_reg[8]_i_3_n_9\,
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_4_fu_472(5),
      O => \accu_4_fu_472[7]_i_7_n_3\
    );
\accu_4_fu_472[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_4_n_3\,
      I1 => \accu_4_fu_472_reg[8]_i_3_n_9\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_4_fu_472(5),
      I4 => \accu_4_fu_472_reg[8]_i_3_n_10\,
      I5 => accu_4_fu_472(4),
      O => \accu_4_fu_472[7]_i_8_n_3\
    );
\accu_4_fu_472[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_5_n_3\,
      I1 => \accu_4_fu_472[7]_i_15_n_3\,
      I2 => \accu_4_fu_472_reg[8]_i_3_n_10\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_4_fu_472(4),
      O => \accu_4_fu_472[7]_i_9_n_3\
    );
\accu_4_fu_472[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010107171F7F7FF"
    )
        port map (
      I0 => add_ln169_188_reg_29972(3),
      I1 => add_ln169_190_reg_29977(3),
      I2 => \accu_4_fu_472[8]_i_32_n_3\,
      I3 => \accu_4_fu_472[8]_i_33_n_3\,
      I4 => \accu_4_fu_472[8]_i_34_n_3\,
      I5 => \accu_4_fu_472[8]_i_35_n_3\,
      O => \accu_4_fu_472[8]_i_11_n_3\
    );
\accu_4_fu_472[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_36_n_3\,
      I1 => \accu_4_fu_472[8]_i_33_n_3\,
      I2 => \accu_4_fu_472[8]_i_34_n_3\,
      I3 => \accu_4_fu_472[8]_i_37_n_3\,
      I4 => \accu_4_fu_472[8]_i_35_n_3\,
      O => sext_ln169_138_fu_25110_p1(4)
    );
\accu_4_fu_472[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_11_n_3\,
      I1 => \accu_4_fu_472[8]_i_38_n_3\,
      I2 => add_ln169_183_reg_29962(3),
      I3 => \accu_4_fu_472[8]_i_39_n_3\,
      I4 => add_ln169_185_reg_29967(3),
      I5 => \accu_4_fu_472[8]_i_40_n_3\,
      O => \accu_4_fu_472[8]_i_13_n_3\
    );
\accu_4_fu_472[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_138_fu_25110_p1(4),
      I1 => \accu_4_fu_472[8]_i_40_n_3\,
      I2 => add_ln169_185_reg_29967(3),
      I3 => \accu_4_fu_472[8]_i_39_n_3\,
      I4 => add_ln169_183_reg_29962(3),
      I5 => \accu_4_fu_472[8]_i_38_n_3\,
      O => \accu_4_fu_472[8]_i_14_n_3\
    );
\accu_4_fu_472[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9556A995566A9556"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_20_n_3\,
      I1 => \accu_4_fu_472[8]_i_41_n_3\,
      I2 => add_ln169_169_reg_29932(3),
      I3 => add_ln169_171_reg_29937(3),
      I4 => \accu_4_fu_472[8]_i_42_n_3\,
      I5 => \accu_4_fu_472[8]_i_43_n_3\,
      O => \accu_4_fu_472[8]_i_15_n_3\
    );
\accu_4_fu_472[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => add_ln169_164_reg_29922(1),
      I1 => add_ln169_166_reg_29927(1),
      I2 => add_ln169_164_reg_29922(0),
      I3 => add_ln169_166_reg_29927(0),
      I4 => add_ln169_164_reg_29922(2),
      I5 => add_ln169_166_reg_29927(2),
      O => \accu_4_fu_472[8]_i_16_n_3\
    );
\accu_4_fu_472[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_164_reg_29922(3),
      I1 => \accu_4_fu_472[8]_i_16_n_3\,
      I2 => add_ln169_166_reg_29927(3),
      O => \accu_4_fu_472[8]_i_17_n_3\
    );
\accu_4_fu_472[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_43_n_3\,
      I1 => \accu_4_fu_472[8]_i_44_n_3\,
      I2 => \accu_4_fu_472[8]_i_41_n_3\,
      O => \accu_4_fu_472[8]_i_18_n_3\
    );
\accu_4_fu_472[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_42_n_3\,
      I1 => add_ln169_169_reg_29932(3),
      I2 => add_ln169_171_reg_29937(3),
      O => \accu_4_fu_472[8]_i_19_n_3\
    );
\accu_4_fu_472[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_4_fu_472_reg[8]_i_3_n_8\,
      I1 => accu_4_fu_472(6),
      I2 => \accu_4_fu_472_reg[8]_i_3_n_3\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_4_fu_472(8),
      I5 => accu_4_fu_472(7),
      O => \accu_4_fu_472[8]_i_2_n_3\
    );
\accu_4_fu_472[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_45_n_3\,
      I1 => add_ln169_173_reg_29942(3),
      I2 => add_ln169_175_reg_29947(3),
      O => \accu_4_fu_472[8]_i_20_n_3\
    );
\accu_4_fu_472[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_17_n_3\,
      I1 => \accu_4_fu_472[8]_i_43_n_3\,
      I2 => \accu_4_fu_472[8]_i_44_n_3\,
      I3 => \accu_4_fu_472[8]_i_41_n_3\,
      I4 => \accu_4_fu_472[8]_i_19_n_3\,
      I5 => \accu_4_fu_472[8]_i_20_n_3\,
      O => \accu_4_fu_472[8]_i_21_n_3\
    );
\accu_4_fu_472[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_16_n_3\,
      I1 => add_ln169_166_reg_29927(3),
      I2 => add_ln169_164_reg_29922(3),
      O => \accu_4_fu_472[8]_i_22_n_3\
    );
\accu_4_fu_472[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_41_n_3\,
      I1 => \accu_4_fu_472[8]_i_44_n_3\,
      I2 => \accu_4_fu_472[8]_i_43_n_3\,
      O => \accu_4_fu_472[8]_i_23_n_3\
    );
\accu_4_fu_472[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_34_n_3\,
      I1 => \accu_4_fu_472[8]_i_33_n_3\,
      I2 => \accu_4_fu_472[8]_i_36_n_3\,
      O => sext_ln169_138_fu_25110_p1(3)
    );
\accu_4_fu_472[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_46_n_3\,
      I1 => \accu_4_fu_472[8]_i_47_n_3\,
      I2 => \accu_4_fu_472[8]_i_48_n_3\,
      O => sext_ln169_138_fu_25110_p1(2)
    );
\accu_4_fu_472[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_193_reg_29982(0),
      I1 => add_ln169_195_reg_29987(0),
      I2 => add_ln169_188_reg_29972(0),
      I3 => add_ln169_190_reg_29977(0),
      I4 => \accu_4_fu_472[8]_i_49_n_3\,
      I5 => \accu_4_fu_472[8]_i_50_n_3\,
      O => sext_ln169_138_fu_25110_p1(1)
    );
\accu_4_fu_472[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_190_reg_29977(0),
      I1 => add_ln169_188_reg_29972(0),
      I2 => add_ln169_195_reg_29987(0),
      I3 => add_ln169_193_reg_29982(0),
      O => sext_ln169_138_fu_25110_p1(0)
    );
\accu_4_fu_472[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_138_fu_25110_p1(3),
      I1 => \accu_4_fu_472[8]_i_51_n_3\,
      I2 => add_ln169_181_reg_29957(3),
      I3 => add_ln169_179_reg_29952(3),
      I4 => \accu_4_fu_472[8]_i_52_n_3\,
      I5 => \accu_4_fu_472[8]_i_53_n_3\,
      O => \accu_4_fu_472[8]_i_28_n_3\
    );
\accu_4_fu_472[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_138_fu_25110_p1(2),
      I1 => \accu_4_fu_472[8]_i_54_n_3\,
      I2 => \accu_4_fu_472[8]_i_55_n_3\,
      I3 => \accu_4_fu_472[8]_i_56_n_3\,
      O => \accu_4_fu_472[8]_i_29_n_3\
    );
\accu_4_fu_472[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_138_fu_25110_p1(1),
      I1 => \accu_4_fu_472[8]_i_57_n_3\,
      I2 => \accu_4_fu_472[8]_i_58_n_3\,
      I3 => \accu_4_fu_472[8]_i_59_n_3\,
      O => \accu_4_fu_472[8]_i_30_n_3\
    );
\accu_4_fu_472[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_138_fu_25110_p1(0),
      I1 => add_ln169_181_reg_29957(0),
      I2 => add_ln169_179_reg_29952(0),
      I3 => add_ln169_185_reg_29967(0),
      I4 => add_ln169_183_reg_29962(0),
      O => \accu_4_fu_472[8]_i_31_n_3\
    );
\accu_4_fu_472[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_188_reg_29972(1),
      I1 => add_ln169_190_reg_29977(1),
      I2 => add_ln169_188_reg_29972(0),
      I3 => add_ln169_190_reg_29977(0),
      I4 => add_ln169_188_reg_29972(2),
      I5 => add_ln169_190_reg_29977(2),
      O => \accu_4_fu_472[8]_i_32_n_3\
    );
\accu_4_fu_472[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_195_reg_29987(3),
      I1 => add_ln169_193_reg_29982(3),
      I2 => \accu_4_fu_472[8]_i_60_n_3\,
      O => \accu_4_fu_472[8]_i_33_n_3\
    );
\accu_4_fu_472[8]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_49_n_3\,
      I1 => \accu_4_fu_472[8]_i_50_n_3\,
      I2 => \accu_4_fu_472[8]_i_61_n_3\,
      I3 => \accu_4_fu_472[8]_i_47_n_3\,
      I4 => \accu_4_fu_472[8]_i_46_n_3\,
      O => \accu_4_fu_472[8]_i_34_n_3\
    );
\accu_4_fu_472[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_193_reg_29982(3),
      I1 => add_ln169_195_reg_29987(3),
      I2 => \accu_4_fu_472[8]_i_60_n_3\,
      O => \accu_4_fu_472[8]_i_35_n_3\
    );
\accu_4_fu_472[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_32_n_3\,
      I1 => add_ln169_190_reg_29977(3),
      I2 => add_ln169_188_reg_29972(3),
      O => \accu_4_fu_472[8]_i_36_n_3\
    );
\accu_4_fu_472[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_32_n_3\,
      I1 => add_ln169_188_reg_29972(3),
      I2 => add_ln169_190_reg_29977(3),
      O => \accu_4_fu_472[8]_i_37_n_3\
    );
\accu_4_fu_472[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_179_reg_29952(3),
      I1 => \accu_4_fu_472[8]_i_51_n_3\,
      I2 => add_ln169_181_reg_29957(3),
      O => \accu_4_fu_472[8]_i_38_n_3\
    );
\accu_4_fu_472[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_185_reg_29967(0),
      I1 => add_ln169_183_reg_29962(0),
      I2 => add_ln169_183_reg_29962(1),
      I3 => add_ln169_185_reg_29967(1),
      I4 => add_ln169_183_reg_29962(2),
      I5 => add_ln169_185_reg_29967(2),
      O => \accu_4_fu_472[8]_i_39_n_3\
    );
\accu_4_fu_472[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_53_n_3\,
      I1 => \accu_4_fu_472[8]_i_51_n_3\,
      I2 => add_ln169_181_reg_29957(3),
      I3 => add_ln169_179_reg_29952(3),
      I4 => \accu_4_fu_472[8]_i_52_n_3\,
      O => \accu_4_fu_472[8]_i_40_n_3\
    );
\accu_4_fu_472[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_175_reg_29947(3),
      I1 => add_ln169_173_reg_29942(3),
      I2 => \accu_4_fu_472[8]_i_45_n_3\,
      O => \accu_4_fu_472[8]_i_41_n_3\
    );
\accu_4_fu_472[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_169_reg_29932(0),
      I1 => add_ln169_171_reg_29937(0),
      I2 => add_ln169_169_reg_29932(1),
      I3 => add_ln169_171_reg_29937(1),
      I4 => add_ln169_169_reg_29932(2),
      I5 => add_ln169_171_reg_29937(2),
      O => \accu_4_fu_472[8]_i_42_n_3\
    );
\accu_4_fu_472[8]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_4_fu_472[7]_i_30_n_3\,
      I1 => \accu_4_fu_472[7]_i_31_n_3\,
      I2 => \accu_4_fu_472[8]_i_62_n_3\,
      I3 => \accu_4_fu_472[7]_i_23_n_3\,
      I4 => \accu_4_fu_472[7]_i_24_n_3\,
      O => \accu_4_fu_472[8]_i_43_n_3\
    );
\accu_4_fu_472[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_169_reg_29932(3),
      I1 => add_ln169_171_reg_29937(3),
      I2 => \accu_4_fu_472[8]_i_42_n_3\,
      O => \accu_4_fu_472[8]_i_44_n_3\
    );
\accu_4_fu_472[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_173_reg_29942(0),
      I1 => add_ln169_175_reg_29947(0),
      I2 => add_ln169_173_reg_29942(1),
      I3 => add_ln169_175_reg_29947(1),
      I4 => add_ln169_173_reg_29942(3),
      I5 => add_ln169_175_reg_29947(2),
      O => \accu_4_fu_472[8]_i_45_n_3\
    );
\accu_4_fu_472[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_195_reg_29987(2),
      I1 => add_ln169_193_reg_29982(2),
      I2 => add_ln169_193_reg_29982(1),
      I3 => add_ln169_195_reg_29987(1),
      I4 => add_ln169_195_reg_29987(0),
      I5 => add_ln169_193_reg_29982(0),
      O => \accu_4_fu_472[8]_i_46_n_3\
    );
\accu_4_fu_472[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_190_reg_29977(0),
      I1 => add_ln169_188_reg_29972(0),
      I2 => add_ln169_190_reg_29977(1),
      I3 => add_ln169_188_reg_29972(1),
      I4 => add_ln169_190_reg_29977(2),
      I5 => add_ln169_188_reg_29972(2),
      O => \accu_4_fu_472[8]_i_47_n_3\
    );
\accu_4_fu_472[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_49_n_3\,
      I1 => \accu_4_fu_472[8]_i_50_n_3\,
      I2 => add_ln169_190_reg_29977(0),
      I3 => add_ln169_188_reg_29972(0),
      I4 => add_ln169_195_reg_29987(0),
      I5 => add_ln169_193_reg_29982(0),
      O => \accu_4_fu_472[8]_i_48_n_3\
    );
\accu_4_fu_472[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_190_reg_29977(0),
      I1 => add_ln169_188_reg_29972(0),
      I2 => add_ln169_188_reg_29972(1),
      I3 => add_ln169_190_reg_29977(1),
      O => \accu_4_fu_472[8]_i_49_n_3\
    );
\accu_4_fu_472[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22282888"
    )
        port map (
      I0 => sext_ln169_139_fu_25120_p1(4),
      I1 => \accu_4_fu_472[8]_i_15_n_3\,
      I2 => add_ln169_164_reg_29922(3),
      I3 => \accu_4_fu_472[8]_i_16_n_3\,
      I4 => add_ln169_166_reg_29927(3),
      O => \accu_4_fu_472[8]_i_5_n_3\
    );
\accu_4_fu_472[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_195_reg_29987(0),
      I1 => add_ln169_193_reg_29982(0),
      I2 => add_ln169_195_reg_29987(1),
      I3 => add_ln169_193_reg_29982(1),
      O => \accu_4_fu_472[8]_i_50_n_3\
    );
\accu_4_fu_472[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_181_reg_29957(0),
      I1 => add_ln169_179_reg_29952(0),
      I2 => add_ln169_179_reg_29952(1),
      I3 => add_ln169_181_reg_29957(1),
      I4 => add_ln169_179_reg_29952(2),
      I5 => add_ln169_181_reg_29957(2),
      O => \accu_4_fu_472[8]_i_51_n_3\
    );
\accu_4_fu_472[8]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_183_reg_29962(3),
      I1 => add_ln169_185_reg_29967(3),
      I2 => \accu_4_fu_472[8]_i_39_n_3\,
      O => \accu_4_fu_472[8]_i_52_n_3\
    );
\accu_4_fu_472[8]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_59_n_3\,
      I1 => \accu_4_fu_472[8]_i_57_n_3\,
      I2 => \accu_4_fu_472[8]_i_58_n_3\,
      I3 => \accu_4_fu_472[8]_i_54_n_3\,
      I4 => \accu_4_fu_472[8]_i_55_n_3\,
      O => \accu_4_fu_472[8]_i_53_n_3\
    );
\accu_4_fu_472[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_181_reg_29957(1),
      I1 => add_ln169_179_reg_29952(1),
      I2 => add_ln169_179_reg_29952(0),
      I3 => add_ln169_181_reg_29957(0),
      I4 => add_ln169_179_reg_29952(2),
      I5 => add_ln169_181_reg_29957(2),
      O => \accu_4_fu_472[8]_i_54_n_3\
    );
\accu_4_fu_472[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_185_reg_29967(1),
      I1 => add_ln169_183_reg_29962(1),
      I2 => add_ln169_183_reg_29962(0),
      I3 => add_ln169_185_reg_29967(0),
      I4 => add_ln169_183_reg_29962(2),
      I5 => add_ln169_185_reg_29967(2),
      O => \accu_4_fu_472[8]_i_55_n_3\
    );
\accu_4_fu_472[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_183_reg_29962(0),
      I1 => add_ln169_185_reg_29967(0),
      I2 => add_ln169_179_reg_29952(0),
      I3 => add_ln169_181_reg_29957(0),
      I4 => \accu_4_fu_472[8]_i_57_n_3\,
      I5 => \accu_4_fu_472[8]_i_58_n_3\,
      O => \accu_4_fu_472[8]_i_56_n_3\
    );
\accu_4_fu_472[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_179_reg_29952(0),
      I1 => add_ln169_181_reg_29957(0),
      I2 => add_ln169_179_reg_29952(1),
      I3 => add_ln169_181_reg_29957(1),
      O => \accu_4_fu_472[8]_i_57_n_3\
    );
\accu_4_fu_472[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_183_reg_29962(0),
      I1 => add_ln169_185_reg_29967(0),
      I2 => add_ln169_183_reg_29962(1),
      I3 => add_ln169_185_reg_29967(1),
      O => \accu_4_fu_472[8]_i_58_n_3\
    );
\accu_4_fu_472[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_183_reg_29962(0),
      I1 => add_ln169_185_reg_29967(0),
      I2 => add_ln169_179_reg_29952(0),
      I3 => add_ln169_181_reg_29957(0),
      O => \accu_4_fu_472[8]_i_59_n_3\
    );
\accu_4_fu_472[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_15_n_3\,
      I1 => add_ln169_164_reg_29922(3),
      I2 => \accu_4_fu_472[8]_i_16_n_3\,
      I3 => add_ln169_166_reg_29927(3),
      I4 => sext_ln169_139_fu_25120_p1(4),
      O => \accu_4_fu_472[8]_i_6_n_3\
    );
\accu_4_fu_472[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_193_reg_29982(0),
      I1 => add_ln169_195_reg_29987(0),
      I2 => add_ln169_195_reg_29987(1),
      I3 => add_ln169_193_reg_29982(1),
      I4 => add_ln169_195_reg_29987(2),
      I5 => add_ln169_193_reg_29982(2),
      O => \accu_4_fu_472[8]_i_60_n_3\
    );
\accu_4_fu_472[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_190_reg_29977(0),
      I1 => add_ln169_188_reg_29972(0),
      I2 => add_ln169_195_reg_29987(0),
      I3 => add_ln169_193_reg_29982(0),
      O => \accu_4_fu_472[8]_i_61_n_3\
    );
\accu_4_fu_472[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_171_reg_29937(0),
      I1 => add_ln169_169_reg_29932(0),
      I2 => add_ln169_175_reg_29947(0),
      I3 => add_ln169_173_reg_29942(0),
      O => \accu_4_fu_472[8]_i_62_n_3\
    );
\accu_4_fu_472[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00022BBFFFFDD440"
    )
        port map (
      I0 => \accu_4_fu_472[8]_i_17_n_3\,
      I1 => \accu_4_fu_472[8]_i_18_n_3\,
      I2 => \accu_4_fu_472[8]_i_19_n_3\,
      I3 => \accu_4_fu_472[8]_i_20_n_3\,
      I4 => sext_ln169_139_fu_25120_p1(5),
      I5 => \accu_4_fu_472_reg[8]_i_4_n_4\,
      O => \accu_4_fu_472[8]_i_7_n_3\
    );
\accu_4_fu_472[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881177E7EE88117"
    )
        port map (
      I0 => sext_ln169_139_fu_25120_p1(4),
      I1 => \accu_4_fu_472[8]_i_18_n_3\,
      I2 => \accu_4_fu_472[8]_i_19_n_3\,
      I3 => \accu_4_fu_472[8]_i_20_n_3\,
      I4 => sext_ln169_139_fu_25120_p1(5),
      I5 => \accu_4_fu_472[8]_i_17_n_3\,
      O => \accu_4_fu_472[8]_i_8_n_3\
    );
\accu_4_fu_472[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => sext_ln169_139_fu_25120_p1(4),
      I1 => \accu_4_fu_472[8]_i_21_n_3\,
      I2 => \accu_4_fu_472[8]_i_22_n_3\,
      I3 => \accu_4_fu_472[8]_i_23_n_3\,
      I4 => sext_ln169_139_fu_25120_p1(3),
      O => \accu_4_fu_472[8]_i_9_n_3\
    );
\accu_4_fu_472_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(0),
      Q => accu_4_fu_472(0),
      R => '0'
    );
\accu_4_fu_472_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(1),
      Q => accu_4_fu_472(1),
      R => '0'
    );
\accu_4_fu_472_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(2),
      Q => accu_4_fu_472(2),
      R => '0'
    );
\accu_4_fu_472_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(3),
      Q => accu_4_fu_472(3),
      R => '0'
    );
\accu_4_fu_472_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_4_fu_472_reg[3]_i_1_n_3\,
      CO(2) => \accu_4_fu_472_reg[3]_i_1_n_4\,
      CO(1) => \accu_4_fu_472_reg[3]_i_1_n_5\,
      CO(0) => \accu_4_fu_472_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_4_fu_472[3]_i_2_n_3\,
      DI(2) => \accu_4_fu_472[3]_i_3_n_3\,
      DI(1) => \accu_4_fu_472[3]_i_4_n_3\,
      DI(0) => add_ln169_162_reg_29917(0),
      O(3 downto 0) => accu_36_fu_25124_p2(3 downto 0),
      S(3) => \accu_4_fu_472[3]_i_5_n_3\,
      S(2) => \accu_4_fu_472[3]_i_6_n_3\,
      S(1) => \accu_4_fu_472[3]_i_7_n_3\,
      S(0) => \accu_4_fu_472[3]_i_8_n_3\
    );
\accu_4_fu_472_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(4),
      Q => accu_4_fu_472(4),
      R => '0'
    );
\accu_4_fu_472_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(5),
      Q => accu_4_fu_472(5),
      R => '0'
    );
\accu_4_fu_472_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(6),
      Q => accu_4_fu_472(6),
      R => '0'
    );
\accu_4_fu_472_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(7),
      Q => accu_4_fu_472(7),
      R => '0'
    );
\accu_4_fu_472_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_4_fu_472_reg[3]_i_1_n_3\,
      CO(3) => \accu_4_fu_472_reg[7]_i_1_n_3\,
      CO(2) => \accu_4_fu_472_reg[7]_i_1_n_4\,
      CO(1) => \accu_4_fu_472_reg[7]_i_1_n_5\,
      CO(0) => \accu_4_fu_472_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_4_fu_472[7]_i_2_n_3\,
      DI(2) => \accu_4_fu_472[7]_i_3_n_3\,
      DI(1) => \accu_4_fu_472[7]_i_4_n_3\,
      DI(0) => \accu_4_fu_472[7]_i_5_n_3\,
      O(3 downto 0) => accu_36_fu_25124_p2(7 downto 4),
      S(3) => \accu_4_fu_472[7]_i_6_n_3\,
      S(2) => \accu_4_fu_472[7]_i_7_n_3\,
      S(1) => \accu_4_fu_472[7]_i_8_n_3\,
      S(0) => \accu_4_fu_472[7]_i_9_n_3\
    );
\accu_4_fu_472_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_4_fu_472_reg[7]_i_10_n_3\,
      CO(2) => \accu_4_fu_472_reg[7]_i_10_n_4\,
      CO(1) => \accu_4_fu_472_reg[7]_i_10_n_5\,
      CO(0) => \accu_4_fu_472_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_4_fu_472[7]_i_16_n_3\,
      DI(2) => \accu_4_fu_472[7]_i_17_n_3\,
      DI(1) => \accu_4_fu_472[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_4_fu_472_reg[7]_i_10_n_7\,
      O(2) => \accu_4_fu_472_reg[7]_i_10_n_8\,
      O(1) => \accu_4_fu_472_reg[7]_i_10_n_9\,
      O(0) => \accu_4_fu_472_reg[7]_i_10_n_10\,
      S(3) => \accu_4_fu_472[7]_i_19_n_3\,
      S(2) => \accu_4_fu_472[7]_i_20_n_3\,
      S(1) => \accu_4_fu_472[7]_i_21_n_3\,
      S(0) => \accu_4_fu_472[7]_i_22_n_3\
    );
\accu_4_fu_472_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_36_fu_25124_p2(8),
      Q => accu_4_fu_472(8),
      R => '0'
    );
\accu_4_fu_472_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_4_fu_472_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_4_fu_472_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_4_fu_472_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_36_fu_25124_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_4_fu_472[8]_i_2_n_3\
    );
\accu_4_fu_472_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_4_fu_472_reg[8]_i_10_n_3\,
      CO(2) => \accu_4_fu_472_reg[8]_i_10_n_4\,
      CO(1) => \accu_4_fu_472_reg[8]_i_10_n_5\,
      CO(0) => \accu_4_fu_472_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_138_fu_25110_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_139_fu_25120_p1(3 downto 0),
      S(3) => \accu_4_fu_472[8]_i_28_n_3\,
      S(2) => \accu_4_fu_472[8]_i_29_n_3\,
      S(1) => \accu_4_fu_472[8]_i_30_n_3\,
      S(0) => \accu_4_fu_472[8]_i_31_n_3\
    );
\accu_4_fu_472_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_4_fu_472_reg[7]_i_10_n_3\,
      CO(3) => \accu_4_fu_472_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_4_fu_472_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_4_fu_472_reg[8]_i_3_n_5\,
      CO(0) => \accu_4_fu_472_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_4_fu_472_reg[8]_i_4_n_4\,
      DI(1) => \accu_4_fu_472[8]_i_5_n_3\,
      DI(0) => \accu_4_fu_472[8]_i_6_n_3\,
      O(3) => \NLW_accu_4_fu_472_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_4_fu_472_reg[8]_i_3_n_8\,
      O(1) => \accu_4_fu_472_reg[8]_i_3_n_9\,
      O(0) => \accu_4_fu_472_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_4_fu_472[8]_i_7_n_3\,
      S(1) => \accu_4_fu_472[8]_i_8_n_3\,
      S(0) => \accu_4_fu_472[8]_i_9_n_3\
    );
\accu_4_fu_472_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_4_fu_472_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_4_fu_472_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_4_fu_472_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_4_fu_472_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_4_fu_472_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_4_fu_472[8]_i_11_n_3\,
      DI(0) => sext_ln169_138_fu_25110_p1(4),
      O(3 downto 2) => \NLW_accu_4_fu_472_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_139_fu_25120_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_4_fu_472[8]_i_13_n_3\,
      S(0) => \accu_4_fu_472[8]_i_14_n_3\
    );
\accu_5_fu_476[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_5_fu_476_reg[7]_i_10_n_8\,
      I1 => sub_ln90_237_reg_29997(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_237_reg_29992(2),
      O => \accu_5_fu_476[3]_i_10_n_3\
    );
\accu_5_fu_476[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_237_reg_29992(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_237_reg_29997(1),
      O => \accu_5_fu_476[3]_i_11_n_3\
    );
\accu_5_fu_476[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_237_reg_29997(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_237_reg_29992(2),
      I3 => \accu_5_fu_476_reg[7]_i_10_n_8\,
      O => \accu_5_fu_476[3]_i_12_n_3\
    );
\accu_5_fu_476[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_5_fu_476(1),
      I2 => sext_ln90_237_reg_29992(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_237_reg_29997(1),
      I5 => \accu_5_fu_476_reg[7]_i_10_n_9\,
      O => \accu_5_fu_476[3]_i_13_n_3\
    );
\accu_5_fu_476[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_5_fu_476[3]_i_9_n_3\,
      I1 => \accu_5_fu_476[3]_i_10_n_3\,
      I2 => accu_5_fu_476(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_202_reg_30002(2),
      O => \accu_5_fu_476[3]_i_2_n_3\
    );
\accu_5_fu_476[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_5_fu_476[3]_i_9_n_3\,
      I1 => add_ln169_202_reg_30002(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_5_fu_476(2),
      I4 => \accu_5_fu_476[3]_i_10_n_3\,
      O => \accu_5_fu_476[3]_i_3_n_3\
    );
\accu_5_fu_476[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_5_fu_476_reg[7]_i_10_n_9\,
      I1 => \accu_5_fu_476[3]_i_11_n_3\,
      I2 => accu_5_fu_476(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_202_reg_30002(1),
      O => \accu_5_fu_476[3]_i_4_n_3\
    );
\accu_5_fu_476[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969999966966666"
    )
        port map (
      I0 => \accu_5_fu_476[3]_i_2_n_3\,
      I1 => \accu_5_fu_476[7]_i_12_n_3\,
      I2 => add_ln169_202_reg_30002(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_5_fu_476(2),
      I5 => \accu_5_fu_476[3]_i_12_n_3\,
      O => \accu_5_fu_476[3]_i_5_n_3\
    );
\accu_5_fu_476[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65659AAAAAAAAA"
    )
        port map (
      I0 => \accu_5_fu_476[3]_i_3_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_5_fu_476(1),
      I3 => \accu_5_fu_476[3]_i_11_n_3\,
      I4 => \accu_5_fu_476_reg[7]_i_10_n_9\,
      I5 => add_ln169_202_reg_30002(1),
      O => \accu_5_fu_476[3]_i_6_n_3\
    );
\accu_5_fu_476[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_202_reg_30002(1),
      I1 => \accu_5_fu_476[3]_i_13_n_3\,
      I2 => \accu_5_fu_476_reg[7]_i_10_n_10\,
      I3 => sub_ln90_237_reg_29997(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_5_fu_476(0),
      O => \accu_5_fu_476[3]_i_7_n_3\
    );
\accu_5_fu_476[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_237_reg_29997(0),
      I1 => \accu_5_fu_476_reg[7]_i_10_n_10\,
      I2 => accu_5_fu_476(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_202_reg_30002(0),
      O => \accu_5_fu_476[3]_i_8_n_3\
    );
\accu_5_fu_476[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A808FEAEA808"
    )
        port map (
      I0 => \accu_5_fu_476_reg[7]_i_10_n_9\,
      I1 => sub_ln90_237_reg_29997(1),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_237_reg_29992(2),
      I4 => accu_5_fu_476(1),
      I5 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      O => \accu_5_fu_476[3]_i_9_n_3\
    );
\accu_5_fu_476[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_202_reg_30002(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_5_fu_476(2),
      O => \accu_5_fu_476[7]_i_11_n_3\
    );
\accu_5_fu_476[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_5_fu_476(3),
      I2 => add_ln169_202_reg_30002(3),
      I3 => \accu_5_fu_476_reg[7]_i_10_n_7\,
      O => \accu_5_fu_476[7]_i_12_n_3\
    );
\accu_5_fu_476[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_5_fu_476_reg[8]_i_4_n_8\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_5_fu_476(6),
      O => \accu_5_fu_476[7]_i_13_n_3\
    );
\accu_5_fu_476[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FD"
    )
        port map (
      I0 => accu_5_fu_476(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => add_ln169_202_reg_30002(3),
      I3 => \accu_5_fu_476_reg[7]_i_10_n_7\,
      O => \accu_5_fu_476[7]_i_14_n_3\
    );
\accu_5_fu_476[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_22_n_3\,
      I1 => \accu_5_fu_476[7]_i_23_n_3\,
      I2 => \accu_5_fu_476[7]_i_24_n_3\,
      I3 => sext_ln169_167_fu_25314_p1(2),
      I4 => \accu_5_fu_476[7]_i_25_n_3\,
      O => \accu_5_fu_476[7]_i_15_n_3\
    );
\accu_5_fu_476[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_167_fu_25314_p1(1),
      I1 => add_ln169_204_reg_30007(1),
      I2 => add_ln169_206_reg_30012(1),
      I3 => add_ln169_204_reg_30007(0),
      I4 => add_ln169_206_reg_30012(0),
      I5 => \accu_5_fu_476[7]_i_26_n_3\,
      O => \accu_5_fu_476[7]_i_16_n_3\
    );
\accu_5_fu_476[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_167_fu_25314_p1(0),
      I1 => add_ln169_206_reg_30012(0),
      I2 => add_ln169_204_reg_30007(0),
      I3 => \accu_5_fu_476[7]_i_27_n_3\,
      O => \accu_5_fu_476[7]_i_17_n_3\
    );
\accu_5_fu_476[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_15_n_3\,
      I1 => add_ln169_206_reg_30012(3),
      I2 => add_ln169_204_reg_30007(3),
      I3 => \accu_5_fu_476[7]_i_28_n_3\,
      I4 => \accu_5_fu_476[8]_i_21_n_3\,
      I5 => sext_ln169_167_fu_25314_p1(3),
      O => \accu_5_fu_476[7]_i_18_n_3\
    );
\accu_5_fu_476[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_22_n_3\,
      I1 => \accu_5_fu_476[7]_i_23_n_3\,
      I2 => \accu_5_fu_476[7]_i_24_n_3\,
      I3 => \accu_5_fu_476[7]_i_16_n_3\,
      I4 => \accu_5_fu_476[7]_i_25_n_3\,
      I5 => sext_ln169_167_fu_25314_p1(2),
      O => \accu_5_fu_476[7]_i_19_n_3\
    );
\accu_5_fu_476[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_5_fu_476(5),
      I1 => \accu_5_fu_476_reg[8]_i_4_n_9\,
      I2 => accu_5_fu_476(6),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_5_fu_476_reg[8]_i_4_n_8\,
      O => \accu_5_fu_476[7]_i_2_n_3\
    );
\accu_5_fu_476[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_17_n_3\,
      I1 => \accu_5_fu_476[7]_i_29_n_3\,
      I2 => \accu_5_fu_476[7]_i_26_n_3\,
      I3 => sext_ln169_167_fu_25314_p1(1),
      O => \accu_5_fu_476[7]_i_20_n_3\
    );
\accu_5_fu_476[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_167_fu_25314_p1(0),
      I1 => add_ln169_206_reg_30012(0),
      I2 => add_ln169_204_reg_30007(0),
      I3 => \accu_5_fu_476[7]_i_27_n_3\,
      O => \accu_5_fu_476[7]_i_21_n_3\
    );
\accu_5_fu_476[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_213_reg_30027(2),
      I1 => add_ln169_215_reg_30032(2),
      I2 => add_ln169_215_reg_30032(1),
      I3 => add_ln169_213_reg_30027(1),
      I4 => add_ln169_215_reg_30032(0),
      I5 => add_ln169_213_reg_30027(0),
      O => \accu_5_fu_476[7]_i_22_n_3\
    );
\accu_5_fu_476[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_209_reg_30017(2),
      I1 => add_ln169_211_reg_30022(2),
      I2 => add_ln169_211_reg_30022(1),
      I3 => add_ln169_209_reg_30017(1),
      I4 => add_ln169_211_reg_30022(0),
      I5 => add_ln169_209_reg_30017(0),
      O => \accu_5_fu_476[7]_i_23_n_3\
    );
\accu_5_fu_476[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_211_reg_30022(0),
      I1 => add_ln169_209_reg_30017(0),
      I2 => add_ln169_215_reg_30032(0),
      I3 => add_ln169_213_reg_30027(0),
      I4 => \accu_5_fu_476[7]_i_30_n_3\,
      I5 => \accu_5_fu_476[7]_i_31_n_3\,
      O => \accu_5_fu_476[7]_i_24_n_3\
    );
\accu_5_fu_476[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => add_ln169_206_reg_30012(0),
      I1 => add_ln169_204_reg_30007(0),
      I2 => add_ln169_204_reg_30007(1),
      I3 => add_ln169_206_reg_30012(1),
      I4 => add_ln169_206_reg_30012(2),
      I5 => add_ln169_204_reg_30007(2),
      O => \accu_5_fu_476[7]_i_25_n_3\
    );
\accu_5_fu_476[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_213_reg_30027(0),
      I1 => add_ln169_215_reg_30032(0),
      I2 => add_ln169_209_reg_30017(0),
      I3 => add_ln169_211_reg_30022(0),
      I4 => \accu_5_fu_476[7]_i_31_n_3\,
      I5 => \accu_5_fu_476[7]_i_30_n_3\,
      O => \accu_5_fu_476[7]_i_26_n_3\
    );
\accu_5_fu_476[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_211_reg_30022(0),
      I1 => add_ln169_209_reg_30017(0),
      I2 => add_ln169_215_reg_30032(0),
      I3 => add_ln169_213_reg_30027(0),
      O => \accu_5_fu_476[7]_i_27_n_3\
    );
\accu_5_fu_476[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_206_reg_30012(2),
      I1 => add_ln169_204_reg_30007(2),
      I2 => add_ln169_206_reg_30012(1),
      I3 => add_ln169_204_reg_30007(1),
      I4 => add_ln169_204_reg_30007(0),
      I5 => add_ln169_206_reg_30012(0),
      O => \accu_5_fu_476[7]_i_28_n_3\
    );
\accu_5_fu_476[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_206_reg_30012(0),
      I1 => add_ln169_204_reg_30007(0),
      I2 => add_ln169_206_reg_30012(1),
      I3 => add_ln169_204_reg_30007(1),
      O => \accu_5_fu_476[7]_i_29_n_3\
    );
\accu_5_fu_476[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_5_fu_476(4),
      I1 => \accu_5_fu_476_reg[8]_i_4_n_10\,
      I2 => accu_5_fu_476(5),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_5_fu_476_reg[8]_i_4_n_9\,
      O => \accu_5_fu_476[7]_i_3_n_3\
    );
\accu_5_fu_476[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_211_reg_30022(0),
      I1 => add_ln169_209_reg_30017(0),
      I2 => add_ln169_211_reg_30022(1),
      I3 => add_ln169_209_reg_30017(1),
      O => \accu_5_fu_476[7]_i_30_n_3\
    );
\accu_5_fu_476[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_215_reg_30032(0),
      I1 => add_ln169_213_reg_30027(0),
      I2 => add_ln169_215_reg_30032(1),
      I3 => add_ln169_213_reg_30027(1),
      O => \accu_5_fu_476[7]_i_31_n_3\
    );
\accu_5_fu_476[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030909900300090"
    )
        port map (
      I0 => accu_5_fu_476(4),
      I1 => \accu_5_fu_476_reg[8]_i_4_n_10\,
      I2 => \accu_5_fu_476_reg[7]_i_10_n_7\,
      I3 => add_ln169_202_reg_30002(3),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_5_fu_476(3),
      O => \accu_5_fu_476[7]_i_4_n_3\
    );
\accu_5_fu_476[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D0000FFFFFF1D"
    )
        port map (
      I0 => sub_ln90_237_reg_29997(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_237_reg_29992(2),
      I3 => \accu_5_fu_476_reg[7]_i_10_n_8\,
      I4 => \accu_5_fu_476[7]_i_11_n_3\,
      I5 => \accu_5_fu_476[7]_i_12_n_3\,
      O => \accu_5_fu_476[7]_i_5_n_3\
    );
\accu_5_fu_476[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A6556A99A65659A"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_2_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_5_fu_476(7),
      I3 => \accu_5_fu_476_reg[8]_i_4_n_3\,
      I4 => \accu_5_fu_476_reg[8]_i_4_n_8\,
      I5 => accu_5_fu_476(6),
      O => \accu_5_fu_476[7]_i_6_n_3\
    );
\accu_5_fu_476[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_5_fu_476_reg[8]_i_4_n_10\,
      I1 => accu_5_fu_476(4),
      I2 => \accu_5_fu_476[7]_i_13_n_3\,
      I3 => \accu_5_fu_476_reg[8]_i_4_n_9\,
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_5_fu_476(5),
      O => \accu_5_fu_476[7]_i_7_n_3\
    );
\accu_5_fu_476[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_4_n_3\,
      I1 => \accu_5_fu_476_reg[8]_i_4_n_9\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_5_fu_476(5),
      I4 => \accu_5_fu_476_reg[8]_i_4_n_10\,
      I5 => accu_5_fu_476(4),
      O => \accu_5_fu_476[7]_i_8_n_3\
    );
\accu_5_fu_476[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_5_n_3\,
      I1 => \accu_5_fu_476[7]_i_14_n_3\,
      I2 => \accu_5_fu_476_reg[8]_i_4_n_10\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_5_fu_476(4),
      O => \accu_5_fu_476[7]_i_9_n_3\
    );
\accu_5_fu_476[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDF0000"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I4 => ap_CS_iter3_fsm_state4,
      I5 => icmp_ln123_reg_29349_pp0_iter2_reg,
      O => accu_10_fu_4960
    );
\accu_5_fu_476[8]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => sext_ln169_167_fu_25314_p1(4),
      I1 => \accu_5_fu_476[8]_i_16_n_3\,
      I2 => \accu_5_fu_476[8]_i_21_n_3\,
      I3 => \accu_5_fu_476[8]_i_22_n_3\,
      I4 => sext_ln169_167_fu_25314_p1(3),
      O => \accu_5_fu_476[8]_i_10_n_3\
    );
\accu_5_fu_476[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002022B2BBFBFFF"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_31_n_3\,
      I1 => add_ln169_228_reg_30057(3),
      I2 => add_ln169_230_reg_30062(3),
      I3 => \accu_5_fu_476[8]_i_32_n_3\,
      I4 => \accu_5_fu_476[8]_i_33_n_3\,
      I5 => \accu_5_fu_476[8]_i_34_n_3\,
      O => \accu_5_fu_476[8]_i_12_n_3\
    );
\accu_5_fu_476[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BBDBDD4D442422B"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_31_n_3\,
      I1 => add_ln169_228_reg_30057(3),
      I2 => add_ln169_230_reg_30062(3),
      I3 => \accu_5_fu_476[8]_i_32_n_3\,
      I4 => \accu_5_fu_476[8]_i_33_n_3\,
      I5 => \accu_5_fu_476[8]_i_34_n_3\,
      O => sext_ln169_166_fu_25304_p1(4)
    );
\accu_5_fu_476[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D42BD42B00FF"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_35_n_3\,
      I1 => \accu_5_fu_476[8]_i_36_n_3\,
      I2 => \accu_5_fu_476[8]_i_37_n_3\,
      I3 => \accu_5_fu_476[8]_i_12_n_3\,
      I4 => \accu_5_fu_476[8]_i_38_n_3\,
      I5 => \accu_5_fu_476[8]_i_39_n_3\,
      O => \accu_5_fu_476[8]_i_14_n_3\
    );
\accu_5_fu_476[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_35_n_3\,
      I1 => \accu_5_fu_476[8]_i_36_n_3\,
      I2 => \accu_5_fu_476[8]_i_37_n_3\,
      I3 => sext_ln169_166_fu_25304_p1(4),
      I4 => \accu_5_fu_476[8]_i_39_n_3\,
      I5 => \accu_5_fu_476[8]_i_38_n_3\,
      O => \accu_5_fu_476[8]_i_15_n_3\
    );
\accu_5_fu_476[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_20_n_3\,
      I1 => \accu_5_fu_476[8]_i_19_n_3\,
      I2 => \accu_5_fu_476[8]_i_18_n_3\,
      I3 => add_ln169_206_reg_30012(3),
      I4 => add_ln169_204_reg_30007(3),
      I5 => \accu_5_fu_476[7]_i_28_n_3\,
      O => \accu_5_fu_476[8]_i_16_n_3\
    );
\accu_5_fu_476[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_28_n_3\,
      I1 => add_ln169_204_reg_30007(3),
      I2 => add_ln169_206_reg_30012(3),
      O => \accu_5_fu_476[8]_i_17_n_3\
    );
\accu_5_fu_476[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_40_n_3\,
      I1 => add_ln169_209_reg_30017(3),
      I2 => add_ln169_211_reg_30022(3),
      O => \accu_5_fu_476[8]_i_18_n_3\
    );
\accu_5_fu_476[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_41_n_3\,
      I1 => add_ln169_213_reg_30027(3),
      I2 => add_ln169_215_reg_30032(3),
      O => \accu_5_fu_476[8]_i_19_n_3\
    );
\accu_5_fu_476[8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004D4DFF"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_22_n_3\,
      I1 => \accu_5_fu_476[7]_i_24_n_3\,
      I2 => \accu_5_fu_476[7]_i_23_n_3\,
      I3 => \accu_5_fu_476[8]_i_42_n_3\,
      I4 => \accu_5_fu_476[8]_i_43_n_3\,
      O => \accu_5_fu_476[8]_i_20_n_3\
    );
\accu_5_fu_476[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_22_n_3\,
      I1 => \accu_5_fu_476[7]_i_24_n_3\,
      I2 => \accu_5_fu_476[7]_i_23_n_3\,
      I3 => \accu_5_fu_476[8]_i_43_n_3\,
      I4 => \accu_5_fu_476[8]_i_42_n_3\,
      O => \accu_5_fu_476[8]_i_21_n_3\
    );
\accu_5_fu_476[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_5_fu_476[7]_i_28_n_3\,
      I1 => add_ln169_204_reg_30007(3),
      I2 => add_ln169_206_reg_30012(3),
      O => \accu_5_fu_476[8]_i_22_n_3\
    );
\accu_5_fu_476[8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_33_n_3\,
      I1 => \accu_5_fu_476[8]_i_32_n_3\,
      I2 => add_ln169_230_reg_30062(3),
      I3 => add_ln169_228_reg_30057(3),
      I4 => \accu_5_fu_476[8]_i_31_n_3\,
      O => sext_ln169_166_fu_25304_p1(3)
    );
\accu_5_fu_476[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_44_n_3\,
      I1 => \accu_5_fu_476[8]_i_45_n_3\,
      I2 => \accu_5_fu_476[8]_i_46_n_3\,
      O => sext_ln169_166_fu_25304_p1(2)
    );
\accu_5_fu_476[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_233_reg_30067(0),
      I1 => add_ln169_235_reg_30072(0),
      I2 => add_ln169_228_reg_30057(0),
      I3 => add_ln169_230_reg_30062(0),
      I4 => \accu_5_fu_476[8]_i_47_n_3\,
      I5 => \accu_5_fu_476[8]_i_48_n_3\,
      O => sext_ln169_166_fu_25304_p1(1)
    );
\accu_5_fu_476[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_230_reg_30062(0),
      I1 => add_ln169_228_reg_30057(0),
      I2 => add_ln169_235_reg_30072(0),
      I3 => add_ln169_233_reg_30067(0),
      O => sext_ln169_166_fu_25304_p1(0)
    );
\accu_5_fu_476[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_166_fu_25304_p1(3),
      I1 => \accu_5_fu_476[8]_i_36_n_3\,
      I2 => \accu_5_fu_476[8]_i_37_n_3\,
      I3 => \accu_5_fu_476[8]_i_35_n_3\,
      O => \accu_5_fu_476[8]_i_27_n_3\
    );
\accu_5_fu_476[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_166_fu_25304_p1(2),
      I1 => \accu_5_fu_476[8]_i_49_n_3\,
      I2 => \accu_5_fu_476[8]_i_50_n_3\,
      I3 => \accu_5_fu_476[8]_i_51_n_3\,
      O => \accu_5_fu_476[8]_i_28_n_3\
    );
\accu_5_fu_476[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_166_fu_25304_p1(1),
      I1 => \accu_5_fu_476[8]_i_52_n_3\,
      I2 => \accu_5_fu_476[8]_i_53_n_3\,
      I3 => \accu_5_fu_476[8]_i_54_n_3\,
      O => \accu_5_fu_476[8]_i_29_n_3\
    );
\accu_5_fu_476[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50FEF15E51F0FF"
    )
        port map (
      I0 => \accu_5_fu_476_reg[8]_i_4_n_8\,
      I1 => accu_5_fu_476(6),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_5_fu_476(8),
      I4 => \accu_5_fu_476_reg[8]_i_4_n_3\,
      I5 => accu_5_fu_476(7),
      O => \accu_5_fu_476[8]_i_3_n_3\
    );
\accu_5_fu_476[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_166_fu_25304_p1(0),
      I1 => add_ln169_221_reg_30042(0),
      I2 => add_ln169_219_reg_30037(0),
      I3 => add_ln169_225_reg_30052(0),
      I4 => add_ln169_223_reg_30047(0),
      O => \accu_5_fu_476[8]_i_30_n_3\
    );
\accu_5_fu_476[8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_46_n_3\,
      I1 => \accu_5_fu_476[8]_i_45_n_3\,
      I2 => \accu_5_fu_476[8]_i_44_n_3\,
      O => \accu_5_fu_476[8]_i_31_n_3\
    );
\accu_5_fu_476[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_230_reg_30062(2),
      I1 => add_ln169_228_reg_30057(2),
      I2 => add_ln169_228_reg_30057(1),
      I3 => add_ln169_230_reg_30062(1),
      I4 => add_ln169_228_reg_30057(0),
      I5 => add_ln169_230_reg_30062(0),
      O => \accu_5_fu_476[8]_i_32_n_3\
    );
\accu_5_fu_476[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_235_reg_30072(3),
      I1 => add_ln169_233_reg_30067(3),
      I2 => \accu_5_fu_476[8]_i_55_n_3\,
      O => \accu_5_fu_476[8]_i_33_n_3\
    );
\accu_5_fu_476[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_235_reg_30072(3),
      I1 => add_ln169_233_reg_30067(3),
      I2 => \accu_5_fu_476[8]_i_55_n_3\,
      O => \accu_5_fu_476[8]_i_34_n_3\
    );
\accu_5_fu_476[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_51_n_3\,
      I1 => \accu_5_fu_476[8]_i_49_n_3\,
      I2 => \accu_5_fu_476[8]_i_50_n_3\,
      O => \accu_5_fu_476[8]_i_35_n_3\
    );
\accu_5_fu_476[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_219_reg_30037(3),
      I1 => add_ln169_221_reg_30042(3),
      I2 => \accu_5_fu_476[8]_i_56_n_3\,
      O => \accu_5_fu_476[8]_i_36_n_3\
    );
\accu_5_fu_476[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_223_reg_30047(3),
      I1 => add_ln169_225_reg_30052(3),
      I2 => \accu_5_fu_476[8]_i_57_n_3\,
      O => \accu_5_fu_476[8]_i_37_n_3\
    );
\accu_5_fu_476[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_221_reg_30042(3),
      I1 => \accu_5_fu_476[8]_i_56_n_3\,
      I2 => add_ln169_219_reg_30037(3),
      O => \accu_5_fu_476[8]_i_38_n_3\
    );
\accu_5_fu_476[8]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_225_reg_30052(3),
      I1 => \accu_5_fu_476[8]_i_57_n_3\,
      I2 => add_ln169_223_reg_30047(3),
      O => \accu_5_fu_476[8]_i_39_n_3\
    );
\accu_5_fu_476[8]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_209_reg_30017(0),
      I1 => add_ln169_211_reg_30022(0),
      I2 => add_ln169_209_reg_30017(1),
      I3 => add_ln169_211_reg_30022(1),
      I4 => add_ln169_209_reg_30017(2),
      I5 => add_ln169_211_reg_30022(2),
      O => \accu_5_fu_476[8]_i_40_n_3\
    );
\accu_5_fu_476[8]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_213_reg_30027(0),
      I1 => add_ln169_215_reg_30032(0),
      I2 => add_ln169_213_reg_30027(1),
      I3 => add_ln169_215_reg_30032(1),
      I4 => add_ln169_213_reg_30027(2),
      I5 => add_ln169_215_reg_30032(2),
      O => \accu_5_fu_476[8]_i_41_n_3\
    );
\accu_5_fu_476[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_211_reg_30022(3),
      I1 => add_ln169_209_reg_30017(3),
      I2 => \accu_5_fu_476[8]_i_40_n_3\,
      O => \accu_5_fu_476[8]_i_42_n_3\
    );
\accu_5_fu_476[8]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_213_reg_30027(3),
      I1 => add_ln169_215_reg_30032(3),
      I2 => \accu_5_fu_476[8]_i_41_n_3\,
      O => \accu_5_fu_476[8]_i_43_n_3\
    );
\accu_5_fu_476[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
        port map (
      I0 => add_ln169_235_reg_30072(2),
      I1 => add_ln169_233_reg_30067(2),
      I2 => add_ln169_235_reg_30072(0),
      I3 => add_ln169_233_reg_30067(0),
      I4 => add_ln169_233_reg_30067(1),
      I5 => add_ln169_235_reg_30072(1),
      O => \accu_5_fu_476[8]_i_44_n_3\
    );
\accu_5_fu_476[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
        port map (
      I0 => add_ln169_230_reg_30062(2),
      I1 => add_ln169_228_reg_30057(2),
      I2 => add_ln169_230_reg_30062(0),
      I3 => add_ln169_228_reg_30057(0),
      I4 => add_ln169_230_reg_30062(1),
      I5 => add_ln169_228_reg_30057(1),
      O => \accu_5_fu_476[8]_i_45_n_3\
    );
\accu_5_fu_476[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_230_reg_30062(0),
      I1 => add_ln169_228_reg_30057(0),
      I2 => add_ln169_235_reg_30072(0),
      I3 => add_ln169_233_reg_30067(0),
      I4 => \accu_5_fu_476[8]_i_47_n_3\,
      I5 => \accu_5_fu_476[8]_i_48_n_3\,
      O => \accu_5_fu_476[8]_i_46_n_3\
    );
\accu_5_fu_476[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_230_reg_30062(0),
      I1 => add_ln169_228_reg_30057(0),
      I2 => add_ln169_228_reg_30057(1),
      I3 => add_ln169_230_reg_30062(1),
      O => \accu_5_fu_476[8]_i_47_n_3\
    );
\accu_5_fu_476[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_235_reg_30072(0),
      I1 => add_ln169_233_reg_30067(0),
      I2 => add_ln169_235_reg_30072(1),
      I3 => add_ln169_233_reg_30067(1),
      O => \accu_5_fu_476[8]_i_48_n_3\
    );
\accu_5_fu_476[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_221_reg_30042(1),
      I1 => add_ln169_219_reg_30037(1),
      I2 => add_ln169_219_reg_30037(0),
      I3 => add_ln169_221_reg_30042(0),
      I4 => add_ln169_219_reg_30037(2),
      I5 => add_ln169_221_reg_30042(2),
      O => \accu_5_fu_476[8]_i_49_n_3\
    );
\accu_5_fu_476[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_225_reg_30052(1),
      I1 => add_ln169_223_reg_30047(1),
      I2 => add_ln169_223_reg_30047(0),
      I3 => add_ln169_225_reg_30052(0),
      I4 => add_ln169_223_reg_30047(2),
      I5 => add_ln169_225_reg_30052(2),
      O => \accu_5_fu_476[8]_i_50_n_3\
    );
\accu_5_fu_476[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_223_reg_30047(0),
      I1 => add_ln169_225_reg_30052(0),
      I2 => add_ln169_219_reg_30037(0),
      I3 => add_ln169_221_reg_30042(0),
      I4 => \accu_5_fu_476[8]_i_52_n_3\,
      I5 => \accu_5_fu_476[8]_i_53_n_3\,
      O => \accu_5_fu_476[8]_i_51_n_3\
    );
\accu_5_fu_476[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_219_reg_30037(0),
      I1 => add_ln169_221_reg_30042(0),
      I2 => add_ln169_219_reg_30037(1),
      I3 => add_ln169_221_reg_30042(1),
      O => \accu_5_fu_476[8]_i_52_n_3\
    );
\accu_5_fu_476[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_223_reg_30047(0),
      I1 => add_ln169_225_reg_30052(0),
      I2 => add_ln169_223_reg_30047(1),
      I3 => add_ln169_225_reg_30052(1),
      O => \accu_5_fu_476[8]_i_53_n_3\
    );
\accu_5_fu_476[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_223_reg_30047(0),
      I1 => add_ln169_225_reg_30052(0),
      I2 => add_ln169_219_reg_30037(0),
      I3 => add_ln169_221_reg_30042(0),
      O => \accu_5_fu_476[8]_i_54_n_3\
    );
\accu_5_fu_476[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_235_reg_30072(2),
      I1 => add_ln169_233_reg_30067(2),
      I2 => add_ln169_235_reg_30072(1),
      I3 => add_ln169_233_reg_30067(1),
      I4 => add_ln169_233_reg_30067(0),
      I5 => add_ln169_235_reg_30072(0),
      O => \accu_5_fu_476[8]_i_55_n_3\
    );
\accu_5_fu_476[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_219_reg_30037(2),
      I1 => add_ln169_221_reg_30042(2),
      I2 => add_ln169_221_reg_30042(0),
      I3 => add_ln169_219_reg_30037(0),
      I4 => add_ln169_219_reg_30037(1),
      I5 => add_ln169_221_reg_30042(1),
      O => \accu_5_fu_476[8]_i_56_n_3\
    );
\accu_5_fu_476[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_223_reg_30047(2),
      I1 => add_ln169_225_reg_30052(2),
      I2 => add_ln169_225_reg_30052(0),
      I3 => add_ln169_223_reg_30047(0),
      I4 => add_ln169_223_reg_30047(1),
      I5 => add_ln169_225_reg_30052(1),
      O => \accu_5_fu_476[8]_i_57_n_3\
    );
\accu_5_fu_476[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln169_167_fu_25314_p1(4),
      I1 => \accu_5_fu_476[8]_i_16_n_3\,
      O => \accu_5_fu_476[8]_i_6_n_3\
    );
\accu_5_fu_476[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accu_5_fu_476[8]_i_16_n_3\,
      I1 => sext_ln169_167_fu_25314_p1(4),
      O => \accu_5_fu_476[8]_i_7_n_3\
    );
\accu_5_fu_476[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45045D45BAFBA2BA"
    )
        port map (
      I0 => sext_ln169_167_fu_25314_p1(5),
      I1 => \accu_5_fu_476[8]_i_17_n_3\,
      I2 => \accu_5_fu_476[8]_i_18_n_3\,
      I3 => \accu_5_fu_476[8]_i_19_n_3\,
      I4 => \accu_5_fu_476[8]_i_20_n_3\,
      I5 => \accu_5_fu_476_reg[8]_i_5_n_4\,
      O => \accu_5_fu_476[8]_i_8_n_3\
    );
\accu_5_fu_476[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81E87E17E87E1781"
    )
        port map (
      I0 => sext_ln169_167_fu_25314_p1(4),
      I1 => \accu_5_fu_476[8]_i_20_n_3\,
      I2 => \accu_5_fu_476[8]_i_18_n_3\,
      I3 => \accu_5_fu_476[8]_i_19_n_3\,
      I4 => sext_ln169_167_fu_25314_p1(5),
      I5 => \accu_5_fu_476[8]_i_17_n_3\,
      O => \accu_5_fu_476[8]_i_9_n_3\
    );
\accu_5_fu_476_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(0),
      Q => accu_5_fu_476(0),
      R => '0'
    );
\accu_5_fu_476_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(1),
      Q => accu_5_fu_476(1),
      R => '0'
    );
\accu_5_fu_476_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(2),
      Q => accu_5_fu_476(2),
      R => '0'
    );
\accu_5_fu_476_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(3),
      Q => accu_5_fu_476(3),
      R => '0'
    );
\accu_5_fu_476_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_5_fu_476_reg[3]_i_1_n_3\,
      CO(2) => \accu_5_fu_476_reg[3]_i_1_n_4\,
      CO(1) => \accu_5_fu_476_reg[3]_i_1_n_5\,
      CO(0) => \accu_5_fu_476_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_5_fu_476[3]_i_2_n_3\,
      DI(2) => \accu_5_fu_476[3]_i_3_n_3\,
      DI(1) => \accu_5_fu_476[3]_i_4_n_3\,
      DI(0) => add_ln169_202_reg_30002(0),
      O(3 downto 0) => accu_37_fu_25318_p2(3 downto 0),
      S(3) => \accu_5_fu_476[3]_i_5_n_3\,
      S(2) => \accu_5_fu_476[3]_i_6_n_3\,
      S(1) => \accu_5_fu_476[3]_i_7_n_3\,
      S(0) => \accu_5_fu_476[3]_i_8_n_3\
    );
\accu_5_fu_476_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(4),
      Q => accu_5_fu_476(4),
      R => '0'
    );
\accu_5_fu_476_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(5),
      Q => accu_5_fu_476(5),
      R => '0'
    );
\accu_5_fu_476_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(6),
      Q => accu_5_fu_476(6),
      R => '0'
    );
\accu_5_fu_476_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(7),
      Q => accu_5_fu_476(7),
      R => '0'
    );
\accu_5_fu_476_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_5_fu_476_reg[3]_i_1_n_3\,
      CO(3) => \accu_5_fu_476_reg[7]_i_1_n_3\,
      CO(2) => \accu_5_fu_476_reg[7]_i_1_n_4\,
      CO(1) => \accu_5_fu_476_reg[7]_i_1_n_5\,
      CO(0) => \accu_5_fu_476_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_5_fu_476[7]_i_2_n_3\,
      DI(2) => \accu_5_fu_476[7]_i_3_n_3\,
      DI(1) => \accu_5_fu_476[7]_i_4_n_3\,
      DI(0) => \accu_5_fu_476[7]_i_5_n_3\,
      O(3 downto 0) => accu_37_fu_25318_p2(7 downto 4),
      S(3) => \accu_5_fu_476[7]_i_6_n_3\,
      S(2) => \accu_5_fu_476[7]_i_7_n_3\,
      S(1) => \accu_5_fu_476[7]_i_8_n_3\,
      S(0) => \accu_5_fu_476[7]_i_9_n_3\
    );
\accu_5_fu_476_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_5_fu_476_reg[7]_i_10_n_3\,
      CO(2) => \accu_5_fu_476_reg[7]_i_10_n_4\,
      CO(1) => \accu_5_fu_476_reg[7]_i_10_n_5\,
      CO(0) => \accu_5_fu_476_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_5_fu_476[7]_i_15_n_3\,
      DI(2) => \accu_5_fu_476[7]_i_16_n_3\,
      DI(1) => \accu_5_fu_476[7]_i_17_n_3\,
      DI(0) => '0',
      O(3) => \accu_5_fu_476_reg[7]_i_10_n_7\,
      O(2) => \accu_5_fu_476_reg[7]_i_10_n_8\,
      O(1) => \accu_5_fu_476_reg[7]_i_10_n_9\,
      O(0) => \accu_5_fu_476_reg[7]_i_10_n_10\,
      S(3) => \accu_5_fu_476[7]_i_18_n_3\,
      S(2) => \accu_5_fu_476[7]_i_19_n_3\,
      S(1) => \accu_5_fu_476[7]_i_20_n_3\,
      S(0) => \accu_5_fu_476[7]_i_21_n_3\
    );
\accu_5_fu_476_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_37_fu_25318_p2(8),
      Q => accu_5_fu_476(8),
      R => '0'
    );
\accu_5_fu_476_reg[8]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_5_fu_476_reg[8]_i_11_n_3\,
      CO(2) => \accu_5_fu_476_reg[8]_i_11_n_4\,
      CO(1) => \accu_5_fu_476_reg[8]_i_11_n_5\,
      CO(0) => \accu_5_fu_476_reg[8]_i_11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_166_fu_25304_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_167_fu_25314_p1(3 downto 0),
      S(3) => \accu_5_fu_476[8]_i_27_n_3\,
      S(2) => \accu_5_fu_476[8]_i_28_n_3\,
      S(1) => \accu_5_fu_476[8]_i_29_n_3\,
      S(0) => \accu_5_fu_476[8]_i_30_n_3\
    );
\accu_5_fu_476_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_5_fu_476_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_5_fu_476_reg[8]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_5_fu_476_reg[8]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_37_fu_25318_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_5_fu_476[8]_i_3_n_3\
    );
\accu_5_fu_476_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_5_fu_476_reg[7]_i_10_n_3\,
      CO(3) => \accu_5_fu_476_reg[8]_i_4_n_3\,
      CO(2) => \NLW_accu_5_fu_476_reg[8]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \accu_5_fu_476_reg[8]_i_4_n_5\,
      CO(0) => \accu_5_fu_476_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_5_fu_476_reg[8]_i_5_n_4\,
      DI(1) => \accu_5_fu_476[8]_i_6_n_3\,
      DI(0) => \accu_5_fu_476[8]_i_7_n_3\,
      O(3) => \NLW_accu_5_fu_476_reg[8]_i_4_O_UNCONNECTED\(3),
      O(2) => \accu_5_fu_476_reg[8]_i_4_n_8\,
      O(1) => \accu_5_fu_476_reg[8]_i_4_n_9\,
      O(0) => \accu_5_fu_476_reg[8]_i_4_n_10\,
      S(3) => '1',
      S(2) => \accu_5_fu_476[8]_i_8_n_3\,
      S(1) => \accu_5_fu_476[8]_i_9_n_3\,
      S(0) => \accu_5_fu_476[8]_i_10_n_3\
    );
\accu_5_fu_476_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_5_fu_476_reg[8]_i_11_n_3\,
      CO(3) => \NLW_accu_5_fu_476_reg[8]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \accu_5_fu_476_reg[8]_i_5_n_4\,
      CO(1) => \NLW_accu_5_fu_476_reg[8]_i_5_CO_UNCONNECTED\(1),
      CO(0) => \accu_5_fu_476_reg[8]_i_5_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_5_fu_476[8]_i_12_n_3\,
      DI(0) => sext_ln169_166_fu_25304_p1(4),
      O(3 downto 2) => \NLW_accu_5_fu_476_reg[8]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_167_fu_25314_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_5_fu_476[8]_i_14_n_3\,
      S(0) => \accu_5_fu_476[8]_i_15_n_3\
    );
\accu_6_fu_480[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_6_fu_480_reg[7]_i_10_n_8\,
      I1 => sub_ln90_277_reg_30082(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_277_reg_30077(2),
      O => \accu_6_fu_480[3]_i_10_n_3\
    );
\accu_6_fu_480[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_277_reg_30077(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_277_reg_30082(1),
      O => \accu_6_fu_480[3]_i_11_n_3\
    );
\accu_6_fu_480[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_6_fu_480(3),
      I2 => add_ln169_242_reg_30087(3),
      I3 => \accu_6_fu_480_reg[7]_i_10_n_7\,
      O => \accu_6_fu_480[3]_i_12_n_3\
    );
\accu_6_fu_480[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_277_reg_30082(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_277_reg_30077(2),
      I3 => \accu_6_fu_480_reg[7]_i_10_n_8\,
      O => \accu_6_fu_480[3]_i_13_n_3\
    );
\accu_6_fu_480[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_242_reg_30087(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_6_fu_480(2),
      O => \accu_6_fu_480[3]_i_14_n_3\
    );
\accu_6_fu_480[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_6_fu_480(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_6_fu_480[3]_i_15_n_3\
    );
\accu_6_fu_480[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_6_fu_480(1),
      I2 => sext_ln90_277_reg_30077(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_277_reg_30082(1),
      I5 => \accu_6_fu_480_reg[7]_i_10_n_9\,
      O => \accu_6_fu_480[3]_i_16_n_3\
    );
\accu_6_fu_480[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_6_fu_480[3]_i_9_n_3\,
      I1 => \accu_6_fu_480[3]_i_10_n_3\,
      I2 => accu_6_fu_480(2),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_242_reg_30087(2),
      O => \accu_6_fu_480[3]_i_2_n_3\
    );
\accu_6_fu_480[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_6_fu_480[3]_i_9_n_3\,
      I1 => add_ln169_242_reg_30087(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_6_fu_480(2),
      I4 => \accu_6_fu_480[3]_i_10_n_3\,
      O => \accu_6_fu_480[3]_i_3_n_3\
    );
\accu_6_fu_480[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_6_fu_480_reg[7]_i_10_n_9\,
      I1 => \accu_6_fu_480[3]_i_11_n_3\,
      I2 => accu_6_fu_480(1),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_242_reg_30087(1),
      O => \accu_6_fu_480[3]_i_4_n_3\
    );
\accu_6_fu_480[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_6_fu_480[3]_i_2_n_3\,
      I1 => accu_6_fu_480(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => add_ln169_242_reg_30087(2),
      I4 => \accu_6_fu_480[3]_i_12_n_3\,
      I5 => \accu_6_fu_480[3]_i_13_n_3\,
      O => \accu_6_fu_480[3]_i_5_n_3\
    );
\accu_6_fu_480[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_6_fu_480[3]_i_10_n_3\,
      I1 => \accu_6_fu_480[3]_i_14_n_3\,
      I2 => \accu_6_fu_480[3]_i_15_n_3\,
      I3 => \accu_6_fu_480[3]_i_11_n_3\,
      I4 => \accu_6_fu_480_reg[7]_i_10_n_9\,
      I5 => add_ln169_242_reg_30087(1),
      O => \accu_6_fu_480[3]_i_6_n_3\
    );
\accu_6_fu_480[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_242_reg_30087(1),
      I1 => \accu_6_fu_480[3]_i_16_n_3\,
      I2 => \accu_6_fu_480_reg[7]_i_10_n_10\,
      I3 => sub_ln90_277_reg_30082(0),
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_6_fu_480(0),
      O => \accu_6_fu_480[3]_i_7_n_3\
    );
\accu_6_fu_480[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_277_reg_30082(0),
      I1 => \accu_6_fu_480_reg[7]_i_10_n_10\,
      I2 => accu_6_fu_480(0),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_242_reg_30087(0),
      O => \accu_6_fu_480[3]_i_8_n_3\
    );
\accu_6_fu_480[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_6_fu_480(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => \accu_6_fu_480_reg[7]_i_10_n_9\,
      I3 => sub_ln90_277_reg_30082(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_277_reg_30077(2),
      O => \accu_6_fu_480[3]_i_9_n_3\
    );
\accu_6_fu_480[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_6_fu_480(3),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_6_fu_480[7]_i_11_n_3\
    );
\accu_6_fu_480[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_242_reg_30087(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_6_fu_480(2),
      O => \accu_6_fu_480[7]_i_12_n_3\
    );
\accu_6_fu_480[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_277_reg_30077(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_277_reg_30082(2),
      O => \accu_6_fu_480[7]_i_13_n_3\
    );
\accu_6_fu_480[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_6_fu_480_reg[8]_i_3_n_8\,
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_6_fu_480(6),
      O => \accu_6_fu_480[7]_i_14_n_3\
    );
\accu_6_fu_480[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_242_reg_30087(3),
      I1 => \accu_6_fu_480_reg[7]_i_10_n_7\,
      I2 => accu_6_fu_480(3),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_6_fu_480[7]_i_15_n_3\
    );
\accu_6_fu_480[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9600FF96"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_23_n_3\,
      I1 => \accu_6_fu_480[7]_i_24_n_3\,
      I2 => \accu_6_fu_480[7]_i_25_n_3\,
      I3 => sext_ln169_195_fu_25508_p1(2),
      I4 => \accu_6_fu_480[7]_i_26_n_3\,
      O => \accu_6_fu_480[7]_i_16_n_3\
    );
\accu_6_fu_480[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_195_fu_25508_p1(1),
      I1 => add_ln169_244_reg_30092(1),
      I2 => add_ln169_246_reg_30097(1),
      I3 => add_ln169_244_reg_30092(0),
      I4 => add_ln169_246_reg_30097(0),
      I5 => \accu_6_fu_480[7]_i_27_n_3\,
      O => \accu_6_fu_480[7]_i_17_n_3\
    );
\accu_6_fu_480[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_195_fu_25508_p1(0),
      I1 => add_ln169_246_reg_30097(0),
      I2 => add_ln169_244_reg_30092(0),
      I3 => \accu_6_fu_480[7]_i_28_n_3\,
      O => \accu_6_fu_480[7]_i_18_n_3\
    );
\accu_6_fu_480[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_16_n_3\,
      I1 => add_ln169_244_reg_30092(3),
      I2 => add_ln169_246_reg_30097(3),
      I3 => \accu_6_fu_480[8]_i_15_n_3\,
      I4 => \accu_6_fu_480[8]_i_23_n_3\,
      I5 => sext_ln169_195_fu_25508_p1(3),
      O => \accu_6_fu_480[7]_i_19_n_3\
    );
\accu_6_fu_480[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_6_fu_480(5),
      I1 => \accu_6_fu_480_reg[8]_i_3_n_9\,
      I2 => accu_6_fu_480(6),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_6_fu_480_reg[8]_i_3_n_8\,
      O => \accu_6_fu_480[7]_i_2_n_3\
    );
\accu_6_fu_480[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_23_n_3\,
      I1 => \accu_6_fu_480[7]_i_24_n_3\,
      I2 => \accu_6_fu_480[7]_i_25_n_3\,
      I3 => \accu_6_fu_480[7]_i_17_n_3\,
      I4 => \accu_6_fu_480[7]_i_26_n_3\,
      I5 => sext_ln169_195_fu_25508_p1(2),
      O => \accu_6_fu_480[7]_i_20_n_3\
    );
\accu_6_fu_480[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_18_n_3\,
      I1 => \accu_6_fu_480[7]_i_29_n_3\,
      I2 => \accu_6_fu_480[7]_i_27_n_3\,
      I3 => sext_ln169_195_fu_25508_p1(1),
      O => \accu_6_fu_480[7]_i_21_n_3\
    );
\accu_6_fu_480[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_195_fu_25508_p1(0),
      I1 => add_ln169_246_reg_30097(0),
      I2 => add_ln169_244_reg_30092(0),
      I3 => \accu_6_fu_480[7]_i_28_n_3\,
      O => \accu_6_fu_480[7]_i_22_n_3\
    );
\accu_6_fu_480[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_253_reg_30112(2),
      I1 => add_ln169_255_reg_30117(2),
      I2 => add_ln169_255_reg_30117(1),
      I3 => add_ln169_253_reg_30112(1),
      I4 => add_ln169_255_reg_30117(0),
      I5 => add_ln169_253_reg_30112(0),
      O => \accu_6_fu_480[7]_i_23_n_3\
    );
\accu_6_fu_480[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_251_reg_30107(2),
      I1 => add_ln169_249_reg_30102(2),
      I2 => add_ln169_251_reg_30107(1),
      I3 => add_ln169_249_reg_30102(1),
      I4 => add_ln169_251_reg_30107(0),
      I5 => add_ln169_249_reg_30102(0),
      O => \accu_6_fu_480[7]_i_24_n_3\
    );
\accu_6_fu_480[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_30_n_3\,
      I1 => \accu_6_fu_480[7]_i_31_n_3\,
      I2 => add_ln169_251_reg_30107(0),
      I3 => add_ln169_249_reg_30102(0),
      I4 => add_ln169_255_reg_30117(0),
      I5 => add_ln169_253_reg_30112(0),
      O => \accu_6_fu_480[7]_i_25_n_3\
    );
\accu_6_fu_480[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_246_reg_30097(0),
      I1 => add_ln169_244_reg_30092(0),
      I2 => add_ln169_246_reg_30097(1),
      I3 => add_ln169_244_reg_30092(1),
      I4 => add_ln169_246_reg_30097(2),
      I5 => add_ln169_244_reg_30092(2),
      O => \accu_6_fu_480[7]_i_26_n_3\
    );
\accu_6_fu_480[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_253_reg_30112(0),
      I1 => add_ln169_255_reg_30117(0),
      I2 => add_ln169_249_reg_30102(0),
      I3 => add_ln169_251_reg_30107(0),
      I4 => \accu_6_fu_480[7]_i_31_n_3\,
      I5 => \accu_6_fu_480[7]_i_30_n_3\,
      O => \accu_6_fu_480[7]_i_27_n_3\
    );
\accu_6_fu_480[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_251_reg_30107(0),
      I1 => add_ln169_249_reg_30102(0),
      I2 => add_ln169_255_reg_30117(0),
      I3 => add_ln169_253_reg_30112(0),
      O => \accu_6_fu_480[7]_i_28_n_3\
    );
\accu_6_fu_480[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_246_reg_30097(0),
      I1 => add_ln169_244_reg_30092(0),
      I2 => add_ln169_246_reg_30097(1),
      I3 => add_ln169_244_reg_30092(1),
      O => \accu_6_fu_480[7]_i_29_n_3\
    );
\accu_6_fu_480[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_6_fu_480(4),
      I1 => \accu_6_fu_480_reg[8]_i_3_n_10\,
      I2 => accu_6_fu_480(5),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_6_fu_480_reg[8]_i_3_n_9\,
      O => \accu_6_fu_480[7]_i_3_n_3\
    );
\accu_6_fu_480[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_251_reg_30107(0),
      I1 => add_ln169_249_reg_30102(0),
      I2 => add_ln169_251_reg_30107(1),
      I3 => add_ln169_249_reg_30102(1),
      O => \accu_6_fu_480[7]_i_30_n_3\
    );
\accu_6_fu_480[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_255_reg_30117(0),
      I1 => add_ln169_253_reg_30112(0),
      I2 => add_ln169_255_reg_30117(1),
      I3 => add_ln169_253_reg_30112(1),
      O => \accu_6_fu_480[7]_i_31_n_3\
    );
\accu_6_fu_480[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_6_fu_480(4),
      I1 => \accu_6_fu_480_reg[8]_i_3_n_10\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_6_fu_480(3),
      I4 => \accu_6_fu_480_reg[7]_i_10_n_7\,
      I5 => add_ln169_242_reg_30087(3),
      O => \accu_6_fu_480[7]_i_4_n_3\
    );
\accu_6_fu_480[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_11_n_3\,
      I1 => add_ln169_242_reg_30087(3),
      I2 => \accu_6_fu_480_reg[7]_i_10_n_7\,
      I3 => \accu_6_fu_480[7]_i_12_n_3\,
      I4 => \accu_6_fu_480_reg[7]_i_10_n_8\,
      I5 => \accu_6_fu_480[7]_i_13_n_3\,
      O => \accu_6_fu_480[7]_i_5_n_3\
    );
\accu_6_fu_480[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_2_n_3\,
      I1 => \accu_6_fu_480_reg[8]_i_3_n_3\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_6_fu_480(7),
      I4 => \accu_6_fu_480_reg[8]_i_3_n_8\,
      I5 => accu_6_fu_480(6),
      O => \accu_6_fu_480[7]_i_6_n_3\
    );
\accu_6_fu_480[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_6_fu_480_reg[8]_i_3_n_10\,
      I1 => accu_6_fu_480(4),
      I2 => \accu_6_fu_480[7]_i_14_n_3\,
      I3 => \accu_6_fu_480_reg[8]_i_3_n_9\,
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_6_fu_480(5),
      O => \accu_6_fu_480[7]_i_7_n_3\
    );
\accu_6_fu_480[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_4_n_3\,
      I1 => \accu_6_fu_480_reg[8]_i_3_n_9\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_6_fu_480(5),
      I4 => \accu_6_fu_480_reg[8]_i_3_n_10\,
      I5 => accu_6_fu_480(4),
      O => \accu_6_fu_480[7]_i_8_n_3\
    );
\accu_6_fu_480[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_5_n_3\,
      I1 => \accu_6_fu_480[7]_i_15_n_3\,
      I2 => \accu_6_fu_480_reg[8]_i_3_n_10\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_6_fu_480(4),
      O => \accu_6_fu_480[7]_i_9_n_3\
    );
\accu_6_fu_480[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10F7007171FF10F7"
    )
        port map (
      I0 => add_ln169_270_reg_30147(3),
      I1 => add_ln169_268_reg_30142(3),
      I2 => \accu_6_fu_480[8]_i_32_n_3\,
      I3 => \accu_6_fu_480[8]_i_33_n_3\,
      I4 => \accu_6_fu_480[8]_i_34_n_3\,
      I5 => \accu_6_fu_480[8]_i_35_n_3\,
      O => \accu_6_fu_480[8]_i_11_n_3\
    );
\accu_6_fu_480[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_34_n_3\,
      I1 => \accu_6_fu_480[8]_i_36_n_3\,
      I2 => \accu_6_fu_480[8]_i_35_n_3\,
      I3 => \accu_6_fu_480[8]_i_33_n_3\,
      I4 => \accu_6_fu_480[8]_i_37_n_3\,
      O => sext_ln169_194_fu_25498_p1(4)
    );
\accu_6_fu_480[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_11_n_3\,
      I1 => \accu_6_fu_480[8]_i_38_n_3\,
      I2 => add_ln169_263_reg_30132(3),
      I3 => \accu_6_fu_480[8]_i_39_n_3\,
      I4 => add_ln169_265_reg_30137(3),
      I5 => \accu_6_fu_480[8]_i_40_n_3\,
      O => \accu_6_fu_480[8]_i_13_n_3\
    );
\accu_6_fu_480[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_194_fu_25498_p1(4),
      I1 => \accu_6_fu_480[8]_i_40_n_3\,
      I2 => add_ln169_265_reg_30137(3),
      I3 => \accu_6_fu_480[8]_i_39_n_3\,
      I4 => add_ln169_263_reg_30132(3),
      I5 => \accu_6_fu_480[8]_i_38_n_3\,
      O => \accu_6_fu_480[8]_i_14_n_3\
    );
\accu_6_fu_480[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_244_reg_30092(2),
      I1 => add_ln169_246_reg_30097(2),
      I2 => add_ln169_244_reg_30092(1),
      I3 => add_ln169_246_reg_30097(1),
      I4 => add_ln169_244_reg_30092(0),
      I5 => add_ln169_246_reg_30097(0),
      O => \accu_6_fu_480[8]_i_15_n_3\
    );
\accu_6_fu_480[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9556A995566A9556"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_19_n_3\,
      I1 => \accu_6_fu_480[8]_i_41_n_3\,
      I2 => add_ln169_251_reg_30107(3),
      I3 => add_ln169_249_reg_30102(2),
      I4 => \accu_6_fu_480[8]_i_42_n_3\,
      I5 => \accu_6_fu_480[8]_i_43_n_3\,
      O => \accu_6_fu_480[8]_i_16_n_3\
    );
\accu_6_fu_480[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_246_reg_30097(3),
      I1 => add_ln169_244_reg_30092(3),
      I2 => \accu_6_fu_480[8]_i_15_n_3\,
      O => \accu_6_fu_480[8]_i_17_n_3\
    );
\accu_6_fu_480[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_43_n_3\,
      I1 => \accu_6_fu_480[8]_i_44_n_3\,
      I2 => \accu_6_fu_480[8]_i_41_n_3\,
      O => \accu_6_fu_480[8]_i_18_n_3\
    );
\accu_6_fu_480[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_45_n_3\,
      I1 => add_ln169_253_reg_30112(3),
      I2 => add_ln169_255_reg_30117(3),
      O => \accu_6_fu_480[8]_i_19_n_3\
    );
\accu_6_fu_480[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_6_fu_480_reg[8]_i_3_n_8\,
      I1 => accu_6_fu_480(6),
      I2 => \accu_6_fu_480_reg[8]_i_3_n_3\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_6_fu_480(8),
      I5 => accu_6_fu_480(7),
      O => \accu_6_fu_480[8]_i_2_n_3\
    );
\accu_6_fu_480[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_42_n_3\,
      I1 => add_ln169_249_reg_30102(2),
      I2 => add_ln169_251_reg_30107(3),
      O => \accu_6_fu_480[8]_i_20_n_3\
    );
\accu_6_fu_480[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_43_n_3\,
      I1 => \accu_6_fu_480[8]_i_44_n_3\,
      I2 => \accu_6_fu_480[8]_i_41_n_3\,
      I3 => \accu_6_fu_480[8]_i_19_n_3\,
      I4 => \accu_6_fu_480[8]_i_20_n_3\,
      I5 => \accu_6_fu_480[8]_i_17_n_3\,
      O => \accu_6_fu_480[8]_i_21_n_3\
    );
\accu_6_fu_480[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_15_n_3\,
      I1 => add_ln169_246_reg_30097(3),
      I2 => add_ln169_244_reg_30092(3),
      O => \accu_6_fu_480[8]_i_22_n_3\
    );
\accu_6_fu_480[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_41_n_3\,
      I1 => \accu_6_fu_480[8]_i_44_n_3\,
      I2 => \accu_6_fu_480[8]_i_43_n_3\,
      O => \accu_6_fu_480[8]_i_23_n_3\
    );
\accu_6_fu_480[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_35_n_3\,
      I1 => \accu_6_fu_480[8]_i_36_n_3\,
      I2 => \accu_6_fu_480[8]_i_34_n_3\,
      O => sext_ln169_194_fu_25498_p1(3)
    );
\accu_6_fu_480[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_46_n_3\,
      I1 => \accu_6_fu_480[8]_i_47_n_3\,
      I2 => \accu_6_fu_480[8]_i_48_n_3\,
      O => sext_ln169_194_fu_25498_p1(2)
    );
\accu_6_fu_480[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_273_reg_30152(0),
      I1 => add_ln169_275_reg_30157(0),
      I2 => add_ln169_268_reg_30142(0),
      I3 => add_ln169_270_reg_30147(0),
      I4 => \accu_6_fu_480[8]_i_49_n_3\,
      I5 => \accu_6_fu_480[8]_i_50_n_3\,
      O => sext_ln169_194_fu_25498_p1(1)
    );
\accu_6_fu_480[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_270_reg_30147(0),
      I1 => add_ln169_268_reg_30142(0),
      I2 => add_ln169_275_reg_30157(0),
      I3 => add_ln169_273_reg_30152(0),
      O => sext_ln169_194_fu_25498_p1(0)
    );
\accu_6_fu_480[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_194_fu_25498_p1(3),
      I1 => \accu_6_fu_480[8]_i_51_n_3\,
      I2 => add_ln169_261_reg_30127(3),
      I3 => add_ln169_259_reg_30122(3),
      I4 => \accu_6_fu_480[8]_i_52_n_3\,
      I5 => \accu_6_fu_480[8]_i_53_n_3\,
      O => \accu_6_fu_480[8]_i_28_n_3\
    );
\accu_6_fu_480[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_194_fu_25498_p1(2),
      I1 => \accu_6_fu_480[8]_i_54_n_3\,
      I2 => \accu_6_fu_480[8]_i_55_n_3\,
      I3 => \accu_6_fu_480[8]_i_56_n_3\,
      O => \accu_6_fu_480[8]_i_29_n_3\
    );
\accu_6_fu_480[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_194_fu_25498_p1(1),
      I1 => \accu_6_fu_480[8]_i_57_n_3\,
      I2 => \accu_6_fu_480[8]_i_58_n_3\,
      I3 => \accu_6_fu_480[8]_i_59_n_3\,
      O => \accu_6_fu_480[8]_i_30_n_3\
    );
\accu_6_fu_480[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_194_fu_25498_p1(0),
      I1 => add_ln169_261_reg_30127(0),
      I2 => add_ln169_259_reg_30122(0),
      I3 => add_ln169_265_reg_30137(0),
      I4 => add_ln169_263_reg_30132(0),
      O => \accu_6_fu_480[8]_i_31_n_3\
    );
\accu_6_fu_480[8]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_268_reg_30142(2),
      I1 => add_ln169_270_reg_30147(2),
      I2 => add_ln169_268_reg_30142(0),
      I3 => add_ln169_270_reg_30147(0),
      I4 => add_ln169_270_reg_30147(1),
      I5 => add_ln169_268_reg_30142(1),
      O => \accu_6_fu_480[8]_i_32_n_3\
    );
\accu_6_fu_480[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_273_reg_30152(3),
      I1 => add_ln169_275_reg_30157(3),
      I2 => \accu_6_fu_480[8]_i_60_n_3\,
      O => \accu_6_fu_480[8]_i_33_n_3\
    );
\accu_6_fu_480[8]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_49_n_3\,
      I1 => \accu_6_fu_480[8]_i_50_n_3\,
      I2 => \accu_6_fu_480[8]_i_61_n_3\,
      I3 => \accu_6_fu_480[8]_i_47_n_3\,
      I4 => \accu_6_fu_480[8]_i_46_n_3\,
      O => \accu_6_fu_480[8]_i_34_n_3\
    );
\accu_6_fu_480[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_275_reg_30157(3),
      I1 => add_ln169_273_reg_30152(3),
      I2 => \accu_6_fu_480[8]_i_60_n_3\,
      O => \accu_6_fu_480[8]_i_35_n_3\
    );
\accu_6_fu_480[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_32_n_3\,
      I1 => add_ln169_270_reg_30147(3),
      I2 => add_ln169_268_reg_30142(3),
      O => \accu_6_fu_480[8]_i_36_n_3\
    );
\accu_6_fu_480[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_32_n_3\,
      I1 => add_ln169_268_reg_30142(3),
      I2 => add_ln169_270_reg_30147(3),
      O => \accu_6_fu_480[8]_i_37_n_3\
    );
\accu_6_fu_480[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_259_reg_30122(3),
      I1 => \accu_6_fu_480[8]_i_51_n_3\,
      I2 => add_ln169_261_reg_30127(3),
      O => \accu_6_fu_480[8]_i_38_n_3\
    );
\accu_6_fu_480[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_265_reg_30137(0),
      I1 => add_ln169_263_reg_30132(0),
      I2 => add_ln169_263_reg_30132(1),
      I3 => add_ln169_265_reg_30137(1),
      I4 => add_ln169_263_reg_30132(2),
      I5 => add_ln169_265_reg_30137(2),
      O => \accu_6_fu_480[8]_i_39_n_3\
    );
\accu_6_fu_480[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_53_n_3\,
      I1 => \accu_6_fu_480[8]_i_51_n_3\,
      I2 => add_ln169_261_reg_30127(3),
      I3 => add_ln169_259_reg_30122(3),
      I4 => \accu_6_fu_480[8]_i_52_n_3\,
      O => \accu_6_fu_480[8]_i_40_n_3\
    );
\accu_6_fu_480[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_253_reg_30112(3),
      I1 => add_ln169_255_reg_30117(3),
      I2 => \accu_6_fu_480[8]_i_45_n_3\,
      O => \accu_6_fu_480[8]_i_41_n_3\
    );
\accu_6_fu_480[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_249_reg_30102(0),
      I1 => add_ln169_251_reg_30107(0),
      I2 => add_ln169_249_reg_30102(1),
      I3 => add_ln169_251_reg_30107(1),
      I4 => add_ln169_249_reg_30102(2),
      I5 => add_ln169_251_reg_30107(2),
      O => \accu_6_fu_480[8]_i_42_n_3\
    );
\accu_6_fu_480[8]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_6_fu_480[7]_i_30_n_3\,
      I1 => \accu_6_fu_480[7]_i_31_n_3\,
      I2 => \accu_6_fu_480[8]_i_62_n_3\,
      I3 => \accu_6_fu_480[7]_i_23_n_3\,
      I4 => \accu_6_fu_480[7]_i_24_n_3\,
      O => \accu_6_fu_480[8]_i_43_n_3\
    );
\accu_6_fu_480[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_251_reg_30107(3),
      I1 => add_ln169_249_reg_30102(2),
      I2 => \accu_6_fu_480[8]_i_42_n_3\,
      O => \accu_6_fu_480[8]_i_44_n_3\
    );
\accu_6_fu_480[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_253_reg_30112(0),
      I1 => add_ln169_255_reg_30117(0),
      I2 => add_ln169_253_reg_30112(1),
      I3 => add_ln169_255_reg_30117(1),
      I4 => add_ln169_253_reg_30112(2),
      I5 => add_ln169_255_reg_30117(2),
      O => \accu_6_fu_480[8]_i_45_n_3\
    );
\accu_6_fu_480[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_275_reg_30157(2),
      I1 => add_ln169_273_reg_30152(2),
      I2 => add_ln169_273_reg_30152(1),
      I3 => add_ln169_275_reg_30157(1),
      I4 => add_ln169_275_reg_30157(0),
      I5 => add_ln169_273_reg_30152(0),
      O => \accu_6_fu_480[8]_i_46_n_3\
    );
\accu_6_fu_480[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_270_reg_30147(2),
      I1 => add_ln169_268_reg_30142(2),
      I2 => add_ln169_268_reg_30142(1),
      I3 => add_ln169_270_reg_30147(1),
      I4 => add_ln169_270_reg_30147(0),
      I5 => add_ln169_268_reg_30142(0),
      O => \accu_6_fu_480[8]_i_47_n_3\
    );
\accu_6_fu_480[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_49_n_3\,
      I1 => \accu_6_fu_480[8]_i_50_n_3\,
      I2 => add_ln169_270_reg_30147(0),
      I3 => add_ln169_268_reg_30142(0),
      I4 => add_ln169_275_reg_30157(0),
      I5 => add_ln169_273_reg_30152(0),
      O => \accu_6_fu_480[8]_i_48_n_3\
    );
\accu_6_fu_480[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_270_reg_30147(0),
      I1 => add_ln169_268_reg_30142(0),
      I2 => add_ln169_268_reg_30142(1),
      I3 => add_ln169_270_reg_30147(1),
      O => \accu_6_fu_480[8]_i_49_n_3\
    );
\accu_6_fu_480[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A880022A"
    )
        port map (
      I0 => sext_ln169_195_fu_25508_p1(4),
      I1 => add_ln169_246_reg_30097(3),
      I2 => add_ln169_244_reg_30092(3),
      I3 => \accu_6_fu_480[8]_i_15_n_3\,
      I4 => \accu_6_fu_480[8]_i_16_n_3\,
      O => \accu_6_fu_480[8]_i_5_n_3\
    );
\accu_6_fu_480[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_275_reg_30157(0),
      I1 => add_ln169_273_reg_30152(0),
      I2 => add_ln169_275_reg_30157(1),
      I3 => add_ln169_273_reg_30152(1),
      O => \accu_6_fu_480[8]_i_50_n_3\
    );
\accu_6_fu_480[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_261_reg_30127(0),
      I1 => add_ln169_259_reg_30122(0),
      I2 => add_ln169_259_reg_30122(1),
      I3 => add_ln169_261_reg_30127(1),
      I4 => add_ln169_259_reg_30122(2),
      I5 => add_ln169_261_reg_30127(2),
      O => \accu_6_fu_480[8]_i_51_n_3\
    );
\accu_6_fu_480[8]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_263_reg_30132(3),
      I1 => add_ln169_265_reg_30137(3),
      I2 => \accu_6_fu_480[8]_i_39_n_3\,
      O => \accu_6_fu_480[8]_i_52_n_3\
    );
\accu_6_fu_480[8]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_59_n_3\,
      I1 => \accu_6_fu_480[8]_i_57_n_3\,
      I2 => \accu_6_fu_480[8]_i_58_n_3\,
      I3 => \accu_6_fu_480[8]_i_54_n_3\,
      I4 => \accu_6_fu_480[8]_i_55_n_3\,
      O => \accu_6_fu_480[8]_i_53_n_3\
    );
\accu_6_fu_480[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_261_reg_30127(1),
      I1 => add_ln169_259_reg_30122(1),
      I2 => add_ln169_259_reg_30122(0),
      I3 => add_ln169_261_reg_30127(0),
      I4 => add_ln169_259_reg_30122(2),
      I5 => add_ln169_261_reg_30127(2),
      O => \accu_6_fu_480[8]_i_54_n_3\
    );
\accu_6_fu_480[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_265_reg_30137(1),
      I1 => add_ln169_263_reg_30132(1),
      I2 => add_ln169_263_reg_30132(0),
      I3 => add_ln169_265_reg_30137(0),
      I4 => add_ln169_263_reg_30132(2),
      I5 => add_ln169_265_reg_30137(2),
      O => \accu_6_fu_480[8]_i_55_n_3\
    );
\accu_6_fu_480[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_263_reg_30132(0),
      I1 => add_ln169_265_reg_30137(0),
      I2 => add_ln169_259_reg_30122(0),
      I3 => add_ln169_261_reg_30127(0),
      I4 => \accu_6_fu_480[8]_i_57_n_3\,
      I5 => \accu_6_fu_480[8]_i_58_n_3\,
      O => \accu_6_fu_480[8]_i_56_n_3\
    );
\accu_6_fu_480[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_259_reg_30122(0),
      I1 => add_ln169_261_reg_30127(0),
      I2 => add_ln169_259_reg_30122(1),
      I3 => add_ln169_261_reg_30127(1),
      O => \accu_6_fu_480[8]_i_57_n_3\
    );
\accu_6_fu_480[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_263_reg_30132(0),
      I1 => add_ln169_265_reg_30137(0),
      I2 => add_ln169_263_reg_30132(1),
      I3 => add_ln169_265_reg_30137(1),
      O => \accu_6_fu_480[8]_i_58_n_3\
    );
\accu_6_fu_480[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_263_reg_30132(0),
      I1 => add_ln169_265_reg_30137(0),
      I2 => add_ln169_259_reg_30122(0),
      I3 => add_ln169_261_reg_30127(0),
      O => \accu_6_fu_480[8]_i_59_n_3\
    );
\accu_6_fu_480[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17E8E817"
    )
        port map (
      I0 => add_ln169_246_reg_30097(3),
      I1 => add_ln169_244_reg_30092(3),
      I2 => \accu_6_fu_480[8]_i_15_n_3\,
      I3 => \accu_6_fu_480[8]_i_16_n_3\,
      I4 => sext_ln169_195_fu_25508_p1(4),
      O => \accu_6_fu_480[8]_i_6_n_3\
    );
\accu_6_fu_480[8]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_273_reg_30152(0),
      I1 => add_ln169_275_reg_30157(0),
      I2 => add_ln169_275_reg_30157(1),
      I3 => add_ln169_273_reg_30152(1),
      I4 => add_ln169_275_reg_30157(2),
      I5 => add_ln169_273_reg_30152(2),
      O => \accu_6_fu_480[8]_i_60_n_3\
    );
\accu_6_fu_480[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_270_reg_30147(0),
      I1 => add_ln169_268_reg_30142(0),
      I2 => add_ln169_275_reg_30157(0),
      I3 => add_ln169_273_reg_30152(0),
      O => \accu_6_fu_480[8]_i_61_n_3\
    );
\accu_6_fu_480[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_251_reg_30107(0),
      I1 => add_ln169_249_reg_30102(0),
      I2 => add_ln169_255_reg_30117(0),
      I3 => add_ln169_253_reg_30112(0),
      O => \accu_6_fu_480[8]_i_62_n_3\
    );
\accu_6_fu_480[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020B2FBFFDF4D04"
    )
        port map (
      I0 => \accu_6_fu_480[8]_i_17_n_3\,
      I1 => \accu_6_fu_480[8]_i_18_n_3\,
      I2 => \accu_6_fu_480[8]_i_19_n_3\,
      I3 => \accu_6_fu_480[8]_i_20_n_3\,
      I4 => sext_ln169_195_fu_25508_p1(5),
      I5 => \accu_6_fu_480_reg[8]_i_4_n_4\,
      O => \accu_6_fu_480[8]_i_7_n_3\
    );
\accu_6_fu_480[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E1871E7E78E1871"
    )
        port map (
      I0 => sext_ln169_195_fu_25508_p1(4),
      I1 => \accu_6_fu_480[8]_i_18_n_3\,
      I2 => \accu_6_fu_480[8]_i_19_n_3\,
      I3 => \accu_6_fu_480[8]_i_20_n_3\,
      I4 => sext_ln169_195_fu_25508_p1(5),
      I5 => \accu_6_fu_480[8]_i_17_n_3\,
      O => \accu_6_fu_480[8]_i_8_n_3\
    );
\accu_6_fu_480[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => sext_ln169_195_fu_25508_p1(4),
      I1 => \accu_6_fu_480[8]_i_21_n_3\,
      I2 => \accu_6_fu_480[8]_i_22_n_3\,
      I3 => \accu_6_fu_480[8]_i_23_n_3\,
      I4 => sext_ln169_195_fu_25508_p1(3),
      O => \accu_6_fu_480[8]_i_9_n_3\
    );
\accu_6_fu_480_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(0),
      Q => accu_6_fu_480(0),
      R => '0'
    );
\accu_6_fu_480_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(1),
      Q => accu_6_fu_480(1),
      R => '0'
    );
\accu_6_fu_480_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(2),
      Q => accu_6_fu_480(2),
      R => '0'
    );
\accu_6_fu_480_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(3),
      Q => accu_6_fu_480(3),
      R => '0'
    );
\accu_6_fu_480_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_6_fu_480_reg[3]_i_1_n_3\,
      CO(2) => \accu_6_fu_480_reg[3]_i_1_n_4\,
      CO(1) => \accu_6_fu_480_reg[3]_i_1_n_5\,
      CO(0) => \accu_6_fu_480_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_6_fu_480[3]_i_2_n_3\,
      DI(2) => \accu_6_fu_480[3]_i_3_n_3\,
      DI(1) => \accu_6_fu_480[3]_i_4_n_3\,
      DI(0) => add_ln169_242_reg_30087(0),
      O(3 downto 0) => accu_38_fu_25512_p2(3 downto 0),
      S(3) => \accu_6_fu_480[3]_i_5_n_3\,
      S(2) => \accu_6_fu_480[3]_i_6_n_3\,
      S(1) => \accu_6_fu_480[3]_i_7_n_3\,
      S(0) => \accu_6_fu_480[3]_i_8_n_3\
    );
\accu_6_fu_480_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(4),
      Q => accu_6_fu_480(4),
      R => '0'
    );
\accu_6_fu_480_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(5),
      Q => accu_6_fu_480(5),
      R => '0'
    );
\accu_6_fu_480_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(6),
      Q => accu_6_fu_480(6),
      R => '0'
    );
\accu_6_fu_480_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(7),
      Q => accu_6_fu_480(7),
      R => '0'
    );
\accu_6_fu_480_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_6_fu_480_reg[3]_i_1_n_3\,
      CO(3) => \accu_6_fu_480_reg[7]_i_1_n_3\,
      CO(2) => \accu_6_fu_480_reg[7]_i_1_n_4\,
      CO(1) => \accu_6_fu_480_reg[7]_i_1_n_5\,
      CO(0) => \accu_6_fu_480_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_6_fu_480[7]_i_2_n_3\,
      DI(2) => \accu_6_fu_480[7]_i_3_n_3\,
      DI(1) => \accu_6_fu_480[7]_i_4_n_3\,
      DI(0) => \accu_6_fu_480[7]_i_5_n_3\,
      O(3 downto 0) => accu_38_fu_25512_p2(7 downto 4),
      S(3) => \accu_6_fu_480[7]_i_6_n_3\,
      S(2) => \accu_6_fu_480[7]_i_7_n_3\,
      S(1) => \accu_6_fu_480[7]_i_8_n_3\,
      S(0) => \accu_6_fu_480[7]_i_9_n_3\
    );
\accu_6_fu_480_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_6_fu_480_reg[7]_i_10_n_3\,
      CO(2) => \accu_6_fu_480_reg[7]_i_10_n_4\,
      CO(1) => \accu_6_fu_480_reg[7]_i_10_n_5\,
      CO(0) => \accu_6_fu_480_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_6_fu_480[7]_i_16_n_3\,
      DI(2) => \accu_6_fu_480[7]_i_17_n_3\,
      DI(1) => \accu_6_fu_480[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_6_fu_480_reg[7]_i_10_n_7\,
      O(2) => \accu_6_fu_480_reg[7]_i_10_n_8\,
      O(1) => \accu_6_fu_480_reg[7]_i_10_n_9\,
      O(0) => \accu_6_fu_480_reg[7]_i_10_n_10\,
      S(3) => \accu_6_fu_480[7]_i_19_n_3\,
      S(2) => \accu_6_fu_480[7]_i_20_n_3\,
      S(1) => \accu_6_fu_480[7]_i_21_n_3\,
      S(0) => \accu_6_fu_480[7]_i_22_n_3\
    );
\accu_6_fu_480_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_38_fu_25512_p2(8),
      Q => accu_6_fu_480(8),
      R => '0'
    );
\accu_6_fu_480_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_6_fu_480_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_6_fu_480_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_6_fu_480_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_38_fu_25512_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_6_fu_480[8]_i_2_n_3\
    );
\accu_6_fu_480_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_6_fu_480_reg[8]_i_10_n_3\,
      CO(2) => \accu_6_fu_480_reg[8]_i_10_n_4\,
      CO(1) => \accu_6_fu_480_reg[8]_i_10_n_5\,
      CO(0) => \accu_6_fu_480_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_194_fu_25498_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_195_fu_25508_p1(3 downto 0),
      S(3) => \accu_6_fu_480[8]_i_28_n_3\,
      S(2) => \accu_6_fu_480[8]_i_29_n_3\,
      S(1) => \accu_6_fu_480[8]_i_30_n_3\,
      S(0) => \accu_6_fu_480[8]_i_31_n_3\
    );
\accu_6_fu_480_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_6_fu_480_reg[7]_i_10_n_3\,
      CO(3) => \accu_6_fu_480_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_6_fu_480_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_6_fu_480_reg[8]_i_3_n_5\,
      CO(0) => \accu_6_fu_480_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_6_fu_480_reg[8]_i_4_n_4\,
      DI(1) => \accu_6_fu_480[8]_i_5_n_3\,
      DI(0) => \accu_6_fu_480[8]_i_6_n_3\,
      O(3) => \NLW_accu_6_fu_480_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_6_fu_480_reg[8]_i_3_n_8\,
      O(1) => \accu_6_fu_480_reg[8]_i_3_n_9\,
      O(0) => \accu_6_fu_480_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_6_fu_480[8]_i_7_n_3\,
      S(1) => \accu_6_fu_480[8]_i_8_n_3\,
      S(0) => \accu_6_fu_480[8]_i_9_n_3\
    );
\accu_6_fu_480_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_6_fu_480_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_6_fu_480_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_6_fu_480_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_6_fu_480_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_6_fu_480_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_6_fu_480[8]_i_11_n_3\,
      DI(0) => sext_ln169_194_fu_25498_p1(4),
      O(3 downto 2) => \NLW_accu_6_fu_480_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_195_fu_25508_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_6_fu_480[8]_i_13_n_3\,
      S(0) => \accu_6_fu_480[8]_i_14_n_3\
    );
\accu_7_fu_484[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sub_ln90_317_reg_30167(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_317_reg_30162(2),
      I3 => \accu_7_fu_484_reg[7]_i_10_n_8\,
      O => \accu_7_fu_484[3]_i_10_n_3\
    );
\accu_7_fu_484[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_317_reg_30162(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_317_reg_30167(1),
      O => sext_ln169_196_fu_25523_p1(1)
    );
\accu_7_fu_484[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_282_reg_30172(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_7_fu_484(2),
      O => \accu_7_fu_484[3]_i_12_n_3\
    );
\accu_7_fu_484[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_7_fu_484(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_23_fu_24104_p3__0\(1)
    );
\accu_7_fu_484[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44B4B4BB4B4B4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_7_fu_484(1),
      I2 => \accu_7_fu_484_reg[7]_i_10_n_9\,
      I3 => sext_ln90_317_reg_30162(2),
      I4 => tmp_50_reg_29547,
      I5 => sub_ln90_317_reg_30167(1),
      O => \accu_7_fu_484[3]_i_14_n_3\
    );
\accu_7_fu_484[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBEE8288"
    )
        port map (
      I0 => \accu_7_fu_484[3]_i_9_n_3\,
      I1 => add_ln169_282_reg_30172(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_7_fu_484(2),
      I4 => \accu_7_fu_484[3]_i_10_n_3\,
      O => \accu_7_fu_484[3]_i_2_n_3\
    );
\accu_7_fu_484[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_7_fu_484[3]_i_9_n_3\,
      I1 => add_ln169_282_reg_30172(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_7_fu_484(2),
      I4 => \accu_7_fu_484[3]_i_10_n_3\,
      O => \accu_7_fu_484[3]_i_3_n_3\
    );
\accu_7_fu_484[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sext_ln169_196_fu_25523_p1(1),
      I1 => \accu_7_fu_484_reg[7]_i_10_n_9\,
      I2 => accu_7_fu_484(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_282_reg_30172(1),
      O => \accu_7_fu_484[3]_i_4_n_3\
    );
\accu_7_fu_484[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699966669666"
    )
        port map (
      I0 => \accu_7_fu_484[3]_i_2_n_3\,
      I1 => \accu_7_fu_484[7]_i_12_n_3\,
      I2 => add_ln169_282_reg_30172(2),
      I3 => accu_7_fu_484(2),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => \accu_7_fu_484[7]_i_11_n_3\,
      O => \accu_7_fu_484[3]_i_5_n_3\
    );
\accu_7_fu_484[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_7_fu_484[3]_i_10_n_3\,
      I1 => \accu_7_fu_484[3]_i_12_n_3\,
      I2 => \accu_23_fu_24104_p3__0\(1),
      I3 => \accu_7_fu_484_reg[7]_i_10_n_9\,
      I4 => sext_ln169_196_fu_25523_p1(1),
      I5 => add_ln169_282_reg_30172(1),
      O => \accu_7_fu_484[3]_i_6_n_3\
    );
\accu_7_fu_484[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966699969666"
    )
        port map (
      I0 => add_ln169_282_reg_30172(1),
      I1 => \accu_7_fu_484[3]_i_14_n_3\,
      I2 => sub_ln90_317_reg_30167(0),
      I3 => \accu_7_fu_484_reg[7]_i_10_n_10\,
      I4 => accu_7_fu_484(0),
      I5 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_7_fu_484[3]_i_7_n_3\
    );
\accu_7_fu_484[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_7_fu_484_reg[7]_i_10_n_10\,
      I1 => sub_ln90_317_reg_30167(0),
      I2 => accu_7_fu_484(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_282_reg_30172(0),
      O => \accu_7_fu_484[3]_i_8_n_3\
    );
\accu_7_fu_484[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F440F4F4F4404040"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_7_fu_484(1),
      I2 => \accu_7_fu_484_reg[7]_i_10_n_9\,
      I3 => sext_ln90_317_reg_30162(2),
      I4 => tmp_50_reg_29547,
      I5 => sub_ln90_317_reg_30167(1),
      O => \accu_7_fu_484[3]_i_9_n_3\
    );
\accu_7_fu_484[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \accu_7_fu_484_reg[7]_i_10_n_8\,
      I1 => sub_ln90_317_reg_30167(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_317_reg_30162(2),
      O => \accu_7_fu_484[7]_i_11_n_3\
    );
\accu_7_fu_484[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => add_ln169_282_reg_30172(3),
      I1 => \accu_7_fu_484_reg[7]_i_10_n_7\,
      I2 => accu_7_fu_484(3),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_7_fu_484[7]_i_12_n_3\
    );
\accu_7_fu_484[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_7_fu_484(6),
      I2 => \accu_7_fu_484_reg[8]_i_3_n_8\,
      O => \accu_7_fu_484[7]_i_13_n_3\
    );
\accu_7_fu_484[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_7_fu_484(2),
      I2 => add_ln169_282_reg_30172(2),
      O => \accu_7_fu_484[7]_i_14_n_3\
    );
\accu_7_fu_484[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_7_fu_484(4),
      I2 => \accu_7_fu_484_reg[8]_i_3_n_10\,
      O => \accu_7_fu_484[7]_i_15_n_3\
    );
\accu_7_fu_484[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_7_fu_484(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_23_fu_24104_p3__0\(3)
    );
\accu_7_fu_484[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_24_n_3\,
      I1 => sext_ln169_204_fu_25576_p1(2),
      I2 => sext_ln169_207_fu_25592_p1(2),
      I3 => sext_ln169_223_fu_25702_p1(2),
      I4 => sext_ln169_201_fu_25554_p1(2),
      O => \accu_7_fu_484[7]_i_17_n_3\
    );
\accu_7_fu_484[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABFBFEA802A2A80"
    )
        port map (
      I0 => sext_ln169_223_fu_25702_p1(1),
      I1 => add_ln169_286_reg_30182(0),
      I2 => add_ln169_284_reg_30177(0),
      I3 => add_ln169_284_reg_30177(1),
      I4 => add_ln169_286_reg_30182(1),
      I5 => sext_ln169_208_fu_25602_p1(1),
      O => \accu_7_fu_484[7]_i_18_n_3\
    );
\accu_7_fu_484[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_223_fu_25702_p1(0),
      I1 => add_ln169_286_reg_30182(0),
      I2 => add_ln169_284_reg_30177(0),
      I3 => sext_ln169_208_fu_25602_p1(0),
      O => \accu_7_fu_484[7]_i_19_n_3\
    );
\accu_7_fu_484[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50509990"
    )
        port map (
      I0 => \accu_7_fu_484_reg[8]_i_3_n_8\,
      I1 => accu_7_fu_484(6),
      I2 => \accu_7_fu_484_reg[8]_i_3_n_9\,
      I3 => accu_7_fu_484(5),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_7_fu_484[7]_i_2_n_3\
    );
\accu_7_fu_484[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_17_n_3\,
      I1 => sext_ln169_208_fu_25602_p1(3),
      I2 => add_ln169_286_reg_30182(3),
      I3 => add_ln169_284_reg_30177(3),
      I4 => \accu_7_fu_484[8]_i_15_n_3\,
      I5 => sext_ln169_223_fu_25702_p1(3),
      O => \accu_7_fu_484[7]_i_20_n_3\
    );
\accu_7_fu_484[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_24_n_3\,
      I1 => sext_ln169_204_fu_25576_p1(2),
      I2 => sext_ln169_207_fu_25592_p1(2),
      I3 => \accu_7_fu_484[7]_i_18_n_3\,
      I4 => sext_ln169_201_fu_25554_p1(2),
      I5 => sext_ln169_223_fu_25702_p1(2),
      O => \accu_7_fu_484[7]_i_21_n_3\
    );
\accu_7_fu_484[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_19_n_3\,
      I1 => sext_ln169_208_fu_25602_p1(1),
      I2 => sext_ln169_201_fu_25554_p1(1),
      I3 => sext_ln169_223_fu_25702_p1(1),
      O => \accu_7_fu_484[7]_i_22_n_3\
    );
\accu_7_fu_484[7]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_223_fu_25702_p1(0),
      I1 => add_ln169_286_reg_30182(0),
      I2 => add_ln169_284_reg_30177(0),
      I3 => sext_ln169_208_fu_25602_p1(0),
      O => \accu_7_fu_484[7]_i_23_n_3\
    );
\accu_7_fu_484[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_295_reg_30202(0),
      I1 => add_ln169_293_reg_30197(0),
      I2 => add_ln169_291_reg_30192(0),
      I3 => add_ln169_289_reg_30187(0),
      I4 => sext_ln169_204_fu_25576_p1(1),
      I5 => sext_ln169_207_fu_25592_p1(1),
      O => \accu_7_fu_484[7]_i_24_n_3\
    );
\accu_7_fu_484[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_291_reg_30192(1),
      I1 => add_ln169_289_reg_30187(1),
      I2 => add_ln169_289_reg_30187(0),
      I3 => add_ln169_291_reg_30192(0),
      I4 => add_ln169_289_reg_30187(2),
      I5 => add_ln169_291_reg_30192(2),
      O => sext_ln169_204_fu_25576_p1(2)
    );
\accu_7_fu_484[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_295_reg_30202(1),
      I1 => add_ln169_293_reg_30197(1),
      I2 => add_ln169_293_reg_30197(0),
      I3 => add_ln169_295_reg_30202(0),
      I4 => add_ln169_293_reg_30197(2),
      I5 => add_ln169_295_reg_30202(2),
      O => sext_ln169_207_fu_25592_p1(2)
    );
\accu_7_fu_484[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_286_reg_30182(1),
      I1 => add_ln169_284_reg_30177(1),
      I2 => add_ln169_284_reg_30177(0),
      I3 => add_ln169_286_reg_30182(0),
      I4 => add_ln169_284_reg_30177(2),
      I5 => add_ln169_286_reg_30182(2),
      O => sext_ln169_201_fu_25554_p1(2)
    );
\accu_7_fu_484[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_295_reg_30202(0),
      I1 => add_ln169_293_reg_30197(0),
      I2 => add_ln169_291_reg_30192(0),
      I3 => add_ln169_289_reg_30187(0),
      I4 => sext_ln169_204_fu_25576_p1(1),
      I5 => sext_ln169_207_fu_25592_p1(1),
      O => sext_ln169_208_fu_25602_p1(1)
    );
\accu_7_fu_484[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_293_reg_30197(0),
      I1 => add_ln169_295_reg_30202(0),
      I2 => add_ln169_289_reg_30187(0),
      I3 => add_ln169_291_reg_30192(0),
      O => sext_ln169_208_fu_25602_p1(0)
    );
\accu_7_fu_484[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50509990"
    )
        port map (
      I0 => \accu_7_fu_484_reg[8]_i_3_n_9\,
      I1 => accu_7_fu_484(5),
      I2 => \accu_7_fu_484_reg[8]_i_3_n_10\,
      I3 => accu_7_fu_484(4),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_7_fu_484[7]_i_3_n_3\
    );
\accu_7_fu_484[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_286_reg_30182(0),
      I1 => add_ln169_284_reg_30177(0),
      I2 => add_ln169_284_reg_30177(1),
      I3 => add_ln169_286_reg_30182(1),
      O => sext_ln169_201_fu_25554_p1(1)
    );
\accu_7_fu_484[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_291_reg_30192(0),
      I1 => add_ln169_289_reg_30187(0),
      I2 => add_ln169_289_reg_30187(1),
      I3 => add_ln169_291_reg_30192(1),
      O => sext_ln169_204_fu_25576_p1(1)
    );
\accu_7_fu_484[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_295_reg_30202(0),
      I1 => add_ln169_293_reg_30197(0),
      I2 => add_ln169_293_reg_30197(1),
      I3 => add_ln169_295_reg_30202(1),
      O => sext_ln169_207_fu_25592_p1(1)
    );
\accu_7_fu_484[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000059590900"
    )
        port map (
      I0 => \accu_7_fu_484_reg[8]_i_3_n_10\,
      I1 => accu_7_fu_484(4),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_7_fu_484(3),
      I4 => \accu_7_fu_484_reg[7]_i_10_n_7\,
      I5 => add_ln169_282_reg_30172(3),
      O => \accu_7_fu_484[7]_i_4_n_3\
    );
\accu_7_fu_484[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAA2000"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_11_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_7_fu_484(2),
      I3 => add_ln169_282_reg_30172(2),
      I4 => \accu_7_fu_484[7]_i_12_n_3\,
      O => \accu_7_fu_484[7]_i_5_n_3\
    );
\accu_7_fu_484[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A6556A9659A"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_2_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_7_fu_484(7),
      I3 => \accu_7_fu_484_reg[8]_i_3_n_3\,
      I4 => accu_7_fu_484(6),
      I5 => \accu_7_fu_484_reg[8]_i_3_n_8\,
      O => \accu_7_fu_484[7]_i_6_n_3\
    );
\accu_7_fu_484[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE10F0F3C0F3C1E"
    )
        port map (
      I0 => accu_7_fu_484(4),
      I1 => \accu_7_fu_484_reg[8]_i_3_n_10\,
      I2 => \accu_7_fu_484[7]_i_13_n_3\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_7_fu_484(5),
      I5 => \accu_7_fu_484_reg[8]_i_3_n_9\,
      O => \accu_7_fu_484[7]_i_7_n_3\
    );
\accu_7_fu_484[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A659AA9569A65"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_4_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_7_fu_484(5),
      I3 => \accu_7_fu_484_reg[8]_i_3_n_9\,
      I4 => accu_7_fu_484(4),
      I5 => \accu_7_fu_484_reg[8]_i_3_n_10\,
      O => \accu_7_fu_484[7]_i_8_n_3\
    );
\accu_7_fu_484[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87E11E871E87781E"
    )
        port map (
      I0 => \accu_7_fu_484[7]_i_14_n_3\,
      I1 => \accu_7_fu_484[7]_i_11_n_3\,
      I2 => \accu_7_fu_484[7]_i_15_n_3\,
      I3 => add_ln169_282_reg_30172(3),
      I4 => \accu_7_fu_484_reg[7]_i_10_n_7\,
      I5 => \accu_23_fu_24104_p3__0\(3),
      O => \accu_7_fu_484[7]_i_9_n_3\
    );
\accu_7_fu_484[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0F8F8FE80E0E0F8"
    )
        port map (
      I0 => \sext_ln169_218_fu_25666_p1__0\(3),
      I1 => \accu_7_fu_484[8]_i_33_n_3\,
      I2 => \accu_7_fu_484[8]_i_34_n_3\,
      I3 => add_ln169_313_reg_30237(3),
      I4 => add_ln169_315_reg_30242(3),
      I5 => \accu_7_fu_484[8]_i_35_n_3\,
      O => \accu_7_fu_484[8]_i_11_n_3\
    );
\accu_7_fu_484[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_36_n_3\,
      I1 => \accu_7_fu_484[8]_i_37_n_3\,
      I2 => add_ln169_308_reg_30227(3),
      I3 => add_ln169_310_reg_30232(3),
      I4 => \accu_7_fu_484[8]_i_38_n_3\,
      O => sext_ln169_222_fu_25692_p1(4)
    );
\accu_7_fu_484[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A665A665AAAA"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_11_n_3\,
      I1 => \accu_7_fu_484[8]_i_39_n_3\,
      I2 => add_ln169_305_reg_30222(3),
      I3 => add_ln169_303_reg_30217(3),
      I4 => \accu_7_fu_484[8]_i_40_n_3\,
      I5 => \accu_7_fu_484[8]_i_41_n_3\,
      O => \accu_7_fu_484[8]_i_13_n_3\
    );
\accu_7_fu_484[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A665599A599AA665"
    )
        port map (
      I0 => sext_ln169_222_fu_25692_p1(4),
      I1 => \accu_7_fu_484[8]_i_42_n_3\,
      I2 => add_ln169_301_reg_30212(3),
      I3 => add_ln169_299_reg_30207(3),
      I4 => \accu_7_fu_484[8]_i_43_n_3\,
      I5 => \accu_7_fu_484[8]_i_41_n_3\,
      O => \accu_7_fu_484[8]_i_14_n_3\
    );
\accu_7_fu_484[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_286_reg_30182(1),
      I1 => add_ln169_284_reg_30177(1),
      I2 => add_ln169_284_reg_30177(0),
      I3 => add_ln169_286_reg_30182(0),
      I4 => add_ln169_284_reg_30177(2),
      I5 => add_ln169_286_reg_30182(2),
      O => \accu_7_fu_484[8]_i_15_n_3\
    );
\accu_7_fu_484[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E8787E1781E1E87"
    )
        port map (
      I0 => sext_ln169_207_fu_25592_p1(3),
      I1 => \accu_7_fu_484[8]_i_45_n_3\,
      I2 => \accu_7_fu_484[8]_i_19_n_3\,
      I3 => add_ln169_289_reg_30187(3),
      I4 => add_ln169_291_reg_30192(3),
      I5 => \accu_7_fu_484[8]_i_46_n_3\,
      O => sext_ln169_208_fu_25602_p1(4)
    );
\accu_7_fu_484[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => add_ln169_286_reg_30182(3),
      I1 => add_ln169_284_reg_30177(3),
      I2 => \accu_7_fu_484[8]_i_15_n_3\,
      O => sext_ln169_201_fu_25554_p1(4)
    );
\accu_7_fu_484[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_45_n_3\,
      I1 => sext_ln169_204_fu_25576_p1(3),
      I2 => \accu_7_fu_484[8]_i_48_n_3\,
      I3 => add_ln169_293_reg_30197(3),
      I4 => add_ln169_295_reg_30202(3),
      O => \accu_7_fu_484[8]_i_18_n_3\
    );
\accu_7_fu_484[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_293_reg_30197(3),
      I1 => add_ln169_295_reg_30202(3),
      I2 => \accu_7_fu_484[8]_i_48_n_3\,
      O => \accu_7_fu_484[8]_i_19_n_3\
    );
\accu_7_fu_484[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F30FEF13E31F0FF"
    )
        port map (
      I0 => accu_7_fu_484(6),
      I1 => \accu_7_fu_484_reg[8]_i_3_n_8\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_7_fu_484(8),
      I4 => \accu_7_fu_484_reg[8]_i_3_n_3\,
      I5 => accu_7_fu_484(7),
      O => \accu_7_fu_484[8]_i_2_n_3\
    );
\accu_7_fu_484[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_289_reg_30187(3),
      I1 => add_ln169_291_reg_30192(3),
      I2 => \accu_7_fu_484[8]_i_46_n_3\,
      O => \accu_7_fu_484[8]_i_20_n_3\
    );
\accu_7_fu_484[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699999969666"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_20_n_3\,
      I1 => \accu_7_fu_484[8]_i_19_n_3\,
      I2 => \accu_7_fu_484[8]_i_45_n_3\,
      I3 => sext_ln169_204_fu_25576_p1(3),
      I4 => sext_ln169_207_fu_25592_p1(3),
      I5 => sext_ln169_201_fu_25554_p1(4),
      O => \accu_7_fu_484[8]_i_21_n_3\
    );
\accu_7_fu_484[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_45_n_3\,
      I1 => sext_ln169_204_fu_25576_p1(3),
      I2 => \accu_7_fu_484[8]_i_48_n_3\,
      I3 => add_ln169_293_reg_30197(3),
      I4 => add_ln169_295_reg_30202(3),
      O => sext_ln169_208_fu_25602_p1(3)
    );
\accu_7_fu_484[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_15_n_3\,
      I1 => add_ln169_284_reg_30177(3),
      I2 => add_ln169_286_reg_30182(3),
      O => sext_ln169_201_fu_25554_p1(3)
    );
\accu_7_fu_484[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_33_n_3\,
      I1 => \sext_ln169_218_fu_25666_p1__0\(3),
      I2 => \accu_7_fu_484[8]_i_35_n_3\,
      I3 => add_ln169_313_reg_30237(3),
      I4 => add_ln169_315_reg_30242(3),
      O => sext_ln169_222_fu_25692_p1(3)
    );
\accu_7_fu_484[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_49_n_3\,
      I1 => \sext_ln169_218_fu_25666_p1__0\(2),
      I2 => \sext_ln169_221_fu_25682_p1__0\(2),
      O => sext_ln169_222_fu_25692_p1(2)
    );
\accu_7_fu_484[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_315_reg_30242(0),
      I1 => add_ln169_313_reg_30237(0),
      I2 => add_ln169_310_reg_30232(0),
      I3 => add_ln169_308_reg_30227(0),
      I4 => \sext_ln169_218_fu_25666_p1__0\(1),
      I5 => \sext_ln169_221_fu_25682_p1__0\(1),
      O => sext_ln169_222_fu_25692_p1(1)
    );
\accu_7_fu_484[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_313_reg_30237(0),
      I1 => add_ln169_315_reg_30242(0),
      I2 => add_ln169_308_reg_30227(0),
      I3 => add_ln169_310_reg_30232(0),
      O => sext_ln169_222_fu_25692_p1(0)
    );
\accu_7_fu_484[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => sext_ln169_222_fu_25692_p1(3),
      I1 => add_ln169_305_reg_30222(3),
      I2 => add_ln169_303_reg_30217(3),
      I3 => \accu_7_fu_484[8]_i_39_n_3\,
      I4 => sext_ln169_211_fu_25624_p1(3),
      I5 => \accu_7_fu_484[8]_i_55_n_3\,
      O => \accu_7_fu_484[8]_i_28_n_3\
    );
\accu_7_fu_484[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_222_fu_25692_p1(2),
      I1 => sext_ln169_214_fu_25640_p1(2),
      I2 => sext_ln169_211_fu_25624_p1(2),
      I3 => \accu_7_fu_484[8]_i_58_n_3\,
      O => \accu_7_fu_484[8]_i_29_n_3\
    );
\accu_7_fu_484[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_222_fu_25692_p1(1),
      I1 => sext_ln169_214_fu_25640_p1(1),
      I2 => sext_ln169_211_fu_25624_p1(1),
      I3 => \accu_7_fu_484[8]_i_61_n_3\,
      O => \accu_7_fu_484[8]_i_30_n_3\
    );
\accu_7_fu_484[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_222_fu_25692_p1(0),
      I1 => add_ln169_301_reg_30212(0),
      I2 => add_ln169_299_reg_30207(0),
      I3 => add_ln169_305_reg_30222(0),
      I4 => add_ln169_303_reg_30217(0),
      O => \accu_7_fu_484[8]_i_31_n_3\
    );
\accu_7_fu_484[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_38_n_3\,
      I1 => add_ln169_308_reg_30227(3),
      I2 => add_ln169_310_reg_30232(3),
      O => \sext_ln169_218_fu_25666_p1__0\(3)
    );
\accu_7_fu_484[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \sext_ln169_221_fu_25682_p1__0\(1),
      I1 => \sext_ln169_218_fu_25666_p1__0\(1),
      I2 => \accu_7_fu_484[8]_i_62_n_3\,
      I3 => \sext_ln169_218_fu_25666_p1__0\(2),
      I4 => \sext_ln169_221_fu_25682_p1__0\(2),
      O => \accu_7_fu_484[8]_i_33_n_3\
    );
\accu_7_fu_484[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_308_reg_30227(3),
      I1 => add_ln169_310_reg_30232(3),
      I2 => \accu_7_fu_484[8]_i_38_n_3\,
      O => \accu_7_fu_484[8]_i_34_n_3\
    );
\accu_7_fu_484[8]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_315_reg_30242(1),
      I1 => add_ln169_313_reg_30237(1),
      I2 => add_ln169_313_reg_30237(0),
      I3 => add_ln169_315_reg_30242(0),
      I4 => add_ln169_313_reg_30237(2),
      I5 => add_ln169_315_reg_30242(2),
      O => \accu_7_fu_484[8]_i_35_n_3\
    );
\accu_7_fu_484[8]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_33_n_3\,
      I1 => \sext_ln169_218_fu_25666_p1__0\(3),
      I2 => \accu_7_fu_484[8]_i_35_n_3\,
      I3 => add_ln169_313_reg_30237(3),
      I4 => add_ln169_315_reg_30242(3),
      O => \accu_7_fu_484[8]_i_36_n_3\
    );
\accu_7_fu_484[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_313_reg_30237(3),
      I1 => add_ln169_315_reg_30242(3),
      I2 => \accu_7_fu_484[8]_i_35_n_3\,
      O => \accu_7_fu_484[8]_i_37_n_3\
    );
\accu_7_fu_484[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_310_reg_30232(1),
      I1 => add_ln169_308_reg_30227(1),
      I2 => add_ln169_308_reg_30227(0),
      I3 => add_ln169_310_reg_30232(0),
      I4 => add_ln169_308_reg_30227(2),
      I5 => add_ln169_310_reg_30232(2),
      O => \accu_7_fu_484[8]_i_38_n_3\
    );
\accu_7_fu_484[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_305_reg_30222(1),
      I1 => add_ln169_303_reg_30217(1),
      I2 => add_ln169_303_reg_30217(0),
      I3 => add_ln169_305_reg_30222(0),
      I4 => add_ln169_303_reg_30217(2),
      I5 => add_ln169_305_reg_30222(2),
      O => \accu_7_fu_484[8]_i_39_n_3\
    );
\accu_7_fu_484[8]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_299_reg_30207(3),
      I1 => add_ln169_301_reg_30212(3),
      I2 => \accu_7_fu_484[8]_i_42_n_3\,
      O => \accu_7_fu_484[8]_i_40_n_3\
    );
\accu_7_fu_484[8]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_55_n_3\,
      I1 => sext_ln169_211_fu_25624_p1(3),
      I2 => \accu_7_fu_484[8]_i_39_n_3\,
      I3 => add_ln169_303_reg_30217(3),
      I4 => add_ln169_305_reg_30222(3),
      O => \accu_7_fu_484[8]_i_41_n_3\
    );
\accu_7_fu_484[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_301_reg_30212(1),
      I1 => add_ln169_299_reg_30207(1),
      I2 => add_ln169_299_reg_30207(0),
      I3 => add_ln169_301_reg_30212(0),
      I4 => add_ln169_299_reg_30207(2),
      I5 => add_ln169_301_reg_30212(2),
      O => \accu_7_fu_484[8]_i_42_n_3\
    );
\accu_7_fu_484[8]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_303_reg_30217(3),
      I1 => add_ln169_305_reg_30222(3),
      I2 => \accu_7_fu_484[8]_i_39_n_3\,
      O => \accu_7_fu_484[8]_i_43_n_3\
    );
\accu_7_fu_484[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_48_n_3\,
      I1 => add_ln169_293_reg_30197(3),
      I2 => add_ln169_295_reg_30202(3),
      O => sext_ln169_207_fu_25592_p1(3)
    );
\accu_7_fu_484[8]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => sext_ln169_207_fu_25592_p1(1),
      I1 => sext_ln169_204_fu_25576_p1(1),
      I2 => \accu_7_fu_484[8]_i_63_n_3\,
      I3 => sext_ln169_204_fu_25576_p1(2),
      I4 => sext_ln169_207_fu_25592_p1(2),
      O => \accu_7_fu_484[8]_i_45_n_3\
    );
\accu_7_fu_484[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_291_reg_30192(1),
      I1 => add_ln169_289_reg_30187(1),
      I2 => add_ln169_289_reg_30187(0),
      I3 => add_ln169_291_reg_30192(0),
      I4 => add_ln169_289_reg_30187(2),
      I5 => add_ln169_291_reg_30192(2),
      O => \accu_7_fu_484[8]_i_46_n_3\
    );
\accu_7_fu_484[8]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_46_n_3\,
      I1 => add_ln169_289_reg_30187(3),
      I2 => add_ln169_291_reg_30192(3),
      O => sext_ln169_204_fu_25576_p1(3)
    );
\accu_7_fu_484[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_295_reg_30202(1),
      I1 => add_ln169_293_reg_30197(1),
      I2 => add_ln169_293_reg_30197(0),
      I3 => add_ln169_295_reg_30202(0),
      I4 => add_ln169_293_reg_30197(2),
      I5 => add_ln169_295_reg_30202(2),
      O => \accu_7_fu_484[8]_i_48_n_3\
    );
\accu_7_fu_484[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_315_reg_30242(0),
      I1 => add_ln169_313_reg_30237(0),
      I2 => add_ln169_310_reg_30232(0),
      I3 => add_ln169_308_reg_30227(0),
      I4 => \sext_ln169_218_fu_25666_p1__0\(1),
      I5 => \sext_ln169_221_fu_25682_p1__0\(1),
      O => \accu_7_fu_484[8]_i_49_n_3\
    );
\accu_7_fu_484[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A0280A8"
    )
        port map (
      I0 => sext_ln169_223_fu_25702_p1(4),
      I1 => add_ln169_286_reg_30182(3),
      I2 => add_ln169_284_reg_30177(3),
      I3 => \accu_7_fu_484[8]_i_15_n_3\,
      I4 => sext_ln169_208_fu_25602_p1(4),
      O => \accu_7_fu_484[8]_i_5_n_3\
    );
\accu_7_fu_484[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_310_reg_30232(1),
      I1 => add_ln169_308_reg_30227(1),
      I2 => add_ln169_308_reg_30227(0),
      I3 => add_ln169_310_reg_30232(0),
      I4 => add_ln169_308_reg_30227(2),
      I5 => add_ln169_310_reg_30232(2),
      O => \sext_ln169_218_fu_25666_p1__0\(2)
    );
\accu_7_fu_484[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_315_reg_30242(1),
      I1 => add_ln169_313_reg_30237(1),
      I2 => add_ln169_313_reg_30237(0),
      I3 => add_ln169_315_reg_30242(0),
      I4 => add_ln169_313_reg_30237(2),
      I5 => add_ln169_315_reg_30242(2),
      O => \sext_ln169_221_fu_25682_p1__0\(2)
    );
\accu_7_fu_484[8]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_310_reg_30232(0),
      I1 => add_ln169_308_reg_30227(0),
      I2 => add_ln169_308_reg_30227(1),
      I3 => add_ln169_310_reg_30232(1),
      O => \sext_ln169_218_fu_25666_p1__0\(1)
    );
\accu_7_fu_484[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_315_reg_30242(0),
      I1 => add_ln169_313_reg_30237(0),
      I2 => add_ln169_313_reg_30237(1),
      I3 => add_ln169_315_reg_30242(1),
      O => \sext_ln169_221_fu_25682_p1__0\(1)
    );
\accu_7_fu_484[8]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_7_fu_484[8]_i_42_n_3\,
      I1 => add_ln169_299_reg_30207(3),
      I2 => add_ln169_301_reg_30212(3),
      O => sext_ln169_211_fu_25624_p1(3)
    );
\accu_7_fu_484[8]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => sext_ln169_214_fu_25640_p1(1),
      I1 => sext_ln169_211_fu_25624_p1(1),
      I2 => \accu_7_fu_484[8]_i_61_n_3\,
      I3 => sext_ln169_211_fu_25624_p1(2),
      I4 => sext_ln169_214_fu_25640_p1(2),
      O => \accu_7_fu_484[8]_i_55_n_3\
    );
\accu_7_fu_484[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_305_reg_30222(1),
      I1 => add_ln169_303_reg_30217(1),
      I2 => add_ln169_303_reg_30217(0),
      I3 => add_ln169_305_reg_30222(0),
      I4 => add_ln169_303_reg_30217(2),
      I5 => add_ln169_305_reg_30222(2),
      O => sext_ln169_214_fu_25640_p1(2)
    );
\accu_7_fu_484[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E88817771777E888"
    )
        port map (
      I0 => add_ln169_301_reg_30212(1),
      I1 => add_ln169_299_reg_30207(1),
      I2 => add_ln169_299_reg_30207(0),
      I3 => add_ln169_301_reg_30212(0),
      I4 => add_ln169_299_reg_30207(2),
      I5 => add_ln169_301_reg_30212(2),
      O => sext_ln169_211_fu_25624_p1(2)
    );
\accu_7_fu_484[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_305_reg_30222(0),
      I1 => add_ln169_303_reg_30217(0),
      I2 => add_ln169_301_reg_30212(0),
      I3 => add_ln169_299_reg_30207(0),
      I4 => sext_ln169_211_fu_25624_p1(1),
      I5 => sext_ln169_214_fu_25640_p1(1),
      O => \accu_7_fu_484[8]_i_58_n_3\
    );
\accu_7_fu_484[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_305_reg_30222(0),
      I1 => add_ln169_303_reg_30217(0),
      I2 => add_ln169_303_reg_30217(1),
      I3 => add_ln169_305_reg_30222(1),
      O => sext_ln169_214_fu_25640_p1(1)
    );
\accu_7_fu_484[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => add_ln169_286_reg_30182(3),
      I1 => add_ln169_284_reg_30177(3),
      I2 => \accu_7_fu_484[8]_i_15_n_3\,
      I3 => sext_ln169_208_fu_25602_p1(4),
      I4 => sext_ln169_223_fu_25702_p1(4),
      O => \accu_7_fu_484[8]_i_6_n_3\
    );
\accu_7_fu_484[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_301_reg_30212(0),
      I1 => add_ln169_299_reg_30207(0),
      I2 => add_ln169_299_reg_30207(1),
      I3 => add_ln169_301_reg_30212(1),
      O => sext_ln169_211_fu_25624_p1(1)
    );
\accu_7_fu_484[8]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_299_reg_30207(0),
      I1 => add_ln169_301_reg_30212(0),
      I2 => add_ln169_303_reg_30217(0),
      I3 => add_ln169_305_reg_30222(0),
      O => \accu_7_fu_484[8]_i_61_n_3\
    );
\accu_7_fu_484[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_308_reg_30227(0),
      I1 => add_ln169_310_reg_30232(0),
      I2 => add_ln169_313_reg_30237(0),
      I3 => add_ln169_315_reg_30242(0),
      O => \accu_7_fu_484[8]_i_62_n_3\
    );
\accu_7_fu_484[8]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_289_reg_30187(0),
      I1 => add_ln169_291_reg_30192(0),
      I2 => add_ln169_293_reg_30197(0),
      I3 => add_ln169_295_reg_30202(0),
      O => \accu_7_fu_484[8]_i_63_n_3\
    );
\accu_7_fu_484[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0445455DFBBABAA2"
    )
        port map (
      I0 => sext_ln169_223_fu_25702_p1(5),
      I1 => sext_ln169_201_fu_25554_p1(4),
      I2 => \accu_7_fu_484[8]_i_18_n_3\,
      I3 => \accu_7_fu_484[8]_i_19_n_3\,
      I4 => \accu_7_fu_484[8]_i_20_n_3\,
      I5 => \accu_7_fu_484_reg[8]_i_4_n_4\,
      O => \accu_7_fu_484[8]_i_7_n_3\
    );
\accu_7_fu_484[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881177E7EE88117"
    )
        port map (
      I0 => sext_ln169_223_fu_25702_p1(4),
      I1 => \accu_7_fu_484[8]_i_18_n_3\,
      I2 => \accu_7_fu_484[8]_i_20_n_3\,
      I3 => \accu_7_fu_484[8]_i_19_n_3\,
      I4 => sext_ln169_223_fu_25702_p1(5),
      I5 => sext_ln169_201_fu_25554_p1(4),
      O => \accu_7_fu_484[8]_i_8_n_3\
    );
\accu_7_fu_484[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => sext_ln169_223_fu_25702_p1(4),
      I1 => \accu_7_fu_484[8]_i_21_n_3\,
      I2 => sext_ln169_208_fu_25602_p1(3),
      I3 => sext_ln169_201_fu_25554_p1(3),
      I4 => sext_ln169_223_fu_25702_p1(3),
      O => \accu_7_fu_484[8]_i_9_n_3\
    );
\accu_7_fu_484_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(0),
      Q => accu_7_fu_484(0),
      R => '0'
    );
\accu_7_fu_484_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(1),
      Q => accu_7_fu_484(1),
      R => '0'
    );
\accu_7_fu_484_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(2),
      Q => accu_7_fu_484(2),
      R => '0'
    );
\accu_7_fu_484_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(3),
      Q => accu_7_fu_484(3),
      R => '0'
    );
\accu_7_fu_484_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_7_fu_484_reg[3]_i_1_n_3\,
      CO(2) => \accu_7_fu_484_reg[3]_i_1_n_4\,
      CO(1) => \accu_7_fu_484_reg[3]_i_1_n_5\,
      CO(0) => \accu_7_fu_484_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_7_fu_484[3]_i_2_n_3\,
      DI(2) => \accu_7_fu_484[3]_i_3_n_3\,
      DI(1) => \accu_7_fu_484[3]_i_4_n_3\,
      DI(0) => add_ln169_282_reg_30172(0),
      O(3 downto 0) => accu_39_fu_25706_p2(3 downto 0),
      S(3) => \accu_7_fu_484[3]_i_5_n_3\,
      S(2) => \accu_7_fu_484[3]_i_6_n_3\,
      S(1) => \accu_7_fu_484[3]_i_7_n_3\,
      S(0) => \accu_7_fu_484[3]_i_8_n_3\
    );
\accu_7_fu_484_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(4),
      Q => accu_7_fu_484(4),
      R => '0'
    );
\accu_7_fu_484_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(5),
      Q => accu_7_fu_484(5),
      R => '0'
    );
\accu_7_fu_484_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(6),
      Q => accu_7_fu_484(6),
      R => '0'
    );
\accu_7_fu_484_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(7),
      Q => accu_7_fu_484(7),
      R => '0'
    );
\accu_7_fu_484_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_7_fu_484_reg[3]_i_1_n_3\,
      CO(3) => \accu_7_fu_484_reg[7]_i_1_n_3\,
      CO(2) => \accu_7_fu_484_reg[7]_i_1_n_4\,
      CO(1) => \accu_7_fu_484_reg[7]_i_1_n_5\,
      CO(0) => \accu_7_fu_484_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_7_fu_484[7]_i_2_n_3\,
      DI(2) => \accu_7_fu_484[7]_i_3_n_3\,
      DI(1) => \accu_7_fu_484[7]_i_4_n_3\,
      DI(0) => \accu_7_fu_484[7]_i_5_n_3\,
      O(3 downto 0) => accu_39_fu_25706_p2(7 downto 4),
      S(3) => \accu_7_fu_484[7]_i_6_n_3\,
      S(2) => \accu_7_fu_484[7]_i_7_n_3\,
      S(1) => \accu_7_fu_484[7]_i_8_n_3\,
      S(0) => \accu_7_fu_484[7]_i_9_n_3\
    );
\accu_7_fu_484_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_7_fu_484_reg[7]_i_10_n_3\,
      CO(2) => \accu_7_fu_484_reg[7]_i_10_n_4\,
      CO(1) => \accu_7_fu_484_reg[7]_i_10_n_5\,
      CO(0) => \accu_7_fu_484_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_7_fu_484[7]_i_17_n_3\,
      DI(2) => \accu_7_fu_484[7]_i_18_n_3\,
      DI(1) => \accu_7_fu_484[7]_i_19_n_3\,
      DI(0) => '0',
      O(3) => \accu_7_fu_484_reg[7]_i_10_n_7\,
      O(2) => \accu_7_fu_484_reg[7]_i_10_n_8\,
      O(1) => \accu_7_fu_484_reg[7]_i_10_n_9\,
      O(0) => \accu_7_fu_484_reg[7]_i_10_n_10\,
      S(3) => \accu_7_fu_484[7]_i_20_n_3\,
      S(2) => \accu_7_fu_484[7]_i_21_n_3\,
      S(1) => \accu_7_fu_484[7]_i_22_n_3\,
      S(0) => \accu_7_fu_484[7]_i_23_n_3\
    );
\accu_7_fu_484_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_39_fu_25706_p2(8),
      Q => accu_7_fu_484(8),
      R => '0'
    );
\accu_7_fu_484_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_7_fu_484_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_7_fu_484_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_7_fu_484_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_39_fu_25706_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_7_fu_484[8]_i_2_n_3\
    );
\accu_7_fu_484_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_7_fu_484_reg[8]_i_10_n_3\,
      CO(2) => \accu_7_fu_484_reg[8]_i_10_n_4\,
      CO(1) => \accu_7_fu_484_reg[8]_i_10_n_5\,
      CO(0) => \accu_7_fu_484_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_222_fu_25692_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_223_fu_25702_p1(3 downto 0),
      S(3) => \accu_7_fu_484[8]_i_28_n_3\,
      S(2) => \accu_7_fu_484[8]_i_29_n_3\,
      S(1) => \accu_7_fu_484[8]_i_30_n_3\,
      S(0) => \accu_7_fu_484[8]_i_31_n_3\
    );
\accu_7_fu_484_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_7_fu_484_reg[7]_i_10_n_3\,
      CO(3) => \accu_7_fu_484_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_7_fu_484_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_7_fu_484_reg[8]_i_3_n_5\,
      CO(0) => \accu_7_fu_484_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_7_fu_484_reg[8]_i_4_n_4\,
      DI(1) => \accu_7_fu_484[8]_i_5_n_3\,
      DI(0) => \accu_7_fu_484[8]_i_6_n_3\,
      O(3) => \NLW_accu_7_fu_484_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_7_fu_484_reg[8]_i_3_n_8\,
      O(1) => \accu_7_fu_484_reg[8]_i_3_n_9\,
      O(0) => \accu_7_fu_484_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_7_fu_484[8]_i_7_n_3\,
      S(1) => \accu_7_fu_484[8]_i_8_n_3\,
      S(0) => \accu_7_fu_484[8]_i_9_n_3\
    );
\accu_7_fu_484_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_7_fu_484_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_7_fu_484_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_7_fu_484_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_7_fu_484_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_7_fu_484_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_7_fu_484[8]_i_11_n_3\,
      DI(0) => sext_ln169_222_fu_25692_p1(4),
      O(3 downto 2) => \NLW_accu_7_fu_484_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_223_fu_25702_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_7_fu_484[8]_i_13_n_3\,
      S(0) => \accu_7_fu_484[8]_i_14_n_3\
    );
\accu_8_fu_488[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_8_fu_488_reg[7]_i_10_n_8\,
      I1 => sub_ln90_357_reg_30252(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_357_reg_30247(2),
      O => \accu_8_fu_488[3]_i_10_n_3\
    );
\accu_8_fu_488[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_357_reg_30247(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_357_reg_30252(1),
      O => \accu_8_fu_488[3]_i_11_n_3\
    );
\accu_8_fu_488[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_357_reg_30252(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_357_reg_30247(2),
      I3 => \accu_8_fu_488_reg[7]_i_10_n_8\,
      O => \accu_8_fu_488[3]_i_12_n_3\
    );
\accu_8_fu_488[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_8_fu_488(1),
      I2 => sext_ln90_357_reg_30247(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_357_reg_30252(1),
      I5 => \accu_8_fu_488_reg[7]_i_10_n_9\,
      O => \accu_8_fu_488[3]_i_13_n_3\
    );
\accu_8_fu_488[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_8_fu_488[3]_i_9_n_3\,
      I1 => \accu_8_fu_488[3]_i_10_n_3\,
      I2 => accu_8_fu_488(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_322_reg_30257(2),
      O => \accu_8_fu_488[3]_i_2_n_3\
    );
\accu_8_fu_488[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_8_fu_488[3]_i_9_n_3\,
      I1 => add_ln169_322_reg_30257(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_8_fu_488(2),
      I4 => \accu_8_fu_488[3]_i_10_n_3\,
      O => \accu_8_fu_488[3]_i_3_n_3\
    );
\accu_8_fu_488[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_8_fu_488_reg[7]_i_10_n_9\,
      I1 => \accu_8_fu_488[3]_i_11_n_3\,
      I2 => accu_8_fu_488(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_322_reg_30257(1),
      O => \accu_8_fu_488[3]_i_4_n_3\
    );
\accu_8_fu_488[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969999966966666"
    )
        port map (
      I0 => \accu_8_fu_488[3]_i_2_n_3\,
      I1 => \accu_8_fu_488[7]_i_12_n_3\,
      I2 => add_ln169_322_reg_30257(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_8_fu_488(2),
      I5 => \accu_8_fu_488[3]_i_12_n_3\,
      O => \accu_8_fu_488[3]_i_5_n_3\
    );
\accu_8_fu_488[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65659AAAAAAAAA"
    )
        port map (
      I0 => \accu_8_fu_488[3]_i_3_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_8_fu_488(1),
      I3 => \accu_8_fu_488[3]_i_11_n_3\,
      I4 => \accu_8_fu_488_reg[7]_i_10_n_9\,
      I5 => add_ln169_322_reg_30257(1),
      O => \accu_8_fu_488[3]_i_6_n_3\
    );
\accu_8_fu_488[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_322_reg_30257(1),
      I1 => \accu_8_fu_488[3]_i_13_n_3\,
      I2 => \accu_8_fu_488_reg[7]_i_10_n_10\,
      I3 => sub_ln90_357_reg_30252(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_8_fu_488(0),
      O => \accu_8_fu_488[3]_i_7_n_3\
    );
\accu_8_fu_488[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_357_reg_30252(0),
      I1 => \accu_8_fu_488_reg[7]_i_10_n_10\,
      I2 => accu_8_fu_488(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => add_ln169_322_reg_30257(0),
      O => \accu_8_fu_488[3]_i_8_n_3\
    );
\accu_8_fu_488[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A808FEAEA808"
    )
        port map (
      I0 => \accu_8_fu_488_reg[7]_i_10_n_9\,
      I1 => sub_ln90_357_reg_30252(1),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_357_reg_30247(2),
      I4 => accu_8_fu_488(1),
      I5 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      O => \accu_8_fu_488[3]_i_9_n_3\
    );
\accu_8_fu_488[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_322_reg_30257(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_8_fu_488(2),
      O => \accu_8_fu_488[7]_i_11_n_3\
    );
\accu_8_fu_488[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I1 => accu_8_fu_488(3),
      I2 => add_ln169_322_reg_30257(3),
      I3 => \accu_8_fu_488_reg[7]_i_10_n_7\,
      O => \accu_8_fu_488[7]_i_12_n_3\
    );
\accu_8_fu_488[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_8_fu_488_reg[8]_i_3_n_8\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_8_fu_488(6),
      O => \accu_8_fu_488[7]_i_13_n_3\
    );
\accu_8_fu_488[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FD"
    )
        port map (
      I0 => accu_8_fu_488(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => add_ln169_322_reg_30257(3),
      I3 => \accu_8_fu_488_reg[7]_i_10_n_7\,
      O => \accu_8_fu_488[7]_i_14_n_3\
    );
\accu_8_fu_488[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_22_n_3\,
      I1 => \accu_8_fu_488[7]_i_23_n_3\,
      I2 => \accu_8_fu_488[7]_i_24_n_3\,
      I3 => sext_ln169_251_fu_25896_p1(2),
      I4 => \accu_8_fu_488[7]_i_25_n_3\,
      O => \accu_8_fu_488[7]_i_15_n_3\
    );
\accu_8_fu_488[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_251_fu_25896_p1(1),
      I1 => add_ln169_324_reg_30262(1),
      I2 => add_ln169_326_reg_30267(1),
      I3 => add_ln169_324_reg_30262(0),
      I4 => add_ln169_326_reg_30267(0),
      I5 => \accu_8_fu_488[7]_i_26_n_3\,
      O => \accu_8_fu_488[7]_i_16_n_3\
    );
\accu_8_fu_488[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_251_fu_25896_p1(0),
      I1 => add_ln169_326_reg_30267(0),
      I2 => add_ln169_324_reg_30262(0),
      I3 => \accu_8_fu_488[7]_i_27_n_3\,
      O => \accu_8_fu_488[7]_i_17_n_3\
    );
\accu_8_fu_488[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_15_n_3\,
      I1 => \accu_8_fu_488[8]_i_21_n_3\,
      I2 => add_ln169_326_reg_30267(3),
      I3 => add_ln169_324_reg_30262(3),
      I4 => \accu_8_fu_488[7]_i_28_n_3\,
      I5 => sext_ln169_251_fu_25896_p1(3),
      O => \accu_8_fu_488[7]_i_18_n_3\
    );
\accu_8_fu_488[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_22_n_3\,
      I1 => \accu_8_fu_488[7]_i_23_n_3\,
      I2 => \accu_8_fu_488[7]_i_24_n_3\,
      I3 => \accu_8_fu_488[7]_i_16_n_3\,
      I4 => \accu_8_fu_488[7]_i_25_n_3\,
      I5 => sext_ln169_251_fu_25896_p1(2),
      O => \accu_8_fu_488[7]_i_19_n_3\
    );
\accu_8_fu_488[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_8_fu_488(5),
      I1 => \accu_8_fu_488_reg[8]_i_3_n_9\,
      I2 => accu_8_fu_488(6),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_8_fu_488_reg[8]_i_3_n_8\,
      O => \accu_8_fu_488[7]_i_2_n_3\
    );
\accu_8_fu_488[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_17_n_3\,
      I1 => \accu_8_fu_488[7]_i_29_n_3\,
      I2 => \accu_8_fu_488[7]_i_26_n_3\,
      I3 => sext_ln169_251_fu_25896_p1(1),
      O => \accu_8_fu_488[7]_i_20_n_3\
    );
\accu_8_fu_488[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_251_fu_25896_p1(0),
      I1 => add_ln169_326_reg_30267(0),
      I2 => add_ln169_324_reg_30262(0),
      I3 => \accu_8_fu_488[7]_i_27_n_3\,
      O => \accu_8_fu_488[7]_i_21_n_3\
    );
\accu_8_fu_488[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_333_reg_30282(2),
      I1 => add_ln169_335_reg_30287(2),
      I2 => add_ln169_335_reg_30287(1),
      I3 => add_ln169_333_reg_30282(1),
      I4 => add_ln169_335_reg_30287(0),
      I5 => add_ln169_333_reg_30282(0),
      O => \accu_8_fu_488[7]_i_22_n_3\
    );
\accu_8_fu_488[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_329_reg_30272(2),
      I1 => add_ln169_331_reg_30277(2),
      I2 => add_ln169_331_reg_30277(1),
      I3 => add_ln169_329_reg_30272(1),
      I4 => add_ln169_331_reg_30277(0),
      I5 => add_ln169_329_reg_30272(0),
      O => \accu_8_fu_488[7]_i_23_n_3\
    );
\accu_8_fu_488[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_331_reg_30277(0),
      I1 => add_ln169_329_reg_30272(0),
      I2 => add_ln169_335_reg_30287(0),
      I3 => add_ln169_333_reg_30282(0),
      I4 => \accu_8_fu_488[7]_i_30_n_3\,
      I5 => \accu_8_fu_488[7]_i_31_n_3\,
      O => \accu_8_fu_488[7]_i_24_n_3\
    );
\accu_8_fu_488[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => add_ln169_326_reg_30267(0),
      I1 => add_ln169_324_reg_30262(0),
      I2 => add_ln169_324_reg_30262(1),
      I3 => add_ln169_326_reg_30267(1),
      I4 => add_ln169_324_reg_30262(2),
      I5 => add_ln169_326_reg_30267(2),
      O => \accu_8_fu_488[7]_i_25_n_3\
    );
\accu_8_fu_488[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_333_reg_30282(0),
      I1 => add_ln169_335_reg_30287(0),
      I2 => add_ln169_329_reg_30272(0),
      I3 => add_ln169_331_reg_30277(0),
      I4 => \accu_8_fu_488[7]_i_31_n_3\,
      I5 => \accu_8_fu_488[7]_i_30_n_3\,
      O => \accu_8_fu_488[7]_i_26_n_3\
    );
\accu_8_fu_488[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_331_reg_30277(0),
      I1 => add_ln169_329_reg_30272(0),
      I2 => add_ln169_335_reg_30287(0),
      I3 => add_ln169_333_reg_30282(0),
      O => \accu_8_fu_488[7]_i_27_n_3\
    );
\accu_8_fu_488[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE888E8880000"
    )
        port map (
      I0 => add_ln169_326_reg_30267(1),
      I1 => add_ln169_324_reg_30262(1),
      I2 => add_ln169_324_reg_30262(0),
      I3 => add_ln169_326_reg_30267(0),
      I4 => add_ln169_324_reg_30262(2),
      I5 => add_ln169_326_reg_30267(2),
      O => \accu_8_fu_488[7]_i_28_n_3\
    );
\accu_8_fu_488[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_326_reg_30267(0),
      I1 => add_ln169_324_reg_30262(0),
      I2 => add_ln169_326_reg_30267(1),
      I3 => add_ln169_324_reg_30262(1),
      O => \accu_8_fu_488[7]_i_29_n_3\
    );
\accu_8_fu_488[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_8_fu_488(4),
      I1 => \accu_8_fu_488_reg[8]_i_3_n_10\,
      I2 => accu_8_fu_488(5),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => \accu_8_fu_488_reg[8]_i_3_n_9\,
      O => \accu_8_fu_488[7]_i_3_n_3\
    );
\accu_8_fu_488[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_331_reg_30277(0),
      I1 => add_ln169_329_reg_30272(0),
      I2 => add_ln169_331_reg_30277(1),
      I3 => add_ln169_329_reg_30272(1),
      O => \accu_8_fu_488[7]_i_30_n_3\
    );
\accu_8_fu_488[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_335_reg_30287(0),
      I1 => add_ln169_333_reg_30282(0),
      I2 => add_ln169_335_reg_30287(1),
      I3 => add_ln169_333_reg_30282(1),
      O => \accu_8_fu_488[7]_i_31_n_3\
    );
\accu_8_fu_488[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030909900300090"
    )
        port map (
      I0 => accu_8_fu_488(4),
      I1 => \accu_8_fu_488_reg[8]_i_3_n_10\,
      I2 => \accu_8_fu_488_reg[7]_i_10_n_7\,
      I3 => add_ln169_322_reg_30257(3),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_8_fu_488(3),
      O => \accu_8_fu_488[7]_i_4_n_3\
    );
\accu_8_fu_488[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D0000FFFFFF1D"
    )
        port map (
      I0 => sub_ln90_357_reg_30252(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_357_reg_30247(2),
      I3 => \accu_8_fu_488_reg[7]_i_10_n_8\,
      I4 => \accu_8_fu_488[7]_i_11_n_3\,
      I5 => \accu_8_fu_488[7]_i_12_n_3\,
      O => \accu_8_fu_488[7]_i_5_n_3\
    );
\accu_8_fu_488[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A6556A99A65659A"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_2_n_3\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I2 => accu_8_fu_488(7),
      I3 => \accu_8_fu_488_reg[8]_i_3_n_3\,
      I4 => \accu_8_fu_488_reg[8]_i_3_n_8\,
      I5 => accu_8_fu_488(6),
      O => \accu_8_fu_488[7]_i_6_n_3\
    );
\accu_8_fu_488[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_8_fu_488_reg[8]_i_3_n_10\,
      I1 => accu_8_fu_488(4),
      I2 => \accu_8_fu_488[7]_i_13_n_3\,
      I3 => \accu_8_fu_488_reg[8]_i_3_n_9\,
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I5 => accu_8_fu_488(5),
      O => \accu_8_fu_488[7]_i_7_n_3\
    );
\accu_8_fu_488[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_4_n_3\,
      I1 => \accu_8_fu_488_reg[8]_i_3_n_9\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_8_fu_488(5),
      I4 => \accu_8_fu_488_reg[8]_i_3_n_10\,
      I5 => accu_8_fu_488(4),
      O => \accu_8_fu_488[7]_i_8_n_3\
    );
\accu_8_fu_488[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_5_n_3\,
      I1 => \accu_8_fu_488[7]_i_14_n_3\,
      I2 => \accu_8_fu_488_reg[8]_i_3_n_10\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I4 => accu_8_fu_488(4),
      O => \accu_8_fu_488[7]_i_9_n_3\
    );
\accu_8_fu_488[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"022AABBF"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_30_n_3\,
      I1 => \accu_8_fu_488[8]_i_31_n_3\,
      I2 => add_ln169_353_reg_30322(3),
      I3 => add_ln169_355_reg_30327(3),
      I4 => \accu_8_fu_488[8]_i_32_n_3\,
      O => \accu_8_fu_488[8]_i_11_n_3\
    );
\accu_8_fu_488[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_32_n_3\,
      I1 => add_ln169_355_reg_30327(3),
      I2 => add_ln169_353_reg_30322(3),
      I3 => \accu_8_fu_488[8]_i_31_n_3\,
      I4 => \accu_8_fu_488[8]_i_30_n_3\,
      O => sext_ln169_250_fu_25886_p1(4)
    );
\accu_8_fu_488[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00D42BD42B00FF"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_33_n_3\,
      I1 => \accu_8_fu_488[8]_i_34_n_3\,
      I2 => \accu_8_fu_488[8]_i_35_n_3\,
      I3 => \accu_8_fu_488[8]_i_11_n_3\,
      I4 => \accu_8_fu_488[8]_i_36_n_3\,
      I5 => \accu_8_fu_488[8]_i_37_n_3\,
      O => \accu_8_fu_488[8]_i_13_n_3\
    );
\accu_8_fu_488[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_33_n_3\,
      I1 => \accu_8_fu_488[8]_i_34_n_3\,
      I2 => \accu_8_fu_488[8]_i_35_n_3\,
      I3 => sext_ln169_250_fu_25886_p1(4),
      I4 => \accu_8_fu_488[8]_i_37_n_3\,
      I5 => \accu_8_fu_488[8]_i_36_n_3\,
      O => \accu_8_fu_488[8]_i_14_n_3\
    );
\accu_8_fu_488[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_19_n_3\,
      I1 => \accu_8_fu_488[8]_i_18_n_3\,
      I2 => \accu_8_fu_488[8]_i_17_n_3\,
      I3 => add_ln169_326_reg_30267(3),
      I4 => add_ln169_324_reg_30262(3),
      I5 => \accu_8_fu_488[7]_i_28_n_3\,
      O => \accu_8_fu_488[8]_i_15_n_3\
    );
\accu_8_fu_488[8]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_28_n_3\,
      I1 => add_ln169_324_reg_30262(3),
      I2 => add_ln169_326_reg_30267(3),
      O => \accu_8_fu_488[8]_i_16_n_3\
    );
\accu_8_fu_488[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_38_n_3\,
      I1 => add_ln169_329_reg_30272(3),
      I2 => add_ln169_331_reg_30277(3),
      O => \accu_8_fu_488[8]_i_17_n_3\
    );
\accu_8_fu_488[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_39_n_3\,
      I1 => add_ln169_333_reg_30282(3),
      I2 => add_ln169_335_reg_30287(3),
      O => \accu_8_fu_488[8]_i_18_n_3\
    );
\accu_8_fu_488[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"004D4DFF"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_22_n_3\,
      I1 => \accu_8_fu_488[7]_i_24_n_3\,
      I2 => \accu_8_fu_488[7]_i_23_n_3\,
      I3 => \accu_8_fu_488[8]_i_40_n_3\,
      I4 => \accu_8_fu_488[8]_i_41_n_3\,
      O => \accu_8_fu_488[8]_i_19_n_3\
    );
\accu_8_fu_488[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50FEF15E51F0FF"
    )
        port map (
      I0 => \accu_8_fu_488_reg[8]_i_3_n_8\,
      I1 => accu_8_fu_488(6),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      I3 => accu_8_fu_488(8),
      I4 => \accu_8_fu_488_reg[8]_i_3_n_3\,
      I5 => accu_8_fu_488(7),
      O => \accu_8_fu_488[8]_i_2_n_3\
    );
\accu_8_fu_488[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_28_n_3\,
      I1 => add_ln169_324_reg_30262(3),
      I2 => add_ln169_326_reg_30267(3),
      O => \accu_8_fu_488[8]_i_20_n_3\
    );
\accu_8_fu_488[8]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B24D4DB2"
    )
        port map (
      I0 => \accu_8_fu_488[7]_i_22_n_3\,
      I1 => \accu_8_fu_488[7]_i_24_n_3\,
      I2 => \accu_8_fu_488[7]_i_23_n_3\,
      I3 => \accu_8_fu_488[8]_i_41_n_3\,
      I4 => \accu_8_fu_488[8]_i_40_n_3\,
      O => \accu_8_fu_488[8]_i_21_n_3\
    );
\accu_8_fu_488[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_42_n_3\,
      I1 => \accu_8_fu_488[8]_i_43_n_3\,
      I2 => add_ln169_350_reg_30317(3),
      I3 => add_ln169_348_reg_30312(3),
      I4 => \accu_8_fu_488[8]_i_44_n_3\,
      O => sext_ln169_250_fu_25886_p1(3)
    );
\accu_8_fu_488[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_45_n_3\,
      I1 => \accu_8_fu_488[8]_i_46_n_3\,
      I2 => \accu_8_fu_488[8]_i_47_n_3\,
      O => sext_ln169_250_fu_25886_p1(2)
    );
\accu_8_fu_488[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_353_reg_30322(0),
      I1 => add_ln169_355_reg_30327(0),
      I2 => add_ln169_348_reg_30312(0),
      I3 => add_ln169_350_reg_30317(0),
      I4 => \accu_8_fu_488[8]_i_48_n_3\,
      I5 => \accu_8_fu_488[8]_i_49_n_3\,
      O => sext_ln169_250_fu_25886_p1(1)
    );
\accu_8_fu_488[8]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_350_reg_30317(0),
      I1 => add_ln169_348_reg_30312(0),
      I2 => add_ln169_355_reg_30327(0),
      I3 => add_ln169_353_reg_30322(0),
      O => sext_ln169_250_fu_25886_p1(0)
    );
\accu_8_fu_488[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_250_fu_25886_p1(3),
      I1 => \accu_8_fu_488[8]_i_34_n_3\,
      I2 => \accu_8_fu_488[8]_i_35_n_3\,
      I3 => \accu_8_fu_488[8]_i_33_n_3\,
      O => \accu_8_fu_488[8]_i_26_n_3\
    );
\accu_8_fu_488[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_250_fu_25886_p1(2),
      I1 => \accu_8_fu_488[8]_i_50_n_3\,
      I2 => \accu_8_fu_488[8]_i_51_n_3\,
      I3 => \accu_8_fu_488[8]_i_52_n_3\,
      O => \accu_8_fu_488[8]_i_27_n_3\
    );
\accu_8_fu_488[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_250_fu_25886_p1(1),
      I1 => \accu_8_fu_488[8]_i_53_n_3\,
      I2 => \accu_8_fu_488[8]_i_54_n_3\,
      I3 => \accu_8_fu_488[8]_i_55_n_3\,
      O => \accu_8_fu_488[8]_i_28_n_3\
    );
\accu_8_fu_488[8]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_250_fu_25886_p1(0),
      I1 => add_ln169_341_reg_30297(0),
      I2 => add_ln169_339_reg_30292(0),
      I3 => add_ln169_345_reg_30307(0),
      I4 => add_ln169_343_reg_30302(0),
      O => \accu_8_fu_488[8]_i_29_n_3\
    );
\accu_8_fu_488[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2882BEEB"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_44_n_3\,
      I1 => add_ln169_348_reg_30312(3),
      I2 => add_ln169_350_reg_30317(3),
      I3 => \accu_8_fu_488[8]_i_43_n_3\,
      I4 => \accu_8_fu_488[8]_i_42_n_3\,
      O => \accu_8_fu_488[8]_i_30_n_3\
    );
\accu_8_fu_488[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_355_reg_30327(2),
      I1 => add_ln169_353_reg_30322(2),
      I2 => add_ln169_355_reg_30327(1),
      I3 => add_ln169_353_reg_30322(1),
      I4 => add_ln169_353_reg_30322(0),
      I5 => add_ln169_355_reg_30327(0),
      O => \accu_8_fu_488[8]_i_31_n_3\
    );
\accu_8_fu_488[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_350_reg_30317(3),
      I1 => add_ln169_348_reg_30312(3),
      I2 => \accu_8_fu_488[8]_i_43_n_3\,
      O => \accu_8_fu_488[8]_i_32_n_3\
    );
\accu_8_fu_488[8]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_52_n_3\,
      I1 => \accu_8_fu_488[8]_i_50_n_3\,
      I2 => \accu_8_fu_488[8]_i_51_n_3\,
      O => \accu_8_fu_488[8]_i_33_n_3\
    );
\accu_8_fu_488[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_339_reg_30292(3),
      I1 => add_ln169_341_reg_30297(3),
      I2 => \accu_8_fu_488[8]_i_56_n_3\,
      O => \accu_8_fu_488[8]_i_34_n_3\
    );
\accu_8_fu_488[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_343_reg_30302(3),
      I1 => add_ln169_345_reg_30307(3),
      I2 => \accu_8_fu_488[8]_i_57_n_3\,
      O => \accu_8_fu_488[8]_i_35_n_3\
    );
\accu_8_fu_488[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_341_reg_30297(3),
      I1 => \accu_8_fu_488[8]_i_56_n_3\,
      I2 => add_ln169_339_reg_30292(3),
      O => \accu_8_fu_488[8]_i_36_n_3\
    );
\accu_8_fu_488[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_345_reg_30307(3),
      I1 => \accu_8_fu_488[8]_i_57_n_3\,
      I2 => add_ln169_343_reg_30302(3),
      O => \accu_8_fu_488[8]_i_37_n_3\
    );
\accu_8_fu_488[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_329_reg_30272(0),
      I1 => add_ln169_331_reg_30277(0),
      I2 => add_ln169_329_reg_30272(1),
      I3 => add_ln169_331_reg_30277(1),
      I4 => add_ln169_329_reg_30272(2),
      I5 => add_ln169_331_reg_30277(2),
      O => \accu_8_fu_488[8]_i_38_n_3\
    );
\accu_8_fu_488[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_333_reg_30282(0),
      I1 => add_ln169_335_reg_30287(0),
      I2 => add_ln169_333_reg_30282(1),
      I3 => add_ln169_335_reg_30287(1),
      I4 => add_ln169_333_reg_30282(2),
      I5 => add_ln169_335_reg_30287(2),
      O => \accu_8_fu_488[8]_i_39_n_3\
    );
\accu_8_fu_488[8]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_329_reg_30272(3),
      I1 => add_ln169_331_reg_30277(3),
      I2 => \accu_8_fu_488[8]_i_38_n_3\,
      O => \accu_8_fu_488[8]_i_40_n_3\
    );
\accu_8_fu_488[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_333_reg_30282(3),
      I1 => add_ln169_335_reg_30287(3),
      I2 => \accu_8_fu_488[8]_i_39_n_3\,
      O => \accu_8_fu_488[8]_i_41_n_3\
    );
\accu_8_fu_488[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_355_reg_30327(3),
      I1 => add_ln169_353_reg_30322(3),
      I2 => \accu_8_fu_488[8]_i_31_n_3\,
      O => \accu_8_fu_488[8]_i_42_n_3\
    );
\accu_8_fu_488[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1117177717771777"
    )
        port map (
      I0 => add_ln169_350_reg_30317(2),
      I1 => add_ln169_348_reg_30312(2),
      I2 => add_ln169_348_reg_30312(1),
      I3 => add_ln169_350_reg_30317(1),
      I4 => add_ln169_348_reg_30312(0),
      I5 => add_ln169_350_reg_30317(0),
      O => \accu_8_fu_488[8]_i_43_n_3\
    );
\accu_8_fu_488[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_47_n_3\,
      I1 => \accu_8_fu_488[8]_i_46_n_3\,
      I2 => \accu_8_fu_488[8]_i_45_n_3\,
      O => \accu_8_fu_488[8]_i_44_n_3\
    );
\accu_8_fu_488[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699969999999"
    )
        port map (
      I0 => add_ln169_355_reg_30327(2),
      I1 => add_ln169_353_reg_30322(2),
      I2 => add_ln169_355_reg_30327(0),
      I3 => add_ln169_353_reg_30322(0),
      I4 => add_ln169_353_reg_30322(1),
      I5 => add_ln169_355_reg_30327(1),
      O => \accu_8_fu_488[8]_i_45_n_3\
    );
\accu_8_fu_488[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"077FF880F880077F"
    )
        port map (
      I0 => add_ln169_350_reg_30317(0),
      I1 => add_ln169_348_reg_30312(0),
      I2 => add_ln169_350_reg_30317(1),
      I3 => add_ln169_348_reg_30312(1),
      I4 => add_ln169_350_reg_30317(2),
      I5 => add_ln169_348_reg_30312(2),
      O => \accu_8_fu_488[8]_i_46_n_3\
    );
\accu_8_fu_488[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF066006600000"
    )
        port map (
      I0 => add_ln169_350_reg_30317(0),
      I1 => add_ln169_348_reg_30312(0),
      I2 => add_ln169_355_reg_30327(0),
      I3 => add_ln169_353_reg_30322(0),
      I4 => \accu_8_fu_488[8]_i_48_n_3\,
      I5 => \accu_8_fu_488[8]_i_49_n_3\,
      O => \accu_8_fu_488[8]_i_47_n_3\
    );
\accu_8_fu_488[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_350_reg_30317(0),
      I1 => add_ln169_348_reg_30312(0),
      I2 => add_ln169_348_reg_30312(1),
      I3 => add_ln169_350_reg_30317(1),
      O => \accu_8_fu_488[8]_i_48_n_3\
    );
\accu_8_fu_488[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_355_reg_30327(0),
      I1 => add_ln169_353_reg_30322(0),
      I2 => add_ln169_355_reg_30327(1),
      I3 => add_ln169_353_reg_30322(1),
      O => \accu_8_fu_488[8]_i_49_n_3\
    );
\accu_8_fu_488[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln169_251_fu_25896_p1(4),
      I1 => \accu_8_fu_488[8]_i_15_n_3\,
      O => \accu_8_fu_488[8]_i_5_n_3\
    );
\accu_8_fu_488[8]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_341_reg_30297(1),
      I1 => add_ln169_339_reg_30292(1),
      I2 => add_ln169_339_reg_30292(0),
      I3 => add_ln169_341_reg_30297(0),
      I4 => add_ln169_339_reg_30292(2),
      I5 => add_ln169_341_reg_30297(2),
      O => \accu_8_fu_488[8]_i_50_n_3\
    );
\accu_8_fu_488[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_345_reg_30307(1),
      I1 => add_ln169_343_reg_30302(1),
      I2 => add_ln169_343_reg_30302(0),
      I3 => add_ln169_345_reg_30307(0),
      I4 => add_ln169_343_reg_30302(2),
      I5 => add_ln169_345_reg_30307(2),
      O => \accu_8_fu_488[8]_i_51_n_3\
    );
\accu_8_fu_488[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_343_reg_30302(0),
      I1 => add_ln169_345_reg_30307(0),
      I2 => add_ln169_339_reg_30292(0),
      I3 => add_ln169_341_reg_30297(0),
      I4 => \accu_8_fu_488[8]_i_53_n_3\,
      I5 => \accu_8_fu_488[8]_i_54_n_3\,
      O => \accu_8_fu_488[8]_i_52_n_3\
    );
\accu_8_fu_488[8]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_339_reg_30292(0),
      I1 => add_ln169_341_reg_30297(0),
      I2 => add_ln169_339_reg_30292(1),
      I3 => add_ln169_341_reg_30297(1),
      O => \accu_8_fu_488[8]_i_53_n_3\
    );
\accu_8_fu_488[8]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_343_reg_30302(0),
      I1 => add_ln169_345_reg_30307(0),
      I2 => add_ln169_343_reg_30302(1),
      I3 => add_ln169_345_reg_30307(1),
      O => \accu_8_fu_488[8]_i_54_n_3\
    );
\accu_8_fu_488[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_343_reg_30302(0),
      I1 => add_ln169_345_reg_30307(0),
      I2 => add_ln169_339_reg_30292(0),
      I3 => add_ln169_341_reg_30297(0),
      O => \accu_8_fu_488[8]_i_55_n_3\
    );
\accu_8_fu_488[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_339_reg_30292(2),
      I1 => add_ln169_341_reg_30297(2),
      I2 => add_ln169_341_reg_30297(0),
      I3 => add_ln169_339_reg_30292(0),
      I4 => add_ln169_339_reg_30292(1),
      I5 => add_ln169_341_reg_30297(1),
      O => \accu_8_fu_488[8]_i_56_n_3\
    );
\accu_8_fu_488[8]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => add_ln169_343_reg_30302(2),
      I1 => add_ln169_345_reg_30307(2),
      I2 => add_ln169_345_reg_30307(0),
      I3 => add_ln169_343_reg_30302(0),
      I4 => add_ln169_343_reg_30302(1),
      I5 => add_ln169_345_reg_30307(1),
      O => \accu_8_fu_488[8]_i_57_n_3\
    );
\accu_8_fu_488[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accu_8_fu_488[8]_i_15_n_3\,
      I1 => sext_ln169_251_fu_25896_p1(4),
      O => \accu_8_fu_488[8]_i_6_n_3\
    );
\accu_8_fu_488[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45045D45BAFBA2BA"
    )
        port map (
      I0 => sext_ln169_251_fu_25896_p1(5),
      I1 => \accu_8_fu_488[8]_i_16_n_3\,
      I2 => \accu_8_fu_488[8]_i_17_n_3\,
      I3 => \accu_8_fu_488[8]_i_18_n_3\,
      I4 => \accu_8_fu_488[8]_i_19_n_3\,
      I5 => \accu_8_fu_488_reg[8]_i_4_n_4\,
      O => \accu_8_fu_488[8]_i_7_n_3\
    );
\accu_8_fu_488[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"81E87E17E87E1781"
    )
        port map (
      I0 => sext_ln169_251_fu_25896_p1(4),
      I1 => \accu_8_fu_488[8]_i_19_n_3\,
      I2 => \accu_8_fu_488[8]_i_17_n_3\,
      I3 => \accu_8_fu_488[8]_i_18_n_3\,
      I4 => sext_ln169_251_fu_25896_p1(5),
      I5 => \accu_8_fu_488[8]_i_16_n_3\,
      O => \accu_8_fu_488[8]_i_8_n_3\
    );
\accu_8_fu_488[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => sext_ln169_251_fu_25896_p1(4),
      I1 => \accu_8_fu_488[8]_i_15_n_3\,
      I2 => \accu_8_fu_488[8]_i_20_n_3\,
      I3 => \accu_8_fu_488[8]_i_21_n_3\,
      I4 => sext_ln169_251_fu_25896_p1(3),
      O => \accu_8_fu_488[8]_i_9_n_3\
    );
\accu_8_fu_488_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(0),
      Q => accu_8_fu_488(0),
      R => '0'
    );
\accu_8_fu_488_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(1),
      Q => accu_8_fu_488(1),
      R => '0'
    );
\accu_8_fu_488_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(2),
      Q => accu_8_fu_488(2),
      R => '0'
    );
\accu_8_fu_488_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(3),
      Q => accu_8_fu_488(3),
      R => '0'
    );
\accu_8_fu_488_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_8_fu_488_reg[3]_i_1_n_3\,
      CO(2) => \accu_8_fu_488_reg[3]_i_1_n_4\,
      CO(1) => \accu_8_fu_488_reg[3]_i_1_n_5\,
      CO(0) => \accu_8_fu_488_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_8_fu_488[3]_i_2_n_3\,
      DI(2) => \accu_8_fu_488[3]_i_3_n_3\,
      DI(1) => \accu_8_fu_488[3]_i_4_n_3\,
      DI(0) => add_ln169_322_reg_30257(0),
      O(3 downto 0) => accu_40_fu_25900_p2(3 downto 0),
      S(3) => \accu_8_fu_488[3]_i_5_n_3\,
      S(2) => \accu_8_fu_488[3]_i_6_n_3\,
      S(1) => \accu_8_fu_488[3]_i_7_n_3\,
      S(0) => \accu_8_fu_488[3]_i_8_n_3\
    );
\accu_8_fu_488_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(4),
      Q => accu_8_fu_488(4),
      R => '0'
    );
\accu_8_fu_488_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(5),
      Q => accu_8_fu_488(5),
      R => '0'
    );
\accu_8_fu_488_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(6),
      Q => accu_8_fu_488(6),
      R => '0'
    );
\accu_8_fu_488_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(7),
      Q => accu_8_fu_488(7),
      R => '0'
    );
\accu_8_fu_488_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_8_fu_488_reg[3]_i_1_n_3\,
      CO(3) => \accu_8_fu_488_reg[7]_i_1_n_3\,
      CO(2) => \accu_8_fu_488_reg[7]_i_1_n_4\,
      CO(1) => \accu_8_fu_488_reg[7]_i_1_n_5\,
      CO(0) => \accu_8_fu_488_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_8_fu_488[7]_i_2_n_3\,
      DI(2) => \accu_8_fu_488[7]_i_3_n_3\,
      DI(1) => \accu_8_fu_488[7]_i_4_n_3\,
      DI(0) => \accu_8_fu_488[7]_i_5_n_3\,
      O(3 downto 0) => accu_40_fu_25900_p2(7 downto 4),
      S(3) => \accu_8_fu_488[7]_i_6_n_3\,
      S(2) => \accu_8_fu_488[7]_i_7_n_3\,
      S(1) => \accu_8_fu_488[7]_i_8_n_3\,
      S(0) => \accu_8_fu_488[7]_i_9_n_3\
    );
\accu_8_fu_488_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_8_fu_488_reg[7]_i_10_n_3\,
      CO(2) => \accu_8_fu_488_reg[7]_i_10_n_4\,
      CO(1) => \accu_8_fu_488_reg[7]_i_10_n_5\,
      CO(0) => \accu_8_fu_488_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_8_fu_488[7]_i_15_n_3\,
      DI(2) => \accu_8_fu_488[7]_i_16_n_3\,
      DI(1) => \accu_8_fu_488[7]_i_17_n_3\,
      DI(0) => '0',
      O(3) => \accu_8_fu_488_reg[7]_i_10_n_7\,
      O(2) => \accu_8_fu_488_reg[7]_i_10_n_8\,
      O(1) => \accu_8_fu_488_reg[7]_i_10_n_9\,
      O(0) => \accu_8_fu_488_reg[7]_i_10_n_10\,
      S(3) => \accu_8_fu_488[7]_i_18_n_3\,
      S(2) => \accu_8_fu_488[7]_i_19_n_3\,
      S(1) => \accu_8_fu_488[7]_i_20_n_3\,
      S(0) => \accu_8_fu_488[7]_i_21_n_3\
    );
\accu_8_fu_488_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_40_fu_25900_p2(8),
      Q => accu_8_fu_488(8),
      R => '0'
    );
\accu_8_fu_488_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_8_fu_488_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_8_fu_488_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_8_fu_488_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_40_fu_25900_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_8_fu_488[8]_i_2_n_3\
    );
\accu_8_fu_488_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_8_fu_488_reg[8]_i_10_n_3\,
      CO(2) => \accu_8_fu_488_reg[8]_i_10_n_4\,
      CO(1) => \accu_8_fu_488_reg[8]_i_10_n_5\,
      CO(0) => \accu_8_fu_488_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_250_fu_25886_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_251_fu_25896_p1(3 downto 0),
      S(3) => \accu_8_fu_488[8]_i_26_n_3\,
      S(2) => \accu_8_fu_488[8]_i_27_n_3\,
      S(1) => \accu_8_fu_488[8]_i_28_n_3\,
      S(0) => \accu_8_fu_488[8]_i_29_n_3\
    );
\accu_8_fu_488_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_8_fu_488_reg[7]_i_10_n_3\,
      CO(3) => \accu_8_fu_488_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_8_fu_488_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_8_fu_488_reg[8]_i_3_n_5\,
      CO(0) => \accu_8_fu_488_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_8_fu_488_reg[8]_i_4_n_4\,
      DI(1) => \accu_8_fu_488[8]_i_5_n_3\,
      DI(0) => \accu_8_fu_488[8]_i_6_n_3\,
      O(3) => \NLW_accu_8_fu_488_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_8_fu_488_reg[8]_i_3_n_8\,
      O(1) => \accu_8_fu_488_reg[8]_i_3_n_9\,
      O(0) => \accu_8_fu_488_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_8_fu_488[8]_i_7_n_3\,
      S(1) => \accu_8_fu_488[8]_i_8_n_3\,
      S(0) => \accu_8_fu_488[8]_i_9_n_3\
    );
\accu_8_fu_488_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_8_fu_488_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_8_fu_488_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_8_fu_488_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_8_fu_488_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_8_fu_488_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_8_fu_488[8]_i_11_n_3\,
      DI(0) => sext_ln169_250_fu_25886_p1(4),
      O(3 downto 2) => \NLW_accu_8_fu_488_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_251_fu_25896_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_8_fu_488[8]_i_13_n_3\,
      S(0) => \accu_8_fu_488[8]_i_14_n_3\
    );
\accu_9_fu_492[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_9_fu_492_reg[7]_i_10_n_8\,
      I1 => sub_ln90_397_reg_30337(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_397_reg_30332(2),
      O => \accu_9_fu_492[3]_i_10_n_3\
    );
\accu_9_fu_492[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_397_reg_30332(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_397_reg_30337(1),
      O => \accu_9_fu_492[3]_i_11_n_3\
    );
\accu_9_fu_492[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_9_fu_492(3),
      I2 => add_ln169_362_reg_30342(3),
      I3 => \accu_9_fu_492_reg[7]_i_10_n_7\,
      O => \accu_9_fu_492[3]_i_12_n_3\
    );
\accu_9_fu_492[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_397_reg_30337(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_397_reg_30332(2),
      I3 => \accu_9_fu_492_reg[7]_i_10_n_8\,
      O => \accu_9_fu_492[3]_i_13_n_3\
    );
\accu_9_fu_492[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_362_reg_30342(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_9_fu_492(2),
      O => \accu_9_fu_492[3]_i_14_n_3\
    );
\accu_9_fu_492[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_9_fu_492(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_9_fu_492[3]_i_15_n_3\
    );
\accu_9_fu_492[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I1 => accu_9_fu_492(1),
      I2 => sext_ln90_397_reg_30332(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_397_reg_30337(1),
      I5 => \accu_9_fu_492_reg[7]_i_10_n_9\,
      O => \accu_9_fu_492[3]_i_16_n_3\
    );
\accu_9_fu_492[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_9_fu_492[3]_i_9_n_3\,
      I1 => \accu_9_fu_492[3]_i_10_n_3\,
      I2 => accu_9_fu_492(2),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_362_reg_30342(2),
      O => \accu_9_fu_492[3]_i_2_n_3\
    );
\accu_9_fu_492[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_9_fu_492[3]_i_9_n_3\,
      I1 => add_ln169_362_reg_30342(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_9_fu_492(2),
      I4 => \accu_9_fu_492[3]_i_10_n_3\,
      O => \accu_9_fu_492[3]_i_3_n_3\
    );
\accu_9_fu_492[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_9_fu_492_reg[7]_i_10_n_9\,
      I1 => \accu_9_fu_492[3]_i_11_n_3\,
      I2 => accu_9_fu_492(1),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_362_reg_30342(1),
      O => \accu_9_fu_492[3]_i_4_n_3\
    );
\accu_9_fu_492[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_9_fu_492[3]_i_2_n_3\,
      I1 => accu_9_fu_492(2),
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => add_ln169_362_reg_30342(2),
      I4 => \accu_9_fu_492[3]_i_12_n_3\,
      I5 => \accu_9_fu_492[3]_i_13_n_3\,
      O => \accu_9_fu_492[3]_i_5_n_3\
    );
\accu_9_fu_492[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_9_fu_492[3]_i_10_n_3\,
      I1 => \accu_9_fu_492[3]_i_14_n_3\,
      I2 => \accu_9_fu_492[3]_i_15_n_3\,
      I3 => \accu_9_fu_492[3]_i_11_n_3\,
      I4 => \accu_9_fu_492_reg[7]_i_10_n_9\,
      I5 => add_ln169_362_reg_30342(1),
      O => \accu_9_fu_492[3]_i_6_n_3\
    );
\accu_9_fu_492[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_362_reg_30342(1),
      I1 => \accu_9_fu_492[3]_i_16_n_3\,
      I2 => \accu_9_fu_492_reg[7]_i_10_n_10\,
      I3 => sub_ln90_397_reg_30337(0),
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_9_fu_492(0),
      O => \accu_9_fu_492[3]_i_7_n_3\
    );
\accu_9_fu_492[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_397_reg_30337(0),
      I1 => \accu_9_fu_492_reg[7]_i_10_n_10\,
      I2 => accu_9_fu_492(0),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => add_ln169_362_reg_30342(0),
      O => \accu_9_fu_492[3]_i_8_n_3\
    );
\accu_9_fu_492[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_9_fu_492(1),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => \accu_9_fu_492_reg[7]_i_10_n_9\,
      I3 => sub_ln90_397_reg_30337(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_397_reg_30332(2),
      O => \accu_9_fu_492[3]_i_9_n_3\
    );
\accu_9_fu_492[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_9_fu_492(3),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_9_fu_492[7]_i_11_n_3\
    );
\accu_9_fu_492[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_362_reg_30342(2),
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_9_fu_492(2),
      O => \accu_9_fu_492[7]_i_12_n_3\
    );
\accu_9_fu_492[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_397_reg_30332(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_397_reg_30337(2),
      O => \accu_9_fu_492[7]_i_13_n_3\
    );
\accu_9_fu_492[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_9_fu_492_reg[8]_i_3_n_8\,
      I1 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I2 => accu_9_fu_492(6),
      O => \accu_9_fu_492[7]_i_14_n_3\
    );
\accu_9_fu_492[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_362_reg_30342(3),
      I1 => \accu_9_fu_492_reg[7]_i_10_n_7\,
      I2 => accu_9_fu_492(3),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      O => \accu_9_fu_492[7]_i_15_n_3\
    );
\accu_9_fu_492[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_23_n_3\,
      I1 => \accu_9_fu_492[7]_i_24_n_3\,
      I2 => \accu_9_fu_492[7]_i_25_n_3\,
      I3 => sext_ln169_279_fu_26090_p1(2),
      I4 => \accu_9_fu_492[7]_i_26_n_3\,
      O => \accu_9_fu_492[7]_i_16_n_3\
    );
\accu_9_fu_492[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_279_fu_26090_p1(1),
      I1 => add_ln169_364_reg_30347(1),
      I2 => add_ln169_366_reg_30352(1),
      I3 => add_ln169_364_reg_30347(0),
      I4 => add_ln169_366_reg_30352(0),
      I5 => \accu_9_fu_492[7]_i_27_n_3\,
      O => \accu_9_fu_492[7]_i_17_n_3\
    );
\accu_9_fu_492[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_279_fu_26090_p1(0),
      I1 => add_ln169_366_reg_30352(0),
      I2 => add_ln169_364_reg_30347(0),
      I3 => \accu_9_fu_492[7]_i_28_n_3\,
      O => \accu_9_fu_492[7]_i_18_n_3\
    );
\accu_9_fu_492[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_16_n_3\,
      I1 => \accu_9_fu_492[8]_i_22_n_3\,
      I2 => add_ln169_364_reg_30347(3),
      I3 => add_ln169_366_reg_30352(3),
      I4 => \accu_9_fu_492[8]_i_16_n_3\,
      I5 => sext_ln169_279_fu_26090_p1(3),
      O => \accu_9_fu_492[7]_i_19_n_3\
    );
\accu_9_fu_492[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_9_fu_492(5),
      I1 => \accu_9_fu_492_reg[8]_i_3_n_9\,
      I2 => accu_9_fu_492(6),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_9_fu_492_reg[8]_i_3_n_8\,
      O => \accu_9_fu_492[7]_i_2_n_3\
    );
\accu_9_fu_492[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_23_n_3\,
      I1 => \accu_9_fu_492[7]_i_24_n_3\,
      I2 => \accu_9_fu_492[7]_i_25_n_3\,
      I3 => \accu_9_fu_492[7]_i_17_n_3\,
      I4 => \accu_9_fu_492[7]_i_26_n_3\,
      I5 => sext_ln169_279_fu_26090_p1(2),
      O => \accu_9_fu_492[7]_i_20_n_3\
    );
\accu_9_fu_492[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_18_n_3\,
      I1 => \accu_9_fu_492[7]_i_29_n_3\,
      I2 => \accu_9_fu_492[7]_i_27_n_3\,
      I3 => sext_ln169_279_fu_26090_p1(1),
      O => \accu_9_fu_492[7]_i_21_n_3\
    );
\accu_9_fu_492[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_279_fu_26090_p1(0),
      I1 => add_ln169_366_reg_30352(0),
      I2 => add_ln169_364_reg_30347(0),
      I3 => \accu_9_fu_492[7]_i_28_n_3\,
      O => \accu_9_fu_492[7]_i_22_n_3\
    );
\accu_9_fu_492[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_375_reg_30372(2),
      I1 => add_ln169_373_reg_30367(2),
      I2 => add_ln169_373_reg_30367(1),
      I3 => add_ln169_375_reg_30372(1),
      I4 => add_ln169_375_reg_30372(0),
      I5 => add_ln169_373_reg_30367(0),
      O => \accu_9_fu_492[7]_i_23_n_3\
    );
\accu_9_fu_492[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_369_reg_30357(2),
      I1 => add_ln169_371_reg_30362(2),
      I2 => add_ln169_371_reg_30362(1),
      I3 => add_ln169_369_reg_30357(1),
      I4 => add_ln169_371_reg_30362(0),
      I5 => add_ln169_369_reg_30357(0),
      O => \accu_9_fu_492[7]_i_24_n_3\
    );
\accu_9_fu_492[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_30_n_3\,
      I1 => \accu_9_fu_492[7]_i_31_n_3\,
      I2 => add_ln169_371_reg_30362(0),
      I3 => add_ln169_369_reg_30357(0),
      I4 => add_ln169_375_reg_30372(0),
      I5 => add_ln169_373_reg_30367(0),
      O => \accu_9_fu_492[7]_i_25_n_3\
    );
\accu_9_fu_492[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => add_ln169_366_reg_30352(2),
      I1 => add_ln169_364_reg_30347(2),
      I2 => add_ln169_366_reg_30352(0),
      I3 => add_ln169_364_reg_30347(0),
      I4 => add_ln169_366_reg_30352(1),
      I5 => add_ln169_364_reg_30347(1),
      O => \accu_9_fu_492[7]_i_26_n_3\
    );
\accu_9_fu_492[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F06600660F99F"
    )
        port map (
      I0 => add_ln169_373_reg_30367(0),
      I1 => add_ln169_375_reg_30372(0),
      I2 => add_ln169_369_reg_30357(0),
      I3 => add_ln169_371_reg_30362(0),
      I4 => \accu_9_fu_492[7]_i_31_n_3\,
      I5 => \accu_9_fu_492[7]_i_30_n_3\,
      O => \accu_9_fu_492[7]_i_27_n_3\
    );
\accu_9_fu_492[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_371_reg_30362(0),
      I1 => add_ln169_369_reg_30357(0),
      I2 => add_ln169_375_reg_30372(0),
      I3 => add_ln169_373_reg_30367(0),
      O => \accu_9_fu_492[7]_i_28_n_3\
    );
\accu_9_fu_492[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_366_reg_30352(0),
      I1 => add_ln169_364_reg_30347(0),
      I2 => add_ln169_366_reg_30352(1),
      I3 => add_ln169_364_reg_30347(1),
      O => \accu_9_fu_492[7]_i_29_n_3\
    );
\accu_9_fu_492[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_9_fu_492(4),
      I1 => \accu_9_fu_492_reg[8]_i_3_n_10\,
      I2 => accu_9_fu_492(5),
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => \accu_9_fu_492_reg[8]_i_3_n_9\,
      O => \accu_9_fu_492[7]_i_3_n_3\
    );
\accu_9_fu_492[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_371_reg_30362(0),
      I1 => add_ln169_369_reg_30357(0),
      I2 => add_ln169_371_reg_30362(1),
      I3 => add_ln169_369_reg_30357(1),
      O => \accu_9_fu_492[7]_i_30_n_3\
    );
\accu_9_fu_492[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_375_reg_30372(0),
      I1 => add_ln169_373_reg_30367(0),
      I2 => add_ln169_375_reg_30372(1),
      I3 => add_ln169_373_reg_30367(1),
      O => \accu_9_fu_492[7]_i_31_n_3\
    );
\accu_9_fu_492[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_9_fu_492(4),
      I1 => \accu_9_fu_492_reg[8]_i_3_n_10\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_9_fu_492(3),
      I4 => \accu_9_fu_492_reg[7]_i_10_n_7\,
      I5 => add_ln169_362_reg_30342(3),
      O => \accu_9_fu_492[7]_i_4_n_3\
    );
\accu_9_fu_492[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_11_n_3\,
      I1 => add_ln169_362_reg_30342(3),
      I2 => \accu_9_fu_492_reg[7]_i_10_n_7\,
      I3 => \accu_9_fu_492[7]_i_12_n_3\,
      I4 => \accu_9_fu_492_reg[7]_i_10_n_8\,
      I5 => \accu_9_fu_492[7]_i_13_n_3\,
      O => \accu_9_fu_492[7]_i_5_n_3\
    );
\accu_9_fu_492[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_2_n_3\,
      I1 => \accu_9_fu_492_reg[8]_i_3_n_3\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_9_fu_492(7),
      I4 => \accu_9_fu_492_reg[8]_i_3_n_8\,
      I5 => accu_9_fu_492(6),
      O => \accu_9_fu_492[7]_i_6_n_3\
    );
\accu_9_fu_492[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_9_fu_492_reg[8]_i_3_n_10\,
      I1 => accu_9_fu_492(4),
      I2 => \accu_9_fu_492[7]_i_14_n_3\,
      I3 => \accu_9_fu_492_reg[8]_i_3_n_9\,
      I4 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I5 => accu_9_fu_492(5),
      O => \accu_9_fu_492[7]_i_7_n_3\
    );
\accu_9_fu_492[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_4_n_3\,
      I1 => \accu_9_fu_492_reg[8]_i_3_n_9\,
      I2 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I3 => accu_9_fu_492(5),
      I4 => \accu_9_fu_492_reg[8]_i_3_n_10\,
      I5 => accu_9_fu_492(4),
      O => \accu_9_fu_492[7]_i_8_n_3\
    );
\accu_9_fu_492[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_5_n_3\,
      I1 => \accu_9_fu_492[7]_i_15_n_3\,
      I2 => \accu_9_fu_492_reg[8]_i_3_n_10\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_9_fu_492(4),
      O => \accu_9_fu_492[7]_i_9_n_3\
    );
\accu_9_fu_492[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"017F001717FF017F"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_31_n_3\,
      I1 => add_ln169_390_reg_30402(3),
      I2 => add_ln169_388_reg_30397(3),
      I3 => \accu_9_fu_492[8]_i_32_n_3\,
      I4 => \accu_9_fu_492[8]_i_33_n_3\,
      I5 => \accu_9_fu_492[8]_i_34_n_3\,
      O => \accu_9_fu_492[8]_i_11_n_3\
    );
\accu_9_fu_492[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_33_n_3\,
      I1 => \accu_9_fu_492[8]_i_35_n_3\,
      I2 => \accu_9_fu_492[8]_i_34_n_3\,
      I3 => \accu_9_fu_492[8]_i_32_n_3\,
      I4 => \accu_9_fu_492[8]_i_36_n_3\,
      O => sext_ln169_278_fu_26080_p1(4)
    );
\accu_9_fu_492[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_11_n_3\,
      I1 => \accu_9_fu_492[8]_i_37_n_3\,
      I2 => add_ln169_383_reg_30387(3),
      I3 => \accu_9_fu_492[8]_i_38_n_3\,
      I4 => add_ln169_385_reg_30392(3),
      I5 => \accu_9_fu_492[8]_i_39_n_3\,
      O => \accu_9_fu_492[8]_i_13_n_3\
    );
\accu_9_fu_492[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_278_fu_26080_p1(4),
      I1 => \accu_9_fu_492[8]_i_39_n_3\,
      I2 => add_ln169_385_reg_30392(3),
      I3 => \accu_9_fu_492[8]_i_38_n_3\,
      I4 => add_ln169_383_reg_30387(3),
      I5 => \accu_9_fu_492[8]_i_37_n_3\,
      O => \accu_9_fu_492[8]_i_14_n_3\
    );
\accu_9_fu_492[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"871E1E78E187871E"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_40_n_3\,
      I1 => \accu_9_fu_492[8]_i_41_n_3\,
      I2 => \accu_9_fu_492[8]_i_20_n_3\,
      I3 => add_ln169_369_reg_30357(3),
      I4 => add_ln169_371_reg_30362(3),
      I5 => \accu_9_fu_492[8]_i_42_n_3\,
      O => \accu_9_fu_492[8]_i_15_n_3\
    );
\accu_9_fu_492[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => add_ln169_364_reg_30347(1),
      I1 => add_ln169_366_reg_30352(1),
      I2 => add_ln169_364_reg_30347(0),
      I3 => add_ln169_366_reg_30352(0),
      I4 => add_ln169_364_reg_30347(2),
      I5 => add_ln169_366_reg_30352(2),
      O => \accu_9_fu_492[8]_i_16_n_3\
    );
\accu_9_fu_492[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_366_reg_30352(3),
      I1 => add_ln169_364_reg_30347(3),
      I2 => \accu_9_fu_492[8]_i_16_n_3\,
      O => \accu_9_fu_492[8]_i_17_n_3\
    );
\accu_9_fu_492[8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_42_n_3\,
      I1 => add_ln169_369_reg_30357(3),
      I2 => add_ln169_371_reg_30362(3),
      I3 => \accu_9_fu_492[8]_i_41_n_3\,
      I4 => \accu_9_fu_492[8]_i_40_n_3\,
      O => \accu_9_fu_492[8]_i_18_n_3\
    );
\accu_9_fu_492[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln169_369_reg_30357(3),
      I1 => add_ln169_371_reg_30362(3),
      I2 => \accu_9_fu_492[8]_i_42_n_3\,
      O => \accu_9_fu_492[8]_i_19_n_3\
    );
\accu_9_fu_492[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_9_fu_492_reg[8]_i_3_n_8\,
      I1 => accu_9_fu_492(6),
      I2 => \accu_9_fu_492_reg[8]_i_3_n_3\,
      I3 => icmp_ln138_reg_29381_pp0_iter2_reg,
      I4 => accu_9_fu_492(8),
      I5 => accu_9_fu_492(7),
      O => \accu_9_fu_492[8]_i_2_n_3\
    );
\accu_9_fu_492[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => add_ln169_373_reg_30367(3),
      I1 => add_ln169_375_reg_30372(3),
      I2 => \accu_9_fu_492[8]_i_43_n_3\,
      O => \accu_9_fu_492[8]_i_20_n_3\
    );
\accu_9_fu_492[8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_16_n_3\,
      I1 => add_ln169_366_reg_30352(3),
      I2 => add_ln169_364_reg_30347(3),
      O => \accu_9_fu_492[8]_i_21_n_3\
    );
\accu_9_fu_492[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_40_n_3\,
      I1 => \accu_9_fu_492[8]_i_42_n_3\,
      I2 => add_ln169_369_reg_30357(3),
      I3 => add_ln169_371_reg_30362(3),
      I4 => \accu_9_fu_492[8]_i_41_n_3\,
      O => \accu_9_fu_492[8]_i_22_n_3\
    );
\accu_9_fu_492[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_34_n_3\,
      I1 => \accu_9_fu_492[8]_i_35_n_3\,
      I2 => \accu_9_fu_492[8]_i_33_n_3\,
      O => sext_ln169_278_fu_26080_p1(3)
    );
\accu_9_fu_492[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_44_n_3\,
      I1 => \accu_9_fu_492[8]_i_45_n_3\,
      I2 => \accu_9_fu_492[8]_i_46_n_3\,
      O => sext_ln169_278_fu_26080_p1(2)
    );
\accu_9_fu_492[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_393_reg_30407(0),
      I1 => add_ln169_395_reg_30412(0),
      I2 => add_ln169_388_reg_30397(0),
      I3 => add_ln169_390_reg_30402(0),
      I4 => \accu_9_fu_492[8]_i_47_n_3\,
      I5 => \accu_9_fu_492[8]_i_48_n_3\,
      O => sext_ln169_278_fu_26080_p1(1)
    );
\accu_9_fu_492[8]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_390_reg_30402(0),
      I1 => add_ln169_388_reg_30397(0),
      I2 => add_ln169_395_reg_30412(0),
      I3 => add_ln169_393_reg_30407(0),
      O => sext_ln169_278_fu_26080_p1(0)
    );
\accu_9_fu_492[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_278_fu_26080_p1(3),
      I1 => \accu_9_fu_492[8]_i_49_n_3\,
      I2 => add_ln169_381_reg_30382(3),
      I3 => add_ln169_379_reg_30377(3),
      I4 => \accu_9_fu_492[8]_i_50_n_3\,
      I5 => \accu_9_fu_492[8]_i_51_n_3\,
      O => \accu_9_fu_492[8]_i_27_n_3\
    );
\accu_9_fu_492[8]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_278_fu_26080_p1(2),
      I1 => \accu_9_fu_492[8]_i_52_n_3\,
      I2 => \accu_9_fu_492[8]_i_53_n_3\,
      I3 => \accu_9_fu_492[8]_i_54_n_3\,
      O => \accu_9_fu_492[8]_i_28_n_3\
    );
\accu_9_fu_492[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_278_fu_26080_p1(1),
      I1 => \accu_9_fu_492[8]_i_55_n_3\,
      I2 => \accu_9_fu_492[8]_i_56_n_3\,
      I3 => \accu_9_fu_492[8]_i_57_n_3\,
      O => \accu_9_fu_492[8]_i_29_n_3\
    );
\accu_9_fu_492[8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_278_fu_26080_p1(0),
      I1 => add_ln169_381_reg_30382(0),
      I2 => add_ln169_379_reg_30377(0),
      I3 => add_ln169_385_reg_30392(0),
      I4 => add_ln169_383_reg_30387(0),
      O => \accu_9_fu_492[8]_i_30_n_3\
    );
\accu_9_fu_492[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111177717777777"
    )
        port map (
      I0 => add_ln169_388_reg_30397(2),
      I1 => add_ln169_390_reg_30402(2),
      I2 => add_ln169_388_reg_30397(0),
      I3 => add_ln169_390_reg_30402(0),
      I4 => add_ln169_390_reg_30402(1),
      I5 => add_ln169_388_reg_30397(1),
      O => \accu_9_fu_492[8]_i_31_n_3\
    );
\accu_9_fu_492[8]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_393_reg_30407(3),
      I1 => add_ln169_395_reg_30412(3),
      I2 => \accu_9_fu_492[8]_i_58_n_3\,
      O => \accu_9_fu_492[8]_i_32_n_3\
    );
\accu_9_fu_492[8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_47_n_3\,
      I1 => \accu_9_fu_492[8]_i_48_n_3\,
      I2 => \accu_9_fu_492[8]_i_59_n_3\,
      I3 => \accu_9_fu_492[8]_i_45_n_3\,
      I4 => \accu_9_fu_492[8]_i_44_n_3\,
      O => \accu_9_fu_492[8]_i_33_n_3\
    );
\accu_9_fu_492[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_395_reg_30412(3),
      I1 => add_ln169_393_reg_30407(3),
      I2 => \accu_9_fu_492[8]_i_58_n_3\,
      O => \accu_9_fu_492[8]_i_34_n_3\
    );
\accu_9_fu_492[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_31_n_3\,
      I1 => add_ln169_390_reg_30402(3),
      I2 => add_ln169_388_reg_30397(3),
      O => \accu_9_fu_492[8]_i_35_n_3\
    );
\accu_9_fu_492[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => add_ln169_388_reg_30397(3),
      I1 => add_ln169_390_reg_30402(3),
      I2 => \accu_9_fu_492[8]_i_31_n_3\,
      O => \accu_9_fu_492[8]_i_36_n_3\
    );
\accu_9_fu_492[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_379_reg_30377(3),
      I1 => \accu_9_fu_492[8]_i_49_n_3\,
      I2 => add_ln169_381_reg_30382(3),
      O => \accu_9_fu_492[8]_i_37_n_3\
    );
\accu_9_fu_492[8]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_385_reg_30392(0),
      I1 => add_ln169_383_reg_30387(0),
      I2 => add_ln169_383_reg_30387(1),
      I3 => add_ln169_385_reg_30392(1),
      I4 => add_ln169_383_reg_30387(2),
      I5 => add_ln169_385_reg_30392(2),
      O => \accu_9_fu_492[8]_i_38_n_3\
    );
\accu_9_fu_492[8]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_51_n_3\,
      I1 => \accu_9_fu_492[8]_i_49_n_3\,
      I2 => add_ln169_381_reg_30382(3),
      I3 => add_ln169_379_reg_30377(3),
      I4 => \accu_9_fu_492[8]_i_50_n_3\,
      O => \accu_9_fu_492[8]_i_39_n_3\
    );
\accu_9_fu_492[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF717100"
    )
        port map (
      I0 => \accu_9_fu_492[7]_i_30_n_3\,
      I1 => \accu_9_fu_492[7]_i_31_n_3\,
      I2 => \accu_9_fu_492[8]_i_60_n_3\,
      I3 => \accu_9_fu_492[7]_i_23_n_3\,
      I4 => \accu_9_fu_492[7]_i_24_n_3\,
      O => \accu_9_fu_492[8]_i_40_n_3\
    );
\accu_9_fu_492[8]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_375_reg_30372(3),
      I1 => add_ln169_373_reg_30367(3),
      I2 => \accu_9_fu_492[8]_i_43_n_3\,
      O => \accu_9_fu_492[8]_i_41_n_3\
    );
\accu_9_fu_492[8]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_369_reg_30357(0),
      I1 => add_ln169_371_reg_30362(0),
      I2 => add_ln169_369_reg_30357(1),
      I3 => add_ln169_371_reg_30362(1),
      I4 => add_ln169_369_reg_30357(2),
      I5 => add_ln169_371_reg_30362(2),
      O => \accu_9_fu_492[8]_i_42_n_3\
    );
\accu_9_fu_492[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_373_reg_30367(0),
      I1 => add_ln169_375_reg_30372(0),
      I2 => add_ln169_375_reg_30372(1),
      I3 => add_ln169_373_reg_30367(1),
      I4 => add_ln169_375_reg_30372(2),
      I5 => add_ln169_373_reg_30367(2),
      O => \accu_9_fu_492[8]_i_43_n_3\
    );
\accu_9_fu_492[8]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_395_reg_30412(2),
      I1 => add_ln169_393_reg_30407(2),
      I2 => add_ln169_393_reg_30407(1),
      I3 => add_ln169_395_reg_30412(1),
      I4 => add_ln169_395_reg_30412(0),
      I5 => add_ln169_393_reg_30407(0),
      O => \accu_9_fu_492[8]_i_44_n_3\
    );
\accu_9_fu_492[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_390_reg_30402(2),
      I1 => add_ln169_388_reg_30397(2),
      I2 => add_ln169_388_reg_30397(1),
      I3 => add_ln169_390_reg_30402(1),
      I4 => add_ln169_390_reg_30402(0),
      I5 => add_ln169_388_reg_30397(0),
      O => \accu_9_fu_492[8]_i_45_n_3\
    );
\accu_9_fu_492[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_47_n_3\,
      I1 => \accu_9_fu_492[8]_i_48_n_3\,
      I2 => add_ln169_390_reg_30402(0),
      I3 => add_ln169_388_reg_30397(0),
      I4 => add_ln169_395_reg_30412(0),
      I5 => add_ln169_393_reg_30407(0),
      O => \accu_9_fu_492[8]_i_46_n_3\
    );
\accu_9_fu_492[8]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_390_reg_30402(0),
      I1 => add_ln169_388_reg_30397(0),
      I2 => add_ln169_388_reg_30397(1),
      I3 => add_ln169_390_reg_30402(1),
      O => \accu_9_fu_492[8]_i_47_n_3\
    );
\accu_9_fu_492[8]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_395_reg_30412(0),
      I1 => add_ln169_393_reg_30407(0),
      I2 => add_ln169_395_reg_30412(1),
      I3 => add_ln169_393_reg_30407(1),
      O => \accu_9_fu_492[8]_i_48_n_3\
    );
\accu_9_fu_492[8]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_381_reg_30382(0),
      I1 => add_ln169_379_reg_30377(0),
      I2 => add_ln169_379_reg_30377(1),
      I3 => add_ln169_381_reg_30382(1),
      I4 => add_ln169_379_reg_30377(2),
      I5 => add_ln169_381_reg_30382(2),
      O => \accu_9_fu_492[8]_i_49_n_3\
    );
\accu_9_fu_492[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22282888"
    )
        port map (
      I0 => sext_ln169_279_fu_26090_p1(4),
      I1 => \accu_9_fu_492[8]_i_15_n_3\,
      I2 => add_ln169_366_reg_30352(3),
      I3 => add_ln169_364_reg_30347(3),
      I4 => \accu_9_fu_492[8]_i_16_n_3\,
      O => \accu_9_fu_492[8]_i_5_n_3\
    );
\accu_9_fu_492[8]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_383_reg_30387(3),
      I1 => add_ln169_385_reg_30392(3),
      I2 => \accu_9_fu_492[8]_i_38_n_3\,
      O => \accu_9_fu_492[8]_i_50_n_3\
    );
\accu_9_fu_492[8]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_57_n_3\,
      I1 => \accu_9_fu_492[8]_i_55_n_3\,
      I2 => \accu_9_fu_492[8]_i_56_n_3\,
      I3 => \accu_9_fu_492[8]_i_52_n_3\,
      I4 => \accu_9_fu_492[8]_i_53_n_3\,
      O => \accu_9_fu_492[8]_i_51_n_3\
    );
\accu_9_fu_492[8]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_381_reg_30382(1),
      I1 => add_ln169_379_reg_30377(1),
      I2 => add_ln169_379_reg_30377(0),
      I3 => add_ln169_381_reg_30382(0),
      I4 => add_ln169_379_reg_30377(2),
      I5 => add_ln169_381_reg_30382(2),
      O => \accu_9_fu_492[8]_i_52_n_3\
    );
\accu_9_fu_492[8]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_385_reg_30392(1),
      I1 => add_ln169_383_reg_30387(1),
      I2 => add_ln169_383_reg_30387(0),
      I3 => add_ln169_385_reg_30392(0),
      I4 => add_ln169_383_reg_30387(2),
      I5 => add_ln169_385_reg_30392(2),
      O => \accu_9_fu_492[8]_i_53_n_3\
    );
\accu_9_fu_492[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_383_reg_30387(0),
      I1 => add_ln169_385_reg_30392(0),
      I2 => add_ln169_379_reg_30377(0),
      I3 => add_ln169_381_reg_30382(0),
      I4 => \accu_9_fu_492[8]_i_55_n_3\,
      I5 => \accu_9_fu_492[8]_i_56_n_3\,
      O => \accu_9_fu_492[8]_i_54_n_3\
    );
\accu_9_fu_492[8]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_379_reg_30377(0),
      I1 => add_ln169_381_reg_30382(0),
      I2 => add_ln169_379_reg_30377(1),
      I3 => add_ln169_381_reg_30382(1),
      O => \accu_9_fu_492[8]_i_55_n_3\
    );
\accu_9_fu_492[8]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_383_reg_30387(0),
      I1 => add_ln169_385_reg_30392(0),
      I2 => add_ln169_383_reg_30387(1),
      I3 => add_ln169_385_reg_30392(1),
      O => \accu_9_fu_492[8]_i_56_n_3\
    );
\accu_9_fu_492[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_383_reg_30387(0),
      I1 => add_ln169_385_reg_30392(0),
      I2 => add_ln169_379_reg_30377(0),
      I3 => add_ln169_381_reg_30382(0),
      O => \accu_9_fu_492[8]_i_57_n_3\
    );
\accu_9_fu_492[8]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_393_reg_30407(0),
      I1 => add_ln169_395_reg_30412(0),
      I2 => add_ln169_395_reg_30412(1),
      I3 => add_ln169_393_reg_30407(1),
      I4 => add_ln169_395_reg_30412(2),
      I5 => add_ln169_393_reg_30407(2),
      O => \accu_9_fu_492[8]_i_58_n_3\
    );
\accu_9_fu_492[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_390_reg_30402(0),
      I1 => add_ln169_388_reg_30397(0),
      I2 => add_ln169_395_reg_30412(0),
      I3 => add_ln169_393_reg_30407(0),
      O => \accu_9_fu_492[8]_i_59_n_3\
    );
\accu_9_fu_492[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_15_n_3\,
      I1 => add_ln169_366_reg_30352(3),
      I2 => add_ln169_364_reg_30347(3),
      I3 => \accu_9_fu_492[8]_i_16_n_3\,
      I4 => sext_ln169_279_fu_26090_p1(4),
      O => \accu_9_fu_492[8]_i_6_n_3\
    );
\accu_9_fu_492[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_371_reg_30362(0),
      I1 => add_ln169_369_reg_30357(0),
      I2 => add_ln169_375_reg_30372(0),
      I3 => add_ln169_373_reg_30367(0),
      O => \accu_9_fu_492[8]_i_60_n_3\
    );
\accu_9_fu_492[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00022BBFFFFDD440"
    )
        port map (
      I0 => \accu_9_fu_492[8]_i_17_n_3\,
      I1 => \accu_9_fu_492[8]_i_18_n_3\,
      I2 => \accu_9_fu_492[8]_i_19_n_3\,
      I3 => \accu_9_fu_492[8]_i_20_n_3\,
      I4 => sext_ln169_279_fu_26090_p1(5),
      I5 => \accu_9_fu_492_reg[8]_i_4_n_4\,
      O => \accu_9_fu_492[8]_i_7_n_3\
    );
\accu_9_fu_492[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881177E7EE88117"
    )
        port map (
      I0 => sext_ln169_279_fu_26090_p1(4),
      I1 => \accu_9_fu_492[8]_i_18_n_3\,
      I2 => \accu_9_fu_492[8]_i_19_n_3\,
      I3 => \accu_9_fu_492[8]_i_20_n_3\,
      I4 => sext_ln169_279_fu_26090_p1(5),
      I5 => \accu_9_fu_492[8]_i_17_n_3\,
      O => \accu_9_fu_492[8]_i_8_n_3\
    );
\accu_9_fu_492[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => sext_ln169_279_fu_26090_p1(4),
      I1 => \accu_9_fu_492[8]_i_17_n_3\,
      I2 => \accu_9_fu_492[8]_i_15_n_3\,
      I3 => \accu_9_fu_492[8]_i_21_n_3\,
      I4 => \accu_9_fu_492[8]_i_22_n_3\,
      I5 => sext_ln169_279_fu_26090_p1(3),
      O => \accu_9_fu_492[8]_i_9_n_3\
    );
\accu_9_fu_492_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(0),
      Q => accu_9_fu_492(0),
      R => '0'
    );
\accu_9_fu_492_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(1),
      Q => accu_9_fu_492(1),
      R => '0'
    );
\accu_9_fu_492_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(2),
      Q => accu_9_fu_492(2),
      R => '0'
    );
\accu_9_fu_492_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(3),
      Q => accu_9_fu_492(3),
      R => '0'
    );
\accu_9_fu_492_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_9_fu_492_reg[3]_i_1_n_3\,
      CO(2) => \accu_9_fu_492_reg[3]_i_1_n_4\,
      CO(1) => \accu_9_fu_492_reg[3]_i_1_n_5\,
      CO(0) => \accu_9_fu_492_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_9_fu_492[3]_i_2_n_3\,
      DI(2) => \accu_9_fu_492[3]_i_3_n_3\,
      DI(1) => \accu_9_fu_492[3]_i_4_n_3\,
      DI(0) => add_ln169_362_reg_30342(0),
      O(3 downto 0) => accu_41_fu_26094_p2(3 downto 0),
      S(3) => \accu_9_fu_492[3]_i_5_n_3\,
      S(2) => \accu_9_fu_492[3]_i_6_n_3\,
      S(1) => \accu_9_fu_492[3]_i_7_n_3\,
      S(0) => \accu_9_fu_492[3]_i_8_n_3\
    );
\accu_9_fu_492_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(4),
      Q => accu_9_fu_492(4),
      R => '0'
    );
\accu_9_fu_492_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(5),
      Q => accu_9_fu_492(5),
      R => '0'
    );
\accu_9_fu_492_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(6),
      Q => accu_9_fu_492(6),
      R => '0'
    );
\accu_9_fu_492_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(7),
      Q => accu_9_fu_492(7),
      R => '0'
    );
\accu_9_fu_492_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_9_fu_492_reg[3]_i_1_n_3\,
      CO(3) => \accu_9_fu_492_reg[7]_i_1_n_3\,
      CO(2) => \accu_9_fu_492_reg[7]_i_1_n_4\,
      CO(1) => \accu_9_fu_492_reg[7]_i_1_n_5\,
      CO(0) => \accu_9_fu_492_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_9_fu_492[7]_i_2_n_3\,
      DI(2) => \accu_9_fu_492[7]_i_3_n_3\,
      DI(1) => \accu_9_fu_492[7]_i_4_n_3\,
      DI(0) => \accu_9_fu_492[7]_i_5_n_3\,
      O(3 downto 0) => accu_41_fu_26094_p2(7 downto 4),
      S(3) => \accu_9_fu_492[7]_i_6_n_3\,
      S(2) => \accu_9_fu_492[7]_i_7_n_3\,
      S(1) => \accu_9_fu_492[7]_i_8_n_3\,
      S(0) => \accu_9_fu_492[7]_i_9_n_3\
    );
\accu_9_fu_492_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_9_fu_492_reg[7]_i_10_n_3\,
      CO(2) => \accu_9_fu_492_reg[7]_i_10_n_4\,
      CO(1) => \accu_9_fu_492_reg[7]_i_10_n_5\,
      CO(0) => \accu_9_fu_492_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_9_fu_492[7]_i_16_n_3\,
      DI(2) => \accu_9_fu_492[7]_i_17_n_3\,
      DI(1) => \accu_9_fu_492[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_9_fu_492_reg[7]_i_10_n_7\,
      O(2) => \accu_9_fu_492_reg[7]_i_10_n_8\,
      O(1) => \accu_9_fu_492_reg[7]_i_10_n_9\,
      O(0) => \accu_9_fu_492_reg[7]_i_10_n_10\,
      S(3) => \accu_9_fu_492[7]_i_19_n_3\,
      S(2) => \accu_9_fu_492[7]_i_20_n_3\,
      S(1) => \accu_9_fu_492[7]_i_21_n_3\,
      S(0) => \accu_9_fu_492[7]_i_22_n_3\
    );
\accu_9_fu_492_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_41_fu_26094_p2(8),
      Q => accu_9_fu_492(8),
      R => '0'
    );
\accu_9_fu_492_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_9_fu_492_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_9_fu_492_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_9_fu_492_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_41_fu_26094_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_9_fu_492[8]_i_2_n_3\
    );
\accu_9_fu_492_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_9_fu_492_reg[8]_i_10_n_3\,
      CO(2) => \accu_9_fu_492_reg[8]_i_10_n_4\,
      CO(1) => \accu_9_fu_492_reg[8]_i_10_n_5\,
      CO(0) => \accu_9_fu_492_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_278_fu_26080_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_279_fu_26090_p1(3 downto 0),
      S(3) => \accu_9_fu_492[8]_i_27_n_3\,
      S(2) => \accu_9_fu_492[8]_i_28_n_3\,
      S(1) => \accu_9_fu_492[8]_i_29_n_3\,
      S(0) => \accu_9_fu_492[8]_i_30_n_3\
    );
\accu_9_fu_492_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_9_fu_492_reg[7]_i_10_n_3\,
      CO(3) => \accu_9_fu_492_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_9_fu_492_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_9_fu_492_reg[8]_i_3_n_5\,
      CO(0) => \accu_9_fu_492_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_9_fu_492_reg[8]_i_4_n_4\,
      DI(1) => \accu_9_fu_492[8]_i_5_n_3\,
      DI(0) => \accu_9_fu_492[8]_i_6_n_3\,
      O(3) => \NLW_accu_9_fu_492_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_9_fu_492_reg[8]_i_3_n_8\,
      O(1) => \accu_9_fu_492_reg[8]_i_3_n_9\,
      O(0) => \accu_9_fu_492_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_9_fu_492[8]_i_7_n_3\,
      S(1) => \accu_9_fu_492[8]_i_8_n_3\,
      S(0) => \accu_9_fu_492[8]_i_9_n_3\
    );
\accu_9_fu_492_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_9_fu_492_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_9_fu_492_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_9_fu_492_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_9_fu_492_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_9_fu_492_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_9_fu_492[8]_i_11_n_3\,
      DI(0) => sext_ln169_278_fu_26080_p1(4),
      O(3 downto 2) => \NLW_accu_9_fu_492_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_279_fu_26090_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_9_fu_492[8]_i_13_n_3\,
      S(0) => \accu_9_fu_492[8]_i_14_n_3\
    );
\accu_fu_456[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \accu_fu_456_reg[7]_i_10_n_8\,
      I1 => sub_ln90_37_reg_29572(2),
      I2 => tmp_50_reg_29547,
      I3 => sext_ln90_37_reg_29567(2),
      O => \accu_fu_456[3]_i_10_n_3\
    );
\accu_fu_456[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_37_reg_29567(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_37_reg_29572(1),
      O => \accu_fu_456[3]_i_11_n_3\
    );
\accu_fu_456[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_fu_456(3),
      I2 => add_ln169_2_reg_29577(3),
      I3 => \accu_fu_456_reg[7]_i_10_n_7\,
      O => \accu_fu_456[3]_i_12_n_3\
    );
\accu_fu_456[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln90_37_reg_29572(2),
      I1 => tmp_50_reg_29547,
      I2 => sext_ln90_37_reg_29567(2),
      I3 => \accu_fu_456_reg[7]_i_10_n_8\,
      O => \accu_fu_456[3]_i_13_n_3\
    );
\accu_fu_456[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => add_ln169_2_reg_29577(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_fu_456(2),
      O => \accu_fu_456[3]_i_14_n_3\
    );
\accu_fu_456[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_fu_456(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_fu_456[3]_i_15_n_3\
    );
\accu_fu_456[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B444BBBB4BBB444"
    )
        port map (
      I0 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I1 => accu_fu_456(1),
      I2 => sext_ln90_37_reg_29567(2),
      I3 => tmp_50_reg_29547,
      I4 => sub_ln90_37_reg_29572(1),
      I5 => \accu_fu_456_reg[7]_i_10_n_9\,
      O => \accu_fu_456[3]_i_16_n_3\
    );
\accu_fu_456[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE8E88E8"
    )
        port map (
      I0 => \accu_fu_456[3]_i_9_n_3\,
      I1 => \accu_fu_456[3]_i_10_n_3\,
      I2 => accu_fu_456(2),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_2_reg_29577(2),
      O => \accu_fu_456[3]_i_2_n_3\
    );
\accu_fu_456[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_fu_456[3]_i_9_n_3\,
      I1 => add_ln169_2_reg_29577(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_fu_456(2),
      I4 => \accu_fu_456[3]_i_10_n_3\,
      O => \accu_fu_456[3]_i_3_n_3\
    );
\accu_fu_456[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => \accu_fu_456_reg[7]_i_10_n_9\,
      I1 => \accu_fu_456[3]_i_11_n_3\,
      I2 => accu_fu_456(1),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_2_reg_29577(1),
      O => \accu_fu_456[3]_i_4_n_3\
    );
\accu_fu_456[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AA59555955A6AA"
    )
        port map (
      I0 => \accu_fu_456[3]_i_2_n_3\,
      I1 => accu_fu_456(2),
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => add_ln169_2_reg_29577(2),
      I4 => \accu_fu_456[3]_i_12_n_3\,
      I5 => \accu_fu_456[3]_i_13_n_3\,
      O => \accu_fu_456[3]_i_5_n_3\
    );
\accu_fu_456[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \accu_fu_456[3]_i_10_n_3\,
      I1 => \accu_fu_456[3]_i_14_n_3\,
      I2 => \accu_fu_456[3]_i_15_n_3\,
      I3 => \accu_fu_456[3]_i_11_n_3\,
      I4 => \accu_fu_456_reg[7]_i_10_n_9\,
      I5 => add_ln169_2_reg_29577(1),
      O => \accu_fu_456[3]_i_6_n_3\
    );
\accu_fu_456[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999696669666"
    )
        port map (
      I0 => add_ln169_2_reg_29577(1),
      I1 => \accu_fu_456[3]_i_16_n_3\,
      I2 => \accu_fu_456_reg[7]_i_10_n_10\,
      I3 => sub_ln90_37_reg_29572(0),
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => accu_fu_456(0),
      O => \accu_fu_456[3]_i_7_n_3\
    );
\accu_fu_456[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99696696"
    )
        port map (
      I0 => sub_ln90_37_reg_29572(0),
      I1 => \accu_fu_456_reg[7]_i_10_n_10\,
      I2 => accu_fu_456(0),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => add_ln169_2_reg_29577(0),
      O => \accu_fu_456[3]_i_8_n_3\
    );
\accu_fu_456[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2202020F220"
    )
        port map (
      I0 => accu_fu_456(1),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => \accu_fu_456_reg[7]_i_10_n_9\,
      I3 => sub_ln90_37_reg_29572(1),
      I4 => tmp_50_reg_29547,
      I5 => sext_ln90_37_reg_29567(2),
      O => \accu_fu_456[3]_i_9_n_3\
    );
\accu_fu_456[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_fu_456(3),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_fu_456[7]_i_11_n_3\
    );
\accu_fu_456[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => add_ln169_2_reg_29577(2),
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_fu_456(2),
      O => \accu_fu_456[7]_i_12_n_3\
    );
\accu_fu_456[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sext_ln90_37_reg_29567(2),
      I1 => tmp_50_reg_29547,
      I2 => sub_ln90_37_reg_29572(2),
      O => \accu_fu_456[7]_i_13_n_3\
    );
\accu_fu_456[7]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \accu_fu_456_reg[8]_i_3_n_8\,
      I1 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I2 => accu_fu_456(6),
      O => \accu_fu_456[7]_i_14_n_3\
    );
\accu_fu_456[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => add_ln169_2_reg_29577(3),
      I1 => \accu_fu_456_reg[7]_i_10_n_7\,
      I2 => accu_fu_456(3),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      O => \accu_fu_456[7]_i_15_n_3\
    );
\accu_fu_456[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => \accu_fu_456[7]_i_23_n_3\,
      I1 => \accu_fu_456[7]_i_24_n_3\,
      I2 => \accu_fu_456[7]_i_25_n_3\,
      I3 => sext_ln169_27_fu_24344_p1(2),
      I4 => \accu_fu_456[7]_i_26_n_3\,
      O => \accu_fu_456[7]_i_16_n_3\
    );
\accu_fu_456[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82282828EBBEBEBE"
    )
        port map (
      I0 => sext_ln169_27_fu_24344_p1(1),
      I1 => add_ln169_4_reg_29582(1),
      I2 => add_ln169_6_reg_29587(1),
      I3 => add_ln169_4_reg_29582(0),
      I4 => add_ln169_6_reg_29587(0),
      I5 => \accu_fu_456[7]_i_27_n_3\,
      O => \accu_fu_456[7]_i_17_n_3\
    );
\accu_fu_456[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => sext_ln169_27_fu_24344_p1(0),
      I1 => add_ln169_6_reg_29587(0),
      I2 => add_ln169_4_reg_29582(0),
      I3 => \accu_fu_456[7]_i_28_n_3\,
      O => \accu_fu_456[7]_i_18_n_3\
    );
\accu_fu_456[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \accu_fu_456[7]_i_16_n_3\,
      I1 => \accu_fu_456[8]_i_23_n_3\,
      I2 => add_ln169_4_reg_29582(3),
      I3 => add_ln169_6_reg_29587(3),
      I4 => \accu_fu_456[8]_i_16_n_3\,
      I5 => sext_ln169_27_fu_24344_p1(3),
      O => \accu_fu_456[7]_i_19_n_3\
    );
\accu_fu_456[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_fu_456(5),
      I1 => \accu_fu_456_reg[8]_i_3_n_9\,
      I2 => accu_fu_456(6),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => \accu_fu_456_reg[8]_i_3_n_8\,
      O => \accu_fu_456[7]_i_2_n_3\
    );
\accu_fu_456[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \accu_fu_456[7]_i_23_n_3\,
      I1 => \accu_fu_456[7]_i_24_n_3\,
      I2 => \accu_fu_456[7]_i_25_n_3\,
      I3 => \accu_fu_456[7]_i_17_n_3\,
      I4 => \accu_fu_456[7]_i_26_n_3\,
      I5 => sext_ln169_27_fu_24344_p1(2),
      O => \accu_fu_456[7]_i_20_n_3\
    );
\accu_fu_456[7]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_fu_456[7]_i_18_n_3\,
      I1 => \accu_fu_456[7]_i_29_n_3\,
      I2 => \accu_fu_456[7]_i_27_n_3\,
      I3 => sext_ln169_27_fu_24344_p1(1),
      O => \accu_fu_456[7]_i_21_n_3\
    );
\accu_fu_456[7]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_27_fu_24344_p1(0),
      I1 => add_ln169_6_reg_29587(0),
      I2 => add_ln169_4_reg_29582(0),
      I3 => \accu_fu_456[7]_i_28_n_3\,
      O => \accu_fu_456[7]_i_22_n_3\
    );
\accu_fu_456[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD44DD44DDDDD"
    )
        port map (
      I0 => \accu_fu_456[7]_i_30_n_3\,
      I1 => \accu_fu_456[7]_i_31_n_3\,
      I2 => add_ln169_11_reg_29597(0),
      I3 => add_ln169_9_reg_29592(0),
      I4 => add_ln169_15_reg_29607(0),
      I5 => add_ln169_13_reg_29602(0),
      O => \accu_fu_456[7]_i_23_n_3\
    );
\accu_fu_456[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996966696669666"
    )
        port map (
      I0 => add_ln169_15_reg_29607(2),
      I1 => add_ln169_13_reg_29602(2),
      I2 => add_ln169_15_reg_29607(1),
      I3 => add_ln169_13_reg_29602(1),
      I4 => add_ln169_15_reg_29607(0),
      I5 => add_ln169_13_reg_29602(0),
      O => \accu_fu_456[7]_i_24_n_3\
    );
\accu_fu_456[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => add_ln169_11_reg_29597(2),
      I1 => add_ln169_9_reg_29592(2),
      I2 => add_ln169_11_reg_29597(0),
      I3 => add_ln169_9_reg_29592(0),
      I4 => add_ln169_11_reg_29597(1),
      I5 => add_ln169_9_reg_29592(1),
      O => \accu_fu_456[7]_i_25_n_3\
    );
\accu_fu_456[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999966696666666"
    )
        port map (
      I0 => add_ln169_6_reg_29587(2),
      I1 => add_ln169_4_reg_29582(2),
      I2 => add_ln169_6_reg_29587(0),
      I3 => add_ln169_4_reg_29582(0),
      I4 => add_ln169_6_reg_29587(1),
      I5 => add_ln169_4_reg_29582(1),
      O => \accu_fu_456[7]_i_26_n_3\
    );
\accu_fu_456[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_13_reg_29602(0),
      I1 => add_ln169_15_reg_29607(0),
      I2 => add_ln169_9_reg_29592(0),
      I3 => add_ln169_11_reg_29597(0),
      I4 => \accu_fu_456[7]_i_31_n_3\,
      I5 => \accu_fu_456[7]_i_30_n_3\,
      O => \accu_fu_456[7]_i_27_n_3\
    );
\accu_fu_456[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_11_reg_29597(0),
      I1 => add_ln169_9_reg_29592(0),
      I2 => add_ln169_15_reg_29607(0),
      I3 => add_ln169_13_reg_29602(0),
      O => \accu_fu_456[7]_i_28_n_3\
    );
\accu_fu_456[7]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_6_reg_29587(0),
      I1 => add_ln169_4_reg_29582(0),
      I2 => add_ln169_6_reg_29587(1),
      I3 => add_ln169_4_reg_29582(1),
      O => \accu_fu_456[7]_i_29_n_3\
    );
\accu_fu_456[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0CC0E"
    )
        port map (
      I0 => accu_fu_456(4),
      I1 => \accu_fu_456_reg[8]_i_3_n_10\,
      I2 => accu_fu_456(5),
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => \accu_fu_456_reg[8]_i_3_n_9\,
      O => \accu_fu_456[7]_i_3_n_3\
    );
\accu_fu_456[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_15_reg_29607(0),
      I1 => add_ln169_13_reg_29602(0),
      I2 => add_ln169_15_reg_29607(1),
      I3 => add_ln169_13_reg_29602(1),
      O => \accu_fu_456[7]_i_30_n_3\
    );
\accu_fu_456[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_11_reg_29597(0),
      I1 => add_ln169_9_reg_29592(0),
      I2 => add_ln169_11_reg_29597(1),
      I3 => add_ln169_9_reg_29592(1),
      O => \accu_fu_456[7]_i_31_n_3\
    );
\accu_fu_456[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0900000039390900"
    )
        port map (
      I0 => accu_fu_456(4),
      I1 => \accu_fu_456_reg[8]_i_3_n_10\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_fu_456(3),
      I4 => \accu_fu_456_reg[7]_i_10_n_7\,
      I5 => add_ln169_2_reg_29577(3),
      O => \accu_fu_456[7]_i_4_n_3\
    );
\accu_fu_456[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF696900FF69FF69"
    )
        port map (
      I0 => \accu_fu_456[7]_i_11_n_3\,
      I1 => add_ln169_2_reg_29577(3),
      I2 => \accu_fu_456_reg[7]_i_10_n_7\,
      I3 => \accu_fu_456[7]_i_12_n_3\,
      I4 => \accu_fu_456_reg[7]_i_10_n_8\,
      I5 => \accu_fu_456[7]_i_13_n_3\,
      O => \accu_fu_456[7]_i_5_n_3\
    );
\accu_fu_456[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666996996966"
    )
        port map (
      I0 => \accu_fu_456[7]_i_2_n_3\,
      I1 => \accu_fu_456_reg[8]_i_3_n_3\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_fu_456(7),
      I4 => \accu_fu_456_reg[8]_i_3_n_8\,
      I5 => accu_fu_456(6),
      O => \accu_fu_456[7]_i_6_n_3\
    );
\accu_fu_456[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A51EF0F0A5F0E1"
    )
        port map (
      I0 => \accu_fu_456_reg[8]_i_3_n_10\,
      I1 => accu_fu_456(4),
      I2 => \accu_fu_456[7]_i_14_n_3\,
      I3 => \accu_fu_456_reg[8]_i_3_n_9\,
      I4 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I5 => accu_fu_456(5),
      O => \accu_fu_456[7]_i_7_n_3\
    );
\accu_fu_456[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966999669669699"
    )
        port map (
      I0 => \accu_fu_456[7]_i_4_n_3\,
      I1 => \accu_fu_456_reg[8]_i_3_n_9\,
      I2 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I3 => accu_fu_456(5),
      I4 => \accu_fu_456_reg[8]_i_3_n_10\,
      I5 => accu_fu_456(4),
      O => \accu_fu_456[7]_i_8_n_3\
    );
\accu_fu_456[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => \accu_fu_456[7]_i_5_n_3\,
      I1 => \accu_fu_456[7]_i_15_n_3\,
      I2 => \accu_fu_456_reg[8]_i_3_n_10\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_fu_456(4),
      O => \accu_fu_456[7]_i_9_n_3\
    );
\accu_fu_456[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002022B2BBFBFFF"
    )
        port map (
      I0 => \accu_fu_456[8]_i_32_n_3\,
      I1 => \accu_fu_456[8]_i_33_n_3\,
      I2 => add_ln169_28_reg_29632(3),
      I3 => add_ln169_30_reg_29637(3),
      I4 => \accu_fu_456[8]_i_34_n_3\,
      I5 => \accu_fu_456[8]_i_35_n_3\,
      O => \accu_fu_456[8]_i_11_n_3\
    );
\accu_fu_456[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \accu_fu_456[8]_i_32_n_3\,
      I1 => \accu_fu_456[8]_i_36_n_3\,
      I2 => \accu_fu_456[8]_i_34_n_3\,
      I3 => \accu_fu_456[8]_i_37_n_3\,
      I4 => \accu_fu_456[8]_i_35_n_3\,
      O => sext_ln169_26_fu_24334_p1(4)
    );
\accu_fu_456[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995595A9AA99A9"
    )
        port map (
      I0 => \accu_fu_456[8]_i_11_n_3\,
      I1 => \accu_fu_456[8]_i_38_n_3\,
      I2 => add_ln169_23_reg_29622(3),
      I3 => \accu_fu_456[8]_i_39_n_3\,
      I4 => add_ln169_25_reg_29627(3),
      I5 => \accu_fu_456[8]_i_40_n_3\,
      O => \accu_fu_456[8]_i_13_n_3\
    );
\accu_fu_456[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996996996696"
    )
        port map (
      I0 => sext_ln169_26_fu_24334_p1(4),
      I1 => \accu_fu_456[8]_i_40_n_3\,
      I2 => add_ln169_25_reg_29627(3),
      I3 => \accu_fu_456[8]_i_39_n_3\,
      I4 => add_ln169_23_reg_29622(3),
      I5 => \accu_fu_456[8]_i_38_n_3\,
      O => \accu_fu_456[8]_i_14_n_3\
    );
\accu_fu_456[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A99595569556566A"
    )
        port map (
      I0 => \accu_fu_456[8]_i_20_n_3\,
      I1 => \accu_fu_456[8]_i_41_n_3\,
      I2 => \accu_fu_456[8]_i_42_n_3\,
      I3 => add_ln169_15_reg_29607(3),
      I4 => add_ln169_13_reg_29602(3),
      I5 => \accu_fu_456[8]_i_43_n_3\,
      O => \accu_fu_456[8]_i_15_n_3\
    );
\accu_fu_456[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => add_ln169_4_reg_29582(1),
      I1 => add_ln169_6_reg_29587(1),
      I2 => add_ln169_4_reg_29582(0),
      I3 => add_ln169_6_reg_29587(0),
      I4 => add_ln169_4_reg_29582(2),
      I5 => add_ln169_6_reg_29587(2),
      O => \accu_fu_456[8]_i_16_n_3\
    );
\accu_fu_456[8]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_6_reg_29587(3),
      I1 => add_ln169_4_reg_29582(3),
      I2 => \accu_fu_456[8]_i_16_n_3\,
      O => \accu_fu_456[8]_i_17_n_3\
    );
\accu_fu_456[8]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \accu_fu_456[8]_i_44_n_3\,
      I1 => \accu_fu_456[8]_i_42_n_3\,
      I2 => \accu_fu_456[8]_i_41_n_3\,
      O => \accu_fu_456[8]_i_18_n_3\
    );
\accu_fu_456[8]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \accu_fu_456[8]_i_43_n_3\,
      I1 => add_ln169_13_reg_29602(3),
      I2 => add_ln169_15_reg_29607(3),
      O => \accu_fu_456[8]_i_19_n_3\
    );
\accu_fu_456[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFE5F015FE05F1F"
    )
        port map (
      I0 => \accu_fu_456_reg[8]_i_3_n_8\,
      I1 => accu_fu_456(6),
      I2 => \accu_fu_456_reg[8]_i_3_n_3\,
      I3 => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      I4 => accu_fu_456(8),
      I5 => accu_fu_456(7),
      O => \accu_fu_456[8]_i_2_n_3\
    );
\accu_fu_456[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => add_ln169_9_reg_29592(3),
      I1 => add_ln169_11_reg_29597(3),
      I2 => \accu_fu_456[8]_i_45_n_3\,
      O => \accu_fu_456[8]_i_20_n_3\
    );
\accu_fu_456[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \accu_fu_456[8]_i_17_n_3\,
      I1 => \accu_fu_456[8]_i_44_n_3\,
      I2 => \accu_fu_456[8]_i_42_n_3\,
      I3 => \accu_fu_456[8]_i_41_n_3\,
      I4 => \accu_fu_456[8]_i_19_n_3\,
      I5 => \accu_fu_456[8]_i_20_n_3\,
      O => \accu_fu_456[8]_i_21_n_3\
    );
\accu_fu_456[8]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_fu_456[8]_i_16_n_3\,
      I1 => add_ln169_6_reg_29587(3),
      I2 => add_ln169_4_reg_29582(3),
      O => \accu_fu_456[8]_i_22_n_3\
    );
\accu_fu_456[8]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_fu_456[8]_i_41_n_3\,
      I1 => \accu_fu_456[8]_i_42_n_3\,
      I2 => \accu_fu_456[8]_i_44_n_3\,
      O => \accu_fu_456[8]_i_23_n_3\
    );
\accu_fu_456[8]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_fu_456[8]_i_34_n_3\,
      I1 => \accu_fu_456[8]_i_36_n_3\,
      I2 => \accu_fu_456[8]_i_32_n_3\,
      O => sext_ln169_26_fu_24334_p1(3)
    );
\accu_fu_456[8]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_fu_456[8]_i_46_n_3\,
      I1 => \accu_fu_456[8]_i_47_n_3\,
      I2 => \accu_fu_456[8]_i_48_n_3\,
      O => sext_ln169_26_fu_24334_p1(2)
    );
\accu_fu_456[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660F99FF99F0660"
    )
        port map (
      I0 => add_ln169_33_reg_29642(0),
      I1 => add_ln169_35_reg_29647(0),
      I2 => add_ln169_28_reg_29632(0),
      I3 => add_ln169_30_reg_29637(0),
      I4 => \accu_fu_456[8]_i_49_n_3\,
      I5 => \accu_fu_456[8]_i_50_n_3\,
      O => sext_ln169_26_fu_24334_p1(1)
    );
\accu_fu_456[8]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln169_30_reg_29637(0),
      I1 => add_ln169_28_reg_29632(0),
      I2 => add_ln169_35_reg_29647(0),
      I3 => add_ln169_33_reg_29642(0),
      O => sext_ln169_26_fu_24334_p1(0)
    );
\accu_fu_456[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => sext_ln169_26_fu_24334_p1(3),
      I1 => \accu_fu_456[8]_i_51_n_3\,
      I2 => add_ln169_21_reg_29617(3),
      I3 => add_ln169_19_reg_29612(3),
      I4 => \accu_fu_456[8]_i_52_n_3\,
      I5 => \accu_fu_456[8]_i_53_n_3\,
      O => \accu_fu_456[8]_i_28_n_3\
    );
\accu_fu_456[8]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_26_fu_24334_p1(2),
      I1 => \accu_fu_456[8]_i_54_n_3\,
      I2 => \accu_fu_456[8]_i_55_n_3\,
      I3 => \accu_fu_456[8]_i_56_n_3\,
      O => \accu_fu_456[8]_i_29_n_3\
    );
\accu_fu_456[8]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sext_ln169_26_fu_24334_p1(1),
      I1 => \accu_fu_456[8]_i_57_n_3\,
      I2 => \accu_fu_456[8]_i_58_n_3\,
      I3 => \accu_fu_456[8]_i_59_n_3\,
      O => \accu_fu_456[8]_i_30_n_3\
    );
\accu_fu_456[8]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sext_ln169_26_fu_24334_p1(0),
      I1 => add_ln169_21_reg_29617(0),
      I2 => add_ln169_19_reg_29612(0),
      I3 => add_ln169_25_reg_29627(0),
      I4 => add_ln169_23_reg_29622(0),
      O => \accu_fu_456[8]_i_31_n_3\
    );
\accu_fu_456[8]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \accu_fu_456[8]_i_49_n_3\,
      I1 => \accu_fu_456[8]_i_50_n_3\,
      I2 => \accu_fu_456[8]_i_60_n_3\,
      I3 => \accu_fu_456[8]_i_47_n_3\,
      I4 => \accu_fu_456[8]_i_46_n_3\,
      O => \accu_fu_456[8]_i_32_n_3\
    );
\accu_fu_456[8]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_28_reg_29632(0),
      I1 => add_ln169_30_reg_29637(0),
      I2 => add_ln169_30_reg_29637(1),
      I3 => add_ln169_28_reg_29632(1),
      I4 => add_ln169_30_reg_29637(2),
      I5 => add_ln169_28_reg_29632(2),
      O => \accu_fu_456[8]_i_33_n_3\
    );
\accu_fu_456[8]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_35_reg_29647(3),
      I1 => add_ln169_33_reg_29642(3),
      I2 => \accu_fu_456[8]_i_61_n_3\,
      O => \accu_fu_456[8]_i_34_n_3\
    );
\accu_fu_456[8]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_33_reg_29642(3),
      I1 => add_ln169_35_reg_29647(3),
      I2 => \accu_fu_456[8]_i_61_n_3\,
      O => \accu_fu_456[8]_i_35_n_3\
    );
\accu_fu_456[8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_30_reg_29637(3),
      I1 => add_ln169_28_reg_29632(3),
      I2 => \accu_fu_456[8]_i_33_n_3\,
      O => \accu_fu_456[8]_i_36_n_3\
    );
\accu_fu_456[8]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln169_28_reg_29632(3),
      I1 => add_ln169_30_reg_29637(3),
      I2 => \accu_fu_456[8]_i_33_n_3\,
      O => \accu_fu_456[8]_i_37_n_3\
    );
\accu_fu_456[8]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => add_ln169_19_reg_29612(3),
      I1 => \accu_fu_456[8]_i_51_n_3\,
      I2 => add_ln169_21_reg_29617(3),
      O => \accu_fu_456[8]_i_38_n_3\
    );
\accu_fu_456[8]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_25_reg_29627(0),
      I1 => add_ln169_23_reg_29622(0),
      I2 => add_ln169_23_reg_29622(1),
      I3 => add_ln169_25_reg_29627(1),
      I4 => add_ln169_23_reg_29622(2),
      I5 => add_ln169_25_reg_29627(2),
      O => \accu_fu_456[8]_i_39_n_3\
    );
\accu_fu_456[8]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8228EBBE"
    )
        port map (
      I0 => \accu_fu_456[8]_i_53_n_3\,
      I1 => \accu_fu_456[8]_i_51_n_3\,
      I2 => add_ln169_21_reg_29617(3),
      I3 => add_ln169_19_reg_29612(3),
      I4 => \accu_fu_456[8]_i_52_n_3\,
      O => \accu_fu_456[8]_i_40_n_3\
    );
\accu_fu_456[8]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D4D4FF"
    )
        port map (
      I0 => \accu_fu_456[7]_i_30_n_3\,
      I1 => \accu_fu_456[7]_i_31_n_3\,
      I2 => \accu_fu_456[8]_i_62_n_3\,
      I3 => \accu_fu_456[7]_i_24_n_3\,
      I4 => \accu_fu_456[7]_i_25_n_3\,
      O => \accu_fu_456[8]_i_41_n_3\
    );
\accu_fu_456[8]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_11_reg_29597(3),
      I1 => add_ln169_9_reg_29592(3),
      I2 => \accu_fu_456[8]_i_45_n_3\,
      O => \accu_fu_456[8]_i_42_n_3\
    );
\accu_fu_456[8]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_13_reg_29602(0),
      I1 => add_ln169_15_reg_29607(0),
      I2 => add_ln169_13_reg_29602(1),
      I3 => add_ln169_15_reg_29607(1),
      I4 => add_ln169_15_reg_29607(2),
      I5 => add_ln169_13_reg_29602(2),
      O => \accu_fu_456[8]_i_43_n_3\
    );
\accu_fu_456[8]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln169_15_reg_29607(3),
      I1 => add_ln169_13_reg_29602(3),
      I2 => \accu_fu_456[8]_i_43_n_3\,
      O => \accu_fu_456[8]_i_44_n_3\
    );
\accu_fu_456[8]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017771777FFFF"
    )
        port map (
      I0 => add_ln169_9_reg_29592(1),
      I1 => add_ln169_11_reg_29597(1),
      I2 => add_ln169_9_reg_29592(0),
      I3 => add_ln169_11_reg_29597(0),
      I4 => add_ln169_9_reg_29592(2),
      I5 => add_ln169_11_reg_29597(2),
      O => \accu_fu_456[8]_i_45_n_3\
    );
\accu_fu_456[8]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_35_reg_29647(2),
      I1 => add_ln169_33_reg_29642(2),
      I2 => add_ln169_33_reg_29642(1),
      I3 => add_ln169_35_reg_29647(1),
      I4 => add_ln169_35_reg_29647(0),
      I5 => add_ln169_33_reg_29642(0),
      O => \accu_fu_456[8]_i_46_n_3\
    );
\accu_fu_456[8]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669699969996999"
    )
        port map (
      I0 => add_ln169_30_reg_29637(2),
      I1 => add_ln169_28_reg_29632(2),
      I2 => add_ln169_28_reg_29632(1),
      I3 => add_ln169_30_reg_29637(1),
      I4 => add_ln169_30_reg_29637(0),
      I5 => add_ln169_28_reg_29632(0),
      O => \accu_fu_456[8]_i_47_n_3\
    );
\accu_fu_456[8]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888EE88EE88888"
    )
        port map (
      I0 => \accu_fu_456[8]_i_49_n_3\,
      I1 => \accu_fu_456[8]_i_50_n_3\,
      I2 => add_ln169_30_reg_29637(0),
      I3 => add_ln169_28_reg_29632(0),
      I4 => add_ln169_35_reg_29647(0),
      I5 => add_ln169_33_reg_29642(0),
      O => \accu_fu_456[8]_i_48_n_3\
    );
\accu_fu_456[8]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_30_reg_29637(0),
      I1 => add_ln169_28_reg_29632(0),
      I2 => add_ln169_28_reg_29632(1),
      I3 => add_ln169_30_reg_29637(1),
      O => \accu_fu_456[8]_i_49_n_3\
    );
\accu_fu_456[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22282888"
    )
        port map (
      I0 => sext_ln169_27_fu_24344_p1(4),
      I1 => \accu_fu_456[8]_i_15_n_3\,
      I2 => add_ln169_6_reg_29587(3),
      I3 => add_ln169_4_reg_29582(3),
      I4 => \accu_fu_456[8]_i_16_n_3\,
      O => \accu_fu_456[8]_i_5_n_3\
    );
\accu_fu_456[8]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => add_ln169_35_reg_29647(0),
      I1 => add_ln169_33_reg_29642(0),
      I2 => add_ln169_35_reg_29647(1),
      I3 => add_ln169_33_reg_29642(1),
      O => \accu_fu_456[8]_i_50_n_3\
    );
\accu_fu_456[8]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF880F8800000"
    )
        port map (
      I0 => add_ln169_21_reg_29617(0),
      I1 => add_ln169_19_reg_29612(0),
      I2 => add_ln169_19_reg_29612(1),
      I3 => add_ln169_21_reg_29617(1),
      I4 => add_ln169_19_reg_29612(2),
      I5 => add_ln169_21_reg_29617(2),
      O => \accu_fu_456[8]_i_51_n_3\
    );
\accu_fu_456[8]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln169_23_reg_29622(3),
      I1 => add_ln169_25_reg_29627(3),
      I2 => \accu_fu_456[8]_i_39_n_3\,
      O => \accu_fu_456[8]_i_52_n_3\
    );
\accu_fu_456[8]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002B2BFF"
    )
        port map (
      I0 => \accu_fu_456[8]_i_59_n_3\,
      I1 => \accu_fu_456[8]_i_57_n_3\,
      I2 => \accu_fu_456[8]_i_58_n_3\,
      I3 => \accu_fu_456[8]_i_54_n_3\,
      I4 => \accu_fu_456[8]_i_55_n_3\,
      O => \accu_fu_456[8]_i_53_n_3\
    );
\accu_fu_456[8]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_21_reg_29617(1),
      I1 => add_ln169_19_reg_29612(1),
      I2 => add_ln169_19_reg_29612(0),
      I3 => add_ln169_21_reg_29617(0),
      I4 => add_ln169_19_reg_29612(2),
      I5 => add_ln169_21_reg_29617(2),
      O => \accu_fu_456[8]_i_54_n_3\
    );
\accu_fu_456[8]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1777E888E8881777"
    )
        port map (
      I0 => add_ln169_25_reg_29627(1),
      I1 => add_ln169_23_reg_29622(1),
      I2 => add_ln169_23_reg_29622(0),
      I3 => add_ln169_25_reg_29627(0),
      I4 => add_ln169_23_reg_29622(2),
      I5 => add_ln169_25_reg_29627(2),
      O => \accu_fu_456[8]_i_55_n_3\
    );
\accu_fu_456[8]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000006600660FFFF"
    )
        port map (
      I0 => add_ln169_23_reg_29622(0),
      I1 => add_ln169_25_reg_29627(0),
      I2 => add_ln169_19_reg_29612(0),
      I3 => add_ln169_21_reg_29617(0),
      I4 => \accu_fu_456[8]_i_57_n_3\,
      I5 => \accu_fu_456[8]_i_58_n_3\,
      O => \accu_fu_456[8]_i_56_n_3\
    );
\accu_fu_456[8]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_19_reg_29612(0),
      I1 => add_ln169_21_reg_29617(0),
      I2 => add_ln169_19_reg_29612(1),
      I3 => add_ln169_21_reg_29617(1),
      O => \accu_fu_456[8]_i_57_n_3\
    );
\accu_fu_456[8]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => add_ln169_23_reg_29622(0),
      I1 => add_ln169_25_reg_29627(0),
      I2 => add_ln169_23_reg_29622(1),
      I3 => add_ln169_25_reg_29627(1),
      O => \accu_fu_456[8]_i_58_n_3\
    );
\accu_fu_456[8]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0660"
    )
        port map (
      I0 => add_ln169_23_reg_29622(0),
      I1 => add_ln169_25_reg_29627(0),
      I2 => add_ln169_19_reg_29612(0),
      I3 => add_ln169_21_reg_29617(0),
      O => \accu_fu_456[8]_i_59_n_3\
    );
\accu_fu_456[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \accu_fu_456[8]_i_15_n_3\,
      I1 => add_ln169_6_reg_29587(3),
      I2 => add_ln169_4_reg_29582(3),
      I3 => \accu_fu_456[8]_i_16_n_3\,
      I4 => sext_ln169_27_fu_24344_p1(4),
      O => \accu_fu_456[8]_i_6_n_3\
    );
\accu_fu_456[8]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_30_reg_29637(0),
      I1 => add_ln169_28_reg_29632(0),
      I2 => add_ln169_35_reg_29647(0),
      I3 => add_ln169_33_reg_29642(0),
      O => \accu_fu_456[8]_i_60_n_3\
    );
\accu_fu_456[8]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077F077FFFFF"
    )
        port map (
      I0 => add_ln169_33_reg_29642(0),
      I1 => add_ln169_35_reg_29647(0),
      I2 => add_ln169_35_reg_29647(1),
      I3 => add_ln169_33_reg_29642(1),
      I4 => add_ln169_35_reg_29647(2),
      I5 => add_ln169_33_reg_29642(2),
      O => \accu_fu_456[8]_i_61_n_3\
    );
\accu_fu_456[8]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F99F"
    )
        port map (
      I0 => add_ln169_11_reg_29597(0),
      I1 => add_ln169_9_reg_29592(0),
      I2 => add_ln169_15_reg_29607(0),
      I3 => add_ln169_13_reg_29602(0),
      O => \accu_fu_456[8]_i_62_n_3\
    );
\accu_fu_456[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00022BBFFFFDD440"
    )
        port map (
      I0 => \accu_fu_456[8]_i_17_n_3\,
      I1 => \accu_fu_456[8]_i_18_n_3\,
      I2 => \accu_fu_456[8]_i_19_n_3\,
      I3 => \accu_fu_456[8]_i_20_n_3\,
      I4 => sext_ln169_27_fu_24344_p1(5),
      I5 => \accu_fu_456_reg[8]_i_4_n_4\,
      O => \accu_fu_456[8]_i_7_n_3\
    );
\accu_fu_456[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E881177E7EE88117"
    )
        port map (
      I0 => sext_ln169_27_fu_24344_p1(4),
      I1 => \accu_fu_456[8]_i_18_n_3\,
      I2 => \accu_fu_456[8]_i_19_n_3\,
      I3 => \accu_fu_456[8]_i_20_n_3\,
      I4 => sext_ln169_27_fu_24344_p1(5),
      I5 => \accu_fu_456[8]_i_17_n_3\,
      O => \accu_fu_456[8]_i_8_n_3\
    );
\accu_fu_456[8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69996669"
    )
        port map (
      I0 => sext_ln169_27_fu_24344_p1(4),
      I1 => \accu_fu_456[8]_i_21_n_3\,
      I2 => \accu_fu_456[8]_i_22_n_3\,
      I3 => \accu_fu_456[8]_i_23_n_3\,
      I4 => sext_ln169_27_fu_24344_p1(3),
      O => \accu_fu_456[8]_i_9_n_3\
    );
\accu_fu_456_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(0),
      Q => accu_fu_456(0),
      R => '0'
    );
\accu_fu_456_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(1),
      Q => accu_fu_456(1),
      R => '0'
    );
\accu_fu_456_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(2),
      Q => accu_fu_456(2),
      R => '0'
    );
\accu_fu_456_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(3),
      Q => accu_fu_456(3),
      R => '0'
    );
\accu_fu_456_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_fu_456_reg[3]_i_1_n_3\,
      CO(2) => \accu_fu_456_reg[3]_i_1_n_4\,
      CO(1) => \accu_fu_456_reg[3]_i_1_n_5\,
      CO(0) => \accu_fu_456_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_fu_456[3]_i_2_n_3\,
      DI(2) => \accu_fu_456[3]_i_3_n_3\,
      DI(1) => \accu_fu_456[3]_i_4_n_3\,
      DI(0) => add_ln169_2_reg_29577(0),
      O(3 downto 0) => accu_32_fu_24348_p2(3 downto 0),
      S(3) => \accu_fu_456[3]_i_5_n_3\,
      S(2) => \accu_fu_456[3]_i_6_n_3\,
      S(1) => \accu_fu_456[3]_i_7_n_3\,
      S(0) => \accu_fu_456[3]_i_8_n_3\
    );
\accu_fu_456_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(4),
      Q => accu_fu_456(4),
      R => '0'
    );
\accu_fu_456_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(5),
      Q => accu_fu_456(5),
      R => '0'
    );
\accu_fu_456_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(6),
      Q => accu_fu_456(6),
      R => '0'
    );
\accu_fu_456_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(7),
      Q => accu_fu_456(7),
      R => '0'
    );
\accu_fu_456_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_fu_456_reg[3]_i_1_n_3\,
      CO(3) => \accu_fu_456_reg[7]_i_1_n_3\,
      CO(2) => \accu_fu_456_reg[7]_i_1_n_4\,
      CO(1) => \accu_fu_456_reg[7]_i_1_n_5\,
      CO(0) => \accu_fu_456_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_fu_456[7]_i_2_n_3\,
      DI(2) => \accu_fu_456[7]_i_3_n_3\,
      DI(1) => \accu_fu_456[7]_i_4_n_3\,
      DI(0) => \accu_fu_456[7]_i_5_n_3\,
      O(3 downto 0) => accu_32_fu_24348_p2(7 downto 4),
      S(3) => \accu_fu_456[7]_i_6_n_3\,
      S(2) => \accu_fu_456[7]_i_7_n_3\,
      S(1) => \accu_fu_456[7]_i_8_n_3\,
      S(0) => \accu_fu_456[7]_i_9_n_3\
    );
\accu_fu_456_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_fu_456_reg[7]_i_10_n_3\,
      CO(2) => \accu_fu_456_reg[7]_i_10_n_4\,
      CO(1) => \accu_fu_456_reg[7]_i_10_n_5\,
      CO(0) => \accu_fu_456_reg[7]_i_10_n_6\,
      CYINIT => '0',
      DI(3) => \accu_fu_456[7]_i_16_n_3\,
      DI(2) => \accu_fu_456[7]_i_17_n_3\,
      DI(1) => \accu_fu_456[7]_i_18_n_3\,
      DI(0) => '0',
      O(3) => \accu_fu_456_reg[7]_i_10_n_7\,
      O(2) => \accu_fu_456_reg[7]_i_10_n_8\,
      O(1) => \accu_fu_456_reg[7]_i_10_n_9\,
      O(0) => \accu_fu_456_reg[7]_i_10_n_10\,
      S(3) => \accu_fu_456[7]_i_19_n_3\,
      S(2) => \accu_fu_456[7]_i_20_n_3\,
      S(1) => \accu_fu_456[7]_i_21_n_3\,
      S(0) => \accu_fu_456[7]_i_22_n_3\
    );
\accu_fu_456_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accu_10_fu_4960,
      D => accu_32_fu_24348_p2(8),
      Q => accu_fu_456(8),
      R => '0'
    );
\accu_fu_456_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_fu_456_reg[7]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_fu_456_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_fu_456_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_32_fu_24348_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \accu_fu_456[8]_i_2_n_3\
    );
\accu_fu_456_reg[8]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_fu_456_reg[8]_i_10_n_3\,
      CO(2) => \accu_fu_456_reg[8]_i_10_n_4\,
      CO(1) => \accu_fu_456_reg[8]_i_10_n_5\,
      CO(0) => \accu_fu_456_reg[8]_i_10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln169_26_fu_24334_p1(3 downto 0),
      O(3 downto 0) => sext_ln169_27_fu_24344_p1(3 downto 0),
      S(3) => \accu_fu_456[8]_i_28_n_3\,
      S(2) => \accu_fu_456[8]_i_29_n_3\,
      S(1) => \accu_fu_456[8]_i_30_n_3\,
      S(0) => \accu_fu_456[8]_i_31_n_3\
    );
\accu_fu_456_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_fu_456_reg[7]_i_10_n_3\,
      CO(3) => \accu_fu_456_reg[8]_i_3_n_3\,
      CO(2) => \NLW_accu_fu_456_reg[8]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \accu_fu_456_reg[8]_i_3_n_5\,
      CO(0) => \accu_fu_456_reg[8]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_fu_456_reg[8]_i_4_n_4\,
      DI(1) => \accu_fu_456[8]_i_5_n_3\,
      DI(0) => \accu_fu_456[8]_i_6_n_3\,
      O(3) => \NLW_accu_fu_456_reg[8]_i_3_O_UNCONNECTED\(3),
      O(2) => \accu_fu_456_reg[8]_i_3_n_8\,
      O(1) => \accu_fu_456_reg[8]_i_3_n_9\,
      O(0) => \accu_fu_456_reg[8]_i_3_n_10\,
      S(3) => '1',
      S(2) => \accu_fu_456[8]_i_7_n_3\,
      S(1) => \accu_fu_456[8]_i_8_n_3\,
      S(0) => \accu_fu_456[8]_i_9_n_3\
    );
\accu_fu_456_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_fu_456_reg[8]_i_10_n_3\,
      CO(3) => \NLW_accu_fu_456_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \accu_fu_456_reg[8]_i_4_n_4\,
      CO(1) => \NLW_accu_fu_456_reg[8]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \accu_fu_456_reg[8]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \accu_fu_456[8]_i_11_n_3\,
      DI(0) => sext_ln169_26_fu_24334_p1(4),
      O(3 downto 2) => \NLW_accu_fu_456_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sext_ln169_27_fu_24344_p1(5 downto 4),
      S(3 downto 2) => B"01",
      S(1) => \accu_fu_456[8]_i_13_n_3\,
      S(0) => \accu_fu_456[8]_i_14_n_3\
    );
\add_ln169_101_reg_29787_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_101_fu_5656_p2(0),
      Q => add_ln169_101_reg_29787(0),
      R => '0'
    );
\add_ln169_101_reg_29787_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_101_fu_5656_p2(1),
      Q => add_ln169_101_reg_29787(1),
      R => '0'
    );
\add_ln169_101_reg_29787_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_101_fu_5656_p2(2),
      Q => add_ln169_101_reg_29787(2),
      R => '0'
    );
\add_ln169_101_reg_29787_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_101_fu_5656_p2(3),
      Q => add_ln169_101_reg_29787(3),
      R => '0'
    );
\add_ln169_103_reg_29792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_103_fu_5662_p2(0),
      Q => add_ln169_103_reg_29792(0),
      R => '0'
    );
\add_ln169_103_reg_29792_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_103_fu_5662_p2(1),
      Q => add_ln169_103_reg_29792(1),
      R => '0'
    );
\add_ln169_103_reg_29792_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_103_fu_5662_p2(2),
      Q => add_ln169_103_reg_29792(2),
      R => '0'
    );
\add_ln169_103_reg_29792_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_2_U_n_60,
      Q => add_ln169_103_reg_29792(3),
      R => '0'
    );
\add_ln169_105_reg_29797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_105_fu_5674_p2(0),
      Q => add_ln169_105_reg_29797(0),
      R => '0'
    );
\add_ln169_105_reg_29797_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_105_fu_5674_p2(1),
      Q => add_ln169_105_reg_29797(1),
      R => '0'
    );
\add_ln169_105_reg_29797_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_105_fu_5674_p2(2),
      Q => add_ln169_105_reg_29797(2),
      R => '0'
    );
\add_ln169_105_reg_29797_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_105_fu_5674_p2(3),
      Q => add_ln169_105_reg_29797(3),
      R => '0'
    );
\add_ln169_108_reg_29802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_108_fu_5680_p2(0),
      Q => add_ln169_108_reg_29802(0),
      R => '0'
    );
\add_ln169_108_reg_29802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_108_fu_5680_p2(1),
      Q => add_ln169_108_reg_29802(1),
      R => '0'
    );
\add_ln169_108_reg_29802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_108_fu_5680_p2(2),
      Q => add_ln169_108_reg_29802(2),
      R => '0'
    );
\add_ln169_108_reg_29802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_2_U_n_32,
      Q => add_ln169_108_reg_29802(3),
      R => '0'
    );
\add_ln169_110_reg_29807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_110_fu_5692_p2(0),
      Q => add_ln169_110_reg_29807(0),
      R => '0'
    );
\add_ln169_110_reg_29807_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_110_fu_5692_p2(1),
      Q => add_ln169_110_reg_29807(1),
      R => '0'
    );
\add_ln169_110_reg_29807_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_110_fu_5692_p2(2),
      Q => add_ln169_110_reg_29807(2),
      R => '0'
    );
\add_ln169_110_reg_29807_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_110_fu_5692_p2(3),
      Q => add_ln169_110_reg_29807(3),
      R => '0'
    );
\add_ln169_113_reg_29812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_113_fu_5704_p2(0),
      Q => add_ln169_113_reg_29812(0),
      R => '0'
    );
\add_ln169_113_reg_29812_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_113_fu_5704_p2(1),
      Q => add_ln169_113_reg_29812(1),
      R => '0'
    );
\add_ln169_113_reg_29812_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_113_fu_5704_p2(2),
      Q => add_ln169_113_reg_29812(2),
      R => '0'
    );
\add_ln169_113_reg_29812_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_113_fu_5704_p2(3),
      Q => add_ln169_113_reg_29812(3),
      R => '0'
    );
\add_ln169_115_reg_29817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_115_fu_5716_p2(0),
      Q => add_ln169_115_reg_29817(0),
      R => '0'
    );
\add_ln169_115_reg_29817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_115_fu_5716_p2(1),
      Q => add_ln169_115_reg_29817(1),
      R => '0'
    );
\add_ln169_115_reg_29817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_115_fu_5716_p2(2),
      Q => add_ln169_115_reg_29817(2),
      R => '0'
    );
\add_ln169_115_reg_29817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_115_fu_5716_p2(3),
      Q => add_ln169_115_reg_29817(3),
      R => '0'
    );
\add_ln169_11_reg_29597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_11_fu_2808_p2(0),
      Q => add_ln169_11_reg_29597(0),
      R => '0'
    );
\add_ln169_11_reg_29597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_11_fu_2808_p2(1),
      Q => add_ln169_11_reg_29597(1),
      R => '0'
    );
\add_ln169_11_reg_29597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_11_fu_2808_p2(2),
      Q => add_ln169_11_reg_29597(2),
      R => '0'
    );
\add_ln169_11_reg_29597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_11_fu_2808_p2(3),
      Q => add_ln169_11_reg_29597(3),
      R => '0'
    );
\add_ln169_122_reg_29832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_122_fu_6990_p2(0),
      Q => add_ln169_122_reg_29832(0),
      R => '0'
    );
\add_ln169_122_reg_29832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_122_fu_6990_p2(1),
      Q => add_ln169_122_reg_29832(1),
      R => '0'
    );
\add_ln169_122_reg_29832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_122_fu_6990_p2(2),
      Q => add_ln169_122_reg_29832(2),
      R => '0'
    );
\add_ln169_122_reg_29832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_122_fu_6990_p2(3),
      Q => add_ln169_122_reg_29832(3),
      R => '0'
    );
\add_ln169_124_reg_29837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_124_fu_6996_p2(0),
      Q => add_ln169_124_reg_29837(0),
      R => '0'
    );
\add_ln169_124_reg_29837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_124_fu_6996_p2(1),
      Q => add_ln169_124_reg_29837(1),
      R => '0'
    );
\add_ln169_124_reg_29837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_124_fu_6996_p2(2),
      Q => add_ln169_124_reg_29837(2),
      R => '0'
    );
\add_ln169_124_reg_29837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_U_n_41,
      Q => add_ln169_124_reg_29837(3),
      R => '0'
    );
\add_ln169_126_reg_29842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_126_fu_7008_p2(0),
      Q => add_ln169_126_reg_29842(0),
      R => '0'
    );
\add_ln169_126_reg_29842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_126_fu_7008_p2(1),
      Q => add_ln169_126_reg_29842(1),
      R => '0'
    );
\add_ln169_126_reg_29842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_126_fu_7008_p2(2),
      Q => add_ln169_126_reg_29842(2),
      R => '0'
    );
\add_ln169_126_reg_29842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_126_fu_7008_p2(3),
      Q => add_ln169_126_reg_29842(3),
      R => '0'
    );
\add_ln169_129_reg_29847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_129_fu_7014_p2(0),
      Q => add_ln169_129_reg_29847(0),
      R => '0'
    );
\add_ln169_129_reg_29847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_129_fu_7014_p2(1),
      Q => add_ln169_129_reg_29847(1),
      R => '0'
    );
\add_ln169_129_reg_29847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_129_fu_7014_p2(2),
      Q => add_ln169_129_reg_29847(2),
      R => '0'
    );
\add_ln169_131_reg_29852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_131_fu_7026_p2(0),
      Q => add_ln169_131_reg_29852(0),
      R => '0'
    );
\add_ln169_131_reg_29852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_131_fu_7026_p2(1),
      Q => add_ln169_131_reg_29852(1),
      R => '0'
    );
\add_ln169_131_reg_29852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_131_fu_7026_p2(2),
      Q => add_ln169_131_reg_29852(2),
      R => '0'
    );
\add_ln169_131_reg_29852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_131_fu_7026_p2(3),
      Q => add_ln169_131_reg_29852(3),
      R => '0'
    );
\add_ln169_133_reg_29857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_133_fu_7032_p2(0),
      Q => add_ln169_133_reg_29857(0),
      R => '0'
    );
\add_ln169_133_reg_29857_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_133_fu_7032_p2(1),
      Q => add_ln169_133_reg_29857(1),
      R => '0'
    );
\add_ln169_133_reg_29857_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_133_fu_7032_p2(2),
      Q => add_ln169_133_reg_29857(2),
      R => '0'
    );
\add_ln169_133_reg_29857_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_U_n_60,
      Q => add_ln169_133_reg_29857(3),
      R => '0'
    );
\add_ln169_135_reg_29862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_135_fu_7044_p2(0),
      Q => add_ln169_135_reg_29862(0),
      R => '0'
    );
\add_ln169_135_reg_29862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_135_fu_7044_p2(1),
      Q => add_ln169_135_reg_29862(1),
      R => '0'
    );
\add_ln169_135_reg_29862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_135_fu_7044_p2(2),
      Q => add_ln169_135_reg_29862(2),
      R => '0'
    );
\add_ln169_135_reg_29862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_135_fu_7044_p2(3),
      Q => add_ln169_135_reg_29862(3),
      R => '0'
    );
\add_ln169_139_reg_29867_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_139_fu_7050_p2(0),
      Q => add_ln169_139_reg_29867(0),
      R => '0'
    );
\add_ln169_139_reg_29867_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_139_fu_7050_p2(1),
      Q => add_ln169_139_reg_29867(1),
      R => '0'
    );
\add_ln169_139_reg_29867_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_139_fu_7050_p2(2),
      Q => add_ln169_139_reg_29867(2),
      R => '0'
    );
\add_ln169_139_reg_29867_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_139_fu_7050_p2(3),
      Q => add_ln169_139_reg_29867(3),
      R => '0'
    );
\add_ln169_13_reg_29602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_13_fu_2814_p2(0),
      Q => add_ln169_13_reg_29602(0),
      R => '0'
    );
\add_ln169_13_reg_29602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_13_fu_2814_p2(1),
      Q => add_ln169_13_reg_29602(1),
      R => '0'
    );
\add_ln169_13_reg_29602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_13_fu_2814_p2(2),
      Q => add_ln169_13_reg_29602(2),
      R => '0'
    );
\add_ln169_13_reg_29602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_U_n_62,
      Q => add_ln169_13_reg_29602(3),
      R => '0'
    );
\add_ln169_141_reg_29872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_141_fu_7062_p2(0),
      Q => add_ln169_141_reg_29872(0),
      R => '0'
    );
\add_ln169_141_reg_29872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_141_fu_7062_p2(1),
      Q => add_ln169_141_reg_29872(1),
      R => '0'
    );
\add_ln169_141_reg_29872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_141_fu_7062_p2(2),
      Q => add_ln169_141_reg_29872(2),
      R => '0'
    );
\add_ln169_141_reg_29872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_141_fu_7062_p2(3),
      Q => add_ln169_141_reg_29872(3),
      R => '0'
    );
\add_ln169_143_reg_29877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_143_fu_7068_p2(0),
      Q => add_ln169_143_reg_29877(0),
      R => '0'
    );
\add_ln169_143_reg_29877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_143_fu_7068_p2(1),
      Q => add_ln169_143_reg_29877(1),
      R => '0'
    );
\add_ln169_143_reg_29877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_143_fu_7068_p2(2),
      Q => add_ln169_143_reg_29877(2),
      R => '0'
    );
\add_ln169_143_reg_29877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_U_n_45,
      Q => add_ln169_143_reg_29877(3),
      R => '0'
    );
\add_ln169_145_reg_29882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_145_fu_7080_p2(0),
      Q => add_ln169_145_reg_29882(0),
      R => '0'
    );
\add_ln169_145_reg_29882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_145_fu_7080_p2(1),
      Q => add_ln169_145_reg_29882(1),
      R => '0'
    );
\add_ln169_145_reg_29882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_145_fu_7080_p2(2),
      Q => add_ln169_145_reg_29882(2),
      R => '0'
    );
\add_ln169_145_reg_29882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_145_fu_7080_p2(3),
      Q => add_ln169_145_reg_29882(3),
      R => '0'
    );
\add_ln169_148_reg_29887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_148_fu_7086_p2(0),
      Q => add_ln169_148_reg_29887(0),
      R => '0'
    );
\add_ln169_148_reg_29887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_148_fu_7086_p2(1),
      Q => add_ln169_148_reg_29887(1),
      R => '0'
    );
\add_ln169_148_reg_29887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_148_fu_7086_p2(2),
      Q => add_ln169_148_reg_29887(2),
      R => '0'
    );
\add_ln169_148_reg_29887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_U_n_49,
      Q => add_ln169_148_reg_29887(3),
      R => '0'
    );
\add_ln169_150_reg_29892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_150_fu_7098_p2(0),
      Q => add_ln169_150_reg_29892(0),
      R => '0'
    );
\add_ln169_150_reg_29892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_150_fu_7098_p2(1),
      Q => add_ln169_150_reg_29892(1),
      R => '0'
    );
\add_ln169_150_reg_29892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_150_fu_7098_p2(2),
      Q => add_ln169_150_reg_29892(2),
      R => '0'
    );
\add_ln169_150_reg_29892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_150_fu_7098_p2(3),
      Q => add_ln169_150_reg_29892(3),
      R => '0'
    );
\add_ln169_153_reg_29897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_153_fu_7110_p2(0),
      Q => add_ln169_153_reg_29897(0),
      R => '0'
    );
\add_ln169_153_reg_29897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_153_fu_7110_p2(1),
      Q => add_ln169_153_reg_29897(1),
      R => '0'
    );
\add_ln169_153_reg_29897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_153_fu_7110_p2(2),
      Q => add_ln169_153_reg_29897(2),
      R => '0'
    );
\add_ln169_153_reg_29897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_153_fu_7110_p2(3),
      Q => add_ln169_153_reg_29897(3),
      R => '0'
    );
\add_ln169_155_reg_29902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_155_fu_7122_p2(0),
      Q => add_ln169_155_reg_29902(0),
      R => '0'
    );
\add_ln169_155_reg_29902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_155_fu_7122_p2(1),
      Q => add_ln169_155_reg_29902(1),
      R => '0'
    );
\add_ln169_155_reg_29902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_155_fu_7122_p2(2),
      Q => add_ln169_155_reg_29902(2),
      R => '0'
    );
\add_ln169_155_reg_29902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_155_fu_7122_p2(3),
      Q => add_ln169_155_reg_29902(3),
      R => '0'
    );
\add_ln169_15_reg_29607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_15_fu_2826_p2(0),
      Q => add_ln169_15_reg_29607(0),
      R => '0'
    );
\add_ln169_15_reg_29607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_15_fu_2826_p2(1),
      Q => add_ln169_15_reg_29607(1),
      R => '0'
    );
\add_ln169_15_reg_29607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_15_fu_2826_p2(2),
      Q => add_ln169_15_reg_29607(2),
      R => '0'
    );
\add_ln169_15_reg_29607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_15_fu_2826_p2(3),
      Q => add_ln169_15_reg_29607(3),
      R => '0'
    );
\add_ln169_162_reg_29917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_162_fu_8396_p2(0),
      Q => add_ln169_162_reg_29917(0),
      R => '0'
    );
\add_ln169_162_reg_29917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_162_fu_8396_p2(1),
      Q => add_ln169_162_reg_29917(1),
      R => '0'
    );
\add_ln169_162_reg_29917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_162_fu_8396_p2(2),
      Q => add_ln169_162_reg_29917(2),
      R => '0'
    );
\add_ln169_162_reg_29917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_162_fu_8396_p2(3),
      Q => add_ln169_162_reg_29917(3),
      R => '0'
    );
\add_ln169_164_reg_29922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_164_fu_8402_p2(0),
      Q => add_ln169_164_reg_29922(0),
      R => '0'
    );
\add_ln169_164_reg_29922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_164_fu_8402_p2(1),
      Q => add_ln169_164_reg_29922(1),
      R => '0'
    );
\add_ln169_164_reg_29922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_164_fu_8402_p2(2),
      Q => add_ln169_164_reg_29922(2),
      R => '0'
    );
\add_ln169_164_reg_29922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_U_n_25,
      Q => add_ln169_164_reg_29922(3),
      R => '0'
    );
\add_ln169_166_reg_29927_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_166_fu_8414_p2(0),
      Q => add_ln169_166_reg_29927(0),
      R => '0'
    );
\add_ln169_166_reg_29927_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_166_fu_8414_p2(1),
      Q => add_ln169_166_reg_29927(1),
      R => '0'
    );
\add_ln169_166_reg_29927_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_166_fu_8414_p2(2),
      Q => add_ln169_166_reg_29927(2),
      R => '0'
    );
\add_ln169_166_reg_29927_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_166_fu_8414_p2(3),
      Q => add_ln169_166_reg_29927(3),
      R => '0'
    );
\add_ln169_169_reg_29932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_169_fu_8420_p2(0),
      Q => add_ln169_169_reg_29932(0),
      R => '0'
    );
\add_ln169_169_reg_29932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_169_fu_8420_p2(1),
      Q => add_ln169_169_reg_29932(1),
      R => '0'
    );
\add_ln169_169_reg_29932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_169_fu_8420_p2(2),
      Q => add_ln169_169_reg_29932(2),
      R => '0'
    );
\add_ln169_169_reg_29932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_169_fu_8420_p2(3),
      Q => add_ln169_169_reg_29932(3),
      R => '0'
    );
\add_ln169_171_reg_29937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_171_fu_8432_p2(0),
      Q => add_ln169_171_reg_29937(0),
      R => '0'
    );
\add_ln169_171_reg_29937_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_171_fu_8432_p2(1),
      Q => add_ln169_171_reg_29937(1),
      R => '0'
    );
\add_ln169_171_reg_29937_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_171_fu_8432_p2(2),
      Q => add_ln169_171_reg_29937(2),
      R => '0'
    );
\add_ln169_171_reg_29937_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_171_fu_8432_p2(3),
      Q => add_ln169_171_reg_29937(3),
      R => '0'
    );
\add_ln169_173_reg_29942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_q0(44),
      Q => add_ln169_173_reg_29942(0),
      R => '0'
    );
\add_ln169_173_reg_29942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sext_ln90_775_fu_8024_p1(1),
      Q => add_ln169_173_reg_29942(1),
      R => '0'
    );
\add_ln169_173_reg_29942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sext_ln90_775_fu_8024_p1(2),
      Q => add_ln169_173_reg_29942(3),
      R => '0'
    );
\add_ln169_175_reg_29947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_175_fu_8450_p2(0),
      Q => add_ln169_175_reg_29947(0),
      R => '0'
    );
\add_ln169_175_reg_29947_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_175_fu_8450_p2(1),
      Q => add_ln169_175_reg_29947(1),
      R => '0'
    );
\add_ln169_175_reg_29947_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_175_fu_8450_p2(2),
      Q => add_ln169_175_reg_29947(2),
      R => '0'
    );
\add_ln169_175_reg_29947_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_175_fu_8450_p2(3),
      Q => add_ln169_175_reg_29947(3),
      R => '0'
    );
\add_ln169_179_reg_29952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_179_fu_8456_p2(0),
      Q => add_ln169_179_reg_29952(0),
      R => '0'
    );
\add_ln169_179_reg_29952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_179_fu_8456_p2(1),
      Q => add_ln169_179_reg_29952(1),
      R => '0'
    );
\add_ln169_179_reg_29952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_179_fu_8456_p2(2),
      Q => add_ln169_179_reg_29952(2),
      R => '0'
    );
\add_ln169_179_reg_29952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_179_fu_8456_p2(3),
      Q => add_ln169_179_reg_29952(3),
      R => '0'
    );
\add_ln169_181_reg_29957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_181_fu_8468_p2(0),
      Q => add_ln169_181_reg_29957(0),
      R => '0'
    );
\add_ln169_181_reg_29957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_181_fu_8468_p2(1),
      Q => add_ln169_181_reg_29957(1),
      R => '0'
    );
\add_ln169_181_reg_29957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_181_fu_8468_p2(2),
      Q => add_ln169_181_reg_29957(2),
      R => '0'
    );
\add_ln169_181_reg_29957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_181_fu_8468_p2(3),
      Q => add_ln169_181_reg_29957(3),
      R => '0'
    );
\add_ln169_183_reg_29962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_183_fu_8474_p2(0),
      Q => add_ln169_183_reg_29962(0),
      R => '0'
    );
\add_ln169_183_reg_29962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_183_fu_8474_p2(1),
      Q => add_ln169_183_reg_29962(1),
      R => '0'
    );
\add_ln169_183_reg_29962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_183_fu_8474_p2(2),
      Q => add_ln169_183_reg_29962(2),
      R => '0'
    );
\add_ln169_183_reg_29962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_U_n_37,
      Q => add_ln169_183_reg_29962(3),
      R => '0'
    );
\add_ln169_185_reg_29967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_185_fu_8486_p2(0),
      Q => add_ln169_185_reg_29967(0),
      R => '0'
    );
\add_ln169_185_reg_29967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_185_fu_8486_p2(1),
      Q => add_ln169_185_reg_29967(1),
      R => '0'
    );
\add_ln169_185_reg_29967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_185_fu_8486_p2(2),
      Q => add_ln169_185_reg_29967(2),
      R => '0'
    );
\add_ln169_185_reg_29967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_185_fu_8486_p2(3),
      Q => add_ln169_185_reg_29967(3),
      R => '0'
    );
\add_ln169_188_reg_29972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_188_fu_8492_p2(0),
      Q => add_ln169_188_reg_29972(0),
      R => '0'
    );
\add_ln169_188_reg_29972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_188_fu_8492_p2(1),
      Q => add_ln169_188_reg_29972(1),
      R => '0'
    );
\add_ln169_188_reg_29972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_188_fu_8492_p2(2),
      Q => add_ln169_188_reg_29972(2),
      R => '0'
    );
\add_ln169_188_reg_29972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_U_n_29,
      Q => add_ln169_188_reg_29972(3),
      R => '0'
    );
\add_ln169_190_reg_29977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_190_fu_8504_p2(0),
      Q => add_ln169_190_reg_29977(0),
      R => '0'
    );
\add_ln169_190_reg_29977_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_190_fu_8504_p2(1),
      Q => add_ln169_190_reg_29977(1),
      R => '0'
    );
\add_ln169_190_reg_29977_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_190_fu_8504_p2(2),
      Q => add_ln169_190_reg_29977(2),
      R => '0'
    );
\add_ln169_190_reg_29977_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_190_fu_8504_p2(3),
      Q => add_ln169_190_reg_29977(3),
      R => '0'
    );
\add_ln169_193_reg_29982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_193_fu_8516_p2(0),
      Q => add_ln169_193_reg_29982(0),
      R => '0'
    );
\add_ln169_193_reg_29982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_U_n_47,
      Q => add_ln169_193_reg_29982(1),
      R => '0'
    );
\add_ln169_193_reg_29982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_193_fu_8516_p2(2),
      Q => add_ln169_193_reg_29982(2),
      R => '0'
    );
\add_ln169_193_reg_29982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_193_fu_8516_p2(3),
      Q => add_ln169_193_reg_29982(3),
      R => '0'
    );
\add_ln169_195_reg_29987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_195_fu_8528_p2(0),
      Q => add_ln169_195_reg_29987(0),
      R => '0'
    );
\add_ln169_195_reg_29987_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_195_fu_8528_p2(1),
      Q => add_ln169_195_reg_29987(1),
      R => '0'
    );
\add_ln169_195_reg_29987_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_195_fu_8528_p2(2),
      Q => add_ln169_195_reg_29987(2),
      R => '0'
    );
\add_ln169_195_reg_29987_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_195_fu_8528_p2(3),
      Q => add_ln169_195_reg_29987(3),
      R => '0'
    );
\add_ln169_19_reg_29612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_19_fu_2832_p2(0),
      Q => add_ln169_19_reg_29612(0),
      R => '0'
    );
\add_ln169_19_reg_29612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_19_fu_2832_p2(1),
      Q => add_ln169_19_reg_29612(1),
      R => '0'
    );
\add_ln169_19_reg_29612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_19_fu_2832_p2(2),
      Q => add_ln169_19_reg_29612(2),
      R => '0'
    );
\add_ln169_19_reg_29612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_19_fu_2832_p2(3),
      Q => add_ln169_19_reg_29612(3),
      R => '0'
    );
\add_ln169_202_reg_30002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_202_fu_9802_p2(0),
      Q => add_ln169_202_reg_30002(0),
      R => '0'
    );
\add_ln169_202_reg_30002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_202_fu_9802_p2(1),
      Q => add_ln169_202_reg_30002(1),
      R => '0'
    );
\add_ln169_202_reg_30002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_202_fu_9802_p2(2),
      Q => add_ln169_202_reg_30002(2),
      R => '0'
    );
\add_ln169_202_reg_30002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_202_fu_9802_p2(3),
      Q => add_ln169_202_reg_30002(3),
      R => '0'
    );
\add_ln169_204_reg_30007_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_204_fu_9808_p2(0),
      Q => add_ln169_204_reg_30007(0),
      R => '0'
    );
\add_ln169_204_reg_30007_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_204_fu_9808_p2(1),
      Q => add_ln169_204_reg_30007(1),
      R => '0'
    );
\add_ln169_204_reg_30007_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_204_fu_9808_p2(2),
      Q => add_ln169_204_reg_30007(2),
      R => '0'
    );
\add_ln169_204_reg_30007_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_204_fu_9808_p2(3),
      Q => add_ln169_204_reg_30007(3),
      R => '0'
    );
\add_ln169_206_reg_30012_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_206_fu_9820_p2(0),
      Q => add_ln169_206_reg_30012(0),
      R => '0'
    );
\add_ln169_206_reg_30012_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_206_fu_9820_p2(1),
      Q => add_ln169_206_reg_30012(1),
      R => '0'
    );
\add_ln169_206_reg_30012_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_206_fu_9820_p2(2),
      Q => add_ln169_206_reg_30012(2),
      R => '0'
    );
\add_ln169_206_reg_30012_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_206_fu_9820_p2(3),
      Q => add_ln169_206_reg_30012(3),
      R => '0'
    );
\add_ln169_209_reg_30017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_209_fu_9826_p2(0),
      Q => add_ln169_209_reg_30017(0),
      R => '0'
    );
\add_ln169_209_reg_30017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_209_fu_9826_p2(1),
      Q => add_ln169_209_reg_30017(1),
      R => '0'
    );
\add_ln169_209_reg_30017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_209_fu_9826_p2(2),
      Q => add_ln169_209_reg_30017(2),
      R => '0'
    );
\add_ln169_209_reg_30017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_209_fu_9826_p2(3),
      Q => add_ln169_209_reg_30017(3),
      R => '0'
    );
\add_ln169_211_reg_30022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_211_fu_9838_p2(0),
      Q => add_ln169_211_reg_30022(0),
      R => '0'
    );
\add_ln169_211_reg_30022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_211_fu_9838_p2(1),
      Q => add_ln169_211_reg_30022(1),
      R => '0'
    );
\add_ln169_211_reg_30022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_211_fu_9838_p2(2),
      Q => add_ln169_211_reg_30022(2),
      R => '0'
    );
\add_ln169_211_reg_30022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_211_fu_9838_p2(3),
      Q => add_ln169_211_reg_30022(3),
      R => '0'
    );
\add_ln169_213_reg_30027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_213_fu_9844_p2(0),
      Q => add_ln169_213_reg_30027(0),
      R => '0'
    );
\add_ln169_213_reg_30027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_213_fu_9844_p2(1),
      Q => add_ln169_213_reg_30027(1),
      R => '0'
    );
\add_ln169_213_reg_30027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_213_fu_9844_p2(2),
      Q => add_ln169_213_reg_30027(2),
      R => '0'
    );
\add_ln169_213_reg_30027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_213_fu_9844_p2(3),
      Q => add_ln169_213_reg_30027(3),
      R => '0'
    );
\add_ln169_215_reg_30032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_215_fu_9856_p2(0),
      Q => add_ln169_215_reg_30032(0),
      R => '0'
    );
\add_ln169_215_reg_30032_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_215_fu_9856_p2(1),
      Q => add_ln169_215_reg_30032(1),
      R => '0'
    );
\add_ln169_215_reg_30032_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_215_fu_9856_p2(2),
      Q => add_ln169_215_reg_30032(2),
      R => '0'
    );
\add_ln169_215_reg_30032_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_215_fu_9856_p2(3),
      Q => add_ln169_215_reg_30032(3),
      R => '0'
    );
\add_ln169_219_reg_30037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_219_fu_9862_p2(0),
      Q => add_ln169_219_reg_30037(0),
      R => '0'
    );
\add_ln169_219_reg_30037_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_219_fu_9862_p2(1),
      Q => add_ln169_219_reg_30037(1),
      R => '0'
    );
\add_ln169_219_reg_30037_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_219_fu_9862_p2(2),
      Q => add_ln169_219_reg_30037(2),
      R => '0'
    );
\add_ln169_219_reg_30037_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_219_fu_9862_p2(3),
      Q => add_ln169_219_reg_30037(3),
      R => '0'
    );
\add_ln169_21_reg_29617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_21_fu_2844_p2(0),
      Q => add_ln169_21_reg_29617(0),
      R => '0'
    );
\add_ln169_21_reg_29617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_21_fu_2844_p2(1),
      Q => add_ln169_21_reg_29617(1),
      R => '0'
    );
\add_ln169_21_reg_29617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_21_fu_2844_p2(2),
      Q => add_ln169_21_reg_29617(2),
      R => '0'
    );
\add_ln169_21_reg_29617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_21_fu_2844_p2(3),
      Q => add_ln169_21_reg_29617(3),
      R => '0'
    );
\add_ln169_221_reg_30042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_221_fu_9874_p2(0),
      Q => add_ln169_221_reg_30042(0),
      R => '0'
    );
\add_ln169_221_reg_30042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_221_fu_9874_p2(1),
      Q => add_ln169_221_reg_30042(1),
      R => '0'
    );
\add_ln169_221_reg_30042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_221_fu_9874_p2(2),
      Q => add_ln169_221_reg_30042(2),
      R => '0'
    );
\add_ln169_221_reg_30042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_221_fu_9874_p2(3),
      Q => add_ln169_221_reg_30042(3),
      R => '0'
    );
\add_ln169_223_reg_30047_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_223_fu_9880_p2(0),
      Q => add_ln169_223_reg_30047(0),
      R => '0'
    );
\add_ln169_223_reg_30047_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_223_fu_9880_p2(1),
      Q => add_ln169_223_reg_30047(1),
      R => '0'
    );
\add_ln169_223_reg_30047_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_223_fu_9880_p2(2),
      Q => add_ln169_223_reg_30047(2),
      R => '0'
    );
\add_ln169_223_reg_30047_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_223_fu_9880_p2(3),
      Q => add_ln169_223_reg_30047(3),
      R => '0'
    );
\add_ln169_225_reg_30052_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_225_fu_9892_p2(0),
      Q => add_ln169_225_reg_30052(0),
      R => '0'
    );
\add_ln169_225_reg_30052_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_225_fu_9892_p2(1),
      Q => add_ln169_225_reg_30052(1),
      R => '0'
    );
\add_ln169_225_reg_30052_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_225_fu_9892_p2(2),
      Q => add_ln169_225_reg_30052(2),
      R => '0'
    );
\add_ln169_225_reg_30052_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_225_fu_9892_p2(3),
      Q => add_ln169_225_reg_30052(3),
      R => '0'
    );
\add_ln169_228_reg_30057_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_228_fu_9898_p2(0),
      Q => add_ln169_228_reg_30057(0),
      R => '0'
    );
\add_ln169_228_reg_30057_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_228_fu_9898_p2(1),
      Q => add_ln169_228_reg_30057(1),
      R => '0'
    );
\add_ln169_228_reg_30057_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_228_fu_9898_p2(2),
      Q => add_ln169_228_reg_30057(2),
      R => '0'
    );
\add_ln169_228_reg_30057_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_228_fu_9898_p2(3),
      Q => add_ln169_228_reg_30057(3),
      R => '0'
    );
\add_ln169_230_reg_30062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_230_fu_9910_p2(0),
      Q => add_ln169_230_reg_30062(0),
      R => '0'
    );
\add_ln169_230_reg_30062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_230_fu_9910_p2(1),
      Q => add_ln169_230_reg_30062(1),
      R => '0'
    );
\add_ln169_230_reg_30062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_230_fu_9910_p2(2),
      Q => add_ln169_230_reg_30062(2),
      R => '0'
    );
\add_ln169_230_reg_30062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_230_fu_9910_p2(3),
      Q => add_ln169_230_reg_30062(3),
      R => '0'
    );
\add_ln169_233_reg_30067_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_233_fu_9922_p2(0),
      Q => add_ln169_233_reg_30067(0),
      R => '0'
    );
\add_ln169_233_reg_30067_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_233_fu_9922_p2(1),
      Q => add_ln169_233_reg_30067(1),
      R => '0'
    );
\add_ln169_233_reg_30067_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_233_fu_9922_p2(2),
      Q => add_ln169_233_reg_30067(2),
      R => '0'
    );
\add_ln169_233_reg_30067_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_233_fu_9922_p2(3),
      Q => add_ln169_233_reg_30067(3),
      R => '0'
    );
\add_ln169_235_reg_30072_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_235_fu_9934_p2(0),
      Q => add_ln169_235_reg_30072(0),
      R => '0'
    );
\add_ln169_235_reg_30072_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_235_fu_9934_p2(1),
      Q => add_ln169_235_reg_30072(1),
      R => '0'
    );
\add_ln169_235_reg_30072_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_235_fu_9934_p2(2),
      Q => add_ln169_235_reg_30072(2),
      R => '0'
    );
\add_ln169_235_reg_30072_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_235_fu_9934_p2(3),
      Q => add_ln169_235_reg_30072(3),
      R => '0'
    );
\add_ln169_23_reg_29622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_23_fu_2850_p2(0),
      Q => add_ln169_23_reg_29622(0),
      R => '0'
    );
\add_ln169_23_reg_29622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_23_fu_2850_p2(1),
      Q => add_ln169_23_reg_29622(1),
      R => '0'
    );
\add_ln169_23_reg_29622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_23_fu_2850_p2(2),
      Q => add_ln169_23_reg_29622(2),
      R => '0'
    );
\add_ln169_23_reg_29622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_U_n_46,
      Q => add_ln169_23_reg_29622(3),
      R => '0'
    );
\add_ln169_242_reg_30087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_242_fu_11208_p2(0),
      Q => add_ln169_242_reg_30087(0),
      R => '0'
    );
\add_ln169_242_reg_30087_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_242_fu_11208_p2(1),
      Q => add_ln169_242_reg_30087(1),
      R => '0'
    );
\add_ln169_242_reg_30087_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_242_fu_11208_p2(2),
      Q => add_ln169_242_reg_30087(2),
      R => '0'
    );
\add_ln169_242_reg_30087_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_242_fu_11208_p2(3),
      Q => add_ln169_242_reg_30087(3),
      R => '0'
    );
\add_ln169_244_reg_30092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_244_fu_11214_p2(0),
      Q => add_ln169_244_reg_30092(0),
      R => '0'
    );
\add_ln169_244_reg_30092_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_244_fu_11214_p2(1),
      Q => add_ln169_244_reg_30092(1),
      R => '0'
    );
\add_ln169_244_reg_30092_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_244_fu_11214_p2(2),
      Q => add_ln169_244_reg_30092(2),
      R => '0'
    );
\add_ln169_244_reg_30092_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_U_n_45,
      Q => add_ln169_244_reg_30092(3),
      R => '0'
    );
\add_ln169_246_reg_30097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_246_fu_11226_p2(0),
      Q => add_ln169_246_reg_30097(0),
      R => '0'
    );
\add_ln169_246_reg_30097_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_246_fu_11226_p2(1),
      Q => add_ln169_246_reg_30097(1),
      R => '0'
    );
\add_ln169_246_reg_30097_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_246_fu_11226_p2(2),
      Q => add_ln169_246_reg_30097(2),
      R => '0'
    );
\add_ln169_246_reg_30097_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_246_fu_11226_p2(3),
      Q => add_ln169_246_reg_30097(3),
      R => '0'
    );
\add_ln169_249_reg_30102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_249_fu_11232_p2(0),
      Q => add_ln169_249_reg_30102(0),
      R => '0'
    );
\add_ln169_249_reg_30102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_249_fu_11232_p2(1),
      Q => add_ln169_249_reg_30102(1),
      R => '0'
    );
\add_ln169_249_reg_30102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_249_fu_11232_p2(2),
      Q => add_ln169_249_reg_30102(2),
      R => '0'
    );
\add_ln169_251_reg_30107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_251_fu_11244_p2(0),
      Q => add_ln169_251_reg_30107(0),
      R => '0'
    );
\add_ln169_251_reg_30107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_251_fu_11244_p2(1),
      Q => add_ln169_251_reg_30107(1),
      R => '0'
    );
\add_ln169_251_reg_30107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_251_fu_11244_p2(2),
      Q => add_ln169_251_reg_30107(2),
      R => '0'
    );
\add_ln169_251_reg_30107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_251_fu_11244_p2(3),
      Q => add_ln169_251_reg_30107(3),
      R => '0'
    );
\add_ln169_253_reg_30112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_253_fu_11250_p2(0),
      Q => add_ln169_253_reg_30112(0),
      R => '0'
    );
\add_ln169_253_reg_30112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_253_fu_11250_p2(1),
      Q => add_ln169_253_reg_30112(1),
      R => '0'
    );
\add_ln169_253_reg_30112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_253_fu_11250_p2(2),
      Q => add_ln169_253_reg_30112(2),
      R => '0'
    );
\add_ln169_253_reg_30112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_U_n_64,
      Q => add_ln169_253_reg_30112(3),
      R => '0'
    );
\add_ln169_255_reg_30117_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_255_fu_11262_p2(0),
      Q => add_ln169_255_reg_30117(0),
      R => '0'
    );
\add_ln169_255_reg_30117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_255_fu_11262_p2(1),
      Q => add_ln169_255_reg_30117(1),
      R => '0'
    );
\add_ln169_255_reg_30117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_255_fu_11262_p2(2),
      Q => add_ln169_255_reg_30117(2),
      R => '0'
    );
\add_ln169_255_reg_30117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_255_fu_11262_p2(3),
      Q => add_ln169_255_reg_30117(3),
      R => '0'
    );
\add_ln169_259_reg_30122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_259_fu_11268_p2(0),
      Q => add_ln169_259_reg_30122(0),
      R => '0'
    );
\add_ln169_259_reg_30122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_259_fu_11268_p2(1),
      Q => add_ln169_259_reg_30122(1),
      R => '0'
    );
\add_ln169_259_reg_30122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_259_fu_11268_p2(2),
      Q => add_ln169_259_reg_30122(2),
      R => '0'
    );
\add_ln169_259_reg_30122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_259_fu_11268_p2(3),
      Q => add_ln169_259_reg_30122(3),
      R => '0'
    );
\add_ln169_25_reg_29627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_25_fu_2862_p2(0),
      Q => add_ln169_25_reg_29627(0),
      R => '0'
    );
\add_ln169_25_reg_29627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_25_fu_2862_p2(1),
      Q => add_ln169_25_reg_29627(1),
      R => '0'
    );
\add_ln169_25_reg_29627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_25_fu_2862_p2(2),
      Q => add_ln169_25_reg_29627(2),
      R => '0'
    );
\add_ln169_25_reg_29627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_25_fu_2862_p2(3),
      Q => add_ln169_25_reg_29627(3),
      R => '0'
    );
\add_ln169_261_reg_30127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_261_fu_11280_p2(0),
      Q => add_ln169_261_reg_30127(0),
      R => '0'
    );
\add_ln169_261_reg_30127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_261_fu_11280_p2(1),
      Q => add_ln169_261_reg_30127(1),
      R => '0'
    );
\add_ln169_261_reg_30127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_261_fu_11280_p2(2),
      Q => add_ln169_261_reg_30127(2),
      R => '0'
    );
\add_ln169_261_reg_30127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_261_fu_11280_p2(3),
      Q => add_ln169_261_reg_30127(3),
      R => '0'
    );
\add_ln169_263_reg_30132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_263_fu_11286_p2(0),
      Q => add_ln169_263_reg_30132(0),
      R => '0'
    );
\add_ln169_263_reg_30132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_263_fu_11286_p2(1),
      Q => add_ln169_263_reg_30132(1),
      R => '0'
    );
\add_ln169_263_reg_30132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_263_fu_11286_p2(2),
      Q => add_ln169_263_reg_30132(2),
      R => '0'
    );
\add_ln169_263_reg_30132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_U_n_49,
      Q => add_ln169_263_reg_30132(3),
      R => '0'
    );
\add_ln169_265_reg_30137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_265_fu_11298_p2(0),
      Q => add_ln169_265_reg_30137(0),
      R => '0'
    );
\add_ln169_265_reg_30137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_265_fu_11298_p2(1),
      Q => add_ln169_265_reg_30137(1),
      R => '0'
    );
\add_ln169_265_reg_30137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_265_fu_11298_p2(2),
      Q => add_ln169_265_reg_30137(2),
      R => '0'
    );
\add_ln169_265_reg_30137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_265_fu_11298_p2(3),
      Q => add_ln169_265_reg_30137(3),
      R => '0'
    );
\add_ln169_268_reg_30142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_268_fu_11304_p2(0),
      Q => add_ln169_268_reg_30142(0),
      R => '0'
    );
\add_ln169_268_reg_30142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_268_fu_11304_p2(1),
      Q => add_ln169_268_reg_30142(1),
      R => '0'
    );
\add_ln169_268_reg_30142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_268_fu_11304_p2(2),
      Q => add_ln169_268_reg_30142(2),
      R => '0'
    );
\add_ln169_268_reg_30142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_U_n_53,
      Q => add_ln169_268_reg_30142(3),
      R => '0'
    );
\add_ln169_270_reg_30147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_270_fu_11316_p2(0),
      Q => add_ln169_270_reg_30147(0),
      R => '0'
    );
\add_ln169_270_reg_30147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_270_fu_11316_p2(1),
      Q => add_ln169_270_reg_30147(1),
      R => '0'
    );
\add_ln169_270_reg_30147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_270_fu_11316_p2(2),
      Q => add_ln169_270_reg_30147(2),
      R => '0'
    );
\add_ln169_270_reg_30147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_270_fu_11316_p2(3),
      Q => add_ln169_270_reg_30147(3),
      R => '0'
    );
\add_ln169_273_reg_30152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_273_fu_11328_p2(0),
      Q => add_ln169_273_reg_30152(0),
      R => '0'
    );
\add_ln169_273_reg_30152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_273_fu_11328_p2(1),
      Q => add_ln169_273_reg_30152(1),
      R => '0'
    );
\add_ln169_273_reg_30152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_273_fu_11328_p2(2),
      Q => add_ln169_273_reg_30152(2),
      R => '0'
    );
\add_ln169_273_reg_30152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_273_fu_11328_p2(3),
      Q => add_ln169_273_reg_30152(3),
      R => '0'
    );
\add_ln169_275_reg_30157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_275_fu_11340_p2(0),
      Q => add_ln169_275_reg_30157(0),
      R => '0'
    );
\add_ln169_275_reg_30157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_275_fu_11340_p2(1),
      Q => add_ln169_275_reg_30157(1),
      R => '0'
    );
\add_ln169_275_reg_30157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_275_fu_11340_p2(2),
      Q => add_ln169_275_reg_30157(2),
      R => '0'
    );
\add_ln169_275_reg_30157_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_275_fu_11340_p2(3),
      Q => add_ln169_275_reg_30157(3),
      R => '0'
    );
\add_ln169_282_reg_30172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_282_fu_12614_p2(0),
      Q => add_ln169_282_reg_30172(0),
      R => '0'
    );
\add_ln169_282_reg_30172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_282_fu_12614_p2(1),
      Q => add_ln169_282_reg_30172(1),
      R => '0'
    );
\add_ln169_282_reg_30172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_282_fu_12614_p2(2),
      Q => add_ln169_282_reg_30172(2),
      R => '0'
    );
\add_ln169_282_reg_30172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_282_fu_12614_p2(3),
      Q => add_ln169_282_reg_30172(3),
      R => '0'
    );
\add_ln169_284_reg_30177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_284_fu_12620_p2(0),
      Q => add_ln169_284_reg_30177(0),
      R => '0'
    );
\add_ln169_284_reg_30177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_284_fu_12620_p2(1),
      Q => add_ln169_284_reg_30177(1),
      R => '0'
    );
\add_ln169_284_reg_30177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_284_fu_12620_p2(2),
      Q => add_ln169_284_reg_30177(2),
      R => '0'
    );
\add_ln169_284_reg_30177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_46,
      Q => add_ln169_284_reg_30177(3),
      R => '0'
    );
\add_ln169_286_reg_30182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_286_fu_12632_p2(0),
      Q => add_ln169_286_reg_30182(0),
      R => '0'
    );
\add_ln169_286_reg_30182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_286_fu_12632_p2(1),
      Q => add_ln169_286_reg_30182(1),
      R => '0'
    );
\add_ln169_286_reg_30182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_286_fu_12632_p2(2),
      Q => add_ln169_286_reg_30182(2),
      R => '0'
    );
\add_ln169_286_reg_30182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_286_fu_12632_p2(3),
      Q => add_ln169_286_reg_30182(3),
      R => '0'
    );
\add_ln169_289_reg_30187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_289_fu_12638_p2(0),
      Q => add_ln169_289_reg_30187(0),
      R => '0'
    );
\add_ln169_289_reg_30187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_289_fu_12638_p2(1),
      Q => add_ln169_289_reg_30187(1),
      R => '0'
    );
\add_ln169_289_reg_30187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_289_fu_12638_p2(2),
      Q => add_ln169_289_reg_30187(2),
      R => '0'
    );
\add_ln169_289_reg_30187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_50,
      Q => add_ln169_289_reg_30187(3),
      R => '0'
    );
\add_ln169_28_reg_29632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_28_fu_2868_p2(0),
      Q => add_ln169_28_reg_29632(0),
      R => '0'
    );
\add_ln169_28_reg_29632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_28_fu_2868_p2(1),
      Q => add_ln169_28_reg_29632(1),
      R => '0'
    );
\add_ln169_28_reg_29632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_28_fu_2868_p2(2),
      Q => add_ln169_28_reg_29632(2),
      R => '0'
    );
\add_ln169_28_reg_29632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_U_n_50,
      Q => add_ln169_28_reg_29632(3),
      R => '0'
    );
\add_ln169_291_reg_30192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_291_fu_12650_p2(0),
      Q => add_ln169_291_reg_30192(0),
      R => '0'
    );
\add_ln169_291_reg_30192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_291_fu_12650_p2(1),
      Q => add_ln169_291_reg_30192(1),
      R => '0'
    );
\add_ln169_291_reg_30192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_291_fu_12650_p2(2),
      Q => add_ln169_291_reg_30192(2),
      R => '0'
    );
\add_ln169_291_reg_30192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_291_fu_12650_p2(3),
      Q => add_ln169_291_reg_30192(3),
      R => '0'
    );
\add_ln169_293_reg_30197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_293_fu_12656_p2(0),
      Q => add_ln169_293_reg_30197(0),
      R => '0'
    );
\add_ln169_293_reg_30197_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_293_fu_12656_p2(1),
      Q => add_ln169_293_reg_30197(1),
      R => '0'
    );
\add_ln169_293_reg_30197_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_293_fu_12656_p2(2),
      Q => add_ln169_293_reg_30197(2),
      R => '0'
    );
\add_ln169_293_reg_30197_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_54,
      Q => add_ln169_293_reg_30197(3),
      R => '0'
    );
\add_ln169_295_reg_30202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_295_fu_12668_p2(0),
      Q => add_ln169_295_reg_30202(0),
      R => '0'
    );
\add_ln169_295_reg_30202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_295_fu_12668_p2(1),
      Q => add_ln169_295_reg_30202(1),
      R => '0'
    );
\add_ln169_295_reg_30202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_295_fu_12668_p2(2),
      Q => add_ln169_295_reg_30202(2),
      R => '0'
    );
\add_ln169_295_reg_30202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_295_fu_12668_p2(3),
      Q => add_ln169_295_reg_30202(3),
      R => '0'
    );
\add_ln169_299_reg_30207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_299_fu_12674_p2(0),
      Q => add_ln169_299_reg_30207(0),
      R => '0'
    );
\add_ln169_299_reg_30207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_299_fu_12674_p2(1),
      Q => add_ln169_299_reg_30207(1),
      R => '0'
    );
\add_ln169_299_reg_30207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_299_fu_12674_p2(2),
      Q => add_ln169_299_reg_30207(2),
      R => '0'
    );
\add_ln169_299_reg_30207_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_58,
      Q => add_ln169_299_reg_30207(3),
      R => '0'
    );
\add_ln169_2_reg_29577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_2_fu_2772_p2(0),
      Q => add_ln169_2_reg_29577(0),
      R => '0'
    );
\add_ln169_2_reg_29577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_2_fu_2772_p2(1),
      Q => add_ln169_2_reg_29577(1),
      R => '0'
    );
\add_ln169_2_reg_29577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_2_fu_2772_p2(2),
      Q => add_ln169_2_reg_29577(2),
      R => '0'
    );
\add_ln169_2_reg_29577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_2_fu_2772_p2(3),
      Q => add_ln169_2_reg_29577(3),
      R => '0'
    );
\add_ln169_301_reg_30212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_301_fu_12686_p2(0),
      Q => add_ln169_301_reg_30212(0),
      R => '0'
    );
\add_ln169_301_reg_30212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_301_fu_12686_p2(1),
      Q => add_ln169_301_reg_30212(1),
      R => '0'
    );
\add_ln169_301_reg_30212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_301_fu_12686_p2(2),
      Q => add_ln169_301_reg_30212(2),
      R => '0'
    );
\add_ln169_301_reg_30212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_301_fu_12686_p2(3),
      Q => add_ln169_301_reg_30212(3),
      R => '0'
    );
\add_ln169_303_reg_30217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_303_fu_12692_p2(0),
      Q => add_ln169_303_reg_30217(0),
      R => '0'
    );
\add_ln169_303_reg_30217_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_303_fu_12692_p2(1),
      Q => add_ln169_303_reg_30217(1),
      R => '0'
    );
\add_ln169_303_reg_30217_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_303_fu_12692_p2(2),
      Q => add_ln169_303_reg_30217(2),
      R => '0'
    );
\add_ln169_303_reg_30217_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_62,
      Q => add_ln169_303_reg_30217(3),
      R => '0'
    );
\add_ln169_305_reg_30222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_305_fu_12704_p2(0),
      Q => add_ln169_305_reg_30222(0),
      R => '0'
    );
\add_ln169_305_reg_30222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_305_fu_12704_p2(1),
      Q => add_ln169_305_reg_30222(1),
      R => '0'
    );
\add_ln169_305_reg_30222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_305_fu_12704_p2(2),
      Q => add_ln169_305_reg_30222(2),
      R => '0'
    );
\add_ln169_305_reg_30222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_305_fu_12704_p2(3),
      Q => add_ln169_305_reg_30222(3),
      R => '0'
    );
\add_ln169_308_reg_30227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_308_fu_12710_p2(0),
      Q => add_ln169_308_reg_30227(0),
      R => '0'
    );
\add_ln169_308_reg_30227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_308_fu_12710_p2(1),
      Q => add_ln169_308_reg_30227(1),
      R => '0'
    );
\add_ln169_308_reg_30227_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_308_fu_12710_p2(2),
      Q => add_ln169_308_reg_30227(2),
      R => '0'
    );
\add_ln169_308_reg_30227_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_42,
      Q => add_ln169_308_reg_30227(3),
      R => '0'
    );
\add_ln169_30_reg_29637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_30_fu_2880_p2(0),
      Q => add_ln169_30_reg_29637(0),
      R => '0'
    );
\add_ln169_30_reg_29637_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_30_fu_2880_p2(1),
      Q => add_ln169_30_reg_29637(1),
      R => '0'
    );
\add_ln169_30_reg_29637_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_30_fu_2880_p2(2),
      Q => add_ln169_30_reg_29637(2),
      R => '0'
    );
\add_ln169_30_reg_29637_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_30_fu_2880_p2(3),
      Q => add_ln169_30_reg_29637(3),
      R => '0'
    );
\add_ln169_310_reg_30232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_310_fu_12722_p2(0),
      Q => add_ln169_310_reg_30232(0),
      R => '0'
    );
\add_ln169_310_reg_30232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_310_fu_12722_p2(1),
      Q => add_ln169_310_reg_30232(1),
      R => '0'
    );
\add_ln169_310_reg_30232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_310_fu_12722_p2(2),
      Q => add_ln169_310_reg_30232(2),
      R => '0'
    );
\add_ln169_310_reg_30232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_310_fu_12722_p2(3),
      Q => add_ln169_310_reg_30232(3),
      R => '0'
    );
\add_ln169_313_reg_30237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_313_fu_12734_p2(0),
      Q => add_ln169_313_reg_30237(0),
      R => '0'
    );
\add_ln169_313_reg_30237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_313_fu_12734_p2(1),
      Q => add_ln169_313_reg_30237(1),
      R => '0'
    );
\add_ln169_313_reg_30237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_313_fu_12734_p2(2),
      Q => add_ln169_313_reg_30237(2),
      R => '0'
    );
\add_ln169_313_reg_30237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_313_fu_12734_p2(3),
      Q => add_ln169_313_reg_30237(3),
      R => '0'
    );
\add_ln169_315_reg_30242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_315_fu_12746_p2(0),
      Q => add_ln169_315_reg_30242(0),
      R => '0'
    );
\add_ln169_315_reg_30242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_315_fu_12746_p2(1),
      Q => add_ln169_315_reg_30242(1),
      R => '0'
    );
\add_ln169_315_reg_30242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_315_fu_12746_p2(2),
      Q => add_ln169_315_reg_30242(2),
      R => '0'
    );
\add_ln169_315_reg_30242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_315_fu_12746_p2(3),
      Q => add_ln169_315_reg_30242(3),
      R => '0'
    );
\add_ln169_322_reg_30257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_322_fu_14020_p2(0),
      Q => add_ln169_322_reg_30257(0),
      R => '0'
    );
\add_ln169_322_reg_30257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_322_fu_14020_p2(1),
      Q => add_ln169_322_reg_30257(1),
      R => '0'
    );
\add_ln169_322_reg_30257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_322_fu_14020_p2(2),
      Q => add_ln169_322_reg_30257(2),
      R => '0'
    );
\add_ln169_322_reg_30257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_322_fu_14020_p2(3),
      Q => add_ln169_322_reg_30257(3),
      R => '0'
    );
\add_ln169_324_reg_30262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_324_fu_14026_p2(0),
      Q => add_ln169_324_reg_30262(0),
      R => '0'
    );
\add_ln169_324_reg_30262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_324_fu_14026_p2(1),
      Q => add_ln169_324_reg_30262(1),
      R => '0'
    );
\add_ln169_324_reg_30262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_324_fu_14026_p2(2),
      Q => add_ln169_324_reg_30262(2),
      R => '0'
    );
\add_ln169_324_reg_30262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_324_fu_14026_p2(3),
      Q => add_ln169_324_reg_30262(3),
      R => '0'
    );
\add_ln169_326_reg_30267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_326_fu_14038_p2(0),
      Q => add_ln169_326_reg_30267(0),
      R => '0'
    );
\add_ln169_326_reg_30267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_326_fu_14038_p2(1),
      Q => add_ln169_326_reg_30267(1),
      R => '0'
    );
\add_ln169_326_reg_30267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_326_fu_14038_p2(2),
      Q => add_ln169_326_reg_30267(2),
      R => '0'
    );
\add_ln169_326_reg_30267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_326_fu_14038_p2(3),
      Q => add_ln169_326_reg_30267(3),
      R => '0'
    );
\add_ln169_329_reg_30272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_329_fu_14044_p2(0),
      Q => add_ln169_329_reg_30272(0),
      R => '0'
    );
\add_ln169_329_reg_30272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_329_fu_14044_p2(1),
      Q => add_ln169_329_reg_30272(1),
      R => '0'
    );
\add_ln169_329_reg_30272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_329_fu_14044_p2(2),
      Q => add_ln169_329_reg_30272(2),
      R => '0'
    );
\add_ln169_329_reg_30272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_329_fu_14044_p2(3),
      Q => add_ln169_329_reg_30272(3),
      R => '0'
    );
\add_ln169_331_reg_30277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_331_fu_14056_p2(0),
      Q => add_ln169_331_reg_30277(0),
      R => '0'
    );
\add_ln169_331_reg_30277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_331_fu_14056_p2(1),
      Q => add_ln169_331_reg_30277(1),
      R => '0'
    );
\add_ln169_331_reg_30277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_331_fu_14056_p2(2),
      Q => add_ln169_331_reg_30277(2),
      R => '0'
    );
\add_ln169_331_reg_30277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_331_fu_14056_p2(3),
      Q => add_ln169_331_reg_30277(3),
      R => '0'
    );
\add_ln169_333_reg_30282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_333_fu_14062_p2(0),
      Q => add_ln169_333_reg_30282(0),
      R => '0'
    );
\add_ln169_333_reg_30282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_333_fu_14062_p2(1),
      Q => add_ln169_333_reg_30282(1),
      R => '0'
    );
\add_ln169_333_reg_30282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_333_fu_14062_p2(2),
      Q => add_ln169_333_reg_30282(2),
      R => '0'
    );
\add_ln169_333_reg_30282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_333_fu_14062_p2(3),
      Q => add_ln169_333_reg_30282(3),
      R => '0'
    );
\add_ln169_335_reg_30287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_335_fu_14074_p2(0),
      Q => add_ln169_335_reg_30287(0),
      R => '0'
    );
\add_ln169_335_reg_30287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_335_fu_14074_p2(1),
      Q => add_ln169_335_reg_30287(1),
      R => '0'
    );
\add_ln169_335_reg_30287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_335_fu_14074_p2(2),
      Q => add_ln169_335_reg_30287(2),
      R => '0'
    );
\add_ln169_335_reg_30287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_335_fu_14074_p2(3),
      Q => add_ln169_335_reg_30287(3),
      R => '0'
    );
\add_ln169_339_reg_30292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_339_fu_14080_p2(0),
      Q => add_ln169_339_reg_30292(0),
      R => '0'
    );
\add_ln169_339_reg_30292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_339_fu_14080_p2(1),
      Q => add_ln169_339_reg_30292(1),
      R => '0'
    );
\add_ln169_339_reg_30292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_339_fu_14080_p2(2),
      Q => add_ln169_339_reg_30292(2),
      R => '0'
    );
\add_ln169_339_reg_30292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_339_fu_14080_p2(3),
      Q => add_ln169_339_reg_30292(3),
      R => '0'
    );
\add_ln169_33_reg_29642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_33_fu_2892_p2(0),
      Q => add_ln169_33_reg_29642(0),
      R => '0'
    );
\add_ln169_33_reg_29642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_33_fu_2892_p2(1),
      Q => add_ln169_33_reg_29642(1),
      R => '0'
    );
\add_ln169_33_reg_29642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_33_fu_2892_p2(2),
      Q => add_ln169_33_reg_29642(2),
      R => '0'
    );
\add_ln169_33_reg_29642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_33_fu_2892_p2(3),
      Q => add_ln169_33_reg_29642(3),
      R => '0'
    );
\add_ln169_341_reg_30297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_341_fu_14092_p2(0),
      Q => add_ln169_341_reg_30297(0),
      R => '0'
    );
\add_ln169_341_reg_30297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_341_fu_14092_p2(1),
      Q => add_ln169_341_reg_30297(1),
      R => '0'
    );
\add_ln169_341_reg_30297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_341_fu_14092_p2(2),
      Q => add_ln169_341_reg_30297(2),
      R => '0'
    );
\add_ln169_341_reg_30297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_341_fu_14092_p2(3),
      Q => add_ln169_341_reg_30297(3),
      R => '0'
    );
\add_ln169_343_reg_30302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_343_fu_14098_p2(0),
      Q => add_ln169_343_reg_30302(0),
      R => '0'
    );
\add_ln169_343_reg_30302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_343_fu_14098_p2(1),
      Q => add_ln169_343_reg_30302(1),
      R => '0'
    );
\add_ln169_343_reg_30302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_343_fu_14098_p2(2),
      Q => add_ln169_343_reg_30302(2),
      R => '0'
    );
\add_ln169_343_reg_30302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_343_fu_14098_p2(3),
      Q => add_ln169_343_reg_30302(3),
      R => '0'
    );
\add_ln169_345_reg_30307_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_345_fu_14110_p2(0),
      Q => add_ln169_345_reg_30307(0),
      R => '0'
    );
\add_ln169_345_reg_30307_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_345_fu_14110_p2(1),
      Q => add_ln169_345_reg_30307(1),
      R => '0'
    );
\add_ln169_345_reg_30307_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_345_fu_14110_p2(2),
      Q => add_ln169_345_reg_30307(2),
      R => '0'
    );
\add_ln169_345_reg_30307_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_345_fu_14110_p2(3),
      Q => add_ln169_345_reg_30307(3),
      R => '0'
    );
\add_ln169_348_reg_30312_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_348_fu_14116_p2(0),
      Q => add_ln169_348_reg_30312(0),
      R => '0'
    );
\add_ln169_348_reg_30312_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_348_fu_14116_p2(1),
      Q => add_ln169_348_reg_30312(1),
      R => '0'
    );
\add_ln169_348_reg_30312_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_348_fu_14116_p2(2),
      Q => add_ln169_348_reg_30312(2),
      R => '0'
    );
\add_ln169_348_reg_30312_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_348_fu_14116_p2(3),
      Q => add_ln169_348_reg_30312(3),
      R => '0'
    );
\add_ln169_350_reg_30317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_350_fu_14128_p2(0),
      Q => add_ln169_350_reg_30317(0),
      R => '0'
    );
\add_ln169_350_reg_30317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_350_fu_14128_p2(1),
      Q => add_ln169_350_reg_30317(1),
      R => '0'
    );
\add_ln169_350_reg_30317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_350_fu_14128_p2(2),
      Q => add_ln169_350_reg_30317(2),
      R => '0'
    );
\add_ln169_350_reg_30317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_350_fu_14128_p2(3),
      Q => add_ln169_350_reg_30317(3),
      R => '0'
    );
\add_ln169_353_reg_30322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_353_fu_14140_p2(0),
      Q => add_ln169_353_reg_30322(0),
      R => '0'
    );
\add_ln169_353_reg_30322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_353_fu_14140_p2(1),
      Q => add_ln169_353_reg_30322(1),
      R => '0'
    );
\add_ln169_353_reg_30322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_353_fu_14140_p2(2),
      Q => add_ln169_353_reg_30322(2),
      R => '0'
    );
\add_ln169_353_reg_30322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_353_fu_14140_p2(3),
      Q => add_ln169_353_reg_30322(3),
      R => '0'
    );
\add_ln169_355_reg_30327_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_355_fu_14152_p2(0),
      Q => add_ln169_355_reg_30327(0),
      R => '0'
    );
\add_ln169_355_reg_30327_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_355_fu_14152_p2(1),
      Q => add_ln169_355_reg_30327(1),
      R => '0'
    );
\add_ln169_355_reg_30327_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_355_fu_14152_p2(2),
      Q => add_ln169_355_reg_30327(2),
      R => '0'
    );
\add_ln169_355_reg_30327_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_355_fu_14152_p2(3),
      Q => add_ln169_355_reg_30327(3),
      R => '0'
    );
\add_ln169_35_reg_29647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_35_fu_2904_p2(0),
      Q => add_ln169_35_reg_29647(0),
      R => '0'
    );
\add_ln169_35_reg_29647_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_35_fu_2904_p2(1),
      Q => add_ln169_35_reg_29647(1),
      R => '0'
    );
\add_ln169_35_reg_29647_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_35_fu_2904_p2(2),
      Q => add_ln169_35_reg_29647(2),
      R => '0'
    );
\add_ln169_35_reg_29647_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_35_fu_2904_p2(3),
      Q => add_ln169_35_reg_29647(3),
      R => '0'
    );
\add_ln169_362_reg_30342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_362_fu_15426_p2(0),
      Q => add_ln169_362_reg_30342(0),
      R => '0'
    );
\add_ln169_362_reg_30342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_362_fu_15426_p2(1),
      Q => add_ln169_362_reg_30342(1),
      R => '0'
    );
\add_ln169_362_reg_30342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_362_fu_15426_p2(2),
      Q => add_ln169_362_reg_30342(2),
      R => '0'
    );
\add_ln169_362_reg_30342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_362_fu_15426_p2(3),
      Q => add_ln169_362_reg_30342(3),
      R => '0'
    );
\add_ln169_364_reg_30347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_364_fu_15432_p2(0),
      Q => add_ln169_364_reg_30347(0),
      R => '0'
    );
\add_ln169_364_reg_30347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_364_fu_15432_p2(1),
      Q => add_ln169_364_reg_30347(1),
      R => '0'
    );
\add_ln169_364_reg_30347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_364_fu_15432_p2(2),
      Q => add_ln169_364_reg_30347(2),
      R => '0'
    );
\add_ln169_364_reg_30347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_U_n_41,
      Q => add_ln169_364_reg_30347(3),
      R => '0'
    );
\add_ln169_366_reg_30352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_366_fu_15444_p2(0),
      Q => add_ln169_366_reg_30352(0),
      R => '0'
    );
\add_ln169_366_reg_30352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_366_fu_15444_p2(1),
      Q => add_ln169_366_reg_30352(1),
      R => '0'
    );
\add_ln169_366_reg_30352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_366_fu_15444_p2(2),
      Q => add_ln169_366_reg_30352(2),
      R => '0'
    );
\add_ln169_366_reg_30352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_366_fu_15444_p2(3),
      Q => add_ln169_366_reg_30352(3),
      R => '0'
    );
\add_ln169_369_reg_30357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_369_fu_15450_p2(0),
      Q => add_ln169_369_reg_30357(0),
      R => '0'
    );
\add_ln169_369_reg_30357_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_369_fu_15450_p2(1),
      Q => add_ln169_369_reg_30357(1),
      R => '0'
    );
\add_ln169_369_reg_30357_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_369_fu_15450_p2(2),
      Q => add_ln169_369_reg_30357(2),
      R => '0'
    );
\add_ln169_369_reg_30357_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_369_fu_15450_p2(3),
      Q => add_ln169_369_reg_30357(3),
      R => '0'
    );
\add_ln169_371_reg_30362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_371_fu_15462_p2(0),
      Q => add_ln169_371_reg_30362(0),
      R => '0'
    );
\add_ln169_371_reg_30362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_371_fu_15462_p2(1),
      Q => add_ln169_371_reg_30362(1),
      R => '0'
    );
\add_ln169_371_reg_30362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_371_fu_15462_p2(2),
      Q => add_ln169_371_reg_30362(2),
      R => '0'
    );
\add_ln169_371_reg_30362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_371_fu_15462_p2(3),
      Q => add_ln169_371_reg_30362(3),
      R => '0'
    );
\add_ln169_373_reg_30367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_373_fu_15468_p2(0),
      Q => add_ln169_373_reg_30367(0),
      R => '0'
    );
\add_ln169_373_reg_30367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_373_fu_15468_p2(1),
      Q => add_ln169_373_reg_30367(1),
      R => '0'
    );
\add_ln169_373_reg_30367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_373_fu_15468_p2(2),
      Q => add_ln169_373_reg_30367(2),
      R => '0'
    );
\add_ln169_373_reg_30367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_U_n_61,
      Q => add_ln169_373_reg_30367(3),
      R => '0'
    );
\add_ln169_375_reg_30372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_375_fu_15480_p2(0),
      Q => add_ln169_375_reg_30372(0),
      R => '0'
    );
\add_ln169_375_reg_30372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_375_fu_15480_p2(1),
      Q => add_ln169_375_reg_30372(1),
      R => '0'
    );
\add_ln169_375_reg_30372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_375_fu_15480_p2(2),
      Q => add_ln169_375_reg_30372(2),
      R => '0'
    );
\add_ln169_375_reg_30372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_375_fu_15480_p2(3),
      Q => add_ln169_375_reg_30372(3),
      R => '0'
    );
\add_ln169_379_reg_30377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_379_fu_15486_p2(0),
      Q => add_ln169_379_reg_30377(0),
      R => '0'
    );
\add_ln169_379_reg_30377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_379_fu_15486_p2(1),
      Q => add_ln169_379_reg_30377(1),
      R => '0'
    );
\add_ln169_379_reg_30377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_379_fu_15486_p2(2),
      Q => add_ln169_379_reg_30377(2),
      R => '0'
    );
\add_ln169_379_reg_30377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_379_fu_15486_p2(3),
      Q => add_ln169_379_reg_30377(3),
      R => '0'
    );
\add_ln169_381_reg_30382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_381_fu_15498_p2(0),
      Q => add_ln169_381_reg_30382(0),
      R => '0'
    );
\add_ln169_381_reg_30382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_381_fu_15498_p2(1),
      Q => add_ln169_381_reg_30382(1),
      R => '0'
    );
\add_ln169_381_reg_30382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_381_fu_15498_p2(2),
      Q => add_ln169_381_reg_30382(2),
      R => '0'
    );
\add_ln169_381_reg_30382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_381_fu_15498_p2(3),
      Q => add_ln169_381_reg_30382(3),
      R => '0'
    );
\add_ln169_383_reg_30387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_383_fu_15504_p2(0),
      Q => add_ln169_383_reg_30387(0),
      R => '0'
    );
\add_ln169_383_reg_30387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_383_fu_15504_p2(1),
      Q => add_ln169_383_reg_30387(1),
      R => '0'
    );
\add_ln169_383_reg_30387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_383_fu_15504_p2(2),
      Q => add_ln169_383_reg_30387(2),
      R => '0'
    );
\add_ln169_383_reg_30387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_U_n_45,
      Q => add_ln169_383_reg_30387(3),
      R => '0'
    );
\add_ln169_385_reg_30392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_385_fu_15516_p2(0),
      Q => add_ln169_385_reg_30392(0),
      R => '0'
    );
\add_ln169_385_reg_30392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_385_fu_15516_p2(1),
      Q => add_ln169_385_reg_30392(1),
      R => '0'
    );
\add_ln169_385_reg_30392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_385_fu_15516_p2(2),
      Q => add_ln169_385_reg_30392(2),
      R => '0'
    );
\add_ln169_385_reg_30392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_385_fu_15516_p2(3),
      Q => add_ln169_385_reg_30392(3),
      R => '0'
    );
\add_ln169_388_reg_30397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_388_fu_15522_p2(0),
      Q => add_ln169_388_reg_30397(0),
      R => '0'
    );
\add_ln169_388_reg_30397_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_388_fu_15522_p2(1),
      Q => add_ln169_388_reg_30397(1),
      R => '0'
    );
\add_ln169_388_reg_30397_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_388_fu_15522_p2(2),
      Q => add_ln169_388_reg_30397(2),
      R => '0'
    );
\add_ln169_388_reg_30397_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_U_n_49,
      Q => add_ln169_388_reg_30397(3),
      R => '0'
    );
\add_ln169_390_reg_30402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_390_fu_15534_p2(0),
      Q => add_ln169_390_reg_30402(0),
      R => '0'
    );
\add_ln169_390_reg_30402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_390_fu_15534_p2(1),
      Q => add_ln169_390_reg_30402(1),
      R => '0'
    );
\add_ln169_390_reg_30402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_390_fu_15534_p2(2),
      Q => add_ln169_390_reg_30402(2),
      R => '0'
    );
\add_ln169_390_reg_30402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_390_fu_15534_p2(3),
      Q => add_ln169_390_reg_30402(3),
      R => '0'
    );
\add_ln169_393_reg_30407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_393_fu_15546_p2(0),
      Q => add_ln169_393_reg_30407(0),
      R => '0'
    );
\add_ln169_393_reg_30407_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_393_fu_15546_p2(1),
      Q => add_ln169_393_reg_30407(1),
      R => '0'
    );
\add_ln169_393_reg_30407_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_393_fu_15546_p2(2),
      Q => add_ln169_393_reg_30407(2),
      R => '0'
    );
\add_ln169_393_reg_30407_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_393_fu_15546_p2(3),
      Q => add_ln169_393_reg_30407(3),
      R => '0'
    );
\add_ln169_395_reg_30412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_395_fu_15558_p2(0),
      Q => add_ln169_395_reg_30412(0),
      R => '0'
    );
\add_ln169_395_reg_30412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_395_fu_15558_p2(1),
      Q => add_ln169_395_reg_30412(1),
      R => '0'
    );
\add_ln169_395_reg_30412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_395_fu_15558_p2(2),
      Q => add_ln169_395_reg_30412(2),
      R => '0'
    );
\add_ln169_395_reg_30412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_395_fu_15558_p2(3),
      Q => add_ln169_395_reg_30412(3),
      R => '0'
    );
\add_ln169_402_reg_30427_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_402_fu_16832_p2(0),
      Q => add_ln169_402_reg_30427(0),
      R => '0'
    );
\add_ln169_402_reg_30427_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_402_fu_16832_p2(1),
      Q => add_ln169_402_reg_30427(1),
      R => '0'
    );
\add_ln169_402_reg_30427_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_402_fu_16832_p2(2),
      Q => add_ln169_402_reg_30427(2),
      R => '0'
    );
\add_ln169_402_reg_30427_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_402_fu_16832_p2(3),
      Q => add_ln169_402_reg_30427(3),
      R => '0'
    );
\add_ln169_404_reg_30432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_404_fu_16838_p2(0),
      Q => add_ln169_404_reg_30432(0),
      R => '0'
    );
\add_ln169_404_reg_30432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_404_fu_16838_p2(1),
      Q => add_ln169_404_reg_30432(1),
      R => '0'
    );
\add_ln169_404_reg_30432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_404_fu_16838_p2(2),
      Q => add_ln169_404_reg_30432(2),
      R => '0'
    );
\add_ln169_404_reg_30432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_U_n_49,
      Q => add_ln169_404_reg_30432(3),
      R => '0'
    );
\add_ln169_406_reg_30437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_406_fu_16850_p2(0),
      Q => add_ln169_406_reg_30437(0),
      R => '0'
    );
\add_ln169_406_reg_30437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_406_fu_16850_p2(1),
      Q => add_ln169_406_reg_30437(1),
      R => '0'
    );
\add_ln169_406_reg_30437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_406_fu_16850_p2(2),
      Q => add_ln169_406_reg_30437(2),
      R => '0'
    );
\add_ln169_406_reg_30437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_406_fu_16850_p2(3),
      Q => add_ln169_406_reg_30437(3),
      R => '0'
    );
\add_ln169_409_reg_30442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_409_fu_16856_p2(0),
      Q => add_ln169_409_reg_30442(0),
      R => '0'
    );
\add_ln169_409_reg_30442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_409_fu_16856_p2(1),
      Q => add_ln169_409_reg_30442(1),
      R => '0'
    );
\add_ln169_409_reg_30442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_409_fu_16856_p2(2),
      Q => add_ln169_409_reg_30442(2),
      R => '0'
    );
\add_ln169_409_reg_30442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_409_fu_16856_p2(3),
      Q => add_ln169_409_reg_30442(3),
      R => '0'
    );
\add_ln169_411_reg_30447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_411_fu_16868_p2(0),
      Q => add_ln169_411_reg_30447(0),
      R => '0'
    );
\add_ln169_411_reg_30447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_411_fu_16868_p2(1),
      Q => add_ln169_411_reg_30447(1),
      R => '0'
    );
\add_ln169_411_reg_30447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_411_fu_16868_p2(2),
      Q => add_ln169_411_reg_30447(2),
      R => '0'
    );
\add_ln169_411_reg_30447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_411_fu_16868_p2(3),
      Q => add_ln169_411_reg_30447(3),
      R => '0'
    );
\add_ln169_413_reg_30452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_413_fu_16874_p2(0),
      Q => add_ln169_413_reg_30452(0),
      R => '0'
    );
\add_ln169_413_reg_30452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_413_fu_16874_p2(1),
      Q => add_ln169_413_reg_30452(1),
      R => '0'
    );
\add_ln169_413_reg_30452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_413_fu_16874_p2(2),
      Q => add_ln169_413_reg_30452(2),
      R => '0'
    );
\add_ln169_413_reg_30452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_U_n_65,
      Q => add_ln169_413_reg_30452(3),
      R => '0'
    );
\add_ln169_415_reg_30457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_415_fu_16886_p2(0),
      Q => add_ln169_415_reg_30457(0),
      R => '0'
    );
\add_ln169_415_reg_30457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_415_fu_16886_p2(1),
      Q => add_ln169_415_reg_30457(1),
      R => '0'
    );
\add_ln169_415_reg_30457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_415_fu_16886_p2(2),
      Q => add_ln169_415_reg_30457(2),
      R => '0'
    );
\add_ln169_415_reg_30457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_415_fu_16886_p2(3),
      Q => add_ln169_415_reg_30457(3),
      R => '0'
    );
\add_ln169_419_reg_30462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_419_fu_16892_p2(0),
      Q => add_ln169_419_reg_30462(0),
      R => '0'
    );
\add_ln169_419_reg_30462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_419_fu_16892_p2(1),
      Q => add_ln169_419_reg_30462(1),
      R => '0'
    );
\add_ln169_419_reg_30462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_419_fu_16892_p2(2),
      Q => add_ln169_419_reg_30462(2),
      R => '0'
    );
\add_ln169_419_reg_30462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_419_fu_16892_p2(3),
      Q => add_ln169_419_reg_30462(3),
      R => '0'
    );
\add_ln169_421_reg_30467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_421_fu_16904_p2(0),
      Q => add_ln169_421_reg_30467(0),
      R => '0'
    );
\add_ln169_421_reg_30467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_421_fu_16904_p2(1),
      Q => add_ln169_421_reg_30467(1),
      R => '0'
    );
\add_ln169_421_reg_30467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_421_fu_16904_p2(2),
      Q => add_ln169_421_reg_30467(2),
      R => '0'
    );
\add_ln169_421_reg_30467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_421_fu_16904_p2(3),
      Q => add_ln169_421_reg_30467(3),
      R => '0'
    );
\add_ln169_423_reg_30472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_423_fu_16910_p2(0),
      Q => add_ln169_423_reg_30472(0),
      R => '0'
    );
\add_ln169_423_reg_30472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_423_fu_16910_p2(1),
      Q => add_ln169_423_reg_30472(1),
      R => '0'
    );
\add_ln169_423_reg_30472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_423_fu_16910_p2(2),
      Q => add_ln169_423_reg_30472(2),
      R => '0'
    );
\add_ln169_423_reg_30472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_U_n_45,
      Q => add_ln169_423_reg_30472(3),
      R => '0'
    );
\add_ln169_425_reg_30477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_425_fu_16922_p2(0),
      Q => add_ln169_425_reg_30477(0),
      R => '0'
    );
\add_ln169_425_reg_30477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_425_fu_16922_p2(1),
      Q => add_ln169_425_reg_30477(1),
      R => '0'
    );
\add_ln169_425_reg_30477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_425_fu_16922_p2(2),
      Q => add_ln169_425_reg_30477(2),
      R => '0'
    );
\add_ln169_425_reg_30477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_425_fu_16922_p2(3),
      Q => add_ln169_425_reg_30477(3),
      R => '0'
    );
\add_ln169_428_reg_30482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_428_fu_16928_p2(0),
      Q => add_ln169_428_reg_30482(0),
      R => '0'
    );
\add_ln169_428_reg_30482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_428_fu_16928_p2(1),
      Q => add_ln169_428_reg_30482(1),
      R => '0'
    );
\add_ln169_428_reg_30482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_428_fu_16928_p2(2),
      Q => add_ln169_428_reg_30482(2),
      R => '0'
    );
\add_ln169_428_reg_30482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_U_n_53,
      Q => add_ln169_428_reg_30482(3),
      R => '0'
    );
\add_ln169_42_reg_29662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_42_fu_4178_p2(0),
      Q => add_ln169_42_reg_29662(0),
      R => '0'
    );
\add_ln169_42_reg_29662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_42_fu_4178_p2(1),
      Q => add_ln169_42_reg_29662(1),
      R => '0'
    );
\add_ln169_42_reg_29662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_42_fu_4178_p2(2),
      Q => add_ln169_42_reg_29662(2),
      R => '0'
    );
\add_ln169_42_reg_29662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_42_fu_4178_p2(3),
      Q => add_ln169_42_reg_29662(3),
      R => '0'
    );
\add_ln169_430_reg_30487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_430_fu_16940_p2(0),
      Q => add_ln169_430_reg_30487(0),
      R => '0'
    );
\add_ln169_430_reg_30487_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_430_fu_16940_p2(1),
      Q => add_ln169_430_reg_30487(1),
      R => '0'
    );
\add_ln169_430_reg_30487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_430_fu_16940_p2(2),
      Q => add_ln169_430_reg_30487(2),
      R => '0'
    );
\add_ln169_430_reg_30487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_430_fu_16940_p2(3),
      Q => add_ln169_430_reg_30487(3),
      R => '0'
    );
\add_ln169_433_reg_30492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_433_fu_16952_p2(0),
      Q => add_ln169_433_reg_30492(0),
      R => '0'
    );
\add_ln169_433_reg_30492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_433_fu_16952_p2(1),
      Q => add_ln169_433_reg_30492(1),
      R => '0'
    );
\add_ln169_433_reg_30492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_433_fu_16952_p2(2),
      Q => add_ln169_433_reg_30492(2),
      R => '0'
    );
\add_ln169_433_reg_30492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_433_fu_16952_p2(3),
      Q => add_ln169_433_reg_30492(3),
      R => '0'
    );
\add_ln169_435_reg_30497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_435_fu_16964_p2(0),
      Q => add_ln169_435_reg_30497(0),
      R => '0'
    );
\add_ln169_435_reg_30497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_435_fu_16964_p2(1),
      Q => add_ln169_435_reg_30497(1),
      R => '0'
    );
\add_ln169_435_reg_30497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_435_fu_16964_p2(2),
      Q => add_ln169_435_reg_30497(2),
      R => '0'
    );
\add_ln169_435_reg_30497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_435_fu_16964_p2(3),
      Q => add_ln169_435_reg_30497(3),
      R => '0'
    );
\add_ln169_442_reg_30512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_442_fu_18238_p2(0),
      Q => add_ln169_442_reg_30512(0),
      R => '0'
    );
\add_ln169_442_reg_30512_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_442_fu_18238_p2(1),
      Q => add_ln169_442_reg_30512(1),
      R => '0'
    );
\add_ln169_442_reg_30512_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_442_fu_18238_p2(2),
      Q => add_ln169_442_reg_30512(2),
      R => '0'
    );
\add_ln169_442_reg_30512_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_442_fu_18238_p2(3),
      Q => add_ln169_442_reg_30512(3),
      R => '0'
    );
\add_ln169_444_reg_30517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_444_fu_18244_p2(0),
      Q => add_ln169_444_reg_30517(0),
      R => '0'
    );
\add_ln169_444_reg_30517_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_444_fu_18244_p2(1),
      Q => add_ln169_444_reg_30517(1),
      R => '0'
    );
\add_ln169_444_reg_30517_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_444_fu_18244_p2(2),
      Q => add_ln169_444_reg_30517(2),
      R => '0'
    );
\add_ln169_444_reg_30517_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_U_n_41,
      Q => add_ln169_444_reg_30517(3),
      R => '0'
    );
\add_ln169_446_reg_30522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_446_fu_18256_p2(0),
      Q => add_ln169_446_reg_30522(0),
      R => '0'
    );
\add_ln169_446_reg_30522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_U_n_51,
      Q => add_ln169_446_reg_30522(1),
      R => '0'
    );
\add_ln169_446_reg_30522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_446_fu_18256_p2(2),
      Q => add_ln169_446_reg_30522(2),
      R => '0'
    );
\add_ln169_446_reg_30522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_446_fu_18256_p2(3),
      Q => add_ln169_446_reg_30522(3),
      R => '0'
    );
\add_ln169_449_reg_30527_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_449_fu_18262_p2(0),
      Q => add_ln169_449_reg_30527(0),
      R => '0'
    );
\add_ln169_449_reg_30527_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_449_fu_18262_p2(1),
      Q => add_ln169_449_reg_30527(1),
      R => '0'
    );
\add_ln169_449_reg_30527_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_449_fu_18262_p2(2),
      Q => add_ln169_449_reg_30527(2),
      R => '0'
    );
\add_ln169_44_reg_29667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_44_fu_4184_p2(0),
      Q => add_ln169_44_reg_29667(0),
      R => '0'
    );
\add_ln169_44_reg_29667_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_44_fu_4184_p2(1),
      Q => add_ln169_44_reg_29667(1),
      R => '0'
    );
\add_ln169_44_reg_29667_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_44_fu_4184_p2(2),
      Q => add_ln169_44_reg_29667(2),
      R => '0'
    );
\add_ln169_44_reg_29667_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_U_n_37,
      Q => add_ln169_44_reg_29667(3),
      R => '0'
    );
\add_ln169_451_reg_30532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_451_fu_18274_p2(0),
      Q => add_ln169_451_reg_30532(0),
      R => '0'
    );
\add_ln169_451_reg_30532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_451_fu_18274_p2(1),
      Q => add_ln169_451_reg_30532(1),
      R => '0'
    );
\add_ln169_451_reg_30532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_451_fu_18274_p2(2),
      Q => add_ln169_451_reg_30532(2),
      R => '0'
    );
\add_ln169_451_reg_30532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_451_fu_18274_p2(3),
      Q => add_ln169_451_reg_30532(3),
      R => '0'
    );
\add_ln169_453_reg_30537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_453_fu_18280_p2(0),
      Q => add_ln169_453_reg_30537(0),
      R => '0'
    );
\add_ln169_453_reg_30537_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_453_fu_18280_p2(1),
      Q => add_ln169_453_reg_30537(1),
      R => '0'
    );
\add_ln169_453_reg_30537_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_453_fu_18280_p2(2),
      Q => add_ln169_453_reg_30537(2),
      R => '0'
    );
\add_ln169_453_reg_30537_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_U_n_63,
      Q => add_ln169_453_reg_30537(3),
      R => '0'
    );
\add_ln169_455_reg_30542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_455_fu_18292_p2(0),
      Q => add_ln169_455_reg_30542(0),
      R => '0'
    );
\add_ln169_455_reg_30542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_455_fu_18292_p2(1),
      Q => add_ln169_455_reg_30542(1),
      R => '0'
    );
\add_ln169_455_reg_30542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_455_fu_18292_p2(2),
      Q => add_ln169_455_reg_30542(2),
      R => '0'
    );
\add_ln169_455_reg_30542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_455_fu_18292_p2(3),
      Q => add_ln169_455_reg_30542(3),
      R => '0'
    );
\add_ln169_459_reg_30547_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_459_fu_18298_p2(0),
      Q => add_ln169_459_reg_30547(0),
      R => '0'
    );
\add_ln169_459_reg_30547_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_459_fu_18298_p2(1),
      Q => add_ln169_459_reg_30547(1),
      R => '0'
    );
\add_ln169_459_reg_30547_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_459_fu_18298_p2(2),
      Q => add_ln169_459_reg_30547(2),
      R => '0'
    );
\add_ln169_461_reg_30552_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_461_fu_18310_p2(0),
      Q => add_ln169_461_reg_30552(0),
      R => '0'
    );
\add_ln169_461_reg_30552_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_461_fu_18310_p2(1),
      Q => add_ln169_461_reg_30552(1),
      R => '0'
    );
\add_ln169_461_reg_30552_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_461_fu_18310_p2(2),
      Q => add_ln169_461_reg_30552(2),
      R => '0'
    );
\add_ln169_461_reg_30552_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_461_fu_18310_p2(3),
      Q => add_ln169_461_reg_30552(3),
      R => '0'
    );
\add_ln169_463_reg_30557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_463_fu_18316_p2(0),
      Q => add_ln169_463_reg_30557(0),
      R => '0'
    );
\add_ln169_463_reg_30557_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_463_fu_18316_p2(1),
      Q => add_ln169_463_reg_30557(1),
      R => '0'
    );
\add_ln169_463_reg_30557_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_463_fu_18316_p2(2),
      Q => add_ln169_463_reg_30557(2),
      R => '0'
    );
\add_ln169_463_reg_30557_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_U_n_33,
      Q => add_ln169_463_reg_30557(3),
      R => '0'
    );
\add_ln169_465_reg_30562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_465_fu_18328_p2(0),
      Q => add_ln169_465_reg_30562(0),
      R => '0'
    );
\add_ln169_465_reg_30562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_465_fu_18328_p2(1),
      Q => add_ln169_465_reg_30562(1),
      R => '0'
    );
\add_ln169_465_reg_30562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_465_fu_18328_p2(2),
      Q => add_ln169_465_reg_30562(2),
      R => '0'
    );
\add_ln169_465_reg_30562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_465_fu_18328_p2(3),
      Q => add_ln169_465_reg_30562(3),
      R => '0'
    );
\add_ln169_468_reg_30567_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_468_fu_18334_p2(0),
      Q => add_ln169_468_reg_30567(0),
      R => '0'
    );
\add_ln169_468_reg_30567_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_468_fu_18334_p2(1),
      Q => add_ln169_468_reg_30567(1),
      R => '0'
    );
\add_ln169_468_reg_30567_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_468_fu_18334_p2(2),
      Q => add_ln169_468_reg_30567(2),
      R => '0'
    );
\add_ln169_468_reg_30567_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_U_n_45,
      Q => add_ln169_468_reg_30567(3),
      R => '0'
    );
\add_ln169_46_reg_29672_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_46_fu_4196_p2(0),
      Q => add_ln169_46_reg_29672(0),
      R => '0'
    );
\add_ln169_46_reg_29672_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_46_fu_4196_p2(1),
      Q => add_ln169_46_reg_29672(1),
      R => '0'
    );
\add_ln169_46_reg_29672_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_46_fu_4196_p2(2),
      Q => add_ln169_46_reg_29672(2),
      R => '0'
    );
\add_ln169_46_reg_29672_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_46_fu_4196_p2(3),
      Q => add_ln169_46_reg_29672(3),
      R => '0'
    );
\add_ln169_470_reg_30572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_470_fu_18346_p2(0),
      Q => add_ln169_470_reg_30572(0),
      R => '0'
    );
\add_ln169_470_reg_30572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_470_fu_18346_p2(1),
      Q => add_ln169_470_reg_30572(1),
      R => '0'
    );
\add_ln169_470_reg_30572_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_470_fu_18346_p2(2),
      Q => add_ln169_470_reg_30572(2),
      R => '0'
    );
\add_ln169_470_reg_30572_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_470_fu_18346_p2(3),
      Q => add_ln169_470_reg_30572(3),
      R => '0'
    );
\add_ln169_473_reg_30577_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_473_fu_18358_p2(0),
      Q => add_ln169_473_reg_30577(0),
      R => '0'
    );
\add_ln169_473_reg_30577_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_473_fu_18358_p2(1),
      Q => add_ln169_473_reg_30577(1),
      R => '0'
    );
\add_ln169_473_reg_30577_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_473_fu_18358_p2(2),
      Q => add_ln169_473_reg_30577(2),
      R => '0'
    );
\add_ln169_473_reg_30577_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_473_fu_18358_p2(3),
      Q => add_ln169_473_reg_30577(3),
      R => '0'
    );
\add_ln169_475_reg_30582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_475_fu_18370_p2(0),
      Q => add_ln169_475_reg_30582(0),
      R => '0'
    );
\add_ln169_475_reg_30582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_475_fu_18370_p2(1),
      Q => add_ln169_475_reg_30582(1),
      R => '0'
    );
\add_ln169_475_reg_30582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_475_fu_18370_p2(2),
      Q => add_ln169_475_reg_30582(2),
      R => '0'
    );
\add_ln169_475_reg_30582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_475_fu_18370_p2(3),
      Q => add_ln169_475_reg_30582(3),
      R => '0'
    );
\add_ln169_482_reg_30597_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_482_fu_19644_p2(0),
      Q => add_ln169_482_reg_30597(0),
      R => '0'
    );
\add_ln169_482_reg_30597_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_482_fu_19644_p2(1),
      Q => add_ln169_482_reg_30597(1),
      R => '0'
    );
\add_ln169_482_reg_30597_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_482_fu_19644_p2(2),
      Q => add_ln169_482_reg_30597(2),
      R => '0'
    );
\add_ln169_482_reg_30597_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_482_fu_19644_p2(3),
      Q => add_ln169_482_reg_30597(3),
      R => '0'
    );
\add_ln169_484_reg_30602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_484_fu_19650_p2(0),
      Q => add_ln169_484_reg_30602(0),
      R => '0'
    );
\add_ln169_484_reg_30602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_484_fu_19650_p2(1),
      Q => add_ln169_484_reg_30602(1),
      R => '0'
    );
\add_ln169_484_reg_30602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_484_fu_19650_p2(2),
      Q => add_ln169_484_reg_30602(2),
      R => '0'
    );
\add_ln169_484_reg_30602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_45,
      Q => add_ln169_484_reg_30602(3),
      R => '0'
    );
\add_ln169_486_reg_30607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_486_fu_19662_p2(0),
      Q => add_ln169_486_reg_30607(0),
      R => '0'
    );
\add_ln169_486_reg_30607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_486_fu_19662_p2(1),
      Q => add_ln169_486_reg_30607(1),
      R => '0'
    );
\add_ln169_486_reg_30607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_486_fu_19662_p2(2),
      Q => add_ln169_486_reg_30607(2),
      R => '0'
    );
\add_ln169_486_reg_30607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_486_fu_19662_p2(3),
      Q => add_ln169_486_reg_30607(3),
      R => '0'
    );
\add_ln169_489_reg_30612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_489_fu_19668_p2(0),
      Q => add_ln169_489_reg_30612(0),
      R => '0'
    );
\add_ln169_489_reg_30612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_489_fu_19668_p2(1),
      Q => add_ln169_489_reg_30612(1),
      R => '0'
    );
\add_ln169_489_reg_30612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_489_fu_19668_p2(2),
      Q => add_ln169_489_reg_30612(2),
      R => '0'
    );
\add_ln169_489_reg_30612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_49,
      Q => add_ln169_489_reg_30612(3),
      R => '0'
    );
\add_ln169_491_reg_30617_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_491_fu_19680_p2(0),
      Q => add_ln169_491_reg_30617(0),
      R => '0'
    );
\add_ln169_491_reg_30617_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_491_fu_19680_p2(1),
      Q => add_ln169_491_reg_30617(1),
      R => '0'
    );
\add_ln169_491_reg_30617_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_491_fu_19680_p2(2),
      Q => add_ln169_491_reg_30617(2),
      R => '0'
    );
\add_ln169_491_reg_30617_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_491_fu_19680_p2(3),
      Q => add_ln169_491_reg_30617(3),
      R => '0'
    );
\add_ln169_493_reg_30622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_493_fu_19686_p2(0),
      Q => add_ln169_493_reg_30622(0),
      R => '0'
    );
\add_ln169_493_reg_30622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_493_fu_19686_p2(1),
      Q => add_ln169_493_reg_30622(1),
      R => '0'
    );
\add_ln169_493_reg_30622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_493_fu_19686_p2(2),
      Q => add_ln169_493_reg_30622(2),
      R => '0'
    );
\add_ln169_493_reg_30622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_53,
      Q => add_ln169_493_reg_30622(3),
      R => '0'
    );
\add_ln169_495_reg_30627_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_495_fu_19698_p2(0),
      Q => add_ln169_495_reg_30627(0),
      R => '0'
    );
\add_ln169_495_reg_30627_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_495_fu_19698_p2(1),
      Q => add_ln169_495_reg_30627(1),
      R => '0'
    );
\add_ln169_495_reg_30627_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_495_fu_19698_p2(2),
      Q => add_ln169_495_reg_30627(2),
      R => '0'
    );
\add_ln169_495_reg_30627_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_495_fu_19698_p2(3),
      Q => add_ln169_495_reg_30627(3),
      R => '0'
    );
\add_ln169_499_reg_30632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_499_fu_19704_p2(0),
      Q => add_ln169_499_reg_30632(0),
      R => '0'
    );
\add_ln169_499_reg_30632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_499_fu_19704_p2(1),
      Q => add_ln169_499_reg_30632(1),
      R => '0'
    );
\add_ln169_499_reg_30632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_499_fu_19704_p2(2),
      Q => add_ln169_499_reg_30632(2),
      R => '0'
    );
\add_ln169_499_reg_30632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_57,
      Q => add_ln169_499_reg_30632(3),
      R => '0'
    );
\add_ln169_49_reg_29677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_49_fu_4202_p2(0),
      Q => add_ln169_49_reg_29677(0),
      R => '0'
    );
\add_ln169_49_reg_29677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_49_fu_4202_p2(1),
      Q => add_ln169_49_reg_29677(1),
      R => '0'
    );
\add_ln169_49_reg_29677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_49_fu_4202_p2(2),
      Q => add_ln169_49_reg_29677(2),
      R => '0'
    );
\add_ln169_49_reg_29677_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_49_fu_4202_p2(3),
      Q => add_ln169_49_reg_29677(3),
      R => '0'
    );
\add_ln169_4_reg_29582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_4_fu_2778_p2(0),
      Q => add_ln169_4_reg_29582(0),
      R => '0'
    );
\add_ln169_4_reg_29582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_4_fu_2778_p2(1),
      Q => add_ln169_4_reg_29582(1),
      R => '0'
    );
\add_ln169_4_reg_29582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_4_fu_2778_p2(2),
      Q => add_ln169_4_reg_29582(2),
      R => '0'
    );
\add_ln169_4_reg_29582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_U_n_42,
      Q => add_ln169_4_reg_29582(3),
      R => '0'
    );
\add_ln169_501_reg_30637_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_501_fu_19716_p2(0),
      Q => add_ln169_501_reg_30637(0),
      R => '0'
    );
\add_ln169_501_reg_30637_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_501_fu_19716_p2(1),
      Q => add_ln169_501_reg_30637(1),
      R => '0'
    );
\add_ln169_501_reg_30637_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_501_fu_19716_p2(2),
      Q => add_ln169_501_reg_30637(2),
      R => '0'
    );
\add_ln169_501_reg_30637_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_501_fu_19716_p2(3),
      Q => add_ln169_501_reg_30637(3),
      R => '0'
    );
\add_ln169_503_reg_30642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_503_fu_19722_p2(0),
      Q => add_ln169_503_reg_30642(0),
      R => '0'
    );
\add_ln169_503_reg_30642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_503_fu_19722_p2(1),
      Q => add_ln169_503_reg_30642(1),
      R => '0'
    );
\add_ln169_503_reg_30642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_503_fu_19722_p2(2),
      Q => add_ln169_503_reg_30642(2),
      R => '0'
    );
\add_ln169_503_reg_30642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_61,
      Q => add_ln169_503_reg_30642(3),
      R => '0'
    );
\add_ln169_505_reg_30647_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_505_fu_19734_p2(0),
      Q => add_ln169_505_reg_30647(0),
      R => '0'
    );
\add_ln169_505_reg_30647_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_505_fu_19734_p2(1),
      Q => add_ln169_505_reg_30647(1),
      R => '0'
    );
\add_ln169_505_reg_30647_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_505_fu_19734_p2(2),
      Q => add_ln169_505_reg_30647(2),
      R => '0'
    );
\add_ln169_505_reg_30647_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_505_fu_19734_p2(3),
      Q => add_ln169_505_reg_30647(3),
      R => '0'
    );
\add_ln169_508_reg_30652_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_508_fu_19740_p2(0),
      Q => add_ln169_508_reg_30652(0),
      R => '0'
    );
\add_ln169_508_reg_30652_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_508_fu_19740_p2(1),
      Q => add_ln169_508_reg_30652(1),
      R => '0'
    );
\add_ln169_508_reg_30652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_508_fu_19740_p2(2),
      Q => add_ln169_508_reg_30652(2),
      R => '0'
    );
\add_ln169_508_reg_30652_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_41,
      Q => add_ln169_508_reg_30652(3),
      R => '0'
    );
\add_ln169_510_reg_30657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_510_fu_19752_p2(0),
      Q => add_ln169_510_reg_30657(0),
      R => '0'
    );
\add_ln169_510_reg_30657_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_510_fu_19752_p2(1),
      Q => add_ln169_510_reg_30657(1),
      R => '0'
    );
\add_ln169_510_reg_30657_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_510_fu_19752_p2(2),
      Q => add_ln169_510_reg_30657(2),
      R => '0'
    );
\add_ln169_510_reg_30657_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_510_fu_19752_p2(3),
      Q => add_ln169_510_reg_30657(3),
      R => '0'
    );
\add_ln169_513_reg_30662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_513_fu_19764_p2(0),
      Q => add_ln169_513_reg_30662(0),
      R => '0'
    );
\add_ln169_513_reg_30662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_513_fu_19764_p2(1),
      Q => add_ln169_513_reg_30662(1),
      R => '0'
    );
\add_ln169_513_reg_30662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_513_fu_19764_p2(2),
      Q => add_ln169_513_reg_30662(2),
      R => '0'
    );
\add_ln169_513_reg_30662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_513_fu_19764_p2(3),
      Q => add_ln169_513_reg_30662(3),
      R => '0'
    );
\add_ln169_515_reg_30667_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_515_fu_19776_p2(0),
      Q => add_ln169_515_reg_30667(0),
      R => '0'
    );
\add_ln169_515_reg_30667_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_515_fu_19776_p2(1),
      Q => add_ln169_515_reg_30667(1),
      R => '0'
    );
\add_ln169_515_reg_30667_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_515_fu_19776_p2(2),
      Q => add_ln169_515_reg_30667(2),
      R => '0'
    );
\add_ln169_515_reg_30667_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_515_fu_19776_p2(3),
      Q => add_ln169_515_reg_30667(3),
      R => '0'
    );
\add_ln169_51_reg_29682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_51_fu_4214_p2(0),
      Q => add_ln169_51_reg_29682(0),
      R => '0'
    );
\add_ln169_51_reg_29682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_51_fu_4214_p2(1),
      Q => add_ln169_51_reg_29682(1),
      R => '0'
    );
\add_ln169_51_reg_29682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_51_fu_4214_p2(2),
      Q => add_ln169_51_reg_29682(2),
      R => '0'
    );
\add_ln169_51_reg_29682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_51_fu_4214_p2(3),
      Q => add_ln169_51_reg_29682(3),
      R => '0'
    );
\add_ln169_522_reg_30682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_522_fu_21050_p2(1),
      Q => add_ln169_522_reg_30682(1),
      R => '0'
    );
\add_ln169_522_reg_30682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_522_fu_21050_p2(2),
      Q => add_ln169_522_reg_30682(2),
      R => '0'
    );
\add_ln169_522_reg_30682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_522_fu_21050_p2(3),
      Q => add_ln169_522_reg_30682(3),
      R => '0'
    );
\add_ln169_524_reg_30687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_524_fu_21056_p2(0),
      Q => add_ln169_524_reg_30687(0),
      R => '0'
    );
\add_ln169_524_reg_30687_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_524_fu_21056_p2(1),
      Q => add_ln169_524_reg_30687(1),
      R => '0'
    );
\add_ln169_524_reg_30687_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_524_fu_21056_p2(2),
      Q => add_ln169_524_reg_30687(2),
      R => '0'
    );
\add_ln169_524_reg_30687_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_524_fu_21056_p2(3),
      Q => add_ln169_524_reg_30687(3),
      R => '0'
    );
\add_ln169_526_reg_30692_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_526_fu_21068_p2(1),
      Q => add_ln169_526_reg_30692(1),
      R => '0'
    );
\add_ln169_526_reg_30692_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_526_fu_21068_p2(2),
      Q => add_ln169_526_reg_30692(2),
      R => '0'
    );
\add_ln169_526_reg_30692_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_526_fu_21068_p2(3),
      Q => add_ln169_526_reg_30692(3),
      R => '0'
    );
\add_ln169_529_reg_30697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_529_fu_21074_p2(0),
      Q => add_ln169_529_reg_30697(0),
      R => '0'
    );
\add_ln169_529_reg_30697_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_529_fu_21074_p2(1),
      Q => add_ln169_529_reg_30697(1),
      R => '0'
    );
\add_ln169_529_reg_30697_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_529_fu_21074_p2(2),
      Q => add_ln169_529_reg_30697(2),
      R => '0'
    );
\add_ln169_529_reg_30697_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_529_fu_21074_p2(3),
      Q => add_ln169_529_reg_30697(3),
      R => '0'
    );
\add_ln169_533_reg_30707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_533_fu_21092_p2(1),
      Q => add_ln169_533_reg_30707(1),
      R => '0'
    );
\add_ln169_533_reg_30707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_533_fu_21092_p2(2),
      Q => add_ln169_533_reg_30707(2),
      R => '0'
    );
\add_ln169_533_reg_30707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_533_fu_21092_p2(3),
      Q => add_ln169_533_reg_30707(3),
      R => '0'
    );
\add_ln169_535_reg_30712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_535_fu_21104_p2(0),
      Q => add_ln169_535_reg_30712(0),
      R => '0'
    );
\add_ln169_535_reg_30712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_535_fu_21104_p2(1),
      Q => add_ln169_535_reg_30712(1),
      R => '0'
    );
\add_ln169_535_reg_30712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_535_fu_21104_p2(3),
      Q => add_ln169_535_reg_30712(3),
      R => '0'
    );
\add_ln169_539_reg_30717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_539_fu_21110_p2(0),
      Q => add_ln169_539_reg_30717(0),
      R => '0'
    );
\add_ln169_539_reg_30717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_539_fu_21110_p2(1),
      Q => add_ln169_539_reg_30717(1),
      R => '0'
    );
\add_ln169_539_reg_30717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_539_fu_21110_p2(2),
      Q => add_ln169_539_reg_30717(2),
      R => '0'
    );
\add_ln169_539_reg_30717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_539_fu_21110_p2(3),
      Q => add_ln169_539_reg_30717(3),
      R => '0'
    );
\add_ln169_53_reg_29687_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_53_fu_4220_p2(0),
      Q => add_ln169_53_reg_29687(0),
      R => '0'
    );
\add_ln169_53_reg_29687_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_53_fu_4220_p2(1),
      Q => add_ln169_53_reg_29687(1),
      R => '0'
    );
\add_ln169_53_reg_29687_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_53_fu_4220_p2(2),
      Q => add_ln169_53_reg_29687(2),
      R => '0'
    );
\add_ln169_53_reg_29687_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_U_n_61,
      Q => add_ln169_53_reg_29687(3),
      R => '0'
    );
\add_ln169_541_reg_30722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_541_fu_21122_p2(0),
      Q => add_ln169_541_reg_30722(0),
      R => '0'
    );
\add_ln169_541_reg_30722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_541_fu_21122_p2(1),
      Q => add_ln169_541_reg_30722(1),
      R => '0'
    );
\add_ln169_541_reg_30722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_541_fu_21122_p2(2),
      Q => add_ln169_541_reg_30722(2),
      R => '0'
    );
\add_ln169_541_reg_30722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_541_fu_21122_p2(3),
      Q => add_ln169_541_reg_30722(3),
      R => '0'
    );
\add_ln169_543_reg_30727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_543_fu_21128_p2(1),
      Q => add_ln169_543_reg_30727(1),
      R => '0'
    );
\add_ln169_543_reg_30727_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_543_fu_21128_p2(3),
      Q => add_ln169_543_reg_30727(3),
      R => '0'
    );
\add_ln169_545_reg_30732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_545_fu_21140_p2(0),
      Q => add_ln169_545_reg_30732(0),
      R => '0'
    );
\add_ln169_545_reg_30732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_U_n_48,
      Q => add_ln169_545_reg_30732(1),
      R => '0'
    );
\add_ln169_545_reg_30732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_545_fu_21140_p2(2),
      Q => add_ln169_545_reg_30732(2),
      R => '0'
    );
\add_ln169_545_reg_30732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_U_n_46,
      Q => add_ln169_545_reg_30732(3),
      R => '0'
    );
\add_ln169_548_reg_30737_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_548_fu_21146_p2(1),
      Q => add_ln169_548_reg_30737(1),
      R => '0'
    );
\add_ln169_548_reg_30737_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_548_fu_21146_p2(2),
      Q => add_ln169_548_reg_30737(2),
      R => '0'
    );
\add_ln169_548_reg_30737_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_548_fu_21146_p2(3),
      Q => add_ln169_548_reg_30737(3),
      R => '0'
    );
\add_ln169_550_reg_30742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_550_fu_21158_p2(0),
      Q => add_ln169_550_reg_30742(0),
      R => '0'
    );
\add_ln169_550_reg_30742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_550_fu_21158_p2(1),
      Q => add_ln169_550_reg_30742(1),
      R => '0'
    );
\add_ln169_550_reg_30742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_550_fu_21158_p2(2),
      Q => add_ln169_550_reg_30742(2),
      R => '0'
    );
\add_ln169_550_reg_30742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_550_fu_21158_p2(3),
      Q => add_ln169_550_reg_30742(3),
      R => '0'
    );
\add_ln169_553_reg_30747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_q0(31),
      Q => add_ln169_553_reg_30747(0),
      R => '0'
    );
\add_ln169_553_reg_30747_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sext_ln90_1110_fu_20524_p1(2),
      Q => add_ln169_553_reg_30747(3),
      R => '0'
    );
\add_ln169_555_reg_30752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_q0(78),
      Q => add_ln169_555_reg_30752(0),
      R => '0'
    );
\add_ln169_555_reg_30752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sext_ln169_365_fu_21040_p1(1),
      Q => add_ln169_555_reg_30752(1),
      R => '0'
    );
\add_ln169_555_reg_30752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sext_ln169_365_fu_21040_p1(2),
      Q => add_ln169_555_reg_30752(3),
      R => '0'
    );
\add_ln169_55_reg_29692_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_55_fu_4232_p2(0),
      Q => add_ln169_55_reg_29692(0),
      R => '0'
    );
\add_ln169_55_reg_29692_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_55_fu_4232_p2(1),
      Q => add_ln169_55_reg_29692(1),
      R => '0'
    );
\add_ln169_55_reg_29692_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_55_fu_4232_p2(2),
      Q => add_ln169_55_reg_29692(2),
      R => '0'
    );
\add_ln169_55_reg_29692_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_55_fu_4232_p2(3),
      Q => add_ln169_55_reg_29692(3),
      R => '0'
    );
\add_ln169_562_reg_30767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_562_fu_22456_p2(0),
      Q => add_ln169_562_reg_30767(0),
      R => '0'
    );
\add_ln169_562_reg_30767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_562_fu_22456_p2(1),
      Q => add_ln169_562_reg_30767(1),
      R => '0'
    );
\add_ln169_562_reg_30767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_562_fu_22456_p2(2),
      Q => add_ln169_562_reg_30767(2),
      R => '0'
    );
\add_ln169_562_reg_30767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_562_fu_22456_p2(3),
      Q => add_ln169_562_reg_30767(3),
      R => '0'
    );
\add_ln169_564_reg_30772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_564_fu_22462_p2(0),
      Q => add_ln169_564_reg_30772(0),
      R => '0'
    );
\add_ln169_564_reg_30772_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_564_fu_22462_p2(1),
      Q => add_ln169_564_reg_30772(1),
      R => '0'
    );
\add_ln169_564_reg_30772_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_564_fu_22462_p2(2),
      Q => add_ln169_564_reg_30772(2),
      R => '0'
    );
\add_ln169_564_reg_30772_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_U_n_47,
      Q => add_ln169_564_reg_30772(3),
      R => '0'
    );
\add_ln169_566_reg_30777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_566_fu_22474_p2(0),
      Q => add_ln169_566_reg_30777(0),
      R => '0'
    );
\add_ln169_566_reg_30777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_566_fu_22474_p2(1),
      Q => add_ln169_566_reg_30777(1),
      R => '0'
    );
\add_ln169_566_reg_30777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_566_fu_22474_p2(2),
      Q => add_ln169_566_reg_30777(2),
      R => '0'
    );
\add_ln169_566_reg_30777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_566_fu_22474_p2(3),
      Q => add_ln169_566_reg_30777(3),
      R => '0'
    );
\add_ln169_569_reg_30782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_569_fu_22480_p2(0),
      Q => add_ln169_569_reg_30782(0),
      R => '0'
    );
\add_ln169_569_reg_30782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_569_fu_22480_p2(1),
      Q => add_ln169_569_reg_30782(1),
      R => '0'
    );
\add_ln169_569_reg_30782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_569_fu_22480_p2(2),
      Q => add_ln169_569_reg_30782(2),
      R => '0'
    );
\add_ln169_569_reg_30782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_569_fu_22480_p2(3),
      Q => add_ln169_569_reg_30782(3),
      R => '0'
    );
\add_ln169_571_reg_30787_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_571_fu_22492_p2(0),
      Q => add_ln169_571_reg_30787(0),
      R => '0'
    );
\add_ln169_571_reg_30787_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_571_fu_22492_p2(1),
      Q => add_ln169_571_reg_30787(1),
      R => '0'
    );
\add_ln169_571_reg_30787_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_571_fu_22492_p2(2),
      Q => add_ln169_571_reg_30787(2),
      R => '0'
    );
\add_ln169_571_reg_30787_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_571_fu_22492_p2(3),
      Q => add_ln169_571_reg_30787(3),
      R => '0'
    );
\add_ln169_573_reg_30792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_573_fu_22498_p2(0),
      Q => add_ln169_573_reg_30792(0),
      R => '0'
    );
\add_ln169_573_reg_30792_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_573_fu_22498_p2(1),
      Q => add_ln169_573_reg_30792(1),
      R => '0'
    );
\add_ln169_573_reg_30792_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_573_fu_22498_p2(2),
      Q => add_ln169_573_reg_30792(2),
      R => '0'
    );
\add_ln169_573_reg_30792_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_U_n_63,
      Q => add_ln169_573_reg_30792(3),
      R => '0'
    );
\add_ln169_575_reg_30797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_575_fu_22510_p2(0),
      Q => add_ln169_575_reg_30797(0),
      R => '0'
    );
\add_ln169_575_reg_30797_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_575_fu_22510_p2(1),
      Q => add_ln169_575_reg_30797(1),
      R => '0'
    );
\add_ln169_575_reg_30797_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_575_fu_22510_p2(2),
      Q => add_ln169_575_reg_30797(2),
      R => '0'
    );
\add_ln169_575_reg_30797_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_575_fu_22510_p2(3),
      Q => add_ln169_575_reg_30797(3),
      R => '0'
    );
\add_ln169_579_reg_30802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_579_fu_22516_p2(0),
      Q => add_ln169_579_reg_30802(0),
      R => '0'
    );
\add_ln169_579_reg_30802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_579_fu_22516_p2(1),
      Q => add_ln169_579_reg_30802(1),
      R => '0'
    );
\add_ln169_579_reg_30802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_579_fu_22516_p2(2),
      Q => add_ln169_579_reg_30802(2),
      R => '0'
    );
\add_ln169_579_reg_30802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_579_fu_22516_p2(3),
      Q => add_ln169_579_reg_30802(3),
      R => '0'
    );
\add_ln169_581_reg_30807_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_581_fu_22528_p2(0),
      Q => add_ln169_581_reg_30807(0),
      R => '0'
    );
\add_ln169_581_reg_30807_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_581_fu_22528_p2(1),
      Q => add_ln169_581_reg_30807(1),
      R => '0'
    );
\add_ln169_581_reg_30807_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_581_fu_22528_p2(2),
      Q => add_ln169_581_reg_30807(2),
      R => '0'
    );
\add_ln169_581_reg_30807_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_581_fu_22528_p2(3),
      Q => add_ln169_581_reg_30807(3),
      R => '0'
    );
\add_ln169_583_reg_30812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_583_fu_22534_p2(0),
      Q => add_ln169_583_reg_30812(0),
      R => '0'
    );
\add_ln169_583_reg_30812_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_583_fu_22534_p2(1),
      Q => add_ln169_583_reg_30812(1),
      R => '0'
    );
\add_ln169_583_reg_30812_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_583_fu_22534_p2(2),
      Q => add_ln169_583_reg_30812(2),
      R => '0'
    );
\add_ln169_583_reg_30812_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_U_n_51,
      Q => add_ln169_583_reg_30812(3),
      R => '0'
    );
\add_ln169_585_reg_30817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_585_fu_22546_p2(0),
      Q => add_ln169_585_reg_30817(0),
      R => '0'
    );
\add_ln169_585_reg_30817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_585_fu_22546_p2(1),
      Q => add_ln169_585_reg_30817(1),
      R => '0'
    );
\add_ln169_585_reg_30817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_585_fu_22546_p2(2),
      Q => add_ln169_585_reg_30817(2),
      R => '0'
    );
\add_ln169_585_reg_30817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_585_fu_22546_p2(3),
      Q => add_ln169_585_reg_30817(3),
      R => '0'
    );
\add_ln169_588_reg_30822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_588_fu_22552_p2(0),
      Q => add_ln169_588_reg_30822(0),
      R => '0'
    );
\add_ln169_588_reg_30822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_588_fu_22552_p2(1),
      Q => add_ln169_588_reg_30822(1),
      R => '0'
    );
\add_ln169_588_reg_30822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_588_fu_22552_p2(2),
      Q => add_ln169_588_reg_30822(2),
      R => '0'
    );
\add_ln169_588_reg_30822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_U_n_43,
      Q => add_ln169_588_reg_30822(3),
      R => '0'
    );
\add_ln169_590_reg_30827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_590_fu_22564_p2(0),
      Q => add_ln169_590_reg_30827(0),
      R => '0'
    );
\add_ln169_590_reg_30827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_590_fu_22564_p2(1),
      Q => add_ln169_590_reg_30827(1),
      R => '0'
    );
\add_ln169_590_reg_30827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_590_fu_22564_p2(2),
      Q => add_ln169_590_reg_30827(2),
      R => '0'
    );
\add_ln169_590_reg_30827_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_590_fu_22564_p2(3),
      Q => add_ln169_590_reg_30827(3),
      R => '0'
    );
\add_ln169_593_reg_30832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_593_fu_22576_p2(0),
      Q => add_ln169_593_reg_30832(0),
      R => '0'
    );
\add_ln169_593_reg_30832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_593_fu_22576_p2(1),
      Q => add_ln169_593_reg_30832(1),
      R => '0'
    );
\add_ln169_593_reg_30832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_593_fu_22576_p2(2),
      Q => add_ln169_593_reg_30832(2),
      R => '0'
    );
\add_ln169_593_reg_30832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_593_fu_22576_p2(3),
      Q => add_ln169_593_reg_30832(3),
      R => '0'
    );
\add_ln169_595_reg_30837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_595_fu_22588_p2(0),
      Q => add_ln169_595_reg_30837(0),
      R => '0'
    );
\add_ln169_595_reg_30837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_595_fu_22588_p2(1),
      Q => add_ln169_595_reg_30837(1),
      R => '0'
    );
\add_ln169_595_reg_30837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_595_fu_22588_p2(2),
      Q => add_ln169_595_reg_30837(2),
      R => '0'
    );
\add_ln169_595_reg_30837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_595_fu_22588_p2(3),
      Q => add_ln169_595_reg_30837(3),
      R => '0'
    );
\add_ln169_59_reg_29697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_59_fu_4238_p2(0),
      Q => add_ln169_59_reg_29697(0),
      R => '0'
    );
\add_ln169_59_reg_29697_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_59_fu_4238_p2(1),
      Q => add_ln169_59_reg_29697(1),
      R => '0'
    );
\add_ln169_59_reg_29697_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_59_fu_4238_p2(2),
      Q => add_ln169_59_reg_29697(2),
      R => '0'
    );
\add_ln169_59_reg_29697_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_59_fu_4238_p2(3),
      Q => add_ln169_59_reg_29697(3),
      R => '0'
    );
\add_ln169_602_reg_30852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_602_fu_23858_p2(0),
      Q => add_ln169_602_reg_30852(0),
      R => '0'
    );
\add_ln169_602_reg_30852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_602_fu_23858_p2(1),
      Q => add_ln169_602_reg_30852(1),
      R => '0'
    );
\add_ln169_602_reg_30852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_602_fu_23858_p2(2),
      Q => add_ln169_602_reg_30852(2),
      R => '0'
    );
\add_ln169_602_reg_30852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_602_fu_23858_p2(3),
      Q => add_ln169_602_reg_30852(3),
      R => '0'
    );
\add_ln169_604_reg_30857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_604_fu_23864_p2(0),
      Q => add_ln169_604_reg_30857(0),
      R => '0'
    );
\add_ln169_604_reg_30857_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_604_fu_23864_p2(1),
      Q => add_ln169_604_reg_30857(1),
      R => '0'
    );
\add_ln169_604_reg_30857_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_604_fu_23864_p2(2),
      Q => add_ln169_604_reg_30857(2),
      R => '0'
    );
\add_ln169_604_reg_30857_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_604_fu_23864_p2(3),
      Q => add_ln169_604_reg_30857(3),
      R => '0'
    );
\add_ln169_606_reg_30862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_606_fu_23876_p2(0),
      Q => add_ln169_606_reg_30862(0),
      R => '0'
    );
\add_ln169_606_reg_30862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_606_fu_23876_p2(1),
      Q => add_ln169_606_reg_30862(1),
      R => '0'
    );
\add_ln169_606_reg_30862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_606_fu_23876_p2(2),
      Q => add_ln169_606_reg_30862(2),
      R => '0'
    );
\add_ln169_606_reg_30862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_606_fu_23876_p2(3),
      Q => add_ln169_606_reg_30862(3),
      R => '0'
    );
\add_ln169_609_reg_30867_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_609_fu_23882_p2(0),
      Q => add_ln169_609_reg_30867(0),
      R => '0'
    );
\add_ln169_609_reg_30867_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_609_fu_23882_p2(1),
      Q => add_ln169_609_reg_30867(1),
      R => '0'
    );
\add_ln169_609_reg_30867_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_609_fu_23882_p2(2),
      Q => add_ln169_609_reg_30867(2),
      R => '0'
    );
\add_ln169_609_reg_30867_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_609_fu_23882_p2(3),
      Q => add_ln169_609_reg_30867(3),
      R => '0'
    );
\add_ln169_611_reg_30872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_611_fu_23894_p2(0),
      Q => add_ln169_611_reg_30872(0),
      R => '0'
    );
\add_ln169_611_reg_30872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_611_fu_23894_p2(1),
      Q => add_ln169_611_reg_30872(1),
      R => '0'
    );
\add_ln169_611_reg_30872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_611_fu_23894_p2(2),
      Q => add_ln169_611_reg_30872(2),
      R => '0'
    );
\add_ln169_611_reg_30872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_611_fu_23894_p2(3),
      Q => add_ln169_611_reg_30872(3),
      R => '0'
    );
\add_ln169_613_reg_30877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_613_fu_23900_p2(0),
      Q => add_ln169_613_reg_30877(0),
      R => '0'
    );
\add_ln169_613_reg_30877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_613_fu_23900_p2(1),
      Q => add_ln169_613_reg_30877(1),
      R => '0'
    );
\add_ln169_613_reg_30877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_613_fu_23900_p2(2),
      Q => add_ln169_613_reg_30877(2),
      R => '0'
    );
\add_ln169_613_reg_30877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_613_fu_23900_p2(3),
      Q => add_ln169_613_reg_30877(3),
      R => '0'
    );
\add_ln169_615_reg_30882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_615_fu_23912_p2(0),
      Q => add_ln169_615_reg_30882(0),
      R => '0'
    );
\add_ln169_615_reg_30882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_615_fu_23912_p2(1),
      Q => add_ln169_615_reg_30882(1),
      R => '0'
    );
\add_ln169_615_reg_30882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_615_fu_23912_p2(2),
      Q => add_ln169_615_reg_30882(2),
      R => '0'
    );
\add_ln169_615_reg_30882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_615_fu_23912_p2(3),
      Q => add_ln169_615_reg_30882(3),
      R => '0'
    );
\add_ln169_619_reg_30887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_619_fu_23918_p2(0),
      Q => add_ln169_619_reg_30887(0),
      R => '0'
    );
\add_ln169_619_reg_30887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_619_fu_23918_p2(1),
      Q => add_ln169_619_reg_30887(1),
      R => '0'
    );
\add_ln169_619_reg_30887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_619_fu_23918_p2(2),
      Q => add_ln169_619_reg_30887(2),
      R => '0'
    );
\add_ln169_619_reg_30887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_619_fu_23918_p2(3),
      Q => add_ln169_619_reg_30887(3),
      R => '0'
    );
\add_ln169_61_reg_29702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_61_fu_4250_p2(0),
      Q => add_ln169_61_reg_29702(0),
      R => '0'
    );
\add_ln169_61_reg_29702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_61_fu_4250_p2(1),
      Q => add_ln169_61_reg_29702(1),
      R => '0'
    );
\add_ln169_61_reg_29702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_61_fu_4250_p2(2),
      Q => add_ln169_61_reg_29702(2),
      R => '0'
    );
\add_ln169_61_reg_29702_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_61_fu_4250_p2(3),
      Q => add_ln169_61_reg_29702(3),
      R => '0'
    );
\add_ln169_621_reg_30892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_621_fu_23930_p2(0),
      Q => add_ln169_621_reg_30892(0),
      R => '0'
    );
\add_ln169_621_reg_30892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_621_fu_23930_p2(1),
      Q => add_ln169_621_reg_30892(1),
      R => '0'
    );
\add_ln169_621_reg_30892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_621_fu_23930_p2(2),
      Q => add_ln169_621_reg_30892(2),
      R => '0'
    );
\add_ln169_621_reg_30892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_621_fu_23930_p2(3),
      Q => add_ln169_621_reg_30892(3),
      R => '0'
    );
\add_ln169_623_reg_30897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_623_fu_23936_p2(0),
      Q => add_ln169_623_reg_30897(0),
      R => '0'
    );
\add_ln169_623_reg_30897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_623_fu_23936_p2(1),
      Q => add_ln169_623_reg_30897(1),
      R => '0'
    );
\add_ln169_623_reg_30897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_623_fu_23936_p2(2),
      Q => add_ln169_623_reg_30897(2),
      R => '0'
    );
\add_ln169_623_reg_30897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_623_fu_23936_p2(3),
      Q => add_ln169_623_reg_30897(3),
      R => '0'
    );
\add_ln169_625_reg_30902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_625_fu_23948_p2(0),
      Q => add_ln169_625_reg_30902(0),
      R => '0'
    );
\add_ln169_625_reg_30902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_625_fu_23948_p2(1),
      Q => add_ln169_625_reg_30902(1),
      R => '0'
    );
\add_ln169_625_reg_30902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_625_fu_23948_p2(2),
      Q => add_ln169_625_reg_30902(2),
      R => '0'
    );
\add_ln169_625_reg_30902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_625_fu_23948_p2(3),
      Q => add_ln169_625_reg_30902(3),
      R => '0'
    );
\add_ln169_628_reg_30907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_15_q0(18),
      Q => add_ln169_628_reg_30907(0),
      R => '0'
    );
\add_ln169_628_reg_30907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sext_ln90_1180_fu_23202_p1(1),
      Q => add_ln169_628_reg_30907(1),
      R => '0'
    );
\add_ln169_628_reg_30907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sext_ln90_1180_fu_23202_p1(2),
      Q => add_ln169_628_reg_30907(3),
      R => '0'
    );
\add_ln169_630_reg_30912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_630_fu_23966_p2(0),
      Q => add_ln169_630_reg_30912(0),
      R => '0'
    );
\add_ln169_630_reg_30912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_630_fu_23966_p2(1),
      Q => add_ln169_630_reg_30912(1),
      R => '0'
    );
\add_ln169_630_reg_30912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_630_fu_23966_p2(2),
      Q => add_ln169_630_reg_30912(2),
      R => '0'
    );
\add_ln169_630_reg_30912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_630_fu_23966_p2(3),
      Q => add_ln169_630_reg_30912(3),
      R => '0'
    );
\add_ln169_633_reg_30917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_633_fu_23978_p2(0),
      Q => add_ln169_633_reg_30917(0),
      R => '0'
    );
\add_ln169_633_reg_30917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_633_fu_23978_p2(1),
      Q => add_ln169_633_reg_30917(1),
      R => '0'
    );
\add_ln169_633_reg_30917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_633_fu_23978_p2(2),
      Q => add_ln169_633_reg_30917(2),
      R => '0'
    );
\add_ln169_633_reg_30917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_633_fu_23978_p2(3),
      Q => add_ln169_633_reg_30917(3),
      R => '0'
    );
\add_ln169_635_reg_30922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_635_fu_23994_p2(0),
      Q => add_ln169_635_reg_30922(0),
      R => '0'
    );
\add_ln169_635_reg_30922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_635_fu_23994_p2(1),
      Q => add_ln169_635_reg_30922(1),
      R => '0'
    );
\add_ln169_635_reg_30922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_635_fu_23994_p2(2),
      Q => add_ln169_635_reg_30922(2),
      R => '0'
    );
\add_ln169_635_reg_30922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_635_fu_23994_p2(3),
      Q => add_ln169_635_reg_30922(3),
      R => '0'
    );
\add_ln169_63_reg_29707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_63_fu_4256_p2(0),
      Q => add_ln169_63_reg_29707(0),
      R => '0'
    );
\add_ln169_63_reg_29707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_63_fu_4256_p2(1),
      Q => add_ln169_63_reg_29707(1),
      R => '0'
    );
\add_ln169_63_reg_29707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_63_fu_4256_p2(2),
      Q => add_ln169_63_reg_29707(2),
      R => '0'
    );
\add_ln169_63_reg_29707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_U_n_41,
      Q => add_ln169_63_reg_29707(3),
      R => '0'
    );
\add_ln169_65_reg_29712_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_65_fu_4268_p2(0),
      Q => add_ln169_65_reg_29712(0),
      R => '0'
    );
\add_ln169_65_reg_29712_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_65_fu_4268_p2(1),
      Q => add_ln169_65_reg_29712(1),
      R => '0'
    );
\add_ln169_65_reg_29712_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_65_fu_4268_p2(2),
      Q => add_ln169_65_reg_29712(2),
      R => '0'
    );
\add_ln169_65_reg_29712_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_65_fu_4268_p2(3),
      Q => add_ln169_65_reg_29712(3),
      R => '0'
    );
\add_ln169_68_reg_29717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_68_fu_4274_p2(0),
      Q => add_ln169_68_reg_29717(0),
      R => '0'
    );
\add_ln169_68_reg_29717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_68_fu_4274_p2(1),
      Q => add_ln169_68_reg_29717(1),
      R => '0'
    );
\add_ln169_68_reg_29717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_68_fu_4274_p2(2),
      Q => add_ln169_68_reg_29717(2),
      R => '0'
    );
\add_ln169_68_reg_29717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_U_n_45,
      Q => add_ln169_68_reg_29717(3),
      R => '0'
    );
\add_ln169_6_reg_29587_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_6_fu_2790_p2(0),
      Q => add_ln169_6_reg_29587(0),
      R => '0'
    );
\add_ln169_6_reg_29587_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_6_fu_2790_p2(1),
      Q => add_ln169_6_reg_29587(1),
      R => '0'
    );
\add_ln169_6_reg_29587_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_6_fu_2790_p2(2),
      Q => add_ln169_6_reg_29587(2),
      R => '0'
    );
\add_ln169_6_reg_29587_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_6_fu_2790_p2(3),
      Q => add_ln169_6_reg_29587(3),
      R => '0'
    );
\add_ln169_70_reg_29722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_70_fu_4286_p2(0),
      Q => add_ln169_70_reg_29722(0),
      R => '0'
    );
\add_ln169_70_reg_29722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_70_fu_4286_p2(1),
      Q => add_ln169_70_reg_29722(1),
      R => '0'
    );
\add_ln169_70_reg_29722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_70_fu_4286_p2(2),
      Q => add_ln169_70_reg_29722(2),
      R => '0'
    );
\add_ln169_70_reg_29722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_70_fu_4286_p2(3),
      Q => add_ln169_70_reg_29722(3),
      R => '0'
    );
\add_ln169_73_reg_29727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_73_fu_4298_p2(0),
      Q => add_ln169_73_reg_29727(0),
      R => '0'
    );
\add_ln169_73_reg_29727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_U_n_51,
      Q => add_ln169_73_reg_29727(1),
      R => '0'
    );
\add_ln169_73_reg_29727_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_73_fu_4298_p2(2),
      Q => add_ln169_73_reg_29727(2),
      R => '0'
    );
\add_ln169_73_reg_29727_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_73_fu_4298_p2(3),
      Q => add_ln169_73_reg_29727(3),
      R => '0'
    );
\add_ln169_75_reg_29732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_75_fu_4310_p2(0),
      Q => add_ln169_75_reg_29732(0),
      R => '0'
    );
\add_ln169_75_reg_29732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_75_fu_4310_p2(1),
      Q => add_ln169_75_reg_29732(1),
      R => '0'
    );
\add_ln169_75_reg_29732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_75_fu_4310_p2(2),
      Q => add_ln169_75_reg_29732(2),
      R => '0'
    );
\add_ln169_75_reg_29732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_75_fu_4310_p2(3),
      Q => add_ln169_75_reg_29732(3),
      R => '0'
    );
\add_ln169_82_reg_29747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_82_fu_5584_p2(0),
      Q => add_ln169_82_reg_29747(0),
      R => '0'
    );
\add_ln169_82_reg_29747_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_82_fu_5584_p2(1),
      Q => add_ln169_82_reg_29747(1),
      R => '0'
    );
\add_ln169_82_reg_29747_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_82_fu_5584_p2(2),
      Q => add_ln169_82_reg_29747(2),
      R => '0'
    );
\add_ln169_82_reg_29747_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_82_fu_5584_p2(3),
      Q => add_ln169_82_reg_29747(3),
      R => '0'
    );
\add_ln169_84_reg_29752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_84_fu_5590_p2(0),
      Q => add_ln169_84_reg_29752(0),
      R => '0'
    );
\add_ln169_84_reg_29752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_84_fu_5590_p2(1),
      Q => add_ln169_84_reg_29752(1),
      R => '0'
    );
\add_ln169_84_reg_29752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_84_fu_5590_p2(2),
      Q => add_ln169_84_reg_29752(2),
      R => '0'
    );
\add_ln169_84_reg_29752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_2_U_n_44,
      Q => add_ln169_84_reg_29752(3),
      R => '0'
    );
\add_ln169_86_reg_29757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_86_fu_5602_p2(0),
      Q => add_ln169_86_reg_29757(0),
      R => '0'
    );
\add_ln169_86_reg_29757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_86_fu_5602_p2(1),
      Q => add_ln169_86_reg_29757(1),
      R => '0'
    );
\add_ln169_86_reg_29757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_86_fu_5602_p2(2),
      Q => add_ln169_86_reg_29757(2),
      R => '0'
    );
\add_ln169_86_reg_29757_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_86_fu_5602_p2(3),
      Q => add_ln169_86_reg_29757(3),
      R => '0'
    );
\add_ln169_89_reg_29762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_89_fu_5608_p2(0),
      Q => add_ln169_89_reg_29762(0),
      R => '0'
    );
\add_ln169_89_reg_29762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_89_fu_5608_p2(1),
      Q => add_ln169_89_reg_29762(1),
      R => '0'
    );
\add_ln169_89_reg_29762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_89_fu_5608_p2(2),
      Q => add_ln169_89_reg_29762(2),
      R => '0'
    );
\add_ln169_89_reg_29762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_2_U_n_48,
      Q => add_ln169_89_reg_29762(3),
      R => '0'
    );
\add_ln169_91_reg_29767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_91_fu_5620_p2(0),
      Q => add_ln169_91_reg_29767(0),
      R => '0'
    );
\add_ln169_91_reg_29767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_91_fu_5620_p2(1),
      Q => add_ln169_91_reg_29767(1),
      R => '0'
    );
\add_ln169_91_reg_29767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_91_fu_5620_p2(2),
      Q => add_ln169_91_reg_29767(2),
      R => '0'
    );
\add_ln169_91_reg_29767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_91_fu_5620_p2(3),
      Q => add_ln169_91_reg_29767(3),
      R => '0'
    );
\add_ln169_93_reg_29772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_93_fu_5626_p2(0),
      Q => add_ln169_93_reg_29772(0),
      R => '0'
    );
\add_ln169_93_reg_29772_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_93_fu_5626_p2(1),
      Q => add_ln169_93_reg_29772(1),
      R => '0'
    );
\add_ln169_93_reg_29772_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_93_fu_5626_p2(2),
      Q => add_ln169_93_reg_29772(2),
      R => '0'
    );
\add_ln169_93_reg_29772_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_2_U_n_52,
      Q => add_ln169_93_reg_29772(3),
      R => '0'
    );
\add_ln169_95_reg_29777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_95_fu_5638_p2(0),
      Q => add_ln169_95_reg_29777(0),
      R => '0'
    );
\add_ln169_95_reg_29777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_95_fu_5638_p2(1),
      Q => add_ln169_95_reg_29777(1),
      R => '0'
    );
\add_ln169_95_reg_29777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_95_fu_5638_p2(2),
      Q => add_ln169_95_reg_29777(2),
      R => '0'
    );
\add_ln169_95_reg_29777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_95_fu_5638_p2(3),
      Q => add_ln169_95_reg_29777(3),
      R => '0'
    );
\add_ln169_99_reg_29782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_99_fu_5644_p2(0),
      Q => add_ln169_99_reg_29782(0),
      R => '0'
    );
\add_ln169_99_reg_29782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_99_fu_5644_p2(1),
      Q => add_ln169_99_reg_29782(1),
      R => '0'
    );
\add_ln169_99_reg_29782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_99_fu_5644_p2(2),
      Q => add_ln169_99_reg_29782(2),
      R => '0'
    );
\add_ln169_99_reg_29782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_2_U_n_56,
      Q => add_ln169_99_reg_29782(3),
      R => '0'
    );
\add_ln169_9_reg_29592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_9_fu_2796_p2(0),
      Q => add_ln169_9_reg_29592(0),
      R => '0'
    );
\add_ln169_9_reg_29592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_9_fu_2796_p2(1),
      Q => add_ln169_9_reg_29592(1),
      R => '0'
    );
\add_ln169_9_reg_29592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_9_fu_2796_p2(2),
      Q => add_ln169_9_reg_29592(2),
      R => '0'
    );
\add_ln169_9_reg_29592_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => add_ln169_9_fu_2796_p2(3),
      Q => add_ln169_9_reg_29592(3),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \ap_CS_iter1_fsm_reg_n_3_[0]\,
      S => \^sr\(0)
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => \^sr\(0)
    );
\ap_CS_iter2_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555C55555"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      I2 => ap_CS_iter4_fsm_state5,
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF00000400"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I1 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I2 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      I5 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(0),
      Q => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      S => \^sr\(0)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => \^sr\(0)
    );
\ap_CS_iter3_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575555555455555"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => ap_CS_iter4_fsm_state5,
      I5 => \ap_CS_iter3_fsm_reg_n_3_[0]\,
      O => ap_NS_iter3_fsm(0)
    );
\ap_CS_iter3_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAABAAAAA"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => ap_CS_iter4_fsm_state5,
      I5 => \ap_CS_iter3_fsm_reg_n_3_[0]\,
      O => ap_NS_iter3_fsm(1)
    );
\ap_CS_iter3_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter3_fsm(0),
      Q => \ap_CS_iter3_fsm_reg_n_3_[0]\,
      S => \^sr\(0)
    );
\ap_CS_iter3_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter3_fsm(1),
      Q => ap_CS_iter3_fsm_state4,
      R => \^sr\(0)
    );
\ap_CS_iter4_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333B3333333033"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I3 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I4 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I5 => \ap_CS_iter4_fsm_reg_n_3_[0]\,
      O => ap_NS_iter4_fsm(0)
    );
\ap_CS_iter4_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0010FFFF0010"
    )
        port map (
      I0 => \ap_CS_iter4_fsm_reg_n_3_[0]\,
      I1 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I4 => ap_CS_iter3_fsm_state4,
      I5 => ap_CS_iter4_fsm_state5,
      O => ap_NS_iter4_fsm(1)
    );
\ap_CS_iter4_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter4_fsm(0),
      Q => \ap_CS_iter4_fsm_reg_n_3_[0]\,
      S => \^sr\(0)
    );
\ap_CS_iter4_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter4_fsm(1),
      Q => ap_CS_iter4_fsm_state5,
      R => \^sr\(0)
    );
ap_loop_exit_ready_pp0_iter4_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEAE02A2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter4_reg,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => ap_CS_iter4_fsm_state5,
      I3 => ap_loop_exit_ready_pp0_iter4_reg_i_2_n_3,
      I4 => icmp_ln123_reg_29349_pp0_iter2_reg,
      O => ap_loop_exit_ready_pp0_iter4_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter4_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I1 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I2 => icmp_ln123_reg_29349_pp0_iter3_reg,
      O => ap_loop_exit_ready_pp0_iter4_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter4_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter4_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(32),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(33),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(34),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(35),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(36),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(37),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(38),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(39),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_reg_805_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => ap_phi_reg_pp0_iter1_inElem_reg_805(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(0),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_4,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_3,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(0)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(10),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_24,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_23,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(10)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(11),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_26,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_25,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(11)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(12),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_28,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_27,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(12)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(13),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_30,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_29,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(13)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(14),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_32,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_31,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(14)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(15),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_34,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_33,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(15)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(16),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_36,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_35,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(16)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(17),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_38,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_37,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(17)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(18),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_40,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_39,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(18)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(19),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_42,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_41,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(19)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(1),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_6,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_5,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(1)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(20),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_44,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_43,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(20)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(21),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_46,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_45,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(21)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(22),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_48,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_47,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(22)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(23),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_50,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_49,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(23)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(24),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_52,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_51,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(24)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(25),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_54,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_53,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(25)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(26),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_56,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_55,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(26)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(27),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_58,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_57,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(27)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(28),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_60,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_59,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(28)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(29),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_62,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_61,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(29)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(2),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_8,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_7,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(2)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(30),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_64,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_63,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(30)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(31),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_66,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_65,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(31)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(32),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_68,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_67,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(32)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(33),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_70,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_69,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(33)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(34),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_72,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_71,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(34)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(35),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_74,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_73,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(35)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(36),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_76,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_75,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(36)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(37),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_78,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_77,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(37)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(38),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_80,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_79,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(38)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(39),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_82,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_81,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(39)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(3),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_10,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_9,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(3)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(4),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_12,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_11,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(4)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(5),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_14,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_13,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(5)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(6),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_16,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_15,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(6)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(7),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_18,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_17,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(7)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(8),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_20,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_19,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(8)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_inElem_reg_805(9),
      I1 => icmp_ln126_reg_29358,
      I2 => icmp_ln123_reg_29349,
      I3 => sparsemux_31_4_40_1_1_U1_n_22,
      I4 => trunc_ln118_reg_29353(3),
      I5 => sparsemux_31_4_40_1_1_U1_n_21,
      O => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(9)
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(0),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(10),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(11),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(12),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(13),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(14),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(15),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(16),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(16),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(17),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(17),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(18),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(18),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(19),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(19),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(1),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(20),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(20),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(21),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(21),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(22),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(22),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(23),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(23),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(24),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(24),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(25),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(25),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(26),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(26),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(27),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(27),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(28),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(28),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(29),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(29),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(2),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(30),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(30),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(31),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(31),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(32),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(32),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(33),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(33),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(34),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(34),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(35),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(35),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(36),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(36),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(37),
      Q => p_0_in,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(38),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(38),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(39),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(39),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(3),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(4),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(5),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(6),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(7),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(8),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \ap_phi_reg_pp0_iter2_inElem_reg_805__0\(9),
      Q => ap_phi_reg_pp0_iter2_inElem_reg_805(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_state_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_111,
      D(1 downto 0) => D(1 downto 0),
      E(0) => sf_fu_448,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_iter1_fsm_reg[0]\(1) => ap_NS_iter1_fsm(1),
      \ap_CS_iter1_fsm_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      \ap_CS_iter1_fsm_reg[0]_0\(0) => \ap_CS_iter1_fsm_reg_n_3_[0]\,
      \ap_CS_iter1_fsm_reg[0]_1\(0) => ap_CS_iter4_fsm_state5,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_condition_114 => ap_condition_114,
      ap_loop_exit_ready_pp0_iter4_reg => ap_loop_exit_ready_pp0_iter4_reg,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_110,
      ap_rst_n => ap_rst_n,
      clear => clear,
      grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg_reg => \^grp_matrix_vector_activate_batch_fu_60_in0_v_tready\,
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      \i_fu_452_reg[4]\(0) => nf_1_fu_580,
      \i_fu_452_reg[4]_0\(5) => flow_control_loop_pipe_sequential_init_U_n_31,
      \i_fu_452_reg[4]_0\(4) => flow_control_loop_pipe_sequential_init_U_n_32,
      \i_fu_452_reg[4]_0\(3) => flow_control_loop_pipe_sequential_init_U_n_33,
      \i_fu_452_reg[4]_0\(2 downto 0) => i_fu_452(2 downto 0),
      icmp_ln123_fu_871_p248_in => icmp_ln123_fu_871_p248_in,
      icmp_ln123_reg_29349 => icmp_ln123_reg_29349,
      icmp_ln123_reg_29349_pp0_iter3_reg => icmp_ln123_reg_29349_pp0_iter3_reg,
      \icmp_ln123_reg_29349_reg[0]\(5) => \i_fu_452_reg_n_3_[5]\,
      \icmp_ln123_reg_29349_reg[0]\(4) => \i_fu_452_reg_n_3_[4]\,
      \icmp_ln123_reg_29349_reg[0]\(3) => \i_fu_452_reg_n_3_[3]\,
      \icmp_ln123_reg_29349_reg[0]\(2) => \i_fu_452_reg_n_3_[2]\,
      \icmp_ln123_reg_29349_reg[0]\(1) => \i_fu_452_reg_n_3_[1]\,
      \icmp_ln123_reg_29349_reg[0]\(0) => \i_fu_452_reg_n_3_[0]\,
      icmp_ln126_fu_887_p2 => icmp_ln126_fu_887_p2,
      \icmp_ln138_reg_29381_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_15,
      \icmp_ln138_reg_29381_reg[0]_0\ => \icmp_ln138_reg_29381_reg_n_3_[0]\,
      icmp_ln161_fu_980_p2 => icmp_ln161_fu_980_p2,
      icmp_ln161_reg_29401 => icmp_ln161_reg_29401,
      icmp_ln161_reg_29401_pp0_iter3_reg => icmp_ln161_reg_29401_pp0_iter3_reg,
      icmp_ln174_reg_29457 => icmp_ln174_reg_29457,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_1_fu_580[31]_i_3_0\ => flow_control_loop_pipe_sequential_init_U_n_77,
      \nf_1_fu_580_reg[1]\(1 downto 0) => sel0(1 downto 0),
      \nf_1_fu_580_reg[31]\(31 downto 0) => nf_fu_995_p2(31 downto 0),
      \nf_1_fu_580_reg[31]_0\(31) => \nf_1_fu_580_reg_n_3_[31]\,
      \nf_1_fu_580_reg[31]_0\(30) => \nf_1_fu_580_reg_n_3_[30]\,
      \nf_1_fu_580_reg[31]_0\(29) => \nf_1_fu_580_reg_n_3_[29]\,
      \nf_1_fu_580_reg[31]_0\(28) => \nf_1_fu_580_reg_n_3_[28]\,
      \nf_1_fu_580_reg[31]_0\(27) => \nf_1_fu_580_reg_n_3_[27]\,
      \nf_1_fu_580_reg[31]_0\(26) => \nf_1_fu_580_reg_n_3_[26]\,
      \nf_1_fu_580_reg[31]_0\(25) => \nf_1_fu_580_reg_n_3_[25]\,
      \nf_1_fu_580_reg[31]_0\(24) => \nf_1_fu_580_reg_n_3_[24]\,
      \nf_1_fu_580_reg[31]_0\(23) => \nf_1_fu_580_reg_n_3_[23]\,
      \nf_1_fu_580_reg[31]_0\(22) => \nf_1_fu_580_reg_n_3_[22]\,
      \nf_1_fu_580_reg[31]_0\(21) => \nf_1_fu_580_reg_n_3_[21]\,
      \nf_1_fu_580_reg[31]_0\(20) => \nf_1_fu_580_reg_n_3_[20]\,
      \nf_1_fu_580_reg[31]_0\(19) => \nf_1_fu_580_reg_n_3_[19]\,
      \nf_1_fu_580_reg[31]_0\(18) => \nf_1_fu_580_reg_n_3_[18]\,
      \nf_1_fu_580_reg[31]_0\(17) => \nf_1_fu_580_reg_n_3_[17]\,
      \nf_1_fu_580_reg[31]_0\(16) => \nf_1_fu_580_reg_n_3_[16]\,
      \nf_1_fu_580_reg[31]_0\(15) => \nf_1_fu_580_reg_n_3_[15]\,
      \nf_1_fu_580_reg[31]_0\(14) => \nf_1_fu_580_reg_n_3_[14]\,
      \nf_1_fu_580_reg[31]_0\(13) => \nf_1_fu_580_reg_n_3_[13]\,
      \nf_1_fu_580_reg[31]_0\(12) => \nf_1_fu_580_reg_n_3_[12]\,
      \nf_1_fu_580_reg[31]_0\(11) => \nf_1_fu_580_reg_n_3_[11]\,
      \nf_1_fu_580_reg[31]_0\(10) => \nf_1_fu_580_reg_n_3_[10]\,
      \nf_1_fu_580_reg[31]_0\(9) => \nf_1_fu_580_reg_n_3_[9]\,
      \nf_1_fu_580_reg[31]_0\(8) => \nf_1_fu_580_reg_n_3_[8]\,
      \nf_1_fu_580_reg[31]_0\(7) => \nf_1_fu_580_reg_n_3_[7]\,
      \nf_1_fu_580_reg[31]_0\(6) => \nf_1_fu_580_reg_n_3_[6]\,
      \nf_1_fu_580_reg[31]_0\(5) => \nf_1_fu_580_reg_n_3_[5]\,
      \nf_1_fu_580_reg[31]_0\(4) => \nf_1_fu_580_reg_n_3_[4]\,
      \nf_1_fu_580_reg[31]_0\(3) => \nf_1_fu_580_reg_n_3_[3]\,
      \nf_1_fu_580_reg[31]_0\(2) => \nf_1_fu_580_reg_n_3_[2]\,
      \nf_1_fu_580_reg[31]_0\(1) => \nf_1_fu_580_reg_n_3_[1]\,
      \nf_1_fu_580_reg[31]_0\(0) => \nf_1_fu_580_reg_n_3_[0]\,
      \sf_fu_448_reg[0]\(0) => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      \sf_fu_448_reg[0]_0\(0) => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      \sf_fu_448_reg[0]_1\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      \sf_fu_448_reg[0]_2\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      \sf_fu_448_reg[0]_3\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      \sf_fu_448_reg[0]_4\(0) => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      \sf_fu_448_reg[0]_5\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      \sf_fu_448_reg[1]\(0) => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      \sf_fu_448_reg[1]_0\(0) => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      \sf_fu_448_reg[1]_1\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      \sf_fu_448_reg[1]_2\(0) => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      \sf_fu_448_reg[1]_3\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      \sf_fu_448_reg[2]\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      \sf_fu_448_reg[31]\(31 downto 0) => sf_2_fu_974_p2(31 downto 0),
      \sf_fu_448_reg[31]_0\(31) => \sf_fu_448_reg_n_3_[31]\,
      \sf_fu_448_reg[31]_0\(30) => \sf_fu_448_reg_n_3_[30]\,
      \sf_fu_448_reg[31]_0\(29) => \sf_fu_448_reg_n_3_[29]\,
      \sf_fu_448_reg[31]_0\(28) => \sf_fu_448_reg_n_3_[28]\,
      \sf_fu_448_reg[31]_0\(27) => \sf_fu_448_reg_n_3_[27]\,
      \sf_fu_448_reg[31]_0\(26) => \sf_fu_448_reg_n_3_[26]\,
      \sf_fu_448_reg[31]_0\(25) => \sf_fu_448_reg_n_3_[25]\,
      \sf_fu_448_reg[31]_0\(24) => \sf_fu_448_reg_n_3_[24]\,
      \sf_fu_448_reg[31]_0\(23) => \sf_fu_448_reg_n_3_[23]\,
      \sf_fu_448_reg[31]_0\(22) => \sf_fu_448_reg_n_3_[22]\,
      \sf_fu_448_reg[31]_0\(21) => \sf_fu_448_reg_n_3_[21]\,
      \sf_fu_448_reg[31]_0\(20) => \sf_fu_448_reg_n_3_[20]\,
      \sf_fu_448_reg[31]_0\(19) => \sf_fu_448_reg_n_3_[19]\,
      \sf_fu_448_reg[31]_0\(18) => \sf_fu_448_reg_n_3_[18]\,
      \sf_fu_448_reg[31]_0\(17) => \sf_fu_448_reg_n_3_[17]\,
      \sf_fu_448_reg[31]_0\(16) => \sf_fu_448_reg_n_3_[16]\,
      \sf_fu_448_reg[31]_0\(15) => \sf_fu_448_reg_n_3_[15]\,
      \sf_fu_448_reg[31]_0\(14) => \sf_fu_448_reg_n_3_[14]\,
      \sf_fu_448_reg[31]_0\(13) => \sf_fu_448_reg_n_3_[13]\,
      \sf_fu_448_reg[31]_0\(12) => \sf_fu_448_reg_n_3_[12]\,
      \sf_fu_448_reg[31]_0\(11) => \sf_fu_448_reg_n_3_[11]\,
      \sf_fu_448_reg[31]_0\(10) => \sf_fu_448_reg_n_3_[10]\,
      \sf_fu_448_reg[31]_0\(9) => \sf_fu_448_reg_n_3_[9]\,
      \sf_fu_448_reg[31]_0\(8) => \sf_fu_448_reg_n_3_[8]\,
      \sf_fu_448_reg[31]_0\(7) => \sf_fu_448_reg_n_3_[7]\,
      \sf_fu_448_reg[31]_0\(6) => \sf_fu_448_reg_n_3_[6]\,
      \sf_fu_448_reg[31]_0\(5) => \sf_fu_448_reg_n_3_[5]\,
      \sf_fu_448_reg[31]_0\(4) => \sf_fu_448_reg_n_3_[4]\,
      \sf_fu_448_reg[31]_0\(3) => \sf_fu_448_reg_n_3_[3]\,
      \sf_fu_448_reg[31]_0\(2) => \sf_fu_448_reg_n_3_[2]\,
      \sf_fu_448_reg[31]_0\(1) => \sf_fu_448_reg_n_3_[1]\,
      \sf_fu_448_reg[31]_0\(0) => \sf_fu_448_reg_n_3_[0]\,
      \sf_fu_448_reg[3]\(0) => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      \sf_fu_448_reg[3]_0\(0) => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      \sf_fu_448_reg[3]_1\(3) => flow_control_loop_pipe_sequential_init_U_n_37,
      \sf_fu_448_reg[3]_1\(2) => flow_control_loop_pipe_sequential_init_U_n_38,
      \sf_fu_448_reg[3]_1\(1) => flow_control_loop_pipe_sequential_init_U_n_39,
      \sf_fu_448_reg[3]_1\(0) => flow_control_loop_pipe_sequential_init_U_n_40,
      \tile_fu_444_reg[3]_rep__7\ => weights_13_U_n_51
    );
\i_fu_452_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_111,
      D => i_fu_452(0),
      Q => \i_fu_452_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_452_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_111,
      D => i_fu_452(1),
      Q => \i_fu_452_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_452_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_111,
      D => i_fu_452(2),
      Q => \i_fu_452_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_452_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_111,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => \i_fu_452_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_452_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_111,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \i_fu_452_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_452_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_111,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \i_fu_452_reg_n_3_[5]\,
      R => '0'
    );
\icmp_ln123_reg_29349_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => icmp_ln123_reg_29349,
      Q => icmp_ln123_reg_29349_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln123_reg_29349_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => icmp_ln123_reg_29349_pp0_iter1_reg,
      Q => icmp_ln123_reg_29349_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln123_reg_29349_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => icmp_ln123_reg_29349_pp0_iter2_reg,
      Q => icmp_ln123_reg_29349_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln123_reg_29349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => icmp_ln123_fu_871_p248_in,
      Q => icmp_ln123_reg_29349,
      R => '0'
    );
\icmp_ln126_reg_29358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => icmp_ln126_fu_887_p2,
      Q => icmp_ln126_reg_29358,
      R => '0'
    );
\icmp_ln138_reg_29381_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => \icmp_ln138_reg_29381_reg_n_3_[0]\,
      Q => icmp_ln138_reg_29381_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => icmp_ln138_reg_29381_pp0_iter1_reg,
      Q => icmp_ln138_reg_29381_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => icmp_ln138_reg_29381_pp0_iter1_reg,
      Q => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep_n_3\,
      R => '0'
    );
\icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => icmp_ln138_reg_29381_pp0_iter1_reg,
      Q => \icmp_ln138_reg_29381_pp0_iter2_reg_reg[0]_rep__0_n_3\,
      R => '0'
    );
\icmp_ln138_reg_29381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \icmp_ln138_reg_29381_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln161_reg_29401_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => icmp_ln161_reg_29401,
      Q => icmp_ln161_reg_29401_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln161_reg_29401_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => icmp_ln161_reg_29401_pp0_iter1_reg,
      Q => icmp_ln161_reg_29401_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => icmp_ln161_reg_29401_pp0_iter2_reg,
      Q => icmp_ln161_reg_29401_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln161_reg_29401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => icmp_ln161_fu_980_p2,
      Q => icmp_ln161_reg_29401,
      R => '0'
    );
\icmp_ln174_reg_29457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => icmp_ln174_reg_29457,
      R => '0'
    );
\inputBuf_10_fu_560_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_10_fu_560(0),
      R => '0'
    );
\inputBuf_10_fu_560_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_10_fu_560(10),
      R => '0'
    );
\inputBuf_10_fu_560_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_10_fu_560(11),
      R => '0'
    );
\inputBuf_10_fu_560_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_10_fu_560(12),
      R => '0'
    );
\inputBuf_10_fu_560_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_10_fu_560(13),
      R => '0'
    );
\inputBuf_10_fu_560_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_10_fu_560(14),
      R => '0'
    );
\inputBuf_10_fu_560_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_10_fu_560(15),
      R => '0'
    );
\inputBuf_10_fu_560_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_10_fu_560(16),
      R => '0'
    );
\inputBuf_10_fu_560_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_10_fu_560(17),
      R => '0'
    );
\inputBuf_10_fu_560_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_10_fu_560(18),
      R => '0'
    );
\inputBuf_10_fu_560_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_10_fu_560(19),
      R => '0'
    );
\inputBuf_10_fu_560_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_10_fu_560(1),
      R => '0'
    );
\inputBuf_10_fu_560_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_10_fu_560(20),
      R => '0'
    );
\inputBuf_10_fu_560_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_10_fu_560(21),
      R => '0'
    );
\inputBuf_10_fu_560_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_10_fu_560(22),
      R => '0'
    );
\inputBuf_10_fu_560_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_10_fu_560(23),
      R => '0'
    );
\inputBuf_10_fu_560_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_10_fu_560(24),
      R => '0'
    );
\inputBuf_10_fu_560_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_10_fu_560(25),
      R => '0'
    );
\inputBuf_10_fu_560_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_10_fu_560(26),
      R => '0'
    );
\inputBuf_10_fu_560_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_10_fu_560(27),
      R => '0'
    );
\inputBuf_10_fu_560_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_10_fu_560(28),
      R => '0'
    );
\inputBuf_10_fu_560_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_10_fu_560(29),
      R => '0'
    );
\inputBuf_10_fu_560_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_10_fu_560(2),
      R => '0'
    );
\inputBuf_10_fu_560_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_10_fu_560(30),
      R => '0'
    );
\inputBuf_10_fu_560_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_10_fu_560(31),
      R => '0'
    );
\inputBuf_10_fu_560_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_10_fu_560(32),
      R => '0'
    );
\inputBuf_10_fu_560_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_10_fu_560(33),
      R => '0'
    );
\inputBuf_10_fu_560_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_10_fu_560(34),
      R => '0'
    );
\inputBuf_10_fu_560_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_10_fu_560(35),
      R => '0'
    );
\inputBuf_10_fu_560_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_10_fu_560(36),
      R => '0'
    );
\inputBuf_10_fu_560_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_10_fu_560(37),
      R => '0'
    );
\inputBuf_10_fu_560_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_10_fu_560(38),
      R => '0'
    );
\inputBuf_10_fu_560_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_10_fu_560(39),
      R => '0'
    );
\inputBuf_10_fu_560_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_10_fu_560(3),
      R => '0'
    );
\inputBuf_10_fu_560_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_10_fu_560(4),
      R => '0'
    );
\inputBuf_10_fu_560_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_10_fu_560(5),
      R => '0'
    );
\inputBuf_10_fu_560_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_10_fu_560(6),
      R => '0'
    );
\inputBuf_10_fu_560_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_10_fu_560(7),
      R => '0'
    );
\inputBuf_10_fu_560_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_10_fu_560(8),
      R => '0'
    );
\inputBuf_10_fu_560_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8054,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_10_fu_560(9),
      R => '0'
    );
\inputBuf_11_fu_564_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_11_fu_564(0),
      R => '0'
    );
\inputBuf_11_fu_564_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_11_fu_564(10),
      R => '0'
    );
\inputBuf_11_fu_564_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_11_fu_564(11),
      R => '0'
    );
\inputBuf_11_fu_564_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_11_fu_564(12),
      R => '0'
    );
\inputBuf_11_fu_564_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_11_fu_564(13),
      R => '0'
    );
\inputBuf_11_fu_564_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_11_fu_564(14),
      R => '0'
    );
\inputBuf_11_fu_564_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_11_fu_564(15),
      R => '0'
    );
\inputBuf_11_fu_564_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_11_fu_564(16),
      R => '0'
    );
\inputBuf_11_fu_564_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_11_fu_564(17),
      R => '0'
    );
\inputBuf_11_fu_564_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_11_fu_564(18),
      R => '0'
    );
\inputBuf_11_fu_564_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_11_fu_564(19),
      R => '0'
    );
\inputBuf_11_fu_564_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_11_fu_564(1),
      R => '0'
    );
\inputBuf_11_fu_564_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_11_fu_564(20),
      R => '0'
    );
\inputBuf_11_fu_564_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_11_fu_564(21),
      R => '0'
    );
\inputBuf_11_fu_564_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_11_fu_564(22),
      R => '0'
    );
\inputBuf_11_fu_564_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_11_fu_564(23),
      R => '0'
    );
\inputBuf_11_fu_564_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_11_fu_564(24),
      R => '0'
    );
\inputBuf_11_fu_564_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_11_fu_564(25),
      R => '0'
    );
\inputBuf_11_fu_564_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_11_fu_564(26),
      R => '0'
    );
\inputBuf_11_fu_564_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_11_fu_564(27),
      R => '0'
    );
\inputBuf_11_fu_564_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_11_fu_564(28),
      R => '0'
    );
\inputBuf_11_fu_564_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_11_fu_564(29),
      R => '0'
    );
\inputBuf_11_fu_564_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_11_fu_564(2),
      R => '0'
    );
\inputBuf_11_fu_564_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_11_fu_564(30),
      R => '0'
    );
\inputBuf_11_fu_564_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_11_fu_564(31),
      R => '0'
    );
\inputBuf_11_fu_564_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_11_fu_564(32),
      R => '0'
    );
\inputBuf_11_fu_564_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_11_fu_564(33),
      R => '0'
    );
\inputBuf_11_fu_564_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_11_fu_564(34),
      R => '0'
    );
\inputBuf_11_fu_564_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_11_fu_564(35),
      R => '0'
    );
\inputBuf_11_fu_564_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_11_fu_564(36),
      R => '0'
    );
\inputBuf_11_fu_564_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_11_fu_564(37),
      R => '0'
    );
\inputBuf_11_fu_564_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_11_fu_564(38),
      R => '0'
    );
\inputBuf_11_fu_564_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_11_fu_564(39),
      R => '0'
    );
\inputBuf_11_fu_564_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_11_fu_564(3),
      R => '0'
    );
\inputBuf_11_fu_564_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_11_fu_564(4),
      R => '0'
    );
\inputBuf_11_fu_564_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_11_fu_564(5),
      R => '0'
    );
\inputBuf_11_fu_564_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_11_fu_564(6),
      R => '0'
    );
\inputBuf_11_fu_564_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_11_fu_564(7),
      R => '0'
    );
\inputBuf_11_fu_564_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_11_fu_564(8),
      R => '0'
    );
\inputBuf_11_fu_564_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805318_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_11_fu_564(9),
      R => '0'
    );
\inputBuf_12_fu_568_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_12_fu_568(0),
      R => '0'
    );
\inputBuf_12_fu_568_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_12_fu_568(10),
      R => '0'
    );
\inputBuf_12_fu_568_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_12_fu_568(11),
      R => '0'
    );
\inputBuf_12_fu_568_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_12_fu_568(12),
      R => '0'
    );
\inputBuf_12_fu_568_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_12_fu_568(13),
      R => '0'
    );
\inputBuf_12_fu_568_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_12_fu_568(14),
      R => '0'
    );
\inputBuf_12_fu_568_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_12_fu_568(15),
      R => '0'
    );
\inputBuf_12_fu_568_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_12_fu_568(16),
      R => '0'
    );
\inputBuf_12_fu_568_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_12_fu_568(17),
      R => '0'
    );
\inputBuf_12_fu_568_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_12_fu_568(18),
      R => '0'
    );
\inputBuf_12_fu_568_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_12_fu_568(19),
      R => '0'
    );
\inputBuf_12_fu_568_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_12_fu_568(1),
      R => '0'
    );
\inputBuf_12_fu_568_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_12_fu_568(20),
      R => '0'
    );
\inputBuf_12_fu_568_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_12_fu_568(21),
      R => '0'
    );
\inputBuf_12_fu_568_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_12_fu_568(22),
      R => '0'
    );
\inputBuf_12_fu_568_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_12_fu_568(23),
      R => '0'
    );
\inputBuf_12_fu_568_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_12_fu_568(24),
      R => '0'
    );
\inputBuf_12_fu_568_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_12_fu_568(25),
      R => '0'
    );
\inputBuf_12_fu_568_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_12_fu_568(26),
      R => '0'
    );
\inputBuf_12_fu_568_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_12_fu_568(27),
      R => '0'
    );
\inputBuf_12_fu_568_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_12_fu_568(28),
      R => '0'
    );
\inputBuf_12_fu_568_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_12_fu_568(29),
      R => '0'
    );
\inputBuf_12_fu_568_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_12_fu_568(2),
      R => '0'
    );
\inputBuf_12_fu_568_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_12_fu_568(30),
      R => '0'
    );
\inputBuf_12_fu_568_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_12_fu_568(31),
      R => '0'
    );
\inputBuf_12_fu_568_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_12_fu_568(32),
      R => '0'
    );
\inputBuf_12_fu_568_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_12_fu_568(33),
      R => '0'
    );
\inputBuf_12_fu_568_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_12_fu_568(34),
      R => '0'
    );
\inputBuf_12_fu_568_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_12_fu_568(35),
      R => '0'
    );
\inputBuf_12_fu_568_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_12_fu_568(36),
      R => '0'
    );
\inputBuf_12_fu_568_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_12_fu_568(37),
      R => '0'
    );
\inputBuf_12_fu_568_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_12_fu_568(38),
      R => '0'
    );
\inputBuf_12_fu_568_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_12_fu_568(39),
      R => '0'
    );
\inputBuf_12_fu_568_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_12_fu_568(3),
      R => '0'
    );
\inputBuf_12_fu_568_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_12_fu_568(4),
      R => '0'
    );
\inputBuf_12_fu_568_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_12_fu_568(5),
      R => '0'
    );
\inputBuf_12_fu_568_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_12_fu_568(6),
      R => '0'
    );
\inputBuf_12_fu_568_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_12_fu_568(7),
      R => '0'
    );
\inputBuf_12_fu_568_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_12_fu_568(8),
      R => '0'
    );
\inputBuf_12_fu_568_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_805215_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_12_fu_568(9),
      R => '0'
    );
\inputBuf_13_fu_572_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_13_fu_572(0),
      R => '0'
    );
\inputBuf_13_fu_572_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_13_fu_572(10),
      R => '0'
    );
\inputBuf_13_fu_572_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_13_fu_572(11),
      R => '0'
    );
\inputBuf_13_fu_572_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_13_fu_572(12),
      R => '0'
    );
\inputBuf_13_fu_572_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_13_fu_572(13),
      R => '0'
    );
\inputBuf_13_fu_572_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_13_fu_572(14),
      R => '0'
    );
\inputBuf_13_fu_572_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_13_fu_572(15),
      R => '0'
    );
\inputBuf_13_fu_572_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_13_fu_572(16),
      R => '0'
    );
\inputBuf_13_fu_572_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_13_fu_572(17),
      R => '0'
    );
\inputBuf_13_fu_572_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_13_fu_572(18),
      R => '0'
    );
\inputBuf_13_fu_572_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_13_fu_572(19),
      R => '0'
    );
\inputBuf_13_fu_572_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_13_fu_572(1),
      R => '0'
    );
\inputBuf_13_fu_572_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_13_fu_572(20),
      R => '0'
    );
\inputBuf_13_fu_572_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_13_fu_572(21),
      R => '0'
    );
\inputBuf_13_fu_572_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_13_fu_572(22),
      R => '0'
    );
\inputBuf_13_fu_572_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_13_fu_572(23),
      R => '0'
    );
\inputBuf_13_fu_572_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_13_fu_572(24),
      R => '0'
    );
\inputBuf_13_fu_572_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_13_fu_572(25),
      R => '0'
    );
\inputBuf_13_fu_572_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_13_fu_572(26),
      R => '0'
    );
\inputBuf_13_fu_572_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_13_fu_572(27),
      R => '0'
    );
\inputBuf_13_fu_572_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_13_fu_572(28),
      R => '0'
    );
\inputBuf_13_fu_572_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_13_fu_572(29),
      R => '0'
    );
\inputBuf_13_fu_572_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_13_fu_572(2),
      R => '0'
    );
\inputBuf_13_fu_572_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_13_fu_572(30),
      R => '0'
    );
\inputBuf_13_fu_572_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_13_fu_572(31),
      R => '0'
    );
\inputBuf_13_fu_572_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_13_fu_572(32),
      R => '0'
    );
\inputBuf_13_fu_572_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_13_fu_572(33),
      R => '0'
    );
\inputBuf_13_fu_572_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_13_fu_572(34),
      R => '0'
    );
\inputBuf_13_fu_572_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_13_fu_572(35),
      R => '0'
    );
\inputBuf_13_fu_572_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_13_fu_572(36),
      R => '0'
    );
\inputBuf_13_fu_572_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_13_fu_572(37),
      R => '0'
    );
\inputBuf_13_fu_572_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_13_fu_572(38),
      R => '0'
    );
\inputBuf_13_fu_572_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_13_fu_572(39),
      R => '0'
    );
\inputBuf_13_fu_572_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_13_fu_572(3),
      R => '0'
    );
\inputBuf_13_fu_572_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_13_fu_572(4),
      R => '0'
    );
\inputBuf_13_fu_572_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_13_fu_572(5),
      R => '0'
    );
\inputBuf_13_fu_572_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_13_fu_572(6),
      R => '0'
    );
\inputBuf_13_fu_572_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_13_fu_572(7),
      R => '0'
    );
\inputBuf_13_fu_572_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_13_fu_572(8),
      R => '0'
    );
\inputBuf_13_fu_572_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051442_out,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_13_fu_572(9),
      R => '0'
    );
\inputBuf_14_fu_576_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_14_fu_576(0),
      R => '0'
    );
\inputBuf_14_fu_576_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_14_fu_576(10),
      R => '0'
    );
\inputBuf_14_fu_576_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_14_fu_576(11),
      R => '0'
    );
\inputBuf_14_fu_576_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_14_fu_576(12),
      R => '0'
    );
\inputBuf_14_fu_576_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_14_fu_576(13),
      R => '0'
    );
\inputBuf_14_fu_576_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_14_fu_576(14),
      R => '0'
    );
\inputBuf_14_fu_576_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_14_fu_576(15),
      R => '0'
    );
\inputBuf_14_fu_576_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_14_fu_576(16),
      R => '0'
    );
\inputBuf_14_fu_576_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_14_fu_576(17),
      R => '0'
    );
\inputBuf_14_fu_576_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_14_fu_576(18),
      R => '0'
    );
\inputBuf_14_fu_576_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_14_fu_576(19),
      R => '0'
    );
\inputBuf_14_fu_576_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_14_fu_576(1),
      R => '0'
    );
\inputBuf_14_fu_576_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_14_fu_576(20),
      R => '0'
    );
\inputBuf_14_fu_576_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_14_fu_576(21),
      R => '0'
    );
\inputBuf_14_fu_576_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_14_fu_576(22),
      R => '0'
    );
\inputBuf_14_fu_576_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_14_fu_576(23),
      R => '0'
    );
\inputBuf_14_fu_576_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_14_fu_576(24),
      R => '0'
    );
\inputBuf_14_fu_576_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_14_fu_576(25),
      R => '0'
    );
\inputBuf_14_fu_576_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_14_fu_576(26),
      R => '0'
    );
\inputBuf_14_fu_576_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_14_fu_576(27),
      R => '0'
    );
\inputBuf_14_fu_576_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_14_fu_576(28),
      R => '0'
    );
\inputBuf_14_fu_576_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_14_fu_576(29),
      R => '0'
    );
\inputBuf_14_fu_576_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_14_fu_576(2),
      R => '0'
    );
\inputBuf_14_fu_576_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_14_fu_576(30),
      R => '0'
    );
\inputBuf_14_fu_576_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_14_fu_576(31),
      R => '0'
    );
\inputBuf_14_fu_576_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_14_fu_576(32),
      R => '0'
    );
\inputBuf_14_fu_576_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_14_fu_576(33),
      R => '0'
    );
\inputBuf_14_fu_576_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_14_fu_576(34),
      R => '0'
    );
\inputBuf_14_fu_576_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_14_fu_576(35),
      R => '0'
    );
\inputBuf_14_fu_576_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_14_fu_576(36),
      R => '0'
    );
\inputBuf_14_fu_576_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_14_fu_576(37),
      R => '0'
    );
\inputBuf_14_fu_576_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_14_fu_576(38),
      R => '0'
    );
\inputBuf_14_fu_576_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_14_fu_576(39),
      R => '0'
    );
\inputBuf_14_fu_576_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_14_fu_576(3),
      R => '0'
    );
\inputBuf_14_fu_576_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_14_fu_576(4),
      R => '0'
    );
\inputBuf_14_fu_576_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_14_fu_576(5),
      R => '0'
    );
\inputBuf_14_fu_576_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_14_fu_576(6),
      R => '0'
    );
\inputBuf_14_fu_576_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_14_fu_576(7),
      R => '0'
    );
\inputBuf_14_fu_576_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_14_fu_576(8),
      R => '0'
    );
\inputBuf_14_fu_576_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8051,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_14_fu_576(9),
      R => '0'
    );
\inputBuf_1_fu_524_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_1_fu_524(0),
      R => '0'
    );
\inputBuf_1_fu_524_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_1_fu_524(10),
      R => '0'
    );
\inputBuf_1_fu_524_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_1_fu_524(11),
      R => '0'
    );
\inputBuf_1_fu_524_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_1_fu_524(12),
      R => '0'
    );
\inputBuf_1_fu_524_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_1_fu_524(13),
      R => '0'
    );
\inputBuf_1_fu_524_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_1_fu_524(14),
      R => '0'
    );
\inputBuf_1_fu_524_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_1_fu_524(15),
      R => '0'
    );
\inputBuf_1_fu_524_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_1_fu_524(16),
      R => '0'
    );
\inputBuf_1_fu_524_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_1_fu_524(17),
      R => '0'
    );
\inputBuf_1_fu_524_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_1_fu_524(18),
      R => '0'
    );
\inputBuf_1_fu_524_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_1_fu_524(19),
      R => '0'
    );
\inputBuf_1_fu_524_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_1_fu_524(1),
      R => '0'
    );
\inputBuf_1_fu_524_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_1_fu_524(20),
      R => '0'
    );
\inputBuf_1_fu_524_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_1_fu_524(21),
      R => '0'
    );
\inputBuf_1_fu_524_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_1_fu_524(22),
      R => '0'
    );
\inputBuf_1_fu_524_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_1_fu_524(23),
      R => '0'
    );
\inputBuf_1_fu_524_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_1_fu_524(24),
      R => '0'
    );
\inputBuf_1_fu_524_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_1_fu_524(25),
      R => '0'
    );
\inputBuf_1_fu_524_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_1_fu_524(26),
      R => '0'
    );
\inputBuf_1_fu_524_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_1_fu_524(27),
      R => '0'
    );
\inputBuf_1_fu_524_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_1_fu_524(28),
      R => '0'
    );
\inputBuf_1_fu_524_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_1_fu_524(29),
      R => '0'
    );
\inputBuf_1_fu_524_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_1_fu_524(2),
      R => '0'
    );
\inputBuf_1_fu_524_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_1_fu_524(30),
      R => '0'
    );
\inputBuf_1_fu_524_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_1_fu_524(31),
      R => '0'
    );
\inputBuf_1_fu_524_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_1_fu_524(32),
      R => '0'
    );
\inputBuf_1_fu_524_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_1_fu_524(33),
      R => '0'
    );
\inputBuf_1_fu_524_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_1_fu_524(34),
      R => '0'
    );
\inputBuf_1_fu_524_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_1_fu_524(35),
      R => '0'
    );
\inputBuf_1_fu_524_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_1_fu_524(36),
      R => '0'
    );
\inputBuf_1_fu_524_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_1_fu_524(37),
      R => '0'
    );
\inputBuf_1_fu_524_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_1_fu_524(38),
      R => '0'
    );
\inputBuf_1_fu_524_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_1_fu_524(39),
      R => '0'
    );
\inputBuf_1_fu_524_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_1_fu_524(3),
      R => '0'
    );
\inputBuf_1_fu_524_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_1_fu_524(4),
      R => '0'
    );
\inputBuf_1_fu_524_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_1_fu_524(5),
      R => '0'
    );
\inputBuf_1_fu_524_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_1_fu_524(6),
      R => '0'
    );
\inputBuf_1_fu_524_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_1_fu_524(7),
      R => '0'
    );
\inputBuf_1_fu_524_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_1_fu_524(8),
      R => '0'
    );
\inputBuf_1_fu_524_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80513,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_1_fu_524(9),
      R => '0'
    );
\inputBuf_2_fu_528_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_2_fu_528(0),
      R => '0'
    );
\inputBuf_2_fu_528_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_2_fu_528(10),
      R => '0'
    );
\inputBuf_2_fu_528_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_2_fu_528(11),
      R => '0'
    );
\inputBuf_2_fu_528_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_2_fu_528(12),
      R => '0'
    );
\inputBuf_2_fu_528_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_2_fu_528(13),
      R => '0'
    );
\inputBuf_2_fu_528_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_2_fu_528(14),
      R => '0'
    );
\inputBuf_2_fu_528_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_2_fu_528(15),
      R => '0'
    );
\inputBuf_2_fu_528_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_2_fu_528(16),
      R => '0'
    );
\inputBuf_2_fu_528_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_2_fu_528(17),
      R => '0'
    );
\inputBuf_2_fu_528_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_2_fu_528(18),
      R => '0'
    );
\inputBuf_2_fu_528_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_2_fu_528(19),
      R => '0'
    );
\inputBuf_2_fu_528_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_2_fu_528(1),
      R => '0'
    );
\inputBuf_2_fu_528_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_2_fu_528(20),
      R => '0'
    );
\inputBuf_2_fu_528_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_2_fu_528(21),
      R => '0'
    );
\inputBuf_2_fu_528_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_2_fu_528(22),
      R => '0'
    );
\inputBuf_2_fu_528_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_2_fu_528(23),
      R => '0'
    );
\inputBuf_2_fu_528_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_2_fu_528(24),
      R => '0'
    );
\inputBuf_2_fu_528_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_2_fu_528(25),
      R => '0'
    );
\inputBuf_2_fu_528_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_2_fu_528(26),
      R => '0'
    );
\inputBuf_2_fu_528_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_2_fu_528(27),
      R => '0'
    );
\inputBuf_2_fu_528_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_2_fu_528(28),
      R => '0'
    );
\inputBuf_2_fu_528_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_2_fu_528(29),
      R => '0'
    );
\inputBuf_2_fu_528_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_2_fu_528(2),
      R => '0'
    );
\inputBuf_2_fu_528_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_2_fu_528(30),
      R => '0'
    );
\inputBuf_2_fu_528_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_2_fu_528(31),
      R => '0'
    );
\inputBuf_2_fu_528_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_2_fu_528(32),
      R => '0'
    );
\inputBuf_2_fu_528_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_2_fu_528(33),
      R => '0'
    );
\inputBuf_2_fu_528_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_2_fu_528(34),
      R => '0'
    );
\inputBuf_2_fu_528_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_2_fu_528(35),
      R => '0'
    );
\inputBuf_2_fu_528_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_2_fu_528(36),
      R => '0'
    );
\inputBuf_2_fu_528_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_2_fu_528(37),
      R => '0'
    );
\inputBuf_2_fu_528_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_2_fu_528(38),
      R => '0'
    );
\inputBuf_2_fu_528_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_2_fu_528(39),
      R => '0'
    );
\inputBuf_2_fu_528_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_2_fu_528(3),
      R => '0'
    );
\inputBuf_2_fu_528_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_2_fu_528(4),
      R => '0'
    );
\inputBuf_2_fu_528_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_2_fu_528(5),
      R => '0'
    );
\inputBuf_2_fu_528_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_2_fu_528(6),
      R => '0'
    );
\inputBuf_2_fu_528_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_2_fu_528(7),
      R => '0'
    );
\inputBuf_2_fu_528_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_2_fu_528(8),
      R => '0'
    );
\inputBuf_2_fu_528_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80512,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_2_fu_528(9),
      R => '0'
    );
\inputBuf_3_fu_532_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_3_fu_532(0),
      R => '0'
    );
\inputBuf_3_fu_532_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_3_fu_532(10),
      R => '0'
    );
\inputBuf_3_fu_532_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_3_fu_532(11),
      R => '0'
    );
\inputBuf_3_fu_532_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_3_fu_532(12),
      R => '0'
    );
\inputBuf_3_fu_532_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_3_fu_532(13),
      R => '0'
    );
\inputBuf_3_fu_532_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_3_fu_532(14),
      R => '0'
    );
\inputBuf_3_fu_532_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_3_fu_532(15),
      R => '0'
    );
\inputBuf_3_fu_532_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_3_fu_532(16),
      R => '0'
    );
\inputBuf_3_fu_532_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_3_fu_532(17),
      R => '0'
    );
\inputBuf_3_fu_532_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_3_fu_532(18),
      R => '0'
    );
\inputBuf_3_fu_532_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_3_fu_532(19),
      R => '0'
    );
\inputBuf_3_fu_532_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_3_fu_532(1),
      R => '0'
    );
\inputBuf_3_fu_532_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_3_fu_532(20),
      R => '0'
    );
\inputBuf_3_fu_532_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_3_fu_532(21),
      R => '0'
    );
\inputBuf_3_fu_532_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_3_fu_532(22),
      R => '0'
    );
\inputBuf_3_fu_532_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_3_fu_532(23),
      R => '0'
    );
\inputBuf_3_fu_532_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_3_fu_532(24),
      R => '0'
    );
\inputBuf_3_fu_532_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_3_fu_532(25),
      R => '0'
    );
\inputBuf_3_fu_532_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_3_fu_532(26),
      R => '0'
    );
\inputBuf_3_fu_532_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_3_fu_532(27),
      R => '0'
    );
\inputBuf_3_fu_532_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_3_fu_532(28),
      R => '0'
    );
\inputBuf_3_fu_532_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_3_fu_532(29),
      R => '0'
    );
\inputBuf_3_fu_532_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_3_fu_532(2),
      R => '0'
    );
\inputBuf_3_fu_532_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_3_fu_532(30),
      R => '0'
    );
\inputBuf_3_fu_532_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_3_fu_532(31),
      R => '0'
    );
\inputBuf_3_fu_532_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_3_fu_532(32),
      R => '0'
    );
\inputBuf_3_fu_532_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_3_fu_532(33),
      R => '0'
    );
\inputBuf_3_fu_532_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_3_fu_532(34),
      R => '0'
    );
\inputBuf_3_fu_532_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_3_fu_532(35),
      R => '0'
    );
\inputBuf_3_fu_532_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_3_fu_532(36),
      R => '0'
    );
\inputBuf_3_fu_532_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_3_fu_532(37),
      R => '0'
    );
\inputBuf_3_fu_532_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_3_fu_532(38),
      R => '0'
    );
\inputBuf_3_fu_532_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_3_fu_532(39),
      R => '0'
    );
\inputBuf_3_fu_532_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_3_fu_532(3),
      R => '0'
    );
\inputBuf_3_fu_532_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_3_fu_532(4),
      R => '0'
    );
\inputBuf_3_fu_532_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_3_fu_532(5),
      R => '0'
    );
\inputBuf_3_fu_532_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_3_fu_532(6),
      R => '0'
    );
\inputBuf_3_fu_532_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_3_fu_532(7),
      R => '0'
    );
\inputBuf_3_fu_532_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_3_fu_532(8),
      R => '0'
    );
\inputBuf_3_fu_532_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80511,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_3_fu_532(9),
      R => '0'
    );
\inputBuf_4_fu_536_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_4_fu_536(0),
      R => '0'
    );
\inputBuf_4_fu_536_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_4_fu_536(10),
      R => '0'
    );
\inputBuf_4_fu_536_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_4_fu_536(11),
      R => '0'
    );
\inputBuf_4_fu_536_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_4_fu_536(12),
      R => '0'
    );
\inputBuf_4_fu_536_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_4_fu_536(13),
      R => '0'
    );
\inputBuf_4_fu_536_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_4_fu_536(14),
      R => '0'
    );
\inputBuf_4_fu_536_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_4_fu_536(15),
      R => '0'
    );
\inputBuf_4_fu_536_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_4_fu_536(16),
      R => '0'
    );
\inputBuf_4_fu_536_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_4_fu_536(17),
      R => '0'
    );
\inputBuf_4_fu_536_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_4_fu_536(18),
      R => '0'
    );
\inputBuf_4_fu_536_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_4_fu_536(19),
      R => '0'
    );
\inputBuf_4_fu_536_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_4_fu_536(1),
      R => '0'
    );
\inputBuf_4_fu_536_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_4_fu_536(20),
      R => '0'
    );
\inputBuf_4_fu_536_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_4_fu_536(21),
      R => '0'
    );
\inputBuf_4_fu_536_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_4_fu_536(22),
      R => '0'
    );
\inputBuf_4_fu_536_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_4_fu_536(23),
      R => '0'
    );
\inputBuf_4_fu_536_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_4_fu_536(24),
      R => '0'
    );
\inputBuf_4_fu_536_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_4_fu_536(25),
      R => '0'
    );
\inputBuf_4_fu_536_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_4_fu_536(26),
      R => '0'
    );
\inputBuf_4_fu_536_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_4_fu_536(27),
      R => '0'
    );
\inputBuf_4_fu_536_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_4_fu_536(28),
      R => '0'
    );
\inputBuf_4_fu_536_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_4_fu_536(29),
      R => '0'
    );
\inputBuf_4_fu_536_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_4_fu_536(2),
      R => '0'
    );
\inputBuf_4_fu_536_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_4_fu_536(30),
      R => '0'
    );
\inputBuf_4_fu_536_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_4_fu_536(31),
      R => '0'
    );
\inputBuf_4_fu_536_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_4_fu_536(32),
      R => '0'
    );
\inputBuf_4_fu_536_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_4_fu_536(33),
      R => '0'
    );
\inputBuf_4_fu_536_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_4_fu_536(34),
      R => '0'
    );
\inputBuf_4_fu_536_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_4_fu_536(35),
      R => '0'
    );
\inputBuf_4_fu_536_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_4_fu_536(36),
      R => '0'
    );
\inputBuf_4_fu_536_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_4_fu_536(37),
      R => '0'
    );
\inputBuf_4_fu_536_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_4_fu_536(38),
      R => '0'
    );
\inputBuf_4_fu_536_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_4_fu_536(39),
      R => '0'
    );
\inputBuf_4_fu_536_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_4_fu_536(3),
      R => '0'
    );
\inputBuf_4_fu_536_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_4_fu_536(4),
      R => '0'
    );
\inputBuf_4_fu_536_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_4_fu_536(5),
      R => '0'
    );
\inputBuf_4_fu_536_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_4_fu_536(6),
      R => '0'
    );
\inputBuf_4_fu_536_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_4_fu_536(7),
      R => '0'
    );
\inputBuf_4_fu_536_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_4_fu_536(8),
      R => '0'
    );
\inputBuf_4_fu_536_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80510,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_4_fu_536(9),
      R => '0'
    );
\inputBuf_5_fu_540_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_5_fu_540(0),
      R => '0'
    );
\inputBuf_5_fu_540_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_5_fu_540(10),
      R => '0'
    );
\inputBuf_5_fu_540_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_5_fu_540(11),
      R => '0'
    );
\inputBuf_5_fu_540_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_5_fu_540(12),
      R => '0'
    );
\inputBuf_5_fu_540_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_5_fu_540(13),
      R => '0'
    );
\inputBuf_5_fu_540_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_5_fu_540(14),
      R => '0'
    );
\inputBuf_5_fu_540_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_5_fu_540(15),
      R => '0'
    );
\inputBuf_5_fu_540_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_5_fu_540(16),
      R => '0'
    );
\inputBuf_5_fu_540_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_5_fu_540(17),
      R => '0'
    );
\inputBuf_5_fu_540_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_5_fu_540(18),
      R => '0'
    );
\inputBuf_5_fu_540_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_5_fu_540(19),
      R => '0'
    );
\inputBuf_5_fu_540_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_5_fu_540(1),
      R => '0'
    );
\inputBuf_5_fu_540_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_5_fu_540(20),
      R => '0'
    );
\inputBuf_5_fu_540_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_5_fu_540(21),
      R => '0'
    );
\inputBuf_5_fu_540_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_5_fu_540(22),
      R => '0'
    );
\inputBuf_5_fu_540_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_5_fu_540(23),
      R => '0'
    );
\inputBuf_5_fu_540_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_5_fu_540(24),
      R => '0'
    );
\inputBuf_5_fu_540_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_5_fu_540(25),
      R => '0'
    );
\inputBuf_5_fu_540_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_5_fu_540(26),
      R => '0'
    );
\inputBuf_5_fu_540_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_5_fu_540(27),
      R => '0'
    );
\inputBuf_5_fu_540_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_5_fu_540(28),
      R => '0'
    );
\inputBuf_5_fu_540_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_5_fu_540(29),
      R => '0'
    );
\inputBuf_5_fu_540_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_5_fu_540(2),
      R => '0'
    );
\inputBuf_5_fu_540_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_5_fu_540(30),
      R => '0'
    );
\inputBuf_5_fu_540_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_5_fu_540(31),
      R => '0'
    );
\inputBuf_5_fu_540_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_5_fu_540(32),
      R => '0'
    );
\inputBuf_5_fu_540_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_5_fu_540(33),
      R => '0'
    );
\inputBuf_5_fu_540_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_5_fu_540(34),
      R => '0'
    );
\inputBuf_5_fu_540_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_5_fu_540(35),
      R => '0'
    );
\inputBuf_5_fu_540_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_5_fu_540(36),
      R => '0'
    );
\inputBuf_5_fu_540_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_5_fu_540(37),
      R => '0'
    );
\inputBuf_5_fu_540_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_5_fu_540(38),
      R => '0'
    );
\inputBuf_5_fu_540_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_5_fu_540(39),
      R => '0'
    );
\inputBuf_5_fu_540_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_5_fu_540(3),
      R => '0'
    );
\inputBuf_5_fu_540_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_5_fu_540(4),
      R => '0'
    );
\inputBuf_5_fu_540_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_5_fu_540(5),
      R => '0'
    );
\inputBuf_5_fu_540_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_5_fu_540(6),
      R => '0'
    );
\inputBuf_5_fu_540_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_5_fu_540(7),
      R => '0'
    );
\inputBuf_5_fu_540_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_5_fu_540(8),
      R => '0'
    );
\inputBuf_5_fu_540_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8059,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_5_fu_540(9),
      R => '0'
    );
\inputBuf_6_fu_544_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_6_fu_544(0),
      R => '0'
    );
\inputBuf_6_fu_544_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_6_fu_544(10),
      R => '0'
    );
\inputBuf_6_fu_544_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_6_fu_544(11),
      R => '0'
    );
\inputBuf_6_fu_544_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_6_fu_544(12),
      R => '0'
    );
\inputBuf_6_fu_544_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_6_fu_544(13),
      R => '0'
    );
\inputBuf_6_fu_544_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_6_fu_544(14),
      R => '0'
    );
\inputBuf_6_fu_544_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_6_fu_544(15),
      R => '0'
    );
\inputBuf_6_fu_544_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_6_fu_544(16),
      R => '0'
    );
\inputBuf_6_fu_544_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_6_fu_544(17),
      R => '0'
    );
\inputBuf_6_fu_544_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_6_fu_544(18),
      R => '0'
    );
\inputBuf_6_fu_544_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_6_fu_544(19),
      R => '0'
    );
\inputBuf_6_fu_544_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_6_fu_544(1),
      R => '0'
    );
\inputBuf_6_fu_544_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_6_fu_544(20),
      R => '0'
    );
\inputBuf_6_fu_544_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_6_fu_544(21),
      R => '0'
    );
\inputBuf_6_fu_544_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_6_fu_544(22),
      R => '0'
    );
\inputBuf_6_fu_544_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_6_fu_544(23),
      R => '0'
    );
\inputBuf_6_fu_544_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_6_fu_544(24),
      R => '0'
    );
\inputBuf_6_fu_544_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_6_fu_544(25),
      R => '0'
    );
\inputBuf_6_fu_544_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_6_fu_544(26),
      R => '0'
    );
\inputBuf_6_fu_544_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_6_fu_544(27),
      R => '0'
    );
\inputBuf_6_fu_544_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_6_fu_544(28),
      R => '0'
    );
\inputBuf_6_fu_544_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_6_fu_544(29),
      R => '0'
    );
\inputBuf_6_fu_544_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_6_fu_544(2),
      R => '0'
    );
\inputBuf_6_fu_544_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_6_fu_544(30),
      R => '0'
    );
\inputBuf_6_fu_544_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_6_fu_544(31),
      R => '0'
    );
\inputBuf_6_fu_544_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_6_fu_544(32),
      R => '0'
    );
\inputBuf_6_fu_544_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_6_fu_544(33),
      R => '0'
    );
\inputBuf_6_fu_544_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_6_fu_544(34),
      R => '0'
    );
\inputBuf_6_fu_544_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_6_fu_544(35),
      R => '0'
    );
\inputBuf_6_fu_544_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_6_fu_544(36),
      R => '0'
    );
\inputBuf_6_fu_544_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_6_fu_544(37),
      R => '0'
    );
\inputBuf_6_fu_544_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_6_fu_544(38),
      R => '0'
    );
\inputBuf_6_fu_544_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_6_fu_544(39),
      R => '0'
    );
\inputBuf_6_fu_544_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_6_fu_544(3),
      R => '0'
    );
\inputBuf_6_fu_544_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_6_fu_544(4),
      R => '0'
    );
\inputBuf_6_fu_544_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_6_fu_544(5),
      R => '0'
    );
\inputBuf_6_fu_544_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_6_fu_544(6),
      R => '0'
    );
\inputBuf_6_fu_544_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_6_fu_544(7),
      R => '0'
    );
\inputBuf_6_fu_544_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_6_fu_544(8),
      R => '0'
    );
\inputBuf_6_fu_544_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8058,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_6_fu_544(9),
      R => '0'
    );
\inputBuf_7_fu_548_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_7_fu_548(0),
      R => '0'
    );
\inputBuf_7_fu_548_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_7_fu_548(10),
      R => '0'
    );
\inputBuf_7_fu_548_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_7_fu_548(11),
      R => '0'
    );
\inputBuf_7_fu_548_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_7_fu_548(12),
      R => '0'
    );
\inputBuf_7_fu_548_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_7_fu_548(13),
      R => '0'
    );
\inputBuf_7_fu_548_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_7_fu_548(14),
      R => '0'
    );
\inputBuf_7_fu_548_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_7_fu_548(15),
      R => '0'
    );
\inputBuf_7_fu_548_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_7_fu_548(16),
      R => '0'
    );
\inputBuf_7_fu_548_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_7_fu_548(17),
      R => '0'
    );
\inputBuf_7_fu_548_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_7_fu_548(18),
      R => '0'
    );
\inputBuf_7_fu_548_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_7_fu_548(19),
      R => '0'
    );
\inputBuf_7_fu_548_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_7_fu_548(1),
      R => '0'
    );
\inputBuf_7_fu_548_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_7_fu_548(20),
      R => '0'
    );
\inputBuf_7_fu_548_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_7_fu_548(21),
      R => '0'
    );
\inputBuf_7_fu_548_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_7_fu_548(22),
      R => '0'
    );
\inputBuf_7_fu_548_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_7_fu_548(23),
      R => '0'
    );
\inputBuf_7_fu_548_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_7_fu_548(24),
      R => '0'
    );
\inputBuf_7_fu_548_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_7_fu_548(25),
      R => '0'
    );
\inputBuf_7_fu_548_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_7_fu_548(26),
      R => '0'
    );
\inputBuf_7_fu_548_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_7_fu_548(27),
      R => '0'
    );
\inputBuf_7_fu_548_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_7_fu_548(28),
      R => '0'
    );
\inputBuf_7_fu_548_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_7_fu_548(29),
      R => '0'
    );
\inputBuf_7_fu_548_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_7_fu_548(2),
      R => '0'
    );
\inputBuf_7_fu_548_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_7_fu_548(30),
      R => '0'
    );
\inputBuf_7_fu_548_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_7_fu_548(31),
      R => '0'
    );
\inputBuf_7_fu_548_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_7_fu_548(32),
      R => '0'
    );
\inputBuf_7_fu_548_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_7_fu_548(33),
      R => '0'
    );
\inputBuf_7_fu_548_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_7_fu_548(34),
      R => '0'
    );
\inputBuf_7_fu_548_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_7_fu_548(35),
      R => '0'
    );
\inputBuf_7_fu_548_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_7_fu_548(36),
      R => '0'
    );
\inputBuf_7_fu_548_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_7_fu_548(37),
      R => '0'
    );
\inputBuf_7_fu_548_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_7_fu_548(38),
      R => '0'
    );
\inputBuf_7_fu_548_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_7_fu_548(39),
      R => '0'
    );
\inputBuf_7_fu_548_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_7_fu_548(3),
      R => '0'
    );
\inputBuf_7_fu_548_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_7_fu_548(4),
      R => '0'
    );
\inputBuf_7_fu_548_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_7_fu_548(5),
      R => '0'
    );
\inputBuf_7_fu_548_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_7_fu_548(6),
      R => '0'
    );
\inputBuf_7_fu_548_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_7_fu_548(7),
      R => '0'
    );
\inputBuf_7_fu_548_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_7_fu_548(8),
      R => '0'
    );
\inputBuf_7_fu_548_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8057,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_7_fu_548(9),
      R => '0'
    );
\inputBuf_8_fu_552_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_8_fu_552(0),
      R => '0'
    );
\inputBuf_8_fu_552_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_8_fu_552(10),
      R => '0'
    );
\inputBuf_8_fu_552_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_8_fu_552(11),
      R => '0'
    );
\inputBuf_8_fu_552_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_8_fu_552(12),
      R => '0'
    );
\inputBuf_8_fu_552_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_8_fu_552(13),
      R => '0'
    );
\inputBuf_8_fu_552_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_8_fu_552(14),
      R => '0'
    );
\inputBuf_8_fu_552_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_8_fu_552(15),
      R => '0'
    );
\inputBuf_8_fu_552_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_8_fu_552(16),
      R => '0'
    );
\inputBuf_8_fu_552_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_8_fu_552(17),
      R => '0'
    );
\inputBuf_8_fu_552_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_8_fu_552(18),
      R => '0'
    );
\inputBuf_8_fu_552_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_8_fu_552(19),
      R => '0'
    );
\inputBuf_8_fu_552_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_8_fu_552(1),
      R => '0'
    );
\inputBuf_8_fu_552_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_8_fu_552(20),
      R => '0'
    );
\inputBuf_8_fu_552_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_8_fu_552(21),
      R => '0'
    );
\inputBuf_8_fu_552_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_8_fu_552(22),
      R => '0'
    );
\inputBuf_8_fu_552_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_8_fu_552(23),
      R => '0'
    );
\inputBuf_8_fu_552_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_8_fu_552(24),
      R => '0'
    );
\inputBuf_8_fu_552_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_8_fu_552(25),
      R => '0'
    );
\inputBuf_8_fu_552_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_8_fu_552(26),
      R => '0'
    );
\inputBuf_8_fu_552_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_8_fu_552(27),
      R => '0'
    );
\inputBuf_8_fu_552_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_8_fu_552(28),
      R => '0'
    );
\inputBuf_8_fu_552_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_8_fu_552(29),
      R => '0'
    );
\inputBuf_8_fu_552_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_8_fu_552(2),
      R => '0'
    );
\inputBuf_8_fu_552_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_8_fu_552(30),
      R => '0'
    );
\inputBuf_8_fu_552_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_8_fu_552(31),
      R => '0'
    );
\inputBuf_8_fu_552_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_8_fu_552(32),
      R => '0'
    );
\inputBuf_8_fu_552_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_8_fu_552(33),
      R => '0'
    );
\inputBuf_8_fu_552_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_8_fu_552(34),
      R => '0'
    );
\inputBuf_8_fu_552_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_8_fu_552(35),
      R => '0'
    );
\inputBuf_8_fu_552_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_8_fu_552(36),
      R => '0'
    );
\inputBuf_8_fu_552_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_8_fu_552(37),
      R => '0'
    );
\inputBuf_8_fu_552_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_8_fu_552(38),
      R => '0'
    );
\inputBuf_8_fu_552_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_8_fu_552(39),
      R => '0'
    );
\inputBuf_8_fu_552_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_8_fu_552(3),
      R => '0'
    );
\inputBuf_8_fu_552_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_8_fu_552(4),
      R => '0'
    );
\inputBuf_8_fu_552_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_8_fu_552(5),
      R => '0'
    );
\inputBuf_8_fu_552_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_8_fu_552(6),
      R => '0'
    );
\inputBuf_8_fu_552_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_8_fu_552(7),
      R => '0'
    );
\inputBuf_8_fu_552_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_8_fu_552(8),
      R => '0'
    );
\inputBuf_8_fu_552_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8056,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_8_fu_552(9),
      R => '0'
    );
\inputBuf_9_fu_556_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_9_fu_556(0),
      R => '0'
    );
\inputBuf_9_fu_556_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_9_fu_556(10),
      R => '0'
    );
\inputBuf_9_fu_556_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_9_fu_556(11),
      R => '0'
    );
\inputBuf_9_fu_556_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_9_fu_556(12),
      R => '0'
    );
\inputBuf_9_fu_556_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_9_fu_556(13),
      R => '0'
    );
\inputBuf_9_fu_556_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_9_fu_556(14),
      R => '0'
    );
\inputBuf_9_fu_556_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_9_fu_556(15),
      R => '0'
    );
\inputBuf_9_fu_556_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_9_fu_556(16),
      R => '0'
    );
\inputBuf_9_fu_556_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_9_fu_556(17),
      R => '0'
    );
\inputBuf_9_fu_556_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_9_fu_556(18),
      R => '0'
    );
\inputBuf_9_fu_556_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_9_fu_556(19),
      R => '0'
    );
\inputBuf_9_fu_556_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_9_fu_556(1),
      R => '0'
    );
\inputBuf_9_fu_556_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_9_fu_556(20),
      R => '0'
    );
\inputBuf_9_fu_556_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_9_fu_556(21),
      R => '0'
    );
\inputBuf_9_fu_556_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_9_fu_556(22),
      R => '0'
    );
\inputBuf_9_fu_556_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_9_fu_556(23),
      R => '0'
    );
\inputBuf_9_fu_556_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_9_fu_556(24),
      R => '0'
    );
\inputBuf_9_fu_556_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_9_fu_556(25),
      R => '0'
    );
\inputBuf_9_fu_556_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_9_fu_556(26),
      R => '0'
    );
\inputBuf_9_fu_556_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_9_fu_556(27),
      R => '0'
    );
\inputBuf_9_fu_556_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_9_fu_556(28),
      R => '0'
    );
\inputBuf_9_fu_556_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_9_fu_556(29),
      R => '0'
    );
\inputBuf_9_fu_556_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_9_fu_556(2),
      R => '0'
    );
\inputBuf_9_fu_556_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_9_fu_556(30),
      R => '0'
    );
\inputBuf_9_fu_556_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_9_fu_556(31),
      R => '0'
    );
\inputBuf_9_fu_556_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_9_fu_556(32),
      R => '0'
    );
\inputBuf_9_fu_556_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_9_fu_556(33),
      R => '0'
    );
\inputBuf_9_fu_556_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_9_fu_556(34),
      R => '0'
    );
\inputBuf_9_fu_556_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_9_fu_556(35),
      R => '0'
    );
\inputBuf_9_fu_556_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_9_fu_556(36),
      R => '0'
    );
\inputBuf_9_fu_556_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_9_fu_556(37),
      R => '0'
    );
\inputBuf_9_fu_556_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_9_fu_556(38),
      R => '0'
    );
\inputBuf_9_fu_556_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_9_fu_556(39),
      R => '0'
    );
\inputBuf_9_fu_556_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_9_fu_556(3),
      R => '0'
    );
\inputBuf_9_fu_556_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_9_fu_556(4),
      R => '0'
    );
\inputBuf_9_fu_556_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_9_fu_556(5),
      R => '0'
    );
\inputBuf_9_fu_556_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_9_fu_556(6),
      R => '0'
    );
\inputBuf_9_fu_556_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_9_fu_556(7),
      R => '0'
    );
\inputBuf_9_fu_556_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_9_fu_556(8),
      R => '0'
    );
\inputBuf_9_fu_556_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_8055,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_9_fu_556(9),
      R => '0'
    );
\inputBuf_fu_520_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(0),
      Q => inputBuf_fu_520(0),
      R => '0'
    );
\inputBuf_fu_520_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(10),
      Q => inputBuf_fu_520(10),
      R => '0'
    );
\inputBuf_fu_520_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(11),
      Q => inputBuf_fu_520(11),
      R => '0'
    );
\inputBuf_fu_520_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(12),
      Q => inputBuf_fu_520(12),
      R => '0'
    );
\inputBuf_fu_520_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(13),
      Q => inputBuf_fu_520(13),
      R => '0'
    );
\inputBuf_fu_520_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(14),
      Q => inputBuf_fu_520(14),
      R => '0'
    );
\inputBuf_fu_520_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(15),
      Q => inputBuf_fu_520(15),
      R => '0'
    );
\inputBuf_fu_520_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(16),
      Q => inputBuf_fu_520(16),
      R => '0'
    );
\inputBuf_fu_520_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(17),
      Q => inputBuf_fu_520(17),
      R => '0'
    );
\inputBuf_fu_520_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(18),
      Q => inputBuf_fu_520(18),
      R => '0'
    );
\inputBuf_fu_520_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(19),
      Q => inputBuf_fu_520(19),
      R => '0'
    );
\inputBuf_fu_520_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(1),
      Q => inputBuf_fu_520(1),
      R => '0'
    );
\inputBuf_fu_520_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(20),
      Q => inputBuf_fu_520(20),
      R => '0'
    );
\inputBuf_fu_520_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(21),
      Q => inputBuf_fu_520(21),
      R => '0'
    );
\inputBuf_fu_520_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(22),
      Q => inputBuf_fu_520(22),
      R => '0'
    );
\inputBuf_fu_520_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(23),
      Q => inputBuf_fu_520(23),
      R => '0'
    );
\inputBuf_fu_520_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(24),
      Q => inputBuf_fu_520(24),
      R => '0'
    );
\inputBuf_fu_520_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(25),
      Q => inputBuf_fu_520(25),
      R => '0'
    );
\inputBuf_fu_520_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(26),
      Q => inputBuf_fu_520(26),
      R => '0'
    );
\inputBuf_fu_520_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(27),
      Q => inputBuf_fu_520(27),
      R => '0'
    );
\inputBuf_fu_520_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(28),
      Q => inputBuf_fu_520(28),
      R => '0'
    );
\inputBuf_fu_520_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(29),
      Q => inputBuf_fu_520(29),
      R => '0'
    );
\inputBuf_fu_520_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(2),
      Q => inputBuf_fu_520(2),
      R => '0'
    );
\inputBuf_fu_520_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(30),
      Q => inputBuf_fu_520(30),
      R => '0'
    );
\inputBuf_fu_520_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(31),
      Q => inputBuf_fu_520(31),
      R => '0'
    );
\inputBuf_fu_520_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(32),
      Q => inputBuf_fu_520(32),
      R => '0'
    );
\inputBuf_fu_520_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(33),
      Q => inputBuf_fu_520(33),
      R => '0'
    );
\inputBuf_fu_520_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(34),
      Q => inputBuf_fu_520(34),
      R => '0'
    );
\inputBuf_fu_520_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(35),
      Q => inputBuf_fu_520(35),
      R => '0'
    );
\inputBuf_fu_520_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(36),
      Q => inputBuf_fu_520(36),
      R => '0'
    );
\inputBuf_fu_520_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(37),
      Q => inputBuf_fu_520(37),
      R => '0'
    );
\inputBuf_fu_520_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(38),
      Q => inputBuf_fu_520(38),
      R => '0'
    );
\inputBuf_fu_520_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(39),
      Q => inputBuf_fu_520(39),
      R => '0'
    );
\inputBuf_fu_520_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(3),
      Q => inputBuf_fu_520(3),
      R => '0'
    );
\inputBuf_fu_520_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(4),
      Q => inputBuf_fu_520(4),
      R => '0'
    );
\inputBuf_fu_520_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(5),
      Q => inputBuf_fu_520(5),
      R => '0'
    );
\inputBuf_fu_520_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(6),
      Q => inputBuf_fu_520(6),
      R => '0'
    );
\inputBuf_fu_520_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(7),
      Q => inputBuf_fu_520(7),
      R => '0'
    );
\inputBuf_fu_520_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(8),
      Q => inputBuf_fu_520(8),
      R => '0'
    );
\inputBuf_fu_520_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_reg_80514,
      D => \inputBuf_13_fu_572_reg[39]_0\(9),
      Q => inputBuf_fu_520(9),
      R => '0'
    );
\nf_1_fu_580_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(0),
      Q => \nf_1_fu_580_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(10),
      Q => \nf_1_fu_580_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(11),
      Q => \nf_1_fu_580_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(12),
      Q => \nf_1_fu_580_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(13),
      Q => \nf_1_fu_580_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(14),
      Q => \nf_1_fu_580_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(15),
      Q => \nf_1_fu_580_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(16),
      Q => \nf_1_fu_580_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(17),
      Q => \nf_1_fu_580_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(18),
      Q => \nf_1_fu_580_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(19),
      Q => \nf_1_fu_580_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(1),
      Q => \nf_1_fu_580_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(20),
      Q => \nf_1_fu_580_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(21),
      Q => \nf_1_fu_580_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(22),
      Q => \nf_1_fu_580_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(23),
      Q => \nf_1_fu_580_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(24),
      Q => \nf_1_fu_580_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(25),
      Q => \nf_1_fu_580_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(26),
      Q => \nf_1_fu_580_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(27),
      Q => \nf_1_fu_580_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(28),
      Q => \nf_1_fu_580_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(29),
      Q => \nf_1_fu_580_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(2),
      Q => \nf_1_fu_580_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(30),
      Q => \nf_1_fu_580_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(31),
      Q => \nf_1_fu_580_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(3),
      Q => \nf_1_fu_580_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(4),
      Q => \nf_1_fu_580_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(5),
      Q => \nf_1_fu_580_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(6),
      Q => \nf_1_fu_580_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(7),
      Q => \nf_1_fu_580_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(8),
      Q => \nf_1_fu_580_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\nf_1_fu_580_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nf_1_fu_580,
      D => nf_fu_995_p2(9),
      Q => \nf_1_fu_580_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_110
    );
\sext_ln90_117_reg_29737_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_2_q0(75),
      Q => sext_ln90_117_reg_29737(2),
      R => '0'
    );
\sext_ln90_157_reg_29822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_q0(29),
      Q => sext_ln90_157_reg_29822(2),
      R => '0'
    );
\sext_ln90_197_reg_29907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_q0(75),
      Q => sext_ln90_197_reg_29907(2),
      R => '0'
    );
\sext_ln90_237_reg_29992_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_5_q0(75),
      Q => sext_ln90_237_reg_29992(2),
      R => '0'
    );
\sext_ln90_277_reg_30077_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_q0(75),
      Q => sext_ln90_277_reg_30077(2),
      R => '0'
    );
\sext_ln90_317_reg_30162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_q0(25),
      Q => sext_ln90_317_reg_30162(2),
      R => '0'
    );
\sext_ln90_357_reg_30247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_8_q0(75),
      Q => sext_ln90_357_reg_30247(2),
      R => '0'
    );
\sext_ln90_37_reg_29567_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_q0(75),
      Q => sext_ln90_37_reg_29567(2),
      R => '0'
    );
\sext_ln90_397_reg_30332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_q0(75),
      Q => sext_ln90_397_reg_30332(2),
      R => '0'
    );
\sext_ln90_437_reg_30417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_q0(75),
      Q => sext_ln90_437_reg_30417(2),
      R => '0'
    );
\sext_ln90_477_reg_30502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_q0(75),
      Q => sext_ln90_477_reg_30502(2),
      R => '0'
    );
\sext_ln90_517_reg_30587_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_q0(75),
      Q => sext_ln90_517_reg_30587(2),
      R => '0'
    );
\sext_ln90_557_reg_30672_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_q0(17),
      Q => sext_ln90_557_reg_30672(2),
      R => '0'
    );
\sext_ln90_597_reg_30757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_q0(75),
      Q => sext_ln90_597_reg_30757(2),
      R => '0'
    );
\sext_ln90_637_reg_30842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_15_q0(73),
      Q => sext_ln90_637_reg_30842(2),
      R => '0'
    );
\sext_ln90_77_reg_29652_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_q0(75),
      Q => sext_ln90_77_reg_29652(2),
      R => '0'
    );
\sf_fu_448_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(0),
      Q => \sf_fu_448_reg_n_3_[0]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(10),
      Q => \sf_fu_448_reg_n_3_[10]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(11),
      Q => \sf_fu_448_reg_n_3_[11]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(12),
      Q => \sf_fu_448_reg_n_3_[12]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(13),
      Q => \sf_fu_448_reg_n_3_[13]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(14),
      Q => \sf_fu_448_reg_n_3_[14]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(15),
      Q => \sf_fu_448_reg_n_3_[15]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(16),
      Q => \sf_fu_448_reg_n_3_[16]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(17),
      Q => \sf_fu_448_reg_n_3_[17]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(18),
      Q => \sf_fu_448_reg_n_3_[18]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(19),
      Q => \sf_fu_448_reg_n_3_[19]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(1),
      Q => \sf_fu_448_reg_n_3_[1]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(20),
      Q => \sf_fu_448_reg_n_3_[20]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(21),
      Q => \sf_fu_448_reg_n_3_[21]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(22),
      Q => \sf_fu_448_reg_n_3_[22]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(23),
      Q => \sf_fu_448_reg_n_3_[23]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(24),
      Q => \sf_fu_448_reg_n_3_[24]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(25),
      Q => \sf_fu_448_reg_n_3_[25]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(26),
      Q => \sf_fu_448_reg_n_3_[26]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(27),
      Q => \sf_fu_448_reg_n_3_[27]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(28),
      Q => \sf_fu_448_reg_n_3_[28]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(29),
      Q => \sf_fu_448_reg_n_3_[29]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(2),
      Q => \sf_fu_448_reg_n_3_[2]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(30),
      Q => \sf_fu_448_reg_n_3_[30]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(31),
      Q => \sf_fu_448_reg_n_3_[31]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(3),
      Q => \sf_fu_448_reg_n_3_[3]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(4),
      Q => \sf_fu_448_reg_n_3_[4]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(5),
      Q => \sf_fu_448_reg_n_3_[5]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(6),
      Q => \sf_fu_448_reg_n_3_[6]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(7),
      Q => \sf_fu_448_reg_n_3_[7]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(8),
      Q => \sf_fu_448_reg_n_3_[8]\,
      R => nf_1_fu_580
    );
\sf_fu_448_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sf_fu_448,
      D => sf_2_fu_974_p2(9),
      Q => \sf_fu_448_reg_n_3_[9]\,
      R => nf_1_fu_580
    );
sparsemux_31_4_40_1_1_U1: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_sparsemux_31_4_40_1_1
     port map (
      Q(2 downto 0) => trunc_ln118_reg_29353(2 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_0\(39 downto 0) => inputBuf_11_fu_564(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_1\(39 downto 0) => inputBuf_10_fu_560(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_2\(39 downto 0) => inputBuf_9_fu_556(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_3\(39 downto 0) => inputBuf_8_fu_552(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_4\(39 downto 0) => inputBuf_14_fu_576(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_5\(39 downto 0) => inputBuf_13_fu_572(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_2_6\(39 downto 0) => inputBuf_12_fu_568(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_0\(39 downto 0) => inputBuf_3_fu_532(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_1\(39 downto 0) => inputBuf_2_fu_528(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_2\(39 downto 0) => inputBuf_1_fu_524(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_3\(39 downto 0) => inputBuf_fu_520(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_4\(39 downto 0) => inputBuf_7_fu_548(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_5\(39 downto 0) => inputBuf_6_fu_544(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_6\(39 downto 0) => inputBuf_5_fu_540(39 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]_i_3_7\(39 downto 0) => inputBuf_4_fu_536(39 downto 0),
      \trunc_ln118_reg_29353_reg[2]\ => sparsemux_31_4_40_1_1_U1_n_3,
      \trunc_ln118_reg_29353_reg[2]_0\ => sparsemux_31_4_40_1_1_U1_n_4,
      \trunc_ln118_reg_29353_reg[2]_1\ => sparsemux_31_4_40_1_1_U1_n_5,
      \trunc_ln118_reg_29353_reg[2]_10\ => sparsemux_31_4_40_1_1_U1_n_14,
      \trunc_ln118_reg_29353_reg[2]_11\ => sparsemux_31_4_40_1_1_U1_n_15,
      \trunc_ln118_reg_29353_reg[2]_12\ => sparsemux_31_4_40_1_1_U1_n_16,
      \trunc_ln118_reg_29353_reg[2]_13\ => sparsemux_31_4_40_1_1_U1_n_17,
      \trunc_ln118_reg_29353_reg[2]_14\ => sparsemux_31_4_40_1_1_U1_n_18,
      \trunc_ln118_reg_29353_reg[2]_15\ => sparsemux_31_4_40_1_1_U1_n_19,
      \trunc_ln118_reg_29353_reg[2]_16\ => sparsemux_31_4_40_1_1_U1_n_20,
      \trunc_ln118_reg_29353_reg[2]_17\ => sparsemux_31_4_40_1_1_U1_n_21,
      \trunc_ln118_reg_29353_reg[2]_18\ => sparsemux_31_4_40_1_1_U1_n_22,
      \trunc_ln118_reg_29353_reg[2]_19\ => sparsemux_31_4_40_1_1_U1_n_23,
      \trunc_ln118_reg_29353_reg[2]_2\ => sparsemux_31_4_40_1_1_U1_n_6,
      \trunc_ln118_reg_29353_reg[2]_20\ => sparsemux_31_4_40_1_1_U1_n_24,
      \trunc_ln118_reg_29353_reg[2]_21\ => sparsemux_31_4_40_1_1_U1_n_25,
      \trunc_ln118_reg_29353_reg[2]_22\ => sparsemux_31_4_40_1_1_U1_n_26,
      \trunc_ln118_reg_29353_reg[2]_23\ => sparsemux_31_4_40_1_1_U1_n_27,
      \trunc_ln118_reg_29353_reg[2]_24\ => sparsemux_31_4_40_1_1_U1_n_28,
      \trunc_ln118_reg_29353_reg[2]_25\ => sparsemux_31_4_40_1_1_U1_n_29,
      \trunc_ln118_reg_29353_reg[2]_26\ => sparsemux_31_4_40_1_1_U1_n_30,
      \trunc_ln118_reg_29353_reg[2]_27\ => sparsemux_31_4_40_1_1_U1_n_31,
      \trunc_ln118_reg_29353_reg[2]_28\ => sparsemux_31_4_40_1_1_U1_n_32,
      \trunc_ln118_reg_29353_reg[2]_29\ => sparsemux_31_4_40_1_1_U1_n_33,
      \trunc_ln118_reg_29353_reg[2]_3\ => sparsemux_31_4_40_1_1_U1_n_7,
      \trunc_ln118_reg_29353_reg[2]_30\ => sparsemux_31_4_40_1_1_U1_n_34,
      \trunc_ln118_reg_29353_reg[2]_31\ => sparsemux_31_4_40_1_1_U1_n_35,
      \trunc_ln118_reg_29353_reg[2]_32\ => sparsemux_31_4_40_1_1_U1_n_36,
      \trunc_ln118_reg_29353_reg[2]_33\ => sparsemux_31_4_40_1_1_U1_n_37,
      \trunc_ln118_reg_29353_reg[2]_34\ => sparsemux_31_4_40_1_1_U1_n_38,
      \trunc_ln118_reg_29353_reg[2]_35\ => sparsemux_31_4_40_1_1_U1_n_39,
      \trunc_ln118_reg_29353_reg[2]_36\ => sparsemux_31_4_40_1_1_U1_n_40,
      \trunc_ln118_reg_29353_reg[2]_37\ => sparsemux_31_4_40_1_1_U1_n_41,
      \trunc_ln118_reg_29353_reg[2]_38\ => sparsemux_31_4_40_1_1_U1_n_42,
      \trunc_ln118_reg_29353_reg[2]_39\ => sparsemux_31_4_40_1_1_U1_n_43,
      \trunc_ln118_reg_29353_reg[2]_4\ => sparsemux_31_4_40_1_1_U1_n_8,
      \trunc_ln118_reg_29353_reg[2]_40\ => sparsemux_31_4_40_1_1_U1_n_44,
      \trunc_ln118_reg_29353_reg[2]_41\ => sparsemux_31_4_40_1_1_U1_n_45,
      \trunc_ln118_reg_29353_reg[2]_42\ => sparsemux_31_4_40_1_1_U1_n_46,
      \trunc_ln118_reg_29353_reg[2]_43\ => sparsemux_31_4_40_1_1_U1_n_47,
      \trunc_ln118_reg_29353_reg[2]_44\ => sparsemux_31_4_40_1_1_U1_n_48,
      \trunc_ln118_reg_29353_reg[2]_45\ => sparsemux_31_4_40_1_1_U1_n_49,
      \trunc_ln118_reg_29353_reg[2]_46\ => sparsemux_31_4_40_1_1_U1_n_50,
      \trunc_ln118_reg_29353_reg[2]_47\ => sparsemux_31_4_40_1_1_U1_n_51,
      \trunc_ln118_reg_29353_reg[2]_48\ => sparsemux_31_4_40_1_1_U1_n_52,
      \trunc_ln118_reg_29353_reg[2]_49\ => sparsemux_31_4_40_1_1_U1_n_53,
      \trunc_ln118_reg_29353_reg[2]_5\ => sparsemux_31_4_40_1_1_U1_n_9,
      \trunc_ln118_reg_29353_reg[2]_50\ => sparsemux_31_4_40_1_1_U1_n_54,
      \trunc_ln118_reg_29353_reg[2]_51\ => sparsemux_31_4_40_1_1_U1_n_55,
      \trunc_ln118_reg_29353_reg[2]_52\ => sparsemux_31_4_40_1_1_U1_n_56,
      \trunc_ln118_reg_29353_reg[2]_53\ => sparsemux_31_4_40_1_1_U1_n_57,
      \trunc_ln118_reg_29353_reg[2]_54\ => sparsemux_31_4_40_1_1_U1_n_58,
      \trunc_ln118_reg_29353_reg[2]_55\ => sparsemux_31_4_40_1_1_U1_n_59,
      \trunc_ln118_reg_29353_reg[2]_56\ => sparsemux_31_4_40_1_1_U1_n_60,
      \trunc_ln118_reg_29353_reg[2]_57\ => sparsemux_31_4_40_1_1_U1_n_61,
      \trunc_ln118_reg_29353_reg[2]_58\ => sparsemux_31_4_40_1_1_U1_n_62,
      \trunc_ln118_reg_29353_reg[2]_59\ => sparsemux_31_4_40_1_1_U1_n_63,
      \trunc_ln118_reg_29353_reg[2]_6\ => sparsemux_31_4_40_1_1_U1_n_10,
      \trunc_ln118_reg_29353_reg[2]_60\ => sparsemux_31_4_40_1_1_U1_n_64,
      \trunc_ln118_reg_29353_reg[2]_61\ => sparsemux_31_4_40_1_1_U1_n_65,
      \trunc_ln118_reg_29353_reg[2]_62\ => sparsemux_31_4_40_1_1_U1_n_66,
      \trunc_ln118_reg_29353_reg[2]_63\ => sparsemux_31_4_40_1_1_U1_n_67,
      \trunc_ln118_reg_29353_reg[2]_64\ => sparsemux_31_4_40_1_1_U1_n_68,
      \trunc_ln118_reg_29353_reg[2]_65\ => sparsemux_31_4_40_1_1_U1_n_69,
      \trunc_ln118_reg_29353_reg[2]_66\ => sparsemux_31_4_40_1_1_U1_n_70,
      \trunc_ln118_reg_29353_reg[2]_67\ => sparsemux_31_4_40_1_1_U1_n_71,
      \trunc_ln118_reg_29353_reg[2]_68\ => sparsemux_31_4_40_1_1_U1_n_72,
      \trunc_ln118_reg_29353_reg[2]_69\ => sparsemux_31_4_40_1_1_U1_n_73,
      \trunc_ln118_reg_29353_reg[2]_7\ => sparsemux_31_4_40_1_1_U1_n_11,
      \trunc_ln118_reg_29353_reg[2]_70\ => sparsemux_31_4_40_1_1_U1_n_74,
      \trunc_ln118_reg_29353_reg[2]_71\ => sparsemux_31_4_40_1_1_U1_n_75,
      \trunc_ln118_reg_29353_reg[2]_72\ => sparsemux_31_4_40_1_1_U1_n_76,
      \trunc_ln118_reg_29353_reg[2]_73\ => sparsemux_31_4_40_1_1_U1_n_77,
      \trunc_ln118_reg_29353_reg[2]_74\ => sparsemux_31_4_40_1_1_U1_n_78,
      \trunc_ln118_reg_29353_reg[2]_75\ => sparsemux_31_4_40_1_1_U1_n_79,
      \trunc_ln118_reg_29353_reg[2]_76\ => sparsemux_31_4_40_1_1_U1_n_80,
      \trunc_ln118_reg_29353_reg[2]_77\ => sparsemux_31_4_40_1_1_U1_n_81,
      \trunc_ln118_reg_29353_reg[2]_78\ => sparsemux_31_4_40_1_1_U1_n_82,
      \trunc_ln118_reg_29353_reg[2]_8\ => sparsemux_31_4_40_1_1_U1_n_12,
      \trunc_ln118_reg_29353_reg[2]_9\ => sparsemux_31_4_40_1_1_U1_n_13
    );
\sub_ln90_157_reg_29827_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_q0(74),
      Q => sub_ln90_157_reg_29827(0),
      R => '0'
    );
\sub_ln90_157_reg_29827_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_U_n_65,
      Q => sub_ln90_157_reg_29827(1),
      R => '0'
    );
\sub_ln90_157_reg_29827_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_3_U_n_64,
      Q => sub_ln90_157_reg_29827(2),
      R => '0'
    );
\sub_ln90_197_reg_29912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_q0(74),
      Q => sub_ln90_197_reg_29912(0),
      R => '0'
    );
\sub_ln90_197_reg_29912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_U_n_66,
      Q => sub_ln90_197_reg_29912(1),
      R => '0'
    );
\sub_ln90_197_reg_29912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_4_U_n_65,
      Q => sub_ln90_197_reg_29912(2),
      R => '0'
    );
\sub_ln90_237_reg_29997_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_5_q0(74),
      Q => sub_ln90_237_reg_29997(0),
      R => '0'
    );
\sub_ln90_237_reg_29997_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_5_U_n_68,
      Q => sub_ln90_237_reg_29997(1),
      R => '0'
    );
\sub_ln90_237_reg_29997_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_5_U_n_67,
      Q => sub_ln90_237_reg_29997(2),
      R => '0'
    );
\sub_ln90_277_reg_30082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_q0(74),
      Q => sub_ln90_277_reg_30082(0),
      R => '0'
    );
\sub_ln90_277_reg_30082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_U_n_69,
      Q => sub_ln90_277_reg_30082(1),
      R => '0'
    );
\sub_ln90_277_reg_30082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_6_U_n_68,
      Q => sub_ln90_277_reg_30082(2),
      R => '0'
    );
\sub_ln90_317_reg_30167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_q0(74),
      Q => sub_ln90_317_reg_30167(0),
      R => '0'
    );
\sub_ln90_317_reg_30167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_67,
      Q => sub_ln90_317_reg_30167(1),
      R => '0'
    );
\sub_ln90_317_reg_30167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_7_U_n_66,
      Q => sub_ln90_317_reg_30167(2),
      R => '0'
    );
\sub_ln90_357_reg_30252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_8_q0(74),
      Q => sub_ln90_357_reg_30252(0),
      R => '0'
    );
\sub_ln90_357_reg_30252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_8_U_n_66,
      Q => sub_ln90_357_reg_30252(1),
      R => '0'
    );
\sub_ln90_357_reg_30252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_8_U_n_65,
      Q => sub_ln90_357_reg_30252(2),
      R => '0'
    );
\sub_ln90_37_reg_29572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_q0(74),
      Q => sub_ln90_37_reg_29572(0),
      R => '0'
    );
\sub_ln90_37_reg_29572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_U_n_67,
      Q => sub_ln90_37_reg_29572(1),
      R => '0'
    );
\sub_ln90_37_reg_29572_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_0_U_n_66,
      Q => sub_ln90_37_reg_29572(2),
      R => '0'
    );
\sub_ln90_397_reg_30337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_q0(74),
      Q => sub_ln90_397_reg_30337(0),
      R => '0'
    );
\sub_ln90_397_reg_30337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_U_n_66,
      Q => sub_ln90_397_reg_30337(1),
      R => '0'
    );
\sub_ln90_397_reg_30337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_9_U_n_65,
      Q => sub_ln90_397_reg_30337(2),
      R => '0'
    );
\sub_ln90_437_reg_30422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_q0(74),
      Q => sub_ln90_437_reg_30422(0),
      R => '0'
    );
\sub_ln90_437_reg_30422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_U_n_70,
      Q => sub_ln90_437_reg_30422(1),
      R => '0'
    );
\sub_ln90_437_reg_30422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_10_U_n_69,
      Q => sub_ln90_437_reg_30422(2),
      R => '0'
    );
\sub_ln90_477_reg_30507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_q0(74),
      Q => sub_ln90_477_reg_30507(0),
      R => '0'
    );
\sub_ln90_477_reg_30507_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_U_n_68,
      Q => sub_ln90_477_reg_30507(1),
      R => '0'
    );
\sub_ln90_477_reg_30507_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_11_U_n_67,
      Q => sub_ln90_477_reg_30507(2),
      R => '0'
    );
\sub_ln90_517_reg_30592_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_q0(74),
      Q => sub_ln90_517_reg_30592(0),
      R => '0'
    );
\sub_ln90_517_reg_30592_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_66,
      Q => sub_ln90_517_reg_30592(1),
      R => '0'
    );
\sub_ln90_517_reg_30592_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_12_U_n_65,
      Q => sub_ln90_517_reg_30592(2),
      R => '0'
    );
\sub_ln90_557_reg_30677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_q0(74),
      Q => sub_ln90_557_reg_30677(0),
      R => '0'
    );
\sub_ln90_557_reg_30677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_U_n_54,
      Q => sub_ln90_557_reg_30677(1),
      R => '0'
    );
\sub_ln90_557_reg_30677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_13_U_n_53,
      Q => sub_ln90_557_reg_30677(2),
      R => '0'
    );
\sub_ln90_597_reg_30762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_q0(74),
      Q => sub_ln90_597_reg_30762(0),
      R => '0'
    );
\sub_ln90_597_reg_30762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_U_n_68,
      Q => sub_ln90_597_reg_30762(1),
      R => '0'
    );
\sub_ln90_597_reg_30762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_14_U_n_67,
      Q => sub_ln90_597_reg_30762(2),
      R => '0'
    );
\sub_ln90_637_reg_30847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_15_q0(74),
      Q => sub_ln90_637_reg_30847(0),
      R => '0'
    );
\sub_ln90_637_reg_30847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sub_ln90_637_fu_23800_p2(1),
      Q => sub_ln90_637_reg_30847(1),
      R => '0'
    );
\sub_ln90_637_reg_30847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => sub_ln90_637_fu_23800_p2(2),
      Q => sub_ln90_637_reg_30847(2),
      R => '0'
    );
\sub_ln90_77_reg_29657_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_q0(74),
      Q => sub_ln90_77_reg_29657(0),
      R => '0'
    );
\sub_ln90_77_reg_29657_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_U_n_66,
      Q => sub_ln90_77_reg_29657(1),
      R => '0'
    );
\sub_ln90_77_reg_29657_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => weights_1_U_n_65,
      Q => sub_ln90_77_reg_29657(2),
      R => '0'
    );
\tile_fu_444[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444044444"
    )
        port map (
      I0 => icmp_ln123_reg_29349,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => ap_CS_iter4_fsm_state5,
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I5 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      O => sel
    );
\tile_fu_444[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tile_fu_444_reg[0]_rep_n_3\,
      O => \tile_fu_444[0]_i_4_n_3\
    );
\tile_fu_444_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => tile_fu_444_reg(0),
      R => clear
    );
\tile_fu_444_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tile_fu_444_reg[0]_i_3_n_3\,
      CO(2) => \tile_fu_444_reg[0]_i_3_n_4\,
      CO(1) => \tile_fu_444_reg[0]_i_3_n_5\,
      CO(0) => \tile_fu_444_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \tile_fu_444_reg[0]_i_3_n_7\,
      O(2) => \tile_fu_444_reg[0]_i_3_n_8\,
      O(1) => \tile_fu_444_reg[0]_i_3_n_9\,
      O(0) => \tile_fu_444_reg[0]_i_3_n_10\,
      S(3) => \tile_fu_444_reg[3]_rep_n_3\,
      S(2) => \tile_fu_444_reg[2]_rep_n_3\,
      S(1) => \tile_fu_444_reg[1]_rep__2_n_3\,
      S(0) => \tile_fu_444[0]_i_4_n_3\
    );
\tile_fu_444_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep_n_3\,
      R => clear
    );
\tile_fu_444_reg[0]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep__0_n_3\,
      R => clear
    );
\tile_fu_444_reg[0]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep__1_n_3\,
      R => clear
    );
\tile_fu_444_reg[0]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep__2_n_3\,
      R => clear
    );
\tile_fu_444_reg[0]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep__3_n_3\,
      R => clear
    );
\tile_fu_444_reg[0]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep__4_n_3\,
      R => clear
    );
\tile_fu_444_reg[0]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep__5_n_3\,
      R => clear
    );
\tile_fu_444_reg[0]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_10\,
      Q => \tile_fu_444_reg[0]_rep__6_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => tile_fu_444_reg(1),
      R => clear
    );
\tile_fu_444_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__0_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__1_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__2_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__3_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__4_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__5_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__6_n_3\,
      R => clear
    );
\tile_fu_444_reg[1]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_9\,
      Q => \tile_fu_444_reg[1]_rep__7_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => tile_fu_444_reg(2),
      R => clear
    );
\tile_fu_444_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep__0_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep__1_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep__2_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep__3_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep__4_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep__5_n_3\,
      R => clear
    );
\tile_fu_444_reg[2]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_8\,
      Q => \tile_fu_444_reg[2]_rep__6_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => tile_fu_444_reg(3),
      R => clear
    );
\tile_fu_444_reg[3]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__0_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__1_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__2_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__3_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__4_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__5_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__6_n_3\,
      R => clear
    );
\tile_fu_444_reg[3]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[0]_i_3_n_7\,
      Q => \tile_fu_444_reg[3]_rep__7_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => tile_fu_444_reg(4),
      R => clear
    );
\tile_fu_444_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tile_fu_444_reg[0]_i_3_n_3\,
      CO(3 downto 1) => \NLW_tile_fu_444_reg[4]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tile_fu_444_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tile_fu_444_reg[4]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => \tile_fu_444_reg[4]_i_1_n_9\,
      O(0) => \tile_fu_444_reg[4]_i_1_n_10\,
      S(3 downto 2) => B"00",
      S(1) => \tile_fu_444_reg[5]_rep__4_n_3\,
      S(0) => \tile_fu_444_reg[4]_rep_n_3\
    );
\tile_fu_444_reg[4]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__0_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__1_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__2_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__3_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__4_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__5_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__6_n_3\,
      R => clear
    );
\tile_fu_444_reg[4]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_10\,
      Q => \tile_fu_444_reg[4]_rep__7_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => tile_fu_444_reg(5),
      R => clear
    );
\tile_fu_444_reg[5]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__0_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__1_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__2_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__3_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__4_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__5_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__6\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__6_n_3\,
      R => clear
    );
\tile_fu_444_reg[5]_rep__7\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => sel,
      D => \tile_fu_444_reg[4]_i_1_n_9\,
      Q => \tile_fu_444_reg[5]_rep__7_n_3\,
      R => clear
    );
\tmp_50_reg_29547_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => p_0_in,
      Q => tmp_50_reg_29547,
      R => '0'
    );
\trunc_ln118_reg_29353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => trunc_ln118_reg_29353(0),
      R => '0'
    );
\trunc_ln118_reg_29353_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => trunc_ln118_reg_29353(1),
      R => '0'
    );
\trunc_ln118_reg_29353_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => trunc_ln118_reg_29353(2),
      R => '0'
    );
\trunc_ln118_reg_29353_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => trunc_ln118_reg_29353(3),
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => trunc_ln218_reg_29405(0),
      Q => trunc_ln218_reg_29405_pp0_iter1_reg(0),
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_252,
      D => trunc_ln218_reg_29405(1),
      Q => trunc_ln218_reg_29405_pp0_iter1_reg(1),
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter2_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => ap_CS_iter4_fsm_state5,
      O => ap_NS_iter3_fsm145_out
    );
\trunc_ln218_reg_29405_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => trunc_ln218_reg_29405_pp0_iter1_reg(0),
      Q => trunc_ln218_reg_29405_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm145_out,
      D => trunc_ln218_reg_29405_pp0_iter1_reg(1),
      Q => trunc_ln218_reg_29405_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter3_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => ap_CS_iter3_fsm_state4,
      I1 => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      I2 => icmp_ln161_reg_29401_pp0_iter3_reg,
      I3 => icmp_ln123_reg_29349_pp0_iter3_reg,
      I4 => ap_CS_iter4_fsm_state5,
      O => ap_NS_iter4_fsm1
    );
\trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => trunc_ln218_reg_29405_pp0_iter2_reg(0),
      Q => trunc_ln218_reg_29405_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => trunc_ln218_reg_29405_pp0_iter2_reg(0),
      Q => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[0]_rep_n_3\,
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => trunc_ln218_reg_29405_pp0_iter2_reg(1),
      Q => trunc_ln218_reg_29405_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm1,
      D => trunc_ln218_reg_29405_pp0_iter2_reg(1),
      Q => \trunc_ln218_reg_29405_pp0_iter3_reg_reg[1]_rep_n_3\,
      R => '0'
    );
\trunc_ln218_reg_29405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => sel0(0),
      Q => trunc_ln218_reg_29405(0),
      R => '0'
    );
\trunc_ln218_reg_29405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_114,
      D => sel0(1),
      Q => trunc_ln218_reg_29405(1),
      R => '0'
    );
weights_0_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_0_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_6_fu_2790_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3 downto 0) => add_ln169_15_fu_2826_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3 downto 0) => add_ln169_2_fu_2772_p2(3 downto 0),
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      icmp_ln123_reg_29349_pp0_iter3_reg => icmp_ln123_reg_29349_pp0_iter3_reg,
      icmp_ln161_reg_29401_pp0_iter3_reg => icmp_ln161_reg_29401_pp0_iter3_reg,
      \q0_reg[0]_0\(0) => ap_CS_iter1_fsm_state2,
      \q0_reg[0]_1\(0) => ap_CS_iter4_fsm_state5,
      \q0_reg[16]_0\(3 downto 0) => add_ln169_25_fu_2862_p2(3 downto 0),
      \q0_reg[19]_0\(3) => weights_0_U_n_50,
      \q0_reg[19]_0\(2 downto 0) => add_ln169_28_fu_2868_p2(2 downto 0),
      \q0_reg[26]_0\(3 downto 0) => add_ln169_30_fu_2880_p2(3 downto 0),
      \q0_reg[28]_0\(3 downto 0) => add_ln169_33_fu_2892_p2(3 downto 0),
      \q0_reg[33]_0\ => \tile_fu_444_reg[4]_rep__6_n_3\,
      \q0_reg[34]_0\(3 downto 0) => add_ln169_35_fu_2904_p2(3 downto 0),
      \q0_reg[35]_0\ => \tile_fu_444_reg[5]_rep_n_3\,
      \q0_reg[42]_0\(3 downto 0) => add_ln169_11_fu_2808_p2(3 downto 0),
      \q0_reg[4]_0\(3 downto 0) => add_ln169_21_fu_2844_p2(3 downto 0),
      \q0_reg[51]_0\(3) => weights_0_U_n_62,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_13_fu_2814_p2(2 downto 0),
      \q0_reg[55]_0\(3 downto 0) => add_ln169_19_fu_2832_p2(3 downto 0),
      \q0_reg[61]_0\(3) => weights_0_U_n_42,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_4_fu_2778_p2(2 downto 0),
      \q0_reg[63]_0\ => \tile_fu_444_reg[4]_rep__7_n_3\,
      \q0_reg[65]_0\(3 downto 0) => add_ln169_9_fu_2796_p2(3 downto 0),
      \q0_reg[74]_0\(1) => weights_0_U_n_66,
      \q0_reg[74]_0\(0) => weights_0_U_n_67,
      \q0_reg[75]_0\(1 downto 0) => weights_0_q0(75 downto 74),
      \q0_reg[9]_0\(3) => weights_0_U_n_46,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_23_fu_2850_p2(2 downto 0),
      tile_fu_444_reg(4) => tile_fu_444_reg(5),
      tile_fu_444_reg(3 downto 0) => tile_fu_444_reg(3 downto 0)
    );
weights_10_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_10_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_406_fu_16850_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(3) => weights_10_U_n_65,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(2 downto 0) => add_ln169_413_fu_16874_p2(2 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(3 downto 0) => add_ln169_402_fu_16832_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3) => weights_10_U_n_53,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2 downto 0) => add_ln169_428_fu_16928_p2(2 downto 0),
      \q0_reg[0]_0\(3 downto 0) => add_ln169_419_fu_16892_p2(3 downto 0),
      \q0_reg[0]_1\ => \tile_fu_444_reg[3]_rep__2_n_3\,
      \q0_reg[15]_0\(3 downto 0) => add_ln169_425_fu_16922_p2(3 downto 0),
      \q0_reg[21]_0\ => \tile_fu_444_reg[4]_rep__3_n_3\,
      \q0_reg[23]_0\(3 downto 0) => add_ln169_430_fu_16940_p2(3 downto 0),
      \q0_reg[29]_0\ => \tile_fu_444_reg[5]_rep__3_n_3\,
      \q0_reg[29]_1\ => \tile_fu_444_reg[1]_rep__4_n_3\,
      \q0_reg[29]_2\ => \tile_fu_444_reg[0]_rep__3_n_3\,
      \q0_reg[32]_0\(3 downto 0) => add_ln169_433_fu_16952_p2(3 downto 0),
      \q0_reg[32]_1\ => \tile_fu_444_reg[3]_rep__3_n_3\,
      \q0_reg[32]_2\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \q0_reg[34]_0\(3 downto 0) => add_ln169_435_fu_16964_p2(3 downto 0),
      \q0_reg[37]_0\ => \tile_fu_444_reg[0]_rep__1_n_3\,
      \q0_reg[37]_1\ => \tile_fu_444_reg[3]_rep__1_n_3\,
      \q0_reg[37]_2\ => \tile_fu_444_reg[1]_rep__1_n_3\,
      \q0_reg[40]_0\(3 downto 0) => add_ln169_409_fu_16856_p2(3 downto 0),
      \q0_reg[42]_0\(3 downto 0) => add_ln169_411_fu_16868_p2(3 downto 0),
      \q0_reg[45]_0\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[45]_1\ => \tile_fu_444_reg[2]_rep__0_n_3\,
      \q0_reg[45]_2\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[48]_0\ => \tile_fu_444_reg[5]_rep__6_n_3\,
      \q0_reg[48]_1\ => \tile_fu_444_reg[1]_rep__6_n_3\,
      \q0_reg[48]_2\ => \tile_fu_444_reg[0]_rep__5_n_3\,
      \q0_reg[48]_3\ => \tile_fu_444_reg[3]_rep__5_n_3\,
      \q0_reg[52]_0\(3 downto 0) => add_ln169_415_fu_16886_p2(3 downto 0),
      \q0_reg[55]_0\ => \tile_fu_444_reg[0]_rep__2_n_3\,
      \q0_reg[55]_1\ => \tile_fu_444_reg[5]_rep__2_n_3\,
      \q0_reg[58]_0\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[61]_0\(3) => weights_10_U_n_49,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_404_fu_16838_p2(2 downto 0),
      \q0_reg[61]_1\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[66]_0\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[6]_0\(3 downto 0) => add_ln169_421_fu_16904_p2(3 downto 0),
      \q0_reg[6]_1\ => \tile_fu_444_reg[2]_rep__3_n_3\,
      \q0_reg[6]_2\ => \tile_fu_444_reg[4]_rep__4_n_3\,
      \q0_reg[74]_0\(1) => weights_10_U_n_69,
      \q0_reg[74]_0\(0) => weights_10_U_n_70,
      \q0_reg[75]_0\(5 downto 4) => weights_10_q0(75 downto 74),
      \q0_reg[75]_0\(3) => weights_10_q0(63),
      \q0_reg[75]_0\(2) => weights_10_q0(29),
      \q0_reg[75]_0\(1) => weights_10_q0(27),
      \q0_reg[75]_0\(0) => weights_10_q0(1),
      \q0_reg[9]_0\(3) => weights_10_U_n_45,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_423_fu_16910_p2(2 downto 0),
      sext_ln90_995_fu_16284_p1(1 downto 0) => sext_ln90_995_fu_16284_p1(2 downto 1),
      weights_15_q0(0) => weights_15_q0(32)
    );
weights_11_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_11_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_442_fu_18238_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(3 downto 0) => add_ln169_475_fu_18370_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(3) => weights_11_U_n_41,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(2 downto 0) => add_ln169_444_fu_18244_p2(2 downto 0),
      \q0_reg[11]_0\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[15]_0\(3 downto 0) => add_ln169_465_fu_18328_p2(3 downto 0),
      \q0_reg[20]_0\ => \tile_fu_444_reg[3]_rep__5_n_3\,
      \q0_reg[20]_1\ => \tile_fu_444_reg[1]_rep__6_n_3\,
      \q0_reg[26]_0\(3 downto 0) => add_ln169_470_fu_18346_p2(3 downto 0),
      \q0_reg[33]_0\(3 downto 0) => add_ln169_473_fu_18358_p2(3 downto 0),
      \q0_reg[36]_0\ => \tile_fu_444_reg[2]_rep__0_n_3\,
      \q0_reg[39]_0\(3 downto 0) => add_ln169_451_fu_18274_p2(3 downto 0),
      \q0_reg[3]_0\(3 downto 0) => add_ln169_461_fu_18310_p2(3 downto 0),
      \q0_reg[40]_0\(2 downto 0) => add_ln169_449_fu_18262_p2(2 downto 0),
      \q0_reg[42]_0\ => \tile_fu_444_reg[0]_rep__5_n_3\,
      \q0_reg[42]_1\ => \tile_fu_444_reg[1]_rep__5_n_3\,
      \q0_reg[42]_2\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[42]_3\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[43]_0\ => weights_5_U_n_70,
      \q0_reg[44]_0\ => \tile_fu_444_reg[5]_rep__6_n_3\,
      \q0_reg[51]_0\(3) => weights_11_U_n_63,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_453_fu_18280_p2(2 downto 0),
      \q0_reg[53]_0\(3 downto 0) => add_ln169_455_fu_18292_p2(3 downto 0),
      \q0_reg[55]_0\(2 downto 0) => add_ln169_459_fu_18298_p2(2 downto 0),
      \q0_reg[58]_0\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[62]_0\(3 downto 2) => add_ln169_446_fu_18256_p2(3 downto 2),
      \q0_reg[62]_0\(1) => weights_11_U_n_51,
      \q0_reg[62]_0\(0) => add_ln169_446_fu_18256_p2(0),
      \q0_reg[65]_0\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[67]_0\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[67]_1\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[67]_2\ => \tile_fu_444_reg[1]_rep__7_n_3\,
      \q0_reg[68]_0\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[74]_0\(1) => weights_11_U_n_67,
      \q0_reg[74]_0\(0) => weights_11_U_n_68,
      \q0_reg[74]_1\ => \tile_fu_444_reg[4]_rep__4_n_3\,
      \q0_reg[74]_2\ => \tile_fu_444_reg[2]_rep__4_n_3\,
      \q0_reg[75]_0\(4 downto 3) => weights_11_q0(75 downto 74),
      \q0_reg[75]_0\(2) => weights_11_q0(62),
      \q0_reg[75]_0\(1) => weights_11_q0(47),
      \q0_reg[75]_0\(0) => weights_11_q0(43),
      \q0_reg[75]_1\(3) => weights_11_U_n_45,
      \q0_reg[75]_1\(2 downto 0) => add_ln169_468_fu_18334_p2(2 downto 0),
      \q0_reg[77]_0\ => \tile_fu_444_reg[0]_rep__0_n_3\,
      \q0_reg[77]_1\ => \tile_fu_444_reg[5]_rep__2_n_3\,
      \q0_reg[77]_2\ => \tile_fu_444_reg[1]_rep__0_n_3\,
      \q0_reg[77]_3\ => \tile_fu_444_reg[3]_rep__0_n_3\,
      \q0_reg[9]_0\(3) => weights_11_U_n_33,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_463_fu_18316_p2(2 downto 0),
      \tile_fu_444_reg[2]_rep\ => weights_11_U_n_71,
      \tile_fu_444_reg[3]_rep__6\ => weights_11_U_n_69,
      \tile_fu_444_reg[3]_rep__6_0\ => weights_11_U_n_70,
      \tile_fu_444_reg[4]_rep__0\ => weights_11_U_n_8,
      weights_14_q0(0) => weights_14_q0(75)
    );
weights_12_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_12_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_495_fu_19698_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(1 downto 0) => weights_12_q0(75 downto 74),
      \add_ln169_515_reg_30667_reg[1]\(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      \add_ln169_515_reg_30667_reg[1]\(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(3 downto 0) => add_ln169_510_fu_19752_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(3 downto 0) => add_ln169_501_fu_19716_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(3 downto 0) => add_ln169_515_fu_19776_p2(3 downto 0),
      \q0_reg[0]_0\ => \tile_fu_444_reg[2]_rep__4_n_3\,
      \q0_reg[16]_0\(3 downto 0) => add_ln169_505_fu_19734_p2(3 downto 0),
      \q0_reg[19]_0\(3) => weights_12_U_n_41,
      \q0_reg[19]_0\(2 downto 0) => add_ln169_508_fu_19740_p2(2 downto 0),
      \q0_reg[1]_0\(3) => weights_12_U_n_57,
      \q0_reg[1]_0\(2 downto 0) => add_ln169_499_fu_19704_p2(2 downto 0),
      \q0_reg[28]_0\(3 downto 0) => add_ln169_513_fu_19764_p2(3 downto 0),
      \q0_reg[41]_0\(3) => weights_12_U_n_49,
      \q0_reg[41]_0\(2 downto 0) => add_ln169_489_fu_19668_p2(2 downto 0),
      \q0_reg[42]_0\(3 downto 0) => add_ln169_491_fu_19680_p2(3 downto 0),
      \q0_reg[47]_0\ => \tile_fu_444_reg[5]_rep__4_n_3\,
      \q0_reg[51]_0\(3) => weights_12_U_n_53,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_493_fu_19686_p2(2 downto 0),
      \q0_reg[61]_0\(3) => weights_12_U_n_45,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_484_fu_19650_p2(2 downto 0),
      \q0_reg[62]_0\(3 downto 0) => add_ln169_486_fu_19662_p2(3 downto 0),
      \q0_reg[63]_0\ => \tile_fu_444_reg[2]_rep__3_n_3\,
      \q0_reg[63]_1\ => \tile_fu_444_reg[4]_rep__2_n_3\,
      \q0_reg[72]_0\(3 downto 0) => add_ln169_482_fu_19644_p2(3 downto 0),
      \q0_reg[73]_0\ => \tile_fu_444_reg[5]_rep__2_n_3\,
      \q0_reg[73]_1\ => \tile_fu_444_reg[3]_rep__1_n_3\,
      \q0_reg[73]_2\ => \tile_fu_444_reg[1]_rep__0_n_3\,
      \q0_reg[73]_3\ => \tile_fu_444_reg[0]_rep__1_n_3\,
      \q0_reg[74]_0\(1) => weights_12_U_n_65,
      \q0_reg[74]_0\(0) => weights_12_U_n_66,
      \q0_reg[9]_0\(3) => weights_12_U_n_61,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_503_fu_19722_p2(2 downto 0),
      \q0_reg[9]_1\ => \tile_fu_444_reg[4]_rep__3_n_3\
    );
weights_13_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_13_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_524_fu_21056_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(26 downto 25) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(24) => ap_phi_reg_pp0_iter2_inElem_reg_805(36),
      Q(23 downto 19) => ap_phi_reg_pp0_iter2_inElem_reg_805(34 downto 30),
      Q(18 downto 17) => ap_phi_reg_pp0_iter2_inElem_reg_805(28 downto 27),
      Q(16 downto 15) => ap_phi_reg_pp0_iter2_inElem_reg_805(25 downto 24),
      Q(14) => ap_phi_reg_pp0_iter2_inElem_reg_805(22),
      Q(13) => ap_phi_reg_pp0_iter2_inElem_reg_805(20),
      Q(12) => ap_phi_reg_pp0_iter2_inElem_reg_805(15),
      Q(11) => ap_phi_reg_pp0_iter2_inElem_reg_805(13),
      Q(10 downto 7) => ap_phi_reg_pp0_iter2_inElem_reg_805(11 downto 8),
      Q(6 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(6 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3 downto 0) => add_ln169_529_fu_21074_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(2 downto 0) => add_ln169_533_fu_21092_p2(3 downto 1),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]\(1) => add_ln169_543_fu_21128_p2(3),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[5]\(0) => add_ln169_543_fu_21128_p2(1),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(3) => weights_13_U_n_46,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(2) => add_ln169_545_fu_21140_p2(2),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(1) => weights_13_U_n_48,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[8]\(0) => add_ln169_545_fu_21140_p2(0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2 downto 0) => add_ln169_548_fu_21146_p2(3 downto 1),
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      icmp_ln123_reg_29349_pp0_iter3_reg => icmp_ln123_reg_29349_pp0_iter3_reg,
      icmp_ln161_reg_29401_pp0_iter3_reg => icmp_ln161_reg_29401_pp0_iter3_reg,
      \icmp_ln161_reg_29401_pp0_iter3_reg_reg[0]\ => weights_13_U_n_51,
      \q0_reg[11]_0\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[11]_1\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[17]_0\ => weights_11_U_n_70,
      \q0_reg[21]_0\ => weights_4_U_n_8,
      \q0_reg[23]_0\(3 downto 0) => add_ln169_550_fu_21158_p2(3 downto 0),
      \q0_reg[23]_1\ => \tile_fu_444_reg[5]_rep__6_n_3\,
      \q0_reg[23]_2\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[23]_3\ => \tile_fu_444_reg[0]_rep__4_n_3\,
      \q0_reg[23]_4\ => \tile_fu_444_reg[1]_rep__5_n_3\,
      \q0_reg[27]_0\ => weights_4_U_n_7,
      \q0_reg[31]_0\(0) => sext_ln90_1110_fu_20524_p1(2),
      \q0_reg[3]_0\(3 downto 0) => add_ln169_541_fu_21122_p2(3 downto 0),
      \q0_reg[48]_0\(2) => add_ln169_535_fu_21104_p2(3),
      \q0_reg[48]_0\(1 downto 0) => add_ln169_535_fu_21104_p2(1 downto 0),
      \q0_reg[55]_0\(3 downto 0) => add_ln169_539_fu_21110_p2(3 downto 0),
      \q0_reg[55]_1\ => weights_11_U_n_69,
      \q0_reg[5]_0\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[5]_1\(0) => ap_CS_iter1_fsm_state2,
      \q0_reg[5]_2\(0) => ap_CS_iter4_fsm_state5,
      \q0_reg[5]_3\ => weights_11_U_n_71,
      \q0_reg[60]_0\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[60]_1\ => \tile_fu_444_reg[1]_rep__6_n_3\,
      \q0_reg[66]_0\(2 downto 0) => add_ln169_526_fu_21068_p2(3 downto 1),
      \q0_reg[66]_1\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[66]_2\ => \tile_fu_444_reg[1]_rep__7_n_3\,
      \q0_reg[66]_3\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[68]_0\ => weights_4_U_n_6,
      \q0_reg[74]_0\(1) => weights_13_U_n_53,
      \q0_reg[74]_0\(0) => weights_13_U_n_54,
      \q0_reg[76]_0\(2 downto 0) => add_ln169_522_fu_21050_p2(3 downto 1),
      \q0_reg[78]_0\(3) => weights_13_q0(78),
      \q0_reg[78]_0\(2) => weights_13_q0(74),
      \q0_reg[78]_0\(1) => weights_13_q0(31),
      \q0_reg[78]_0\(0) => weights_13_q0(17),
      \q0_reg[78]_1\(1 downto 0) => sext_ln169_365_fu_21040_p1(2 downto 1),
      \q0_reg[78]_2\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \tile_fu_444_reg[4]_rep\ => weights_13_U_n_52
    );
weights_14_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_14_ROM_AUTO_1R
     port map (
      D(0) => weights_14_U_n_6,
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3 downto 0) => add_ln169_575_fu_22510_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(3 downto 0) => add_ln169_566_fu_22474_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3 downto 0) => add_ln169_562_fu_22456_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3) => weights_14_U_n_43,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2 downto 0) => add_ln169_588_fu_22552_p2(2 downto 0),
      \q0_reg[11]_0\ => \tile_fu_444_reg[1]_rep__4_n_3\,
      \q0_reg[11]_1\ => \tile_fu_444_reg[0]_rep__3_n_3\,
      \q0_reg[11]_2\ => \tile_fu_444_reg[3]_rep__3_n_3\,
      \q0_reg[15]_0\ => \tile_fu_444_reg[0]_rep__1_n_3\,
      \q0_reg[16]_0\(3 downto 0) => add_ln169_585_fu_22546_p2(3 downto 0),
      \q0_reg[22]_0\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[22]_1\ => \tile_fu_444_reg[1]_rep__7_n_3\,
      \q0_reg[26]_0\(3 downto 0) => add_ln169_590_fu_22564_p2(3 downto 0),
      \q0_reg[29]_0\(3 downto 0) => add_ln169_593_fu_22576_p2(3 downto 0),
      \q0_reg[32]_0\(3) => weights_14_U_n_51,
      \q0_reg[32]_0\(2 downto 0) => add_ln169_583_fu_22534_p2(2 downto 0),
      \q0_reg[34]_0\(3 downto 0) => add_ln169_595_fu_22588_p2(3 downto 0),
      \q0_reg[34]_1\ => \tile_fu_444_reg[1]_rep__0_n_3\,
      \q0_reg[34]_2\ => \tile_fu_444_reg[5]_rep__3_n_3\,
      \q0_reg[34]_3\ => \tile_fu_444_reg[0]_rep__0_n_3\,
      \q0_reg[34]_4\ => \tile_fu_444_reg[3]_rep__0_n_3\,
      \q0_reg[42]_0\(3 downto 0) => add_ln169_571_fu_22492_p2(3 downto 0),
      \q0_reg[45]_0\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[45]_1\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \q0_reg[47]_0\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[48]_0\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[51]_0\(3) => weights_14_U_n_63,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_573_fu_22498_p2(2 downto 0),
      \q0_reg[51]_1\ => \tile_fu_444_reg[0]_rep__4_n_3\,
      \q0_reg[55]_0\(3 downto 0) => add_ln169_579_fu_22516_p2(3 downto 0),
      \q0_reg[55]_1\ => \tile_fu_444_reg[2]_rep__4_n_3\,
      \q0_reg[55]_2\ => \tile_fu_444_reg[4]_rep__2_n_3\,
      \q0_reg[59]_0\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[61]_0\(3) => weights_14_U_n_47,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_564_fu_22462_p2(2 downto 0),
      \q0_reg[61]_1\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[61]_2\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[61]_3\ => \tile_fu_444_reg[1]_rep__5_n_3\,
      \q0_reg[61]_4\ => \tile_fu_444_reg[0]_rep__5_n_3\,
      \q0_reg[63]_0\ => \tile_fu_444_reg[1]_rep__2_n_3\,
      \q0_reg[65]_0\(3 downto 0) => add_ln169_569_fu_22480_p2(3 downto 0),
      \q0_reg[69]_0\ => weights_5_U_n_69,
      \q0_reg[74]_0\(1) => weights_14_U_n_67,
      \q0_reg[74]_0\(0) => weights_14_U_n_68,
      \q0_reg[74]_1\ => \tile_fu_444_reg[2]_rep__0_n_3\,
      \q0_reg[74]_2\ => \tile_fu_444_reg[1]_rep__6_n_3\,
      \q0_reg[75]_0\(2 downto 1) => weights_14_q0(75 downto 74),
      \q0_reg[75]_0\(0) => weights_14_q0(43),
      \q0_reg[76]_0\ => \tile_fu_444_reg[5]_rep__2_n_3\,
      \q0_reg[76]_1\ => \tile_fu_444_reg[3]_rep__5_n_3\,
      \q0_reg[76]_2\ => \tile_fu_444_reg[4]_rep__4_n_3\,
      \q0_reg[7]_0\(3 downto 0) => add_ln169_581_fu_22528_p2(3 downto 0),
      \q0_reg[7]_1\ => \tile_fu_444_reg[4]_rep__3_n_3\,
      tile_fu_444_reg(0) => tile_fu_444_reg(0),
      \tile_fu_444_reg[5]_rep__7\ => weights_14_U_n_69,
      weights_15_q0(0) => weights_15_q0(32),
      weights_6_q0(0) => weights_6_q0(47),
      weights_7_q0(0) => weights_7_q0(17)
    );
weights_15_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_15_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_625_fu_23948_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(37 downto 36) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(35 downto 10) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 11),
      Q(9 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(9 downto 0),
      \add_ln169_433_reg_30492_reg[3]\(0) => weights_10_q0(29),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(3 downto 0) => add_ln169_630_fu_23966_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[16]\(3 downto 0) => add_ln169_633_fu_23978_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(3 downto 0) => add_ln169_635_fu_23994_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3 downto 0) => add_ln169_609_fu_23882_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[23]\(3 downto 0) => add_ln169_611_fu_23894_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[25]\(3 downto 0) => add_ln169_613_fu_23900_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(3 downto 0) => add_ln169_604_fu_23864_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[33]\(3 downto 0) => add_ln169_606_fu_23876_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[38]\(3 downto 0) => add_ln169_602_fu_23858_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(3 downto 0) => add_ln169_623_fu_23936_p2(3 downto 0),
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      icmp_ln123_reg_29349_pp0_iter3_reg => icmp_ln123_reg_29349_pp0_iter3_reg,
      icmp_ln161_reg_29401_pp0_iter3_reg => icmp_ln161_reg_29401_pp0_iter3_reg,
      q0(0) => weights_5_q0(4),
      \q0_reg[0]_0\(3 downto 0) => add_ln169_619_fu_23918_p2(3 downto 0),
      \q0_reg[0]_1\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[12]_0\ => \tile_fu_444_reg[0]_rep__3_n_3\,
      \q0_reg[12]_1\ => \tile_fu_444_reg[2]_rep__2_n_3\,
      \q0_reg[13]_0\ => \tile_fu_444_reg[3]_rep__7_n_3\,
      \q0_reg[13]_1\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[15]_0\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[15]_1\ => \tile_fu_444_reg[0]_rep__2_n_3\,
      \q0_reg[15]_2\ => \tile_fu_444_reg[1]_rep__2_n_3\,
      \q0_reg[15]_3\ => \tile_fu_444_reg[3]_rep__2_n_3\,
      \q0_reg[18]_0\(1 downto 0) => sext_ln90_1180_fu_23202_p1(2 downto 1),
      \q0_reg[23]_0\ => weights_6_U_n_8,
      \q0_reg[2]_0\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \q0_reg[2]_1\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[30]_0\ => \tile_fu_444_reg[3]_rep__3_n_3\,
      \q0_reg[32]_0\ => \tile_fu_444_reg[4]_rep__3_n_3\,
      \q0_reg[33]_0\ => \tile_fu_444_reg[5]_rep__3_n_3\,
      \q0_reg[36]_0\(0) => weights_14_U_n_6,
      \q0_reg[40]_0\ => weights_15_U_n_75,
      \q0_reg[43]_0\(0) => ap_CS_iter1_fsm_state2,
      \q0_reg[43]_1\(0) => ap_CS_iter4_fsm_state5,
      \q0_reg[49]_0\ => weights_14_U_n_69,
      \q0_reg[4]_0\ => \tile_fu_444_reg[4]_rep__2_n_3\,
      \q0_reg[57]_0\(3 downto 0) => add_ln169_615_fu_23912_p2(3 downto 0),
      \q0_reg[57]_1\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[5]_0\ => \tile_fu_444_reg[1]_rep__4_n_3\,
      \q0_reg[5]_1\ => \tile_fu_444_reg[2]_rep__6_n_3\,
      \q0_reg[60]_0\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[62]_0\ => weights_5_U_n_66,
      \q0_reg[6]_0\(3 downto 0) => add_ln169_621_fu_23930_p2(3 downto 0),
      \q0_reg[6]_1\ => \tile_fu_444_reg[0]_rep_n_3\,
      \q0_reg[6]_2\ => \tile_fu_444_reg[5]_rep__5_n_3\,
      \q0_reg[74]_0\(5 downto 4) => weights_15_q0(74 downto 73),
      \q0_reg[74]_0\(3) => weights_15_q0(54),
      \q0_reg[74]_0\(2) => weights_15_q0(40),
      \q0_reg[74]_0\(1) => weights_15_q0(32),
      \q0_reg[74]_0\(0) => weights_15_q0(18),
      \q0_reg[74]_1\(1 downto 0) => sub_ln90_637_fu_23800_p2(2 downto 1),
      \q0_reg[78]_0\ => \tile_fu_444_reg[0]_rep__4_n_3\,
      sext_ln90_793_fu_8990_p1(0) => sext_ln90_793_fu_8990_p1(1),
      sext_ln90_995_fu_16284_p1(1 downto 0) => sext_ln90_995_fu_16284_p1(2 downto 1),
      tile_fu_444_reg(0) => tile_fu_444_reg(4),
      \tile_fu_444_reg[1]_rep__4\ => weights_15_U_n_72,
      \tile_fu_444_reg[2]_rep\ => weights_15_U_n_71,
      \tile_fu_444_reg[3]_rep__7\ => weights_15_U_n_70
    );
weights_1_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_1_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_46_fu_4196_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(37 downto 36) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(35 downto 14) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 15),
      Q(13 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(13 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3 downto 0) => add_ln169_55_fu_4232_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3 downto 0) => add_ln169_42_fu_4178_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[7]\(3 downto 0) => add_ln169_65_fu_4268_p2(3 downto 0),
      \q0_reg[0]_0\(3 downto 0) => add_ln169_59_fu_4238_p2(3 downto 0),
      \q0_reg[14]_0\ => \tile_fu_444_reg[4]_rep__5_n_3\,
      \q0_reg[19]_0\(3) => weights_1_U_n_45,
      \q0_reg[19]_0\(2 downto 0) => add_ln169_68_fu_4274_p2(2 downto 0),
      \q0_reg[20]_0\ => \tile_fu_444_reg[5]_rep__0_n_3\,
      \q0_reg[20]_1\ => \tile_fu_444_reg[3]_rep_n_3\,
      \q0_reg[20]_2\ => \tile_fu_444_reg[1]_rep_n_3\,
      \q0_reg[20]_3\ => \tile_fu_444_reg[0]_rep_n_3\,
      \q0_reg[26]_0\(3 downto 0) => add_ln169_70_fu_4286_p2(3 downto 0),
      \q0_reg[30]_0\ => \tile_fu_444_reg[2]_rep__6_n_3\,
      \q0_reg[31]_0\(3 downto 2) => add_ln169_73_fu_4298_p2(3 downto 2),
      \q0_reg[31]_0\(1) => weights_1_U_n_51,
      \q0_reg[31]_0\(0) => add_ln169_73_fu_4298_p2(0),
      \q0_reg[34]_0\(3 downto 0) => add_ln169_75_fu_4310_p2(3 downto 0),
      \q0_reg[40]_0\(3 downto 0) => add_ln169_49_fu_4202_p2(3 downto 0),
      \q0_reg[42]_0\(3 downto 0) => add_ln169_51_fu_4214_p2(3 downto 0),
      \q0_reg[42]_1\ => \tile_fu_444_reg[4]_rep__7_n_3\,
      \q0_reg[51]_0\(3) => weights_1_U_n_61,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_53_fu_4220_p2(2 downto 0),
      \q0_reg[5]_0\ => \tile_fu_444_reg[4]_rep__6_n_3\,
      \q0_reg[61]_0\(3) => weights_1_U_n_37,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_44_fu_4184_p2(2 downto 0),
      \q0_reg[6]_0\(3 downto 0) => add_ln169_61_fu_4250_p2(3 downto 0),
      \q0_reg[74]_0\(1) => weights_1_U_n_65,
      \q0_reg[74]_0\(0) => weights_1_U_n_66,
      \q0_reg[75]_0\(1 downto 0) => weights_1_q0(75 downto 74),
      \q0_reg[79]_0\ => \tile_fu_444_reg[2]_rep__5_n_3\,
      \q0_reg[9]_0\(3) => weights_1_U_n_41,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_63_fu_4256_p2(2 downto 0),
      tile_fu_444_reg(4) => tile_fu_444_reg(5),
      tile_fu_444_reg(3 downto 0) => tile_fu_444_reg(3 downto 0)
    );
weights_2_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_2_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_95_fu_5638_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(37 downto 36) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(35 downto 18) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 19),
      Q(17 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(17 downto 0),
      \add_ln169_110_reg_29807_reg[2]\(0) => weights_14_q0(75),
      \add_ln169_82_reg_29747_reg[3]\(1) => weights_11_q0(62),
      \add_ln169_82_reg_29747_reg[3]\(0) => weights_11_q0(43),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(3 downto 0) => add_ln169_113_fu_5704_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[17]\(3 downto 0) => add_ln169_115_fu_5716_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[19]\(3 downto 0) => add_ln169_91_fu_5620_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(3 downto 0) => add_ln169_101_fu_5656_p2(3 downto 0),
      \q0_reg[16]_0\(3 downto 0) => add_ln169_105_fu_5674_p2(3 downto 0),
      \q0_reg[16]_1\ => \tile_fu_444_reg[5]_rep__4_n_3\,
      \q0_reg[16]_2\ => \tile_fu_444_reg[3]_rep__5_n_3\,
      \q0_reg[19]_0\(3) => weights_2_U_n_32,
      \q0_reg[19]_0\(2 downto 0) => add_ln169_108_fu_5680_p2(2 downto 0),
      \q0_reg[1]_0\(3) => weights_2_U_n_56,
      \q0_reg[1]_0\(2 downto 0) => add_ln169_99_fu_5644_p2(2 downto 0),
      \q0_reg[28]_0\ => \tile_fu_444_reg[1]_rep__6_n_3\,
      \q0_reg[3]_0\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[41]_0\(3) => weights_2_U_n_48,
      \q0_reg[41]_0\(2 downto 0) => add_ln169_89_fu_5608_p2(2 downto 0),
      \q0_reg[47]_0\ => \tile_fu_444_reg[1]_rep__2_n_3\,
      \q0_reg[47]_1\ => \tile_fu_444_reg[3]_rep__2_n_3\,
      \q0_reg[47]_2\ => \tile_fu_444_reg[0]_rep__2_n_3\,
      \q0_reg[4]_0\ => \tile_fu_444_reg[0]_rep__5_n_3\,
      \q0_reg[4]_1\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[4]_2\ => \tile_fu_444_reg[1]_rep__5_n_3\,
      \q0_reg[4]_3\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[51]_0\(3) => weights_2_U_n_52,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_93_fu_5626_p2(2 downto 0),
      \q0_reg[54]_0\ => \tile_fu_444_reg[2]_rep__0_n_3\,
      \q0_reg[60]_0\ => \tile_fu_444_reg[4]_rep__2_n_3\,
      \q0_reg[60]_1\ => \tile_fu_444_reg[2]_rep__2_n_3\,
      \q0_reg[61]_0\(3) => weights_2_U_n_44,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_84_fu_5590_p2(2 downto 0),
      \q0_reg[63]_0\(3 downto 0) => add_ln169_86_fu_5602_p2(3 downto 0),
      \q0_reg[73]_0\(3 downto 0) => add_ln169_82_fu_5584_p2(3 downto 0),
      \q0_reg[75]_0\(0) => weights_2_q0(75),
      \q0_reg[75]_1\(3 downto 0) => add_ln169_110_fu_5692_p2(3 downto 0),
      \q0_reg[75]_2\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[77]_0\ => \tile_fu_444_reg[1]_rep__7_n_3\,
      \q0_reg[77]_1\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[77]_2\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[77]_3\ => \tile_fu_444_reg[5]_rep__6_n_3\,
      \q0_reg[77]_4\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[9]_0\(3) => weights_2_U_n_60,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_103_fu_5662_p2(2 downto 0)
    );
weights_3_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_3_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_126_fu_7008_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[13]\(3 downto 0) => add_ln169_150_fu_7098_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3 downto 0) => add_ln169_135_fu_7044_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(2 downto 0) => add_ln169_129_fu_7014_p2(2 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3 downto 0) => add_ln169_122_fu_6990_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3) => weights_3_U_n_49,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2 downto 0) => add_ln169_148_fu_7086_p2(2 downto 0),
      \q0_reg[15]_0\(3 downto 0) => add_ln169_145_fu_7080_p2(3 downto 0),
      \q0_reg[29]_0\(3 downto 0) => add_ln169_153_fu_7110_p2(3 downto 0),
      \q0_reg[34]_0\(3 downto 0) => add_ln169_155_fu_7122_p2(3 downto 0),
      \q0_reg[42]_0\(3 downto 0) => add_ln169_131_fu_7026_p2(3 downto 0),
      \q0_reg[51]_0\(3) => weights_3_U_n_60,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_133_fu_7032_p2(2 downto 0),
      \q0_reg[55]_0\(3 downto 0) => add_ln169_139_fu_7050_p2(3 downto 0),
      \q0_reg[55]_1\ => \tile_fu_444_reg[4]_rep__5_n_3\,
      \q0_reg[55]_2\ => \tile_fu_444_reg[2]_rep__5_n_3\,
      \q0_reg[61]_0\(3) => weights_3_U_n_41,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_124_fu_6996_p2(2 downto 0),
      \q0_reg[68]_0\ => \tile_fu_444_reg[5]_rep__1_n_3\,
      \q0_reg[68]_1\ => \tile_fu_444_reg[3]_rep_n_3\,
      \q0_reg[68]_2\ => \tile_fu_444_reg[1]_rep_n_3\,
      \q0_reg[68]_3\ => \tile_fu_444_reg[0]_rep_n_3\,
      \q0_reg[6]_0\(3 downto 0) => add_ln169_141_fu_7062_p2(3 downto 0),
      \q0_reg[74]_0\(1) => weights_3_q0(74),
      \q0_reg[74]_0\(0) => weights_3_q0(29),
      \q0_reg[74]_1\(1) => weights_3_U_n_64,
      \q0_reg[74]_1\(0) => weights_3_U_n_65,
      \q0_reg[9]_0\(3) => weights_3_U_n_45,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_143_fu_7068_p2(2 downto 0)
    );
weights_4_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_4_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_162_fu_8396_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(36 downto 35) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(34 downto 24) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 26),
      Q(23 downto 14) => ap_phi_reg_pp0_iter2_inElem_reg_805(24 downto 15),
      Q(13 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(13 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[11]\(3 downto 0) => add_ln169_190_fu_8504_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[22]\(1 downto 0) => sext_ln90_775_fu_8024_p1(2 downto 1),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[29]\(3 downto 0) => add_ln169_166_fu_8414_p2(3 downto 0),
      \q0_reg[0]_0\(3 downto 0) => add_ln169_179_fu_8456_p2(3 downto 0),
      \q0_reg[10]_0\(3 downto 2) => add_ln169_193_fu_8516_p2(3 downto 2),
      \q0_reg[10]_0\(1) => weights_4_U_n_47,
      \q0_reg[10]_0\(0) => add_ln169_193_fu_8516_p2(0),
      \q0_reg[15]_0\(3 downto 0) => add_ln169_185_fu_8486_p2(3 downto 0),
      \q0_reg[19]_0\(3) => weights_4_U_n_29,
      \q0_reg[19]_0\(2 downto 0) => add_ln169_188_fu_8492_p2(2 downto 0),
      \q0_reg[19]_1\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[24]_0\ => \tile_fu_444_reg[5]_rep__6_n_3\,
      \q0_reg[24]_1\ => \tile_fu_444_reg[1]_rep__5_n_3\,
      \q0_reg[24]_2\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[38]_0\ => \tile_fu_444_reg[1]_rep__7_n_3\,
      \q0_reg[3]_0\(3 downto 0) => add_ln169_181_fu_8468_p2(3 downto 0),
      \q0_reg[40]_0\(3 downto 0) => add_ln169_169_fu_8420_p2(3 downto 0),
      \q0_reg[44]_0\ => \tile_fu_444_reg[0]_rep__4_n_3\,
      \q0_reg[44]_1\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[47]_0\(3 downto 0) => add_ln169_171_fu_8432_p2(3 downto 0),
      \q0_reg[55]_0\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \q0_reg[55]_1\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[57]_0\(3 downto 0) => add_ln169_175_fu_8450_p2(3 downto 0),
      \q0_reg[57]_1\ => weights_11_U_n_8,
      \q0_reg[57]_2\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[57]_3\ => \tile_fu_444_reg[3]_rep__5_n_3\,
      \q0_reg[57]_4\ => \tile_fu_444_reg[1]_rep__6_n_3\,
      \q0_reg[58]_0\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[61]_0\(3) => weights_4_U_n_25,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_164_fu_8402_p2(2 downto 0),
      \q0_reg[69]_0\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[70]_0\ => \tile_fu_444_reg[5]_rep__1_n_3\,
      \q0_reg[70]_1\ => \tile_fu_444_reg[0]_rep_n_3\,
      \q0_reg[70]_2\ => \tile_fu_444_reg[1]_rep_n_3\,
      \q0_reg[70]_3\ => \tile_fu_444_reg[3]_rep_n_3\,
      \q0_reg[71]_0\ => \tile_fu_444_reg[0]_rep__0_n_3\,
      \q0_reg[74]_0\(1) => weights_4_U_n_65,
      \q0_reg[74]_0\(0) => weights_4_U_n_66,
      \q0_reg[75]_0\(2 downto 1) => weights_4_q0(75 downto 74),
      \q0_reg[75]_0\(0) => weights_4_q0(44),
      \q0_reg[75]_1\ => \tile_fu_444_reg[2]_rep__5_n_3\,
      \q0_reg[75]_2\ => \tile_fu_444_reg[4]_rep__5_n_3\,
      \q0_reg[79]_0\(3 downto 0) => add_ln169_195_fu_8528_p2(3 downto 0),
      \q0_reg[9]_0\(3) => weights_4_U_n_37,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_183_fu_8474_p2(2 downto 0),
      \tile_fu_444_reg[1]_rep__5\ => weights_4_U_n_8,
      \tile_fu_444_reg[3]_rep__4\ => weights_4_U_n_7,
      \tile_fu_444_reg[3]_rep__5\ => weights_4_U_n_6,
      weights_6_q0(1) => weights_6_q0(63),
      weights_6_q0(0) => weights_6_q0(39)
    );
weights_5_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_5_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_233_fu_9922_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      \add_ln169_221_reg_30042[3]_i_4_0\(0) => weights_15_q0(54),
      \add_ln169_221_reg_30042_reg[1]\(0) => sext_ln90_793_fu_8990_p1(1),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[24]\(3 downto 0) => add_ln169_215_fu_9856_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(3 downto 0) => add_ln169_209_fu_9826_p2(3 downto 0),
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      icmp_ln123_reg_29349_pp0_iter3_reg => icmp_ln123_reg_29349_pp0_iter3_reg,
      icmp_ln161_reg_29401_pp0_iter3_reg => icmp_ln161_reg_29401_pp0_iter3_reg,
      \q0_reg[17]_0\(3 downto 0) => add_ln169_225_fu_9892_p2(3 downto 0),
      \q0_reg[17]_1\ => \tile_fu_444_reg[3]_rep__7_n_3\,
      \q0_reg[17]_2\ => weights_15_U_n_71,
      \q0_reg[18]_0\ => \tile_fu_444_reg[2]_rep__0_n_3\,
      \q0_reg[19]_0\(3 downto 0) => add_ln169_228_fu_9898_p2(3 downto 0),
      \q0_reg[1]_0\(3 downto 0) => add_ln169_219_fu_9862_p2(3 downto 0),
      \q0_reg[24]_0\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[25]_0\ => \tile_fu_444_reg[0]_rep_n_3\,
      \q0_reg[25]_1\ => \tile_fu_444_reg[3]_rep_n_3\,
      \q0_reg[25]_2\ => weights_15_U_n_72,
      \q0_reg[27]_0\(3 downto 0) => add_ln169_230_fu_9910_p2(3 downto 0),
      \q0_reg[2]_0\(3 downto 0) => add_ln169_221_fu_9874_p2(3 downto 0),
      \q0_reg[35]_0\ => weights_13_U_n_52,
      \q0_reg[36]_0\(3 downto 0) => add_ln169_235_fu_9934_p2(3 downto 0),
      \q0_reg[37]_0\ => \tile_fu_444_reg[1]_rep__5_n_3\,
      \q0_reg[38]_0\(3 downto 0) => add_ln169_211_fu_9838_p2(3 downto 0),
      \q0_reg[3]_0\ => \tile_fu_444_reg[0]_rep__4_n_3\,
      \q0_reg[40]_0\ => \tile_fu_444_reg[3]_rep__5_n_3\,
      \q0_reg[41]_0\ => \tile_fu_444_reg[5]_rep__5_n_3\,
      \q0_reg[44]_0\ => \tile_fu_444_reg[0]_rep__5_n_3\,
      \q0_reg[46]_0\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \q0_reg[50]_0\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[58]_0\(3 downto 0) => add_ln169_206_fu_9820_p2(3 downto 0),
      \q0_reg[59]_0\ => \tile_fu_444_reg[1]_rep__3_n_3\,
      \q0_reg[59]_1\ => \tile_fu_444_reg[3]_rep__3_n_3\,
      \q0_reg[61]_0\(3 downto 0) => add_ln169_204_fu_9808_p2(3 downto 0),
      \q0_reg[61]_1\ => \tile_fu_444_reg[0]_rep__3_n_3\,
      \q0_reg[62]_0\ => \tile_fu_444_reg[2]_rep__2_n_3\,
      \q0_reg[66]_0\ => \tile_fu_444_reg[2]_rep__6_n_3\,
      \q0_reg[66]_1\ => weights_15_U_n_70,
      \q0_reg[74]_0\(1) => weights_5_U_n_67,
      \q0_reg[74]_0\(0) => weights_5_U_n_68,
      \q0_reg[75]_0\(2 downto 1) => weights_5_q0(75 downto 74),
      \q0_reg[75]_0\(0) => weights_5_q0(4),
      \q0_reg[76]_0\(3 downto 0) => add_ln169_202_fu_9802_p2(3 downto 0),
      \q0_reg[78]_0\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[78]_1\(0) => ap_CS_iter1_fsm_state2,
      \q0_reg[78]_2\(0) => ap_CS_iter4_fsm_state5,
      \q0_reg[78]_3\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[79]_0\(3 downto 0) => add_ln169_213_fu_9844_p2(3 downto 0),
      \q0_reg[7]_0\ => \tile_fu_444_reg[1]_rep__4_n_3\,
      \q0_reg[8]_0\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[9]_0\(3 downto 0) => add_ln169_223_fu_9880_p2(3 downto 0),
      tile_fu_444_reg(0) => tile_fu_444_reg(4),
      \tile_fu_444_reg[1]_rep__5\ => weights_5_U_n_70,
      \tile_fu_444_reg[4]_rep__0\ => weights_5_U_n_69,
      \tile_fu_444_reg[5]_rep__7\ => weights_5_U_n_66
    );
weights_6_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_6_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_246_fu_11226_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      \add_ln169_244_reg_30092_reg[2]\(0) => weights_14_q0(43),
      \add_ln169_246_reg_30097_reg[1]\(2) => weights_10_q0(63),
      \add_ln169_246_reg_30097_reg[1]\(1) => weights_10_q0(27),
      \add_ln169_246_reg_30097_reg[1]\(0) => weights_10_q0(1),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[21]\(3 downto 0) => add_ln169_251_fu_11244_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[32]\(2 downto 0) => add_ln169_249_fu_11232_p2(2 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3 downto 0) => add_ln169_242_fu_11208_p2(3 downto 0),
      \q0_reg[0]_0\(3 downto 0) => add_ln169_259_fu_11268_p2(3 downto 0),
      \q0_reg[11]_0\ => \tile_fu_444_reg[2]_rep__3_n_3\,
      \q0_reg[16]_0\(3 downto 0) => add_ln169_265_fu_11298_p2(3 downto 0),
      \q0_reg[19]_0\(3) => weights_6_U_n_53,
      \q0_reg[19]_0\(2 downto 0) => add_ln169_268_fu_11304_p2(2 downto 0),
      \q0_reg[19]_1\ => \tile_fu_444_reg[4]_rep__3_n_3\,
      \q0_reg[21]_0\ => \tile_fu_444_reg[0]_rep__2_n_3\,
      \q0_reg[25]_0\(3 downto 0) => add_ln169_270_fu_11316_p2(3 downto 0),
      \q0_reg[33]_0\(3 downto 0) => add_ln169_273_fu_11328_p2(3 downto 0),
      \q0_reg[33]_1\ => \tile_fu_444_reg[5]_rep__3_n_3\,
      \q0_reg[33]_2\ => \tile_fu_444_reg[0]_rep__1_n_3\,
      \q0_reg[33]_3\ => \tile_fu_444_reg[3]_rep__1_n_3\,
      \q0_reg[33]_4\ => \tile_fu_444_reg[1]_rep__1_n_3\,
      \q0_reg[34]_0\(3 downto 0) => add_ln169_275_fu_11340_p2(3 downto 0),
      \q0_reg[34]_1\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[34]_2\ => \tile_fu_444_reg[1]_rep__7_n_3\,
      \q0_reg[34]_3\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[47]_0\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[47]_1\ => \tile_fu_444_reg[0]_rep__4_n_3\,
      \q0_reg[47]_2\ => \tile_fu_444_reg[3]_rep__7_n_3\,
      \q0_reg[48]_0\(3 downto 0) => add_ln169_255_fu_11262_p2(3 downto 0),
      \q0_reg[50]_0\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[51]_0\(3) => weights_6_U_n_64,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_253_fu_11250_p2(2 downto 0),
      \q0_reg[52]_0\ => \tile_fu_444_reg[2]_rep__0_n_3\,
      \q0_reg[55]_0\ => \tile_fu_444_reg[4]_rep__5_n_3\,
      \q0_reg[59]_0\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[61]_0\(3) => weights_6_U_n_45,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_244_fu_11214_p2(2 downto 0),
      \q0_reg[65]_0\ => \tile_fu_444_reg[3]_rep__5_n_3\,
      \q0_reg[65]_1\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[65]_2\ => \tile_fu_444_reg[1]_rep__6_n_3\,
      \q0_reg[65]_3\ => \tile_fu_444_reg[5]_rep__6_n_3\,
      \q0_reg[68]_0\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[68]_1\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[68]_2\ => \tile_fu_444_reg[1]_rep__4_n_3\,
      \q0_reg[68]_3\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \q0_reg[6]_0\(3 downto 0) => add_ln169_261_fu_11280_p2(3 downto 0),
      \q0_reg[6]_1\ => \tile_fu_444_reg[4]_rep__4_n_3\,
      \q0_reg[6]_2\ => \tile_fu_444_reg[3]_rep__2_n_3\,
      \q0_reg[74]_0\(1) => weights_6_U_n_68,
      \q0_reg[74]_0\(0) => weights_6_U_n_69,
      \q0_reg[74]_1\ => \tile_fu_444_reg[2]_rep__5_n_3\,
      \q0_reg[75]_0\(4 downto 3) => weights_6_q0(75 downto 74),
      \q0_reg[75]_0\(2) => weights_6_q0(63),
      \q0_reg[75]_0\(1) => weights_6_q0(47),
      \q0_reg[75]_0\(0) => weights_6_q0(39),
      \q0_reg[77]_0\ => \tile_fu_444_reg[3]_rep_n_3\,
      \q0_reg[77]_1\ => \tile_fu_444_reg[0]_rep__0_n_3\,
      \q0_reg[77]_2\ => \tile_fu_444_reg[1]_rep_n_3\,
      \q0_reg[77]_3\ => \tile_fu_444_reg[5]_rep__1_n_3\,
      \q0_reg[9]_0\(3) => weights_6_U_n_49,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_263_fu_11286_p2(2 downto 0),
      \tile_fu_444_reg[4]_rep\ => weights_6_U_n_8
    );
weights_7_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_7_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_295_fu_12668_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      Q(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      \add_ln169_291_reg_30192_reg[0]\(0) => weights_15_q0(40),
      \add_ln169_291_reg_30192_reg[3]\ => weights_15_U_n_75,
      \add_ln169_308_reg_30227_reg[2]\(1) => weights_11_q0(47),
      \add_ln169_308_reg_30227_reg[2]\(0) => weights_11_q0(43),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[14]\(3 downto 0) => add_ln169_313_fu_12734_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3) => weights_7_U_n_50,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(2 downto 0) => add_ln169_289_fu_12638_p2(2 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[2]\(3 downto 0) => add_ln169_301_fu_12686_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[36]\(3 downto 0) => add_ln169_282_fu_12614_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[39]\(3 downto 0) => add_ln169_315_fu_12746_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3) => weights_7_U_n_42,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(2 downto 0) => add_ln169_308_fu_12710_p2(2 downto 0),
      \q0_reg[11]_0\ => \tile_fu_444_reg[1]_rep__2_n_3\,
      \q0_reg[11]_1\ => \tile_fu_444_reg[0]_rep__2_n_3\,
      \q0_reg[11]_2\ => \tile_fu_444_reg[3]_rep__2_n_3\,
      \q0_reg[16]_0\(3 downto 0) => add_ln169_305_fu_12704_p2(3 downto 0),
      \q0_reg[17]_0\ => \tile_fu_444_reg[1]_rep__7_n_3\,
      \q0_reg[17]_1\ => \tile_fu_444_reg[3]_rep__6_n_3\,
      \q0_reg[17]_2\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[18]_0\ => \tile_fu_444_reg[4]_rep__0_n_3\,
      \q0_reg[1]_0\(3) => weights_7_U_n_58,
      \q0_reg[1]_0\(2 downto 0) => add_ln169_299_fu_12674_p2(2 downto 0),
      \q0_reg[24]_0\ => \tile_fu_444_reg[0]_rep__5_n_3\,
      \q0_reg[24]_1\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[24]_2\ => \tile_fu_444_reg[2]_rep__0_n_3\,
      \q0_reg[26]_0\(3 downto 0) => add_ln169_310_fu_12722_p2(3 downto 0),
      \q0_reg[33]_0\ => \tile_fu_444_reg[0]_rep__6_n_3\,
      \q0_reg[39]_0\(3 downto 0) => add_ln169_291_fu_12650_p2(3 downto 0),
      \q0_reg[40]_0\ => \tile_fu_444_reg[2]_rep__3_n_3\,
      \q0_reg[42]_0\ => \tile_fu_444_reg[0]_rep__4_n_3\,
      \q0_reg[42]_1\ => \tile_fu_444_reg[3]_rep__3_n_3\,
      \q0_reg[42]_2\ => \tile_fu_444_reg[1]_rep__4_n_3\,
      \q0_reg[51]_0\(3) => weights_7_U_n_54,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_293_fu_12656_p2(2 downto 0),
      \q0_reg[61]_0\(3) => weights_7_U_n_46,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_284_fu_12620_p2(2 downto 0),
      \q0_reg[62]_0\(3 downto 0) => add_ln169_286_fu_12632_p2(3 downto 0),
      \q0_reg[68]_0\ => \tile_fu_444_reg[4]_rep__2_n_3\,
      \q0_reg[68]_1\ => \tile_fu_444_reg[2]_rep__2_n_3\,
      \q0_reg[71]_0\ => \tile_fu_444_reg[5]_rep__4_n_3\,
      \q0_reg[71]_1\ => \tile_fu_444_reg[3]_rep__4_n_3\,
      \q0_reg[71]_2\ => \tile_fu_444_reg[1]_rep__5_n_3\,
      \q0_reg[71]_3\ => \tile_fu_444_reg[2]_rep__1_n_3\,
      \q0_reg[74]_0\(2) => weights_7_q0(74),
      \q0_reg[74]_0\(1) => weights_7_q0(25),
      \q0_reg[74]_0\(0) => weights_7_q0(17),
      \q0_reg[74]_1\(1) => weights_7_U_n_66,
      \q0_reg[74]_1\(0) => weights_7_U_n_67,
      \q0_reg[78]_0\ => \tile_fu_444_reg[2]_rep_n_3\,
      \q0_reg[9]_0\(3) => weights_7_U_n_62,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_303_fu_12692_p2(2 downto 0)
    );
weights_8_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_8_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_353_fu_14140_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(1 downto 0) => weights_8_q0(75 downto 74),
      \add_ln169_355_reg_30327_reg[3]\(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      \add_ln169_355_reg_30327_reg[3]\(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[0]\(3 downto 0) => add_ln169_339_fu_14080_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[18]\(3 downto 0) => add_ln169_355_fu_14152_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[20]\(3 downto 0) => add_ln169_329_fu_14044_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[30]\(3 downto 0) => add_ln169_324_fu_14026_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[4]\(3 downto 0) => add_ln169_343_fu_14098_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[9]\(3 downto 0) => add_ln169_348_fu_14116_p2(3 downto 0),
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      icmp_ln123_reg_29349_pp0_iter3_reg => icmp_ln123_reg_29349_pp0_iter3_reg,
      icmp_ln161_reg_29401_pp0_iter3_reg => icmp_ln161_reg_29401_pp0_iter3_reg,
      \q0_reg[13]_0\ => \tile_fu_444_reg[5]_rep__7_n_3\,
      \q0_reg[16]_0\(3 downto 0) => add_ln169_345_fu_14110_p2(3 downto 0),
      \q0_reg[18]_0\ => \tile_fu_444_reg[3]_rep__3_n_3\,
      \q0_reg[23]_0\(3 downto 0) => add_ln169_350_fu_14128_p2(3 downto 0),
      \q0_reg[2]_0\(3 downto 0) => add_ln169_341_fu_14092_p2(3 downto 0),
      \q0_reg[43]_0\ => \tile_fu_444_reg[4]_rep_n_3\,
      \q0_reg[47]_0\(3 downto 0) => add_ln169_331_fu_14056_p2(3 downto 0),
      \q0_reg[47]_1\ => weights_5_U_n_66,
      \q0_reg[51]_0\(3 downto 0) => add_ln169_333_fu_14062_p2(3 downto 0),
      \q0_reg[51]_1\ => \tile_fu_444_reg[4]_rep__1_n_3\,
      \q0_reg[57]_0\(3 downto 0) => add_ln169_335_fu_14074_p2(3 downto 0),
      \q0_reg[58]_0\(3 downto 0) => add_ln169_326_fu_14038_p2(3 downto 0),
      \q0_reg[61]_0\ => \tile_fu_444_reg[2]_rep__2_n_3\,
      \q0_reg[65]_0\(0) => ap_CS_iter1_fsm_state2,
      \q0_reg[65]_1\(0) => ap_CS_iter4_fsm_state5,
      \q0_reg[73]_0\ => \tile_fu_444_reg[5]_rep__5_n_3\,
      \q0_reg[73]_1\ => \tile_fu_444_reg[0]_rep__3_n_3\,
      \q0_reg[73]_2\ => \tile_fu_444_reg[1]_rep__2_n_3\,
      \q0_reg[73]_3\ => \tile_fu_444_reg[3]_rep__2_n_3\,
      \q0_reg[74]_0\(1) => weights_8_U_n_65,
      \q0_reg[74]_0\(0) => weights_8_U_n_66,
      \q0_reg[76]_0\(3 downto 0) => add_ln169_322_fu_14020_p2(3 downto 0),
      tile_fu_444_reg(0) => tile_fu_444_reg(4)
    );
weights_9_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch_weights_9_ROM_AUTO_1R
     port map (
      D(3 downto 0) => add_ln169_366_fu_15444_p2(3 downto 0),
      E(0) => ap_condition_252,
      Q(1 downto 0) => weights_9_q0(75 downto 74),
      \add_ln169_395_reg_30412_reg[3]\(38 downto 37) => ap_phi_reg_pp0_iter2_inElem_reg_805(39 downto 38),
      \add_ln169_395_reg_30412_reg[3]\(36 downto 0) => ap_phi_reg_pp0_iter2_inElem_reg_805(36 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[28]\(3 downto 0) => add_ln169_375_fu_15480_p2(3 downto 0),
      \ap_phi_reg_pp0_iter2_inElem_reg_805_reg[35]\(3 downto 0) => add_ln169_362_fu_15426_p2(3 downto 0),
      \q0_reg[16]_0\(3 downto 0) => add_ln169_385_fu_15516_p2(3 downto 0),
      \q0_reg[19]_0\(3) => weights_9_U_n_49,
      \q0_reg[19]_0\(2 downto 0) => add_ln169_388_fu_15522_p2(2 downto 0),
      \q0_reg[1]_0\ => \tile_fu_444_reg[4]_rep__4_n_3\,
      \q0_reg[1]_1\ => \tile_fu_444_reg[2]_rep__4_n_3\,
      \q0_reg[26]_0\(3 downto 0) => add_ln169_390_fu_15534_p2(3 downto 0),
      \q0_reg[29]_0\ => \tile_fu_444_reg[5]_rep__2_n_3\,
      \q0_reg[29]_1\ => \tile_fu_444_reg[1]_rep__0_n_3\,
      \q0_reg[33]_0\(3 downto 0) => add_ln169_393_fu_15546_p2(3 downto 0),
      \q0_reg[34]_0\(3 downto 0) => add_ln169_395_fu_15558_p2(3 downto 0),
      \q0_reg[41]_0\ => \tile_fu_444_reg[2]_rep__5_n_3\,
      \q0_reg[42]_0\(3 downto 0) => add_ln169_371_fu_15462_p2(3 downto 0),
      \q0_reg[51]_0\(3) => weights_9_U_n_61,
      \q0_reg[51]_0\(2 downto 0) => add_ln169_373_fu_15468_p2(2 downto 0),
      \q0_reg[55]_0\(3 downto 0) => add_ln169_379_fu_15486_p2(3 downto 0),
      \q0_reg[61]_0\(3) => weights_9_U_n_41,
      \q0_reg[61]_0\(2 downto 0) => add_ln169_364_fu_15432_p2(2 downto 0),
      \q0_reg[65]_0\(3 downto 0) => add_ln169_369_fu_15450_p2(3 downto 0),
      \q0_reg[6]_0\(3 downto 0) => add_ln169_381_fu_15498_p2(3 downto 0),
      \q0_reg[71]_0\ => \tile_fu_444_reg[3]_rep__0_n_3\,
      \q0_reg[74]_0\(1) => weights_9_U_n_65,
      \q0_reg[74]_0\(0) => weights_9_U_n_66,
      \q0_reg[76]_0\ => \tile_fu_444_reg[5]_rep__1_n_3\,
      \q0_reg[76]_1\ => \tile_fu_444_reg[0]_rep__0_n_3\,
      \q0_reg[76]_2\ => \tile_fu_444_reg[1]_rep_n_3\,
      \q0_reg[76]_3\ => \tile_fu_444_reg[3]_rep_n_3\,
      \q0_reg[9]_0\(3) => weights_9_U_n_45,
      \q0_reg[9]_0\(2 downto 0) => add_ln169_383_fu_15504_p2(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 : entity is "MatrixVectorActivation_0";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 : entity is "yes";
end finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0 is
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Batch_fu_60_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TVALID : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Batch_fu_60: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Batch
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Batch_fu_60_n_7,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY,
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_13_fu_572_reg[39]_0\(39 downto 0) => in0_V_TDATA_int_regslice(39 downto 0),
      out_V_TDATA(31 downto 0) => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TDATA(31 downto 0),
      out_V_TVALID => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TVALID
    );
grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Batch_fu_60_n_7,
      Q => grp_Matrix_Vector_Activate_Batch_fu_60_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[39]_0\(39 downto 0) => in0_V_TDATA_int_regslice(39 downto 0),
      Q(0) => ap_CS_fsm_state3,
      SR(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_in0_V_TREADY,
      in0_V_TDATA(39 downto 0) => in0_V_TDATA(39 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_A_reg[31]_0\(31 downto 0) => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TDATA(31 downto 0),
      \B_V_data_1_state_reg[1]_0\ => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TVALID,
      D(0) => ap_NS_fsm(0),
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => ap_rst_n_inv,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY => grp_Matrix_Vector_Activate_Batch_fu_60_out_V_TREADY,
      out_V_TDATA(31 downto 0) => out_V_TDATA(31 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MatrixVectorActivation_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of finn_design_MatrixVectorActivation_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of finn_design_MatrixVectorActivation_0_0 : entity is "finn_design_MatrixVectorActivation_0_0,MatrixVectorActivation_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of finn_design_MatrixVectorActivation_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of finn_design_MatrixVectorActivation_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of finn_design_MatrixVectorActivation_0_0 : entity is "MatrixVectorActivation_0,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of finn_design_MatrixVectorActivation_0_0 : entity is "yes";
end finn_design_MatrixVectorActivation_0_0;

architecture STRUCTURE of finn_design_MatrixVectorActivation_0_0 is
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 5, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.finn_design_MatrixVectorActivation_0_0_MatrixVectorActivation_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(39 downto 0) => in0_V_TDATA(39 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(31 downto 0) => out_V_TDATA(31 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
