#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Jul  3 15:17:05 2022
# Process ID: 2213531
# Current directory: /home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1
# Command line: vivado -log FPGA_CPU_32_bits.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FPGA_CPU_32_bits.tcl -notrace
# Log file: /home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/FPGA_CPU_32_bits.vdi
# Journal file: /home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/vivado.jou
# Running On: graham-Parallels-Virtual-Platform, OS: Linux, CPU Frequency: 2304.000 MHz, CPU Physical cores: 6, Host memory: 16773 MB
#-----------------------------------------------------------
source FPGA_CPU_32_bits.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.770 ; gain = 7.961 ; free physical = 6276 ; free virtual = 10695
Command: link_design -top FPGA_CPU_32_bits -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'mem_read_write/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'mem_read_write/myila'
INFO: [Project 1-454] Reading design checkpoint '/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/mig_7series_0_1/mig_7series_0.dcp' for cell 'mem_read_write/ddr2_control/mig_7series_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2610.770 ; gain = 0.000 ; free physical = 5854 ; free virtual = 10272
INFO: [Netlist 29-17] Analyzing 1711 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: mem_read_write/myila UUID: 541bb4aa-e06f-51b7-b491-534efa9c59e2 
Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'mem_read_write/myila/inst'
Finished Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'mem_read_write/myila/inst'
Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'mem_read_write/myila/inst'
Finished Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'mem_read_write/myila/inst'
Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'mem_read_write/ddr2_control/mig_7series_0'
Finished Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'mem_read_write/ddr2_control/mig_7series_0'
Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.srcs/constrs_2/new/nexys_ddr.xdc]
Finished Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.srcs/constrs_2/new/nexys_ddr.xdc]
Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_late.xdc] for cell 'mem_read_write/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2650.789 ; gain = 0.000 ; free physical = 5708 ; free virtual = 10126
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 702 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 552 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 93 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2650.789 ; gain = 40.020 ; free physical = 5708 ; free virtual = 10126
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2698.812 ; gain = 48.023 ; free physical = 5699 ; free virtual = 10118

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 19a812d13

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2840.625 ; gain = 141.812 ; free physical = 5310 ; free virtual = 9729

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3148.422 ; gain = 0.000 ; free physical = 5045 ; free virtual = 9465
Phase 1 Generate And Synthesize Debug Cores | Checksum: 18f089a57

Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 3148.422 ; gain = 43.781 ; free physical = 5045 ; free virtual = 9465

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_6, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_full[5]_i_3 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/my_empty[7]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_1 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_1__0 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_1__1 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_1__2 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_i_2__2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter r_msg[21]_i_1 into driver instance r_msg[22]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter r_msg[37]_i_1 into driver instance r_msg[38]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter r_register[15][1]_i_12 into driver instance r_mem_write_data[99]_i_2, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter r_register[15][3]_i_24 into driver instance r_register[15][0]_i_33, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter uart_rx1/r_ram_next_write_addr[0]_i_1 into driver instance uart_rx1/o_ram_write_addr[14]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter uart_send_msg1/r_msg_send_DV_i_3 into driver instance uart_send_msg1/r_msg_send_DV_i_4, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1bc2cf7ac

Time (s): cpu = 00:01:19 ; elapsed = 00:01:17 . Memory (MB): peak = 3148.422 ; gain = 43.781 ; free physical = 5058 ; free virtual = 9478
INFO: [Opt 31-389] Phase Retarget created 186 cells and removed 286 cells
INFO: [Opt 31-1021] In phase Retarget, 91 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 16e699a13

Time (s): cpu = 00:01:19 ; elapsed = 00:01:17 . Memory (MB): peak = 3148.422 ; gain = 43.781 ; free physical = 5058 ; free virtual = 9478
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 261 cells
INFO: [Opt 31-1021] In phase Constant propagation, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: ff5472fb

Time (s): cpu = 00:01:19 ; elapsed = 00:01:18 . Memory (MB): peak = 3148.422 ; gain = 43.781 ; free physical = 5058 ; free virtual = 9478
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 216 cells
INFO: [Opt 31-1021] In phase Sweep, 1340 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: dca75f16

Time (s): cpu = 00:01:20 ; elapsed = 00:01:18 . Memory (MB): peak = 3180.438 ; gain = 75.797 ; free physical = 5057 ; free virtual = 9477
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: dca75f16

Time (s): cpu = 00:01:20 ; elapsed = 00:01:18 . Memory (MB): peak = 3180.438 ; gain = 75.797 ; free physical = 5057 ; free virtual = 9477
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/req_wr_r_lcl_i_1 into driver instance mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_wr_r_lcl_i_2, which resulted in an inversion of 5 pins
Phase 7 Post Processing Netlist | Checksum: 1ac94cb12

Time (s): cpu = 00:01:20 ; elapsed = 00:01:18 . Memory (MB): peak = 3180.438 ; gain = 75.797 ; free physical = 5057 ; free virtual = 9477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             186  |             286  |                                             91  |
|  Constant propagation         |              14  |             261  |                                             66  |
|  Sweep                        |               0  |             216  |                                           1340  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3180.438 ; gain = 0.000 ; free physical = 5057 ; free virtual = 9477
Ending Logic Optimization Task | Checksum: fe0033df

Time (s): cpu = 00:01:20 ; elapsed = 00:01:19 . Memory (MB): peak = 3180.438 ; gain = 75.797 ; free physical = 5057 ; free virtual = 9477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 67 newly gated: 0 Total Ports: 134
Ending PowerOpt Patch Enables Task | Checksum: 10ccc6a79

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3546.000 ; gain = 0.000 ; free physical = 4997 ; free virtual = 9417
Ending Power Optimization Task | Checksum: 10ccc6a79

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3546.000 ; gain = 365.562 ; free physical = 5023 ; free virtual = 9443

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 156594a4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3546.000 ; gain = 0.000 ; free physical = 5039 ; free virtual = 9459
Ending Final Cleanup Task | Checksum: 156594a4d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3546.000 ; gain = 0.000 ; free physical = 5039 ; free virtual = 9459

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3546.000 ; gain = 0.000 ; free physical = 5039 ; free virtual = 9459
Ending Netlist Obfuscation Task | Checksum: 156594a4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3546.000 ; gain = 0.000 ; free physical = 5039 ; free virtual = 9459
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:50 ; elapsed = 00:01:41 . Memory (MB): peak = 3546.000 ; gain = 895.211 ; free physical = 5037 ; free virtual = 9457
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3546.000 ; gain = 0.000 ; free physical = 5016 ; free virtual = 9438
INFO: [Common 17-1381] The checkpoint '/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/FPGA_CPU_32_bits_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file opt_report_drc_0.rpt -pb opt_report_drc_0.pb -rpx opt_report_drc_0.rpx
Command: report_drc -file opt_report_drc_0.rpt -pb opt_report_drc_0.pb -rpx opt_report_drc_0.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/opt_report_drc_0.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_utilization -file opt_report_utilization_0.rpt -pb opt_report_utilization_0.pb
INFO: [runtcl-4] Executing : report_methodology -file opt_report_methodology_0.rpt -pb opt_report_methodology_0.pb -rpx opt_report_methodology_0.rpx
Command: report_methodology -file opt_report_methodology_0.rpt -pb opt_report_methodology_0.pb -rpx opt_report_methodology_0.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/opt_report_methodology_0.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_qor_assessment -max_paths 100 -file opt_report_qor_assessment_0.rpt
Command: report_qor_assessment -max_paths 100 -file opt_report_qor_assessment_0.rpt
report_qor_assessment completed successfully
report_qor_assessment: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4868 ; free virtual = 9304
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4857 ; free virtual = 9294
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12f034d1a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4857 ; free virtual = 9294
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4857 ; free virtual = 9294

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169be8d4b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4879 ; free virtual = 9316

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fdd9a4ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4872 ; free virtual = 9309

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fdd9a4ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4872 ; free virtual = 9309
Phase 1 Placer Initialization | Checksum: 1fdd9a4ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4872 ; free virtual = 9309

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c9230d7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4852 ; free virtual = 9288

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b463bf0b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4847 ; free virtual = 9284

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b463bf0b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4847 ; free virtual = 9284

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 907 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 390 nets or LUTs. Breaked 0 LUT, combined 390 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4829 ; free virtual = 9265

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            390  |                   390  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            390  |                   390  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 12127cf83

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4828 ; free virtual = 9265
Phase 2.4 Global Placement Core | Checksum: 19fe307a3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4824 ; free virtual = 9260
Phase 2 Global Placement | Checksum: 19fe307a3

Time (s): cpu = 00:00:57 ; elapsed = 00:00:23 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4824 ; free virtual = 9261

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 121fd6d13

Time (s): cpu = 00:01:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4825 ; free virtual = 9261

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 126213959

Time (s): cpu = 00:01:09 ; elapsed = 00:00:27 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4822 ; free virtual = 9258

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 137697a21

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4822 ; free virtual = 9258

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 149599dc3

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4822 ; free virtual = 9258

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: cf787412

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9241

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 102cddf3c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9241

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 5af807d0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9241
Phase 3 Detail Placement | Checksum: 5af807d0

Time (s): cpu = 00:01:19 ; elapsed = 00:00:36 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9241

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 97f2bf69

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.265 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: a72db563

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4806 ; free virtual = 9243
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 5457ac89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4806 ; free virtual = 9243
Phase 4.1.1.1 BUFG Insertion | Checksum: 97f2bf69

Time (s): cpu = 00:01:34 ; elapsed = 00:00:41 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4806 ; free virtual = 9243

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.589. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15e95acd9

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9242

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9242
Phase 4.1 Post Commit Optimization | Checksum: 15e95acd9

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4805 ; free virtual = 9241
Post Placement Optimization Initialization | Checksum: dc01767f

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.589 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 5e34e192

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4802 ; free virtual = 9238
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e15f3770

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.589. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dc01767f

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: dc01767f

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238
Phase 4.3 Placer Reporting | Checksum: dc01767f

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d62d4252

Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238
Ending Placer Task | Checksum: b4350610

Time (s): cpu = 00:01:49 ; elapsed = 00:00:48 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4801 ; free virtual = 9238
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4832 ; free virtual = 9268
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4772 ; free virtual = 9249
INFO: [Common 17-1381] The checkpoint '/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/FPGA_CPU_32_bits_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file place_report_io_0.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4787 ; free virtual = 9233
INFO: [runtcl-4] Executing : report_incremental_reuse -file place_report_incremental_reuse_0.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_qor_assessment -max_paths 100 -file place_report_qor_assessment_0.rpt
Command: report_qor_assessment -max_paths 100 -file place_report_qor_assessment_0.rpt
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-5_1 from file Current Run got overwritten with Suggestion with ID RQS_CLOCK-5_1 from file Current Run
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-15 from file Current Run got overwritten with Suggestion with ID RQS_CLOCK-15 from file Current Run
INFO: [Implflow 47-1253] Suggestion with ID RQS_UTIL-12 from file Current Run got overwritten with Suggestion with ID RQS_UTIL-12 from file Current Run
report_qor_assessment completed successfully
report_qor_assessment: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4741 ; free virtual = 9196
Command: phys_opt_design -directive AlternateFlowWithRetiming
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AlternateFlowWithRetiming
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4686 ; free virtual = 9182
INFO: [Common 17-1381] The checkpoint '/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/FPGA_CPU_32_bits_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file phys_opt_report_timing_summary_0.rpt -pb phys_opt_report_timing_summary_0.pb -rpx phys_opt_report_timing_summary_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a5229220 ConstDB: 0 ShapeSum: f1273f0 RouteDB: 0
Post Restoration Checksum: NetGraph: 69d143e0 NumContArr: 8b634f48 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f5349328

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3575.031 ; gain = 0.000 ; free physical = 4573 ; free virtual = 9048

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f5349328

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3582.961 ; gain = 7.930 ; free physical = 4550 ; free virtual = 9025

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f5349328

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3582.961 ; gain = 7.930 ; free physical = 4550 ; free virtual = 9025
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14c991146

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3617.258 ; gain = 42.227 ; free physical = 4512 ; free virtual = 8987
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.724  | TNS=0.000  | WHS=-1.355 | THS=-530.779|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 17b8bbd55

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3617.258 ; gain = 42.227 ; free physical = 4518 ; free virtual = 8993
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.724  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1a761be26

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3633.258 ; gain = 58.227 ; free physical = 4518 ; free virtual = 8993

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000174087 %
  Global Horizontal Routing Utilization  = 0.0004973 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22755
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22753
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 1387e9fc6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3633.258 ; gain = 58.227 ; free physical = 4507 ; free virtual = 8982

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1387e9fc6

Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3633.258 ; gain = 58.227 ; free physical = 4507 ; free virtual = 8982
Phase 3 Initial Routing | Checksum: d44bea19

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4501 ; free virtual = 8975

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3219
 Number of Nodes with overlaps = 914
 Number of Nodes with overlaps = 417
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: dd5829a4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:09 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.551  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 179273a52

Time (s): cpu = 00:01:58 ; elapsed = 00:01:10 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972
Phase 4 Rip-up And Reroute | Checksum: 179273a52

Time (s): cpu = 00:01:58 ; elapsed = 00:01:10 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 149d69021

Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.648  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 162261df6

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 162261df6

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972
Phase 5 Delay and Skew Optimization | Checksum: 162261df6

Time (s): cpu = 00:02:02 ; elapsed = 00:01:12 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 158309761

Time (s): cpu = 00:02:06 ; elapsed = 00:01:13 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4497 ; free virtual = 8972
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.648  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e8bb0e4f

Time (s): cpu = 00:02:06 ; elapsed = 00:01:14 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4496 ; free virtual = 8972
Phase 6 Post Hold Fix | Checksum: e8bb0e4f

Time (s): cpu = 00:02:06 ; elapsed = 00:01:14 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4496 ; free virtual = 8972

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.68886 %
  Global Horizontal Routing Utilization  = 5.86466 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: dc5edfdb

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4496 ; free virtual = 8972

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: dc5edfdb

Time (s): cpu = 00:02:07 ; elapsed = 00:01:14 . Memory (MB): peak = 3637.258 ; gain = 62.227 ; free physical = 4496 ; free virtual = 8972

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 164734cd8

Time (s): cpu = 00:02:10 ; elapsed = 00:01:16 . Memory (MB): peak = 3653.266 ; gain = 78.234 ; free physical = 4497 ; free virtual = 8972

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.647  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 20034401b

Time (s): cpu = 00:02:22 ; elapsed = 00:01:20 . Memory (MB): peak = 3653.266 ; gain = 78.234 ; free physical = 4496 ; free virtual = 8971
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:22 ; elapsed = 00:01:20 . Memory (MB): peak = 3653.266 ; gain = 78.234 ; free physical = 4602 ; free virtual = 9077

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:26 ; elapsed = 00:01:22 . Memory (MB): peak = 3653.266 ; gain = 78.234 ; free physical = 4602 ; free virtual = 9077
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3656.234 ; gain = 2.969 ; free physical = 4566 ; free virtual = 9085
INFO: [Common 17-1381] The checkpoint '/home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/FPGA_CPU_32_bits_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3656.234 ; gain = 2.969 ; free physical = 4584 ; free virtual = 9071
INFO: [runtcl-4] Executing : report_utilization -file route_report_utilization_0.rpt -pb route_report_utilization_0.pb
INFO: [runtcl-4] Executing : report_clock_utilization -file route_report_clock_utilization_0.rpt
INFO: [runtcl-4] Executing : report_drc -file route_report_drc_0.rpt -pb route_report_drc_0.pb -rpx route_report_drc_0.rpx
Command: report_drc -file route_report_drc_0.rpt -pb route_report_drc_0.pb -rpx route_report_drc_0.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/graham/src/FPGA_CPU_32_DDR/FPGA_CPU_32_DDR.runs/impl_1/route_report_drc_0.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3671.078 ; gain = 14.844 ; free physical = 4572 ; free virtual = 9058
INFO: [runtcl-4] Executing : report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
Command: report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file route_report_route_status_0.rpt -pb route_report_route_status_0.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
INFO: [runtcl-4] Executing : report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt
Command: report_qor_suggestions -max_paths 100 -file route_report_qor_suggestions_0.rpt
INFO: [Implflow 47-1276] The design is not compatible for suggesting strategy, as it was not run using vivado implementation default or vivado implementation explore strategy.
INFO: [Implflow 47-1253] Suggestion with ID RQS_UTIL-12 from file Current Run got overwritten with Suggestion with ID RQS_UTIL-12 from file Current Run
report_qor_suggestions completed successfully
report_qor_suggestions: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3719.113 ; gain = 0.000 ; free physical = 4512 ; free virtual = 9019
INFO: [runtcl-4] Executing : report_incremental_reuse -file route_report_incremental_reuse_0.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -pb route_report_bus_skew_0.pb -rpx route_report_bus_skew_0.rpx
Command: write_bitstream -force FPGA_CPU_32_bits.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A4)+(A1*(~A4)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg[5]_i_2_n_0 is a gated clock net sourced by a combinational pin Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg[5]_i_2/O, cell Seven_seg_LED_Display_Controller1/r_LED_Bytes_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out on the mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of mem_read_write/ddr2_control/mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14125568 bits.
Writing bitstream ./FPGA_CPU_32_bits.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 3981.555 ; gain = 262.441 ; free physical = 4482 ; free virtual = 8992
INFO: [Common 17-206] Exiting Vivado at Sun Jul  3 15:33:40 2022...
