{"vcs1":{"timestamp_begin":1684311028.083215638, "rt":1.30, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311029.478588004, "rt":1.43, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1684311030.984025494, "rt":0.47, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311027.437038265}
{"VCS_COMP_START_TIME": 1684311027.437038265}
{"VCS_COMP_END_TIME": 1684311033.064162343}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211888}}
