Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 27 18:09:21 2025
| Host         : FSO-A running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_fso_rx_top_0_0_utilization_synth.rpt -pb design_1_fso_rx_top_0_0_utilization_synth.pb
| Design       : design_1_fso_rx_top_0_0
| Device       : xczu15eg-ffvb1156-2-i
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| CLB LUTs*               | 1799 |     0 |          0 |    341280 |  0.53 |
|   LUT as Logic          | 1799 |     0 |          0 |    341280 |  0.53 |
|   LUT as Memory         |    0 |     0 |          0 |    184320 |  0.00 |
| CLB Registers           | 2949 |     0 |          0 |    682560 |  0.43 |
|   Register as Flip Flop | 2949 |     0 |          0 |    682560 |  0.43 |
|   Register as Latch     |    0 |     0 |          0 |    682560 |  0.00 |
| CARRY8                  |   36 |     0 |          0 |     42660 |  0.08 |
| F7 Muxes                |  292 |     0 |          0 |    170640 |  0.17 |
| F8 Muxes                |   32 |     0 |          0 |     85320 |  0.04 |
| F9 Muxes                |    0 |     0 |          0 |     42660 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 5     |          Yes |           - |          Set |
| 219   |          Yes |           - |        Reset |
| 16    |          Yes |         Set |            - |
| 2709  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  512 |     0 |          0 |       744 | 68.82 |
|   RAMB36/FIFO*    |  512 |     0 |          0 |       744 | 68.82 |
|     RAMB36E2 only |  512 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1488 |  0.00 |
| URAM              |    0 |     0 |          0 |       112 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      3528 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |    0 |     0 |          0 |       328 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       116 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        16 |  0.00 |
| BUFG_GT    |    2 |     0 |          0 |       168 |  1.19 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        32 |  0.00 |
| PLL        |    0 |     0 |          0 |         8 |  0.00 |
| MMCM       |    0 |     0 |          0 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+-------------+------+---------------------+
|   Ref Name  | Used | Functional Category |
+-------------+------+---------------------+
| FDRE        | 2709 |            Register |
| LUT6        | 1304 |                 CLB |
| RAMB36E2    |  512 |            BLOCKRAM |
| MUXF7       |  292 |                 CLB |
| FDCE        |  219 |            Register |
| LUT2        |  194 |                 CLB |
| LUT4        |  176 |                 CLB |
| LUT5        |  134 |                 CLB |
| LUT3        |  115 |                 CLB |
| LUT1        |   85 |                 CLB |
| CARRY8      |   36 |                 CLB |
| MUXF8       |   32 |                 CLB |
| FDSE        |   16 |            Register |
| FDPE        |    5 |            Register |
| BUFG_GT     |    2 |               Clock |
| IBUFDS_GTE4 |    1 |                 I/O |
+-------------+------+---------------------+


9. Black Boxes
--------------

+-----------------------------------------------+------+
|                    Ref Name                   | Used |
+-----------------------------------------------+------+
| design_1_fso_rx_top_0_0_rs_decoder_0_HD4      |    1 |
| design_1_fso_rx_top_0_0_rs_decoder_0          |    1 |
| design_1_fso_rx_top_0_0_gtwizard_ultrascale_0 |    1 |
| design_1_fso_rx_top_0_0_dec_rx_fifo           |    1 |
| design_1_fso_rx_top_0_0_dec_fifo_8w_8r        |    1 |
| design_1_fso_rx_top_0_0_clk_wiz_0             |    1 |
| design_1_fso_rx_top_0_0_async_fifo_32w_32r    |    1 |
+-----------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


