--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1026 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.103ns.
--------------------------------------------------------------------------------

Paths for end point countx_q_7 (SLICE_X4Y15.A2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_10 (FF)
  Destination:          countx_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 3)
  Clock Path Skew:      0.032ns (0.700 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_10 to countx_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y16.DMUX     Tshcko                0.535   N4
                                                       ctr_q_10
    SLICE_X7Y15.B5       net (fanout=8)        0.969   ctr_q<10>
    SLICE_X7Y15.B        Tilo                  0.259   countx_q<1>
                                                       rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B1       net (fanout=11)       1.023   rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B        Tilo                  0.254   countx_q<6>
                                                       _n0069
    SLICE_X4Y15.A2       net (fanout=5)        0.721   _n0069
    SLICE_X4Y15.CLK      Tas                   0.339   countx_q<9>
                                                       countx_q_7_rstpot
                                                       countx_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.387ns logic, 2.713ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_0 (FF)
  Destination:          countx_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.196 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_0 to countx_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y15.AQ       Tcko                  0.430   ctr_q<2>
                                                       ctr_q_0
    SLICE_X7Y15.B1       net (fanout=3)        0.949   ctr_q<0>
    SLICE_X7Y15.B        Tilo                  0.259   countx_q<1>
                                                       rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B1       net (fanout=11)       1.023   rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B        Tilo                  0.254   countx_q<6>
                                                       _n0069
    SLICE_X4Y15.A2       net (fanout=5)        0.721   _n0069
    SLICE_X4Y15.CLK      Tas                   0.339   countx_q<9>
                                                       countx_q_7_rstpot
                                                       countx_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.975ns (1.282ns logic, 2.693ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_8 (FF)
  Destination:          countx_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.333 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_8 to countx_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BMUX     Tshcko                0.535   rst_PWR_1_o_OR_52_o1
                                                       ctr_q_8
    SLICE_X7Y15.B2       net (fanout=9)        0.787   ctr_q<8>
    SLICE_X7Y15.B        Tilo                  0.259   countx_q<1>
                                                       rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B1       net (fanout=11)       1.023   rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B        Tilo                  0.254   countx_q<6>
                                                       _n0069
    SLICE_X4Y15.A2       net (fanout=5)        0.721   _n0069
    SLICE_X4Y15.CLK      Tas                   0.339   countx_q<9>
                                                       countx_q_7_rstpot
                                                       countx_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (1.387ns logic, 2.531ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point countx_q_6 (SLICE_X4Y14.D1), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_10 (FF)
  Destination:          countx_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.699 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_10 to countx_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y16.DMUX     Tshcko                0.535   N4
                                                       ctr_q_10
    SLICE_X7Y15.B5       net (fanout=8)        0.969   ctr_q<10>
    SLICE_X7Y15.B        Tilo                  0.259   countx_q<1>
                                                       rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B1       net (fanout=11)       1.023   rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B        Tilo                  0.254   countx_q<6>
                                                       _n0069
    SLICE_X4Y14.D1       net (fanout=5)        0.617   _n0069
    SLICE_X4Y14.CLK      Tas                   0.339   countx_q<6>
                                                       countx_q_6_rstpot
                                                       countx_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.387ns logic, 2.609ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_0 (FF)
  Destination:          countx_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_0 to countx_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y15.AQ       Tcko                  0.430   ctr_q<2>
                                                       ctr_q_0
    SLICE_X7Y15.B1       net (fanout=3)        0.949   ctr_q<0>
    SLICE_X7Y15.B        Tilo                  0.259   countx_q<1>
                                                       rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B1       net (fanout=11)       1.023   rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B        Tilo                  0.254   countx_q<6>
                                                       _n0069
    SLICE_X4Y14.D1       net (fanout=5)        0.617   _n0069
    SLICE_X4Y14.CLK      Tas                   0.339   countx_q<6>
                                                       countx_q_6_rstpot
                                                       countx_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.282ns logic, 2.589ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_8 (FF)
  Destination:          countx_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.332 - 0.348)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_8 to countx_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.BMUX     Tshcko                0.535   rst_PWR_1_o_OR_52_o1
                                                       ctr_q_8
    SLICE_X7Y15.B2       net (fanout=9)        0.787   ctr_q<8>
    SLICE_X7Y15.B        Tilo                  0.259   countx_q<1>
                                                       rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B1       net (fanout=11)       1.023   rst_ctr_d[10]_OR_42_o1
    SLICE_X4Y14.B        Tilo                  0.254   countx_q<6>
                                                       _n0069
    SLICE_X4Y14.D1       net (fanout=5)        0.617   _n0069
    SLICE_X4Y14.CLK      Tas                   0.339   countx_q<6>
                                                       countx_q_6_rstpot
                                                       countx_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.814ns (1.387ns logic, 2.427ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point countx_q_6 (SLICE_X4Y14.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_6 (FF)
  Destination:          countx_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.699 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_6 to countx_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.430   ctr_q<6>
                                                       ctr_q_6
    SLICE_X4Y16.B2       net (fanout=5)        0.958   ctr_q<6>
    SLICE_X4Y16.B        Tilo                  0.254   countx_d[9]_countx_d[9]_mux_17_OUT<5>
                                                       rst_ctr_d[10]_OR_42_o2
    SLICE_X5Y14.A1       net (fanout=11)       0.800   rst_ctr_d[10]_OR_42_o2
    SLICE_X5Y14.A        Tilo                  0.259   N8
                                                       Mmux_countx_d[9]_countx_d[9]_mux_17_OUT71
    SLICE_X4Y14.D2       net (fanout=1)        0.778   countx_d[9]_countx_d[9]_mux_17_OUT<6>
    SLICE_X4Y14.CLK      Tas                   0.339   countx_q<6>
                                                       countx_q_6_rstpot
                                                       countx_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.282ns logic, 2.536ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_10 (FF)
  Destination:          countx_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 3)
  Clock Path Skew:      0.031ns (0.699 - 0.668)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_10 to countx_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y16.DMUX     Tshcko                0.535   N4
                                                       ctr_q_10
    SLICE_X7Y15.B5       net (fanout=8)        0.969   ctr_q<10>
    SLICE_X7Y15.B        Tilo                  0.259   countx_q<1>
                                                       rst_ctr_d[10]_OR_42_o1
    SLICE_X5Y14.A5       net (fanout=11)       0.514   rst_ctr_d[10]_OR_42_o1
    SLICE_X5Y14.A        Tilo                  0.259   N8
                                                       Mmux_countx_d[9]_countx_d[9]_mux_17_OUT71
    SLICE_X4Y14.D2       net (fanout=1)        0.778   countx_d[9]_countx_d[9]_mux_17_OUT<6>
    SLICE_X4Y14.CLK      Tas                   0.339   countx_q<6>
                                                       countx_q_6_rstpot
                                                       countx_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (1.392ns logic, 2.261ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_q_4 (FF)
  Destination:          countx_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.699 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_q_4 to countx_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.BQ       Tcko                  0.430   ctr_q<6>
                                                       ctr_q_4
    SLICE_X4Y16.B1       net (fanout=4)        0.734   ctr_q<4>
    SLICE_X4Y16.B        Tilo                  0.254   countx_d[9]_countx_d[9]_mux_17_OUT<5>
                                                       rst_ctr_d[10]_OR_42_o2
    SLICE_X5Y14.A1       net (fanout=11)       0.800   rst_ctr_d[10]_OR_42_o2
    SLICE_X5Y14.A        Tilo                  0.259   N8
                                                       Mmux_countx_d[9]_countx_d[9]_mux_17_OUT71
    SLICE_X4Y14.D2       net (fanout=1)        0.778   countx_d[9]_countx_d[9]_mux_17_OUT<6>
    SLICE_X4Y14.CLK      Tas                   0.339   countx_q<6>
                                                       countx_q_6_rstpot
                                                       countx_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.282ns logic, 2.312ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_button/ctr_q_19 (SLICE_X14Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_button/ctr_q_19 (FF)
  Destination:          my_button/ctr_q_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_button/ctr_q_19 to my_button/ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.DQ      Tcko                  0.200   my_button/ctr_q<19>
                                                       my_button/ctr_q_19
    SLICE_X14Y16.D6      net (fanout=3)        0.026   my_button/ctr_q<19>
    SLICE_X14Y16.CLK     Tah         (-Th)    -0.237   my_button/ctr_q<19>
                                                       my_button/ctr_q<19>_rt
                                                       my_button/Mcount_ctr_q_xor<19>
                                                       my_button/ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point my_button/ctr_q_17 (SLICE_X14Y16.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_button/ctr_q_17 (FF)
  Destination:          my_button/ctr_q_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_button/ctr_q_17 to my_button/ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.BQ      Tcko                  0.200   my_button/ctr_q<19>
                                                       my_button/ctr_q_17
    SLICE_X14Y16.B5      net (fanout=3)        0.079   my_button/ctr_q<17>
    SLICE_X14Y16.CLK     Tah         (-Th)    -0.234   my_button/ctr_q<19>
                                                       my_button/ctr_q<17>_rt
                                                       my_button/Mcount_ctr_q_xor<19>
                                                       my_button/ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point my_button/ctr_q_5 (SLICE_X14Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_button/ctr_q_5 (FF)
  Destination:          my_button/ctr_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: my_button/ctr_q_5 to my_button/ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y13.BQ      Tcko                  0.200   my_button/ctr_q<7>
                                                       my_button/ctr_q_5
    SLICE_X14Y13.B5      net (fanout=3)        0.084   my_button/ctr_q<5>
    SLICE_X14Y13.CLK     Tah         (-Th)    -0.234   my_button/ctr_q<7>
                                                       my_button/ctr_q<5>_rt
                                                       my_button/Mcount_ctr_q_cy<7>
                                                       my_button/ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.434ns logic, 0.084ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: my_button/sync_q<1>/CLK
  Logical resource: my_button/Mshreg_sync_q_1/CLK
  Location pin: SLICE_X12Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: countx_q<6>/CLK
  Logical resource: countx_q_4/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.103|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1026 paths, 0 nets, and 169 connections

Design statistics:
   Minimum period:   4.103ns{1}   (Maximum frequency: 243.724MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 15 16:58:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



