
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087689                       # Number of seconds simulated
sim_ticks                                 87689029000                       # Number of ticks simulated
final_tick                                87689029000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1261011                       # Simulator instruction rate (inst/s)
host_op_rate                                  2078111                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2485446638                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662232                       # Number of bytes of host memory used
host_seconds                                    35.28                       # Real time elapsed on the host
sim_insts                                    44489695                       # Number of instructions simulated
sim_ops                                      73317824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6829                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             256908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4727250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4984158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        256908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           256908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            256908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4727250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4984158                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877738                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        175378058                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489695                       # Number of instructions committed
system.cpu.committedOps                      73317824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795900                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232450                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795900                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691523                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586393                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636605                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933065                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  175378058                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574734                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443759     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.306423                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694266                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36896                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            723.500271                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1014.306423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53425428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53425428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20847436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20847436                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794068                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26641504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26641504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26641504                       # number of overall hits
system.cpu.dcache.overall_hits::total        26641504                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30302                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30302                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22460                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        52762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        52762                       # number of overall misses
system.cpu.dcache.overall_misses::total         52762                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    871685000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    871685000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    605246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    605246000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1476931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1476931000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1476931000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1476931000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694266                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001451                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003861                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001977                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001977                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28766.583064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28766.583064                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26947.729297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26947.729297                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27992.324021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27992.324021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27992.324021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27992.324021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        34710                       # number of writebacks
system.cpu.dcache.writebacks::total             34710                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22460                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        52762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        52762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52762                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    841383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    841383000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    582786000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    582786000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1424169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1424169000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1424169000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1424169000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003861                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001977                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001977                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001977                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001977                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27766.583064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27766.583064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25947.729297                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25947.729297                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26992.324021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26992.324021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26992.324021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26992.324021                       # average overall mshr miss latency
system.cpu.dcache.replacements                  35872                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.292295                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516880                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169082.045455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.292295                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545493                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.603516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516528                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516528                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516528                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516528                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516528                       # number of overall hits
system.cpu.icache.overall_hits::total        59516528                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54070500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54070500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54070500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54070500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54070500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516880                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516880                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516880                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516880                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516880                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 153609.375000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 153609.375000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 153609.375000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 153609.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 153609.375000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 153609.375000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53718500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53718500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53718500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53718500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53718500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53718500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 152609.375000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 152609.375000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 152609.375000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 152609.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 152609.375000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 152609.375000                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.614463                       # Cycle average of tags in use
system.l2.tags.total_refs                       88617                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.652806                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      467.904836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.174192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1539.535436                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.228469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.751726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985652                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    745637                       # Number of tag accesses
system.l2.tags.data_accesses                   745637                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        34710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34710                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15851                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15851                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   152                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          13232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13232                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 13384                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13384                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                13384                       # number of overall hits
system.l2.overall_hits::total                   13384                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17070                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23512                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23864                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data              23512                       # number of overall misses
system.l2.overall_misses::total                 23864                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    380501500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     380501500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53187500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53187500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    656994000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    656994000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53187500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1037495500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1090683000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53187500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1037495500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1090683000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        34710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15866                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15866                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             36896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37248                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            36896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37248                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.000945                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000945                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.976949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976949                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.563329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.563329                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.637251                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.640679                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.637251                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.640679                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 59065.740453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59065.740453                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 151100.852273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 151100.852273                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 38488.224956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 38488.224956                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 151100.852273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 44126.212147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45704.114985                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 151100.852273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 44126.212147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45704.114985                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21380                       # number of writebacks
system.l2.writebacks::total                     21380                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          397                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           397                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17070                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23864                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       412500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       412500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    316081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    316081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     49667500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49667500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    486294000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    486294000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    802375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    852043000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    802375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    852043000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.000945                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000945                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.976949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.563329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.563329                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.637251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.640679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.637251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.640679                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        27500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        27500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 49065.740453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49065.740453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 141100.852273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 141100.852273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 28488.224956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 28488.224956                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 141100.852273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 34126.212147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 35704.114985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 141100.852273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 34126.212147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 35704.114985                       # average overall mshr miss latency
system.l2.replacements                          31357                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6330.663537                       # Cycle average of tags in use
system.l3.tags.total_refs                       45752                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6829                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.699663                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        313.266550                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6017.396987                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.038241                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.734546                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.772786                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6829                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6776                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.833618                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 374807213                       # Number of tag accesses
system.l3.tags.data_accesses                374807213                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21380                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21380                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu.data                15                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 63                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16972                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16972                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17035                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17035                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17035                       # number of overall hits
system.l3.overall_hits::total                   17035                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             450                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6477                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6829                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data               6477                       # number of overall misses
system.l3.overall_misses::total                  6829                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    244180000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     244180000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     45795500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18486000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     64281500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      45795500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     262666000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        308461500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     45795500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    262666000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       308461500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21380                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21380                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data            15                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               15                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17070                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17422                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23512                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23864                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23512                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23864                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990220                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990220                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005741                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025829                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.275476                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.286163                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.275476                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.286163                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 38278.727073                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 38278.727073                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 130100.852273                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 188632.653061                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142847.777778                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 130100.852273                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 40553.651382                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 45169.351296                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 130100.852273                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 40553.651382                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 45169.351296                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          450                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6477                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6829                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6477                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6829                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    142116000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    142116000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     40163500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     16918000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     57081500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     40163500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    159034000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    199197500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     40163500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    159034000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    199197500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990220                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990220                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005741                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025829                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.275476                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.286163                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.275476                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.286163                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 22278.727073                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 22278.727073                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 114100.852273                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 172632.653061                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 126847.777778                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 114100.852273                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 24553.651382                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 29169.351296                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 114100.852273                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 24553.651382                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 29169.351296                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          6829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                450                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           450                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6829                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6833000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34149000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        89029                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10291                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             30654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56090                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11139                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15866                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15866                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6594                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       141396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                142143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4582784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4608064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31357                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1368320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            84471                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.121829                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  74180     87.82%     87.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10291     12.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              84471                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           79267500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87689029000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17422                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21380                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             493                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17422                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        69631                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2895616                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            45752                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  45752    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              45752                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44256000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          35803500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
