{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:53:30 2020 " "Info: Processing started: Wed Apr 08 17:53:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_PSG -c Digital_PSG " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_PSG -c Digital_PSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 9 9 " "Info: Found 9 design units, including 9 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 DAC " "Info: Found entity 2: DAC" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 clock_synth " "Info: Found entity 3: clock_synth" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 102 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 clock_synth_low " "Info: Found entity 4: clock_synth_low" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 triangle_synth " "Info: Found entity 5: triangle_synth" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 136 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 sawtooth_synth " "Info: Found entity 6: sawtooth_synth" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 149 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 pulse_synth " "Info: Found entity 7: pulse_synth" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 159 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 noise_synth " "Info: Found entity 8: noise_synth" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 163 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 sine_synth " "Info: Found entity 9: sine_synth" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 184 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synth clock_synth:csynth0 " "Info: Elaborating entity \"clock_synth\" for hierarchy \"clock_synth:csynth0\"" {  } { { "toplevel.v" "csynth0" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:DAC0_inst " "Info: Elaborating entity \"DAC\" for hierarchy \"DAC:DAC0_inst\"" {  } { { "toplevel.v" "DAC0_inst" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangle_synth triangle_synth:tsynth0 " "Info: Elaborating entity \"triangle_synth\" for hierarchy \"triangle_synth:tsynth0\"" {  } { { "toplevel.v" "tsynth0" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_synth pulse_synth:psynth0 " "Info: Elaborating entity \"pulse_synth\" for hierarchy \"pulse_synth:psynth0\"" {  } { { "toplevel.v" "psynth0" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noise_synth noise_synth:nsynth0 " "Info: Elaborating entity \"noise_synth\" for hierarchy \"noise_synth:nsynth0\"" {  } { { "toplevel.v" "nsynth0" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth_synth sawtooth_synth:ssynth1 " "Info: Elaborating entity \"sawtooth_synth\" for hierarchy \"sawtooth_synth:ssynth1\"" {  } { { "toplevel.v" "ssynth1" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synth_low clock_synth_low:csynth2 " "Info: Elaborating entity \"clock_synth_low\" for hierarchy \"clock_synth_low:csynth2\"" {  } { { "toplevel.v" "csynth2" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_synth sine_synth:isynth2 " "Info: Elaborating entity \"sine_synth\" for hierarchy \"sine_synth:isynth2\"" {  } { { "toplevel.v" "isynth2" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Info: Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "323 " "Info: Implemented 323 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:53:44 2020 " "Info: Processing ended: Wed Apr 08 17:53:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:53:46 2020 " "Info: Processing started: Wed Apr 08 17:53:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_PSG EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"Digital_PSG\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DEV_CLRn~ 44 " "Info: Pin ~DEV_CLRn~ is reserved at location 44" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ~DEV_CLRn~ } } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DEV_CLRn~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch0_audio\[0\] " "Info: Pin ch0_audio\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch0_audio[0] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch0_audio[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch0_audio\[1\] " "Info: Pin ch0_audio\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch0_audio[1] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch0_audio[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch0_audio\[2\] " "Info: Pin ch0_audio\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch0_audio[2] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch0_audio[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch0_audio\[3\] " "Info: Pin ch0_audio\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch0_audio[3] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch0_audio[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch1_audio\[0\] " "Info: Pin ch1_audio\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch1_audio[0] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch1_audio[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch1_audio\[1\] " "Info: Pin ch1_audio\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch1_audio[1] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch1_audio[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch1_audio\[2\] " "Info: Pin ch1_audio\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch1_audio[2] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch1_audio[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch1_audio\[3\] " "Info: Pin ch1_audio\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch1_audio[3] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch1_audio[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch2_audio\[0\] " "Info: Pin ch2_audio\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch2_audio[0] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch2_audio[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch2_audio\[1\] " "Info: Pin ch2_audio\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch2_audio[1] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch2_audio[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch2_audio\[2\] " "Info: Pin ch2_audio\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch2_audio[2] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch2_audio[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ch2_audio\[3\] " "Info: Pin ch2_audio\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { ch2_audio[3] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ch2_audio[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[0] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { clk } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { address[0] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { address[1] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Info: Pin address\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { address[2] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Info: Pin wr not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { wr } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Info: Pin address\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { address[3] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[1] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[2] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[3] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[7] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[5] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[4] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/81/quartus/bin/pin_planner.ppl" { data[6] } } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 14 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 14" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 13 12 0 " "Info: Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 13 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 36 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Info: Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 0 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Info: Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "18.605 ns register pin " "Info: Estimated most critical path is register to pin delay of 18.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns triangle_synth:tsynth0\|triangle\[2\] 1 REG LAB_X7_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y4; Fanout = 8; REG Node = 'triangle_synth:tsynth0\|triangle\[2\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { triangle_synth:tsynth0|triangle[2] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.978 ns) 2.330 ns pulse_synth:psynth0\|LessThan0~141 2 COMB LAB_X6_Y4 1 " "Info: 2: + IC(1.352 ns) + CELL(0.978 ns) = 2.330 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~141'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { triangle_synth:tsynth0|triangle[2] pulse_synth:psynth0|LessThan0~141 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.453 ns pulse_synth:psynth0\|LessThan0~136 3 COMB LAB_X6_Y4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.453 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~136'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pulse_synth:psynth0|LessThan0~141 pulse_synth:psynth0|LessThan0~136 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.576 ns pulse_synth:psynth0\|LessThan0~131 4 COMB LAB_X6_Y4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.576 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~131'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pulse_synth:psynth0|LessThan0~136 pulse_synth:psynth0|LessThan0~131 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.699 ns pulse_synth:psynth0\|LessThan0~126 5 COMB LAB_X6_Y4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 2.699 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~126'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 3.098 ns pulse_synth:psynth0\|LessThan0~121 6 COMB LAB_X6_Y4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 3.098 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~121'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 4.332 ns pulse_synth:psynth0\|LessThan0~104 7 COMB LAB_X6_Y4 8 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 4.332 ns; Loc. = LAB_X6_Y4; Fanout = 8; COMB Node = 'pulse_synth:psynth0\|LessThan0~104'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.465 ns) + CELL(0.914 ns) 6.711 ns Mux5~131 8 COMB LAB_X7_Y2 1 " "Info: 8: + IC(1.465 ns) + CELL(0.914 ns) = 6.711 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'Mux5~131'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { pulse_synth:psynth0|LessThan0~104 Mux5~131 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.914 ns) 7.967 ns Mux5~132 9 COMB LAB_X7_Y2 1 " "Info: 9: + IC(0.342 ns) + CELL(0.914 ns) = 7.967 ns; Loc. = LAB_X7_Y2; Fanout = 1; COMB Node = 'Mux5~132'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { Mux5~131 Mux5~132 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.003 ns) + CELL(1.099 ns) 11.069 ns DAC:DAC0_inst\|LessThan0~157 10 COMB LAB_X5_Y2 1 " "Info: 10: + IC(2.003 ns) + CELL(1.099 ns) = 11.069 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|LessThan0~157'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { Mux5~132 DAC:DAC0_inst|LessThan0~157 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 12.303 ns DAC:DAC0_inst\|LessThan0~130 11 COMB LAB_X5_Y2 4 " "Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 12.303 ns; Loc. = LAB_X5_Y2; Fanout = 4; COMB Node = 'DAC:DAC0_inst\|LessThan0~130'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { DAC:DAC0_inst|LessThan0~157 DAC:DAC0_inst|LessThan0~130 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.914 ns) 14.653 ns DAC:DAC0_inst\|audio\[3\] 12 COMB LAB_X5_Y3 1 " "Info: 12: + IC(1.436 ns) + CELL(0.914 ns) = 14.653 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|audio\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.350 ns" { DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.630 ns) + CELL(2.322 ns) 18.605 ns ch0_audio\[3\] 13 PIN PIN_64 0 " "Info: 13: + IC(1.630 ns) + CELL(2.322 ns) = 18.605 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'ch0_audio\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.952 ns" { DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.377 ns ( 55.78 % ) " "Info: Total cell delay = 10.377 ns ( 55.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.228 ns ( 44.22 % ) " "Info: Total interconnect delay = 8.228 ns ( 44.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.605 ns" { triangle_synth:tsynth0|triangle[2] pulse_synth:psynth0|LessThan0~141 pulse_synth:psynth0|LessThan0~136 pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 Mux5~131 Mux5~132 DAC:DAC0_inst|LessThan0~157 DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "27 " "Info: Average interconnect usage is 27% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:54:05 2020 " "Info: Processing ended: Wed Apr 08 17:54:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:54:08 2020 " "Info: Processing started: Wed Apr 08 17:54:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:54:10 2020 " "Info: Processing ended: Wed Apr 08 17:54:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:54:12 2020 " "Info: Processing started: Wed Apr 08 17:54:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register triangle_synth:tsynth0\|triangle\[4\] register triangle_synth:tsynth0\|counter_dir 122.22 MHz 8.182 ns Internal " "Info: Clock \"clk\" has Internal fmax of 122.22 MHz between source register \"triangle_synth:tsynth0\|triangle\[4\]\" and destination register \"triangle_synth:tsynth0\|counter_dir\" (period= 8.182 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.473 ns + Longest register register " "Info: + Longest register to register delay is 7.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns triangle_synth:tsynth0\|triangle\[4\] 1 REG LC_X7_Y4_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = 'triangle_synth:tsynth0\|triangle\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(0.511 ns) 3.198 ns triangle_synth:tsynth0\|Equal1~89 2 COMB LC_X7_Y2_N3 1 " "Info: 2: + IC(2.687 ns) + CELL(0.511 ns) = 3.198 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'triangle_synth:tsynth0\|Equal1~89'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { triangle_synth:tsynth0|triangle[4] triangle_synth:tsynth0|Equal1~89 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.511 ns) 5.477 ns triangle_synth:tsynth0\|Equal1~90 3 COMB LC_X3_Y2_N8 1 " "Info: 3: + IC(1.768 ns) + CELL(0.511 ns) = 5.477 ns; Loc. = LC_X3_Y2_N8; Fanout = 1; COMB Node = 'triangle_synth:tsynth0\|Equal1~90'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { triangle_synth:tsynth0|Equal1~89 triangle_synth:tsynth0|Equal1~90 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.804 ns) 7.473 ns triangle_synth:tsynth0\|counter_dir 4 REG LC_X4_Y2_N3 25 " "Info: 4: + IC(1.192 ns) + CELL(0.804 ns) = 7.473 ns; Loc. = LC_X4_Y2_N3; Fanout = 25; REG Node = 'triangle_synth:tsynth0\|counter_dir'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { triangle_synth:tsynth0|Equal1~90 triangle_synth:tsynth0|counter_dir } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 24.43 % ) " "Info: Total cell delay = 1.826 ns ( 24.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.647 ns ( 75.57 % ) " "Info: Total interconnect delay = 5.647 ns ( 75.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.473 ns" { triangle_synth:tsynth0|triangle[4] triangle_synth:tsynth0|Equal1~89 triangle_synth:tsynth0|Equal1~90 triangle_synth:tsynth0|counter_dir } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.473 ns" { triangle_synth:tsynth0|triangle[4] {} triangle_synth:tsynth0|Equal1~89 {} triangle_synth:tsynth0|Equal1~90 {} triangle_synth:tsynth0|counter_dir {} } { 0.000ns 2.687ns 1.768ns 1.192ns } { 0.000ns 0.511ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns triangle_synth:tsynth0\|counter_dir 2 REG LC_X4_Y2_N3 25 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y2_N3; Fanout = 25; REG Node = 'triangle_synth:tsynth0\|counter_dir'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk triangle_synth:tsynth0|counter_dir } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|counter_dir } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|counter_dir {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns triangle_synth:tsynth0\|triangle\[4\] 2 REG LC_X7_Y4_N4 7 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = 'triangle_synth:tsynth0\|triangle\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|triangle[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|counter_dir } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|counter_dir {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|triangle[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 137 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.473 ns" { triangle_synth:tsynth0|triangle[4] triangle_synth:tsynth0|Equal1~89 triangle_synth:tsynth0|Equal1~90 triangle_synth:tsynth0|counter_dir } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.473 ns" { triangle_synth:tsynth0|triangle[4] {} triangle_synth:tsynth0|Equal1~89 {} triangle_synth:tsynth0|Equal1~90 {} triangle_synth:tsynth0|counter_dir {} } { 0.000ns 2.687ns 1.768ns 1.192ns } { 0.000ns 0.511ns 0.511ns 0.804ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|counter_dir } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|counter_dir {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|triangle[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ch1_freq\[6\] wr clk 6.291 ns register " "Info: tsu for register \"ch1_freq\[6\]\" (data pin = \"wr\", clock pin = \"clk\") is 6.291 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.306 ns + Longest pin register " "Info: + Longest pin to register delay is 9.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns wr 1 PIN PIN_7 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_7; Fanout = 4; PIN Node = 'wr'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.914 ns) 4.598 ns Decoder0~104 2 COMB LC_X5_Y3_N2 8 " "Info: 2: + IC(2.552 ns) + CELL(0.914 ns) = 4.598 ns; Loc. = LC_X5_Y3_N2; Fanout = 8; COMB Node = 'Decoder0~104'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.466 ns" { wr Decoder0~104 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.200 ns) 7.381 ns Decoder0~112 3 COMB LC_X4_Y1_N6 8 " "Info: 3: + IC(2.583 ns) + CELL(0.200 ns) = 7.381 ns; Loc. = LC_X4_Y1_N6; Fanout = 8; COMB Node = 'Decoder0~112'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { Decoder0~104 Decoder0~112 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(1.243 ns) 9.306 ns ch1_freq\[6\] 4 REG LC_X4_Y1_N4 1 " "Info: 4: + IC(0.682 ns) + CELL(1.243 ns) = 9.306 ns; Loc. = LC_X4_Y1_N4; Fanout = 1; REG Node = 'ch1_freq\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { Decoder0~112 ch1_freq[6] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.489 ns ( 37.49 % ) " "Info: Total cell delay = 3.489 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.817 ns ( 62.51 % ) " "Info: Total interconnect delay = 5.817 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.306 ns" { wr Decoder0~104 Decoder0~112 ch1_freq[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.306 ns" { wr {} wr~combout {} Decoder0~104 {} Decoder0~112 {} ch1_freq[6] {} } { 0.000ns 0.000ns 2.552ns 2.583ns 0.682ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ch1_freq\[6\] 2 REG LC_X4_Y1_N4 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y1_N4; Fanout = 1; REG Node = 'ch1_freq\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ch1_freq[6] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch1_freq[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch1_freq[6] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.306 ns" { wr Decoder0~104 Decoder0~112 ch1_freq[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.306 ns" { wr {} wr~combout {} Decoder0~104 {} Decoder0~112 {} ch1_freq[6] {} } { 0.000ns 0.000ns 2.552ns 2.583ns 0.682ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch1_freq[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch1_freq[6] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ch0_audio\[3\] triangle_synth:tsynth0\|triangle\[4\] 21.832 ns register " "Info: tco from clock \"clk\" to destination pin \"ch0_audio\[3\]\" through register \"triangle_synth:tsynth0\|triangle\[4\]\" is 21.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns triangle_synth:tsynth0\|triangle\[4\] 2 REG LC_X7_Y4_N4 7 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = 'triangle_synth:tsynth0\|triangle\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|triangle[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 138 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.108 ns + Longest register pin " "Info: + Longest register to pin delay is 18.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns triangle_synth:tsynth0\|triangle\[4\] 1 REG LC_X7_Y4_N4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N4; Fanout = 7; REG Node = 'triangle_synth:tsynth0\|triangle\[4\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.978 ns) 2.907 ns pulse_synth:psynth0\|LessThan0~131 2 COMB LC_X6_Y4_N2 1 " "Info: 2: + IC(1.929 ns) + CELL(0.978 ns) = 2.907 ns; Loc. = LC_X6_Y4_N2; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~131'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { triangle_synth:tsynth0|triangle[4] pulse_synth:psynth0|LessThan0~131 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.030 ns pulse_synth:psynth0\|LessThan0~126 3 COMB LC_X6_Y4_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.030 ns; Loc. = LC_X6_Y4_N3; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~126'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.291 ns pulse_synth:psynth0\|LessThan0~121 4 COMB LC_X6_Y4_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.261 ns) = 3.291 ns; Loc. = LC_X6_Y4_N4; Fanout = 1; COMB Node = 'pulse_synth:psynth0\|LessThan0~121'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 4.266 ns pulse_synth:psynth0\|LessThan0~104 5 COMB LC_X6_Y4_N7 8 " "Info: 5: + IC(0.000 ns) + CELL(0.975 ns) = 4.266 ns; Loc. = LC_X6_Y4_N7; Fanout = 8; COMB Node = 'pulse_synth:psynth0\|LessThan0~104'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.970 ns) + CELL(0.200 ns) 6.436 ns Mux4~131 6 COMB LC_X7_Y2_N0 1 " "Info: 6: + IC(1.970 ns) + CELL(0.200 ns) = 6.436 ns; Loc. = LC_X7_Y2_N0; Fanout = 1; COMB Node = 'Mux4~131'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { pulse_synth:psynth0|LessThan0~104 Mux4~131 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.941 ns Mux4~132 7 COMB LC_X7_Y2_N1 2 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 6.941 ns; Loc. = LC_X7_Y2_N1; Fanout = 2; COMB Node = 'Mux4~132'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux4~131 Mux4~132 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.886 ns) + CELL(0.978 ns) 9.805 ns DAC:DAC0_inst\|LessThan0~152 8 COMB LC_X5_Y2_N5 1 " "Info: 8: + IC(1.886 ns) + CELL(0.978 ns) = 9.805 ns; Loc. = LC_X5_Y2_N5; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|LessThan0~152'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { Mux4~132 DAC:DAC0_inst|LessThan0~152 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.928 ns DAC:DAC0_inst\|LessThan0~147 9 COMB LC_X5_Y2_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 9.928 ns; Loc. = LC_X5_Y2_N6; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|LessThan0~147'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DAC:DAC0_inst|LessThan0~152 DAC:DAC0_inst|LessThan0~147 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.051 ns DAC:DAC0_inst\|LessThan0~142 10 COMB LC_X5_Y2_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 10.051 ns; Loc. = LC_X5_Y2_N7; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|LessThan0~142'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DAC:DAC0_inst|LessThan0~147 DAC:DAC0_inst|LessThan0~142 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 10.174 ns DAC:DAC0_inst\|LessThan0~137 11 COMB LC_X5_Y2_N8 1 " "Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 10.174 ns; Loc. = LC_X5_Y2_N8; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|LessThan0~137'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DAC:DAC0_inst|LessThan0~142 DAC:DAC0_inst|LessThan0~137 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 10.989 ns DAC:DAC0_inst\|LessThan0~130 12 COMB LC_X5_Y2_N9 4 " "Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 10.989 ns; Loc. = LC_X5_Y2_N9; Fanout = 4; COMB Node = 'DAC:DAC0_inst\|LessThan0~130'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { DAC:DAC0_inst|LessThan0~137 DAC:DAC0_inst|LessThan0~130 } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.839 ns) + CELL(0.200 ns) 14.028 ns DAC:DAC0_inst\|audio\[3\] 13 COMB LC_X5_Y3_N1 1 " "Info: 13: + IC(2.839 ns) + CELL(0.200 ns) = 14.028 ns; Loc. = LC_X5_Y3_N1; Fanout = 1; COMB Node = 'DAC:DAC0_inst\|audio\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.039 ns" { DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(2.322 ns) 18.108 ns ch0_audio\[3\] 14 PIN PIN_64 0 " "Info: 14: + IC(1.758 ns) + CELL(2.322 ns) = 18.108 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'ch0_audio\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.080 ns" { DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.421 ns ( 40.98 % ) " "Info: Total cell delay = 7.421 ns ( 40.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.687 ns ( 59.02 % ) " "Info: Total interconnect delay = 10.687 ns ( 59.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.108 ns" { triangle_synth:tsynth0|triangle[4] pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 Mux4~131 Mux4~132 DAC:DAC0_inst|LessThan0~152 DAC:DAC0_inst|LessThan0~147 DAC:DAC0_inst|LessThan0~142 DAC:DAC0_inst|LessThan0~137 DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.108 ns" { triangle_synth:tsynth0|triangle[4] {} pulse_synth:psynth0|LessThan0~131 {} pulse_synth:psynth0|LessThan0~126 {} pulse_synth:psynth0|LessThan0~121 {} pulse_synth:psynth0|LessThan0~104 {} Mux4~131 {} Mux4~132 {} DAC:DAC0_inst|LessThan0~152 {} DAC:DAC0_inst|LessThan0~147 {} DAC:DAC0_inst|LessThan0~142 {} DAC:DAC0_inst|LessThan0~137 {} DAC:DAC0_inst|LessThan0~130 {} DAC:DAC0_inst|audio[3] {} ch0_audio[3] {} } { 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 1.970ns 0.305ns 1.886ns 0.000ns 0.000ns 0.000ns 0.000ns 2.839ns 1.758ns } { 0.000ns 0.978ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk triangle_synth:tsynth0|triangle[4] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} triangle_synth:tsynth0|triangle[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.108 ns" { triangle_synth:tsynth0|triangle[4] pulse_synth:psynth0|LessThan0~131 pulse_synth:psynth0|LessThan0~126 pulse_synth:psynth0|LessThan0~121 pulse_synth:psynth0|LessThan0~104 Mux4~131 Mux4~132 DAC:DAC0_inst|LessThan0~152 DAC:DAC0_inst|LessThan0~147 DAC:DAC0_inst|LessThan0~142 DAC:DAC0_inst|LessThan0~137 DAC:DAC0_inst|LessThan0~130 DAC:DAC0_inst|audio[3] ch0_audio[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.108 ns" { triangle_synth:tsynth0|triangle[4] {} pulse_synth:psynth0|LessThan0~131 {} pulse_synth:psynth0|LessThan0~126 {} pulse_synth:psynth0|LessThan0~121 {} pulse_synth:psynth0|LessThan0~104 {} Mux4~131 {} Mux4~132 {} DAC:DAC0_inst|LessThan0~152 {} DAC:DAC0_inst|LessThan0~147 {} DAC:DAC0_inst|LessThan0~142 {} DAC:DAC0_inst|LessThan0~137 {} DAC:DAC0_inst|LessThan0~130 {} DAC:DAC0_inst|audio[3] {} ch0_audio[3] {} } { 0.000ns 1.929ns 0.000ns 0.000ns 0.000ns 1.970ns 0.305ns 1.886ns 0.000ns 0.000ns 0.000ns 0.000ns 2.839ns 1.758ns } { 0.000ns 0.978ns 0.123ns 0.261ns 0.975ns 0.200ns 0.200ns 0.978ns 0.123ns 0.123ns 0.123ns 0.815ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ch2_freq\[1\] data\[1\] clk -1.226 ns register " "Info: th for register \"ch2_freq\[1\]\" (data pin = \"data\[1\]\", clock pin = \"clk\") is -1.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_14 187 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_14; Fanout = 187; CLK Node = 'clk'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns ch2_freq\[1\] 2 REG LC_X6_Y1_N1 1 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X6_Y1_N1; Fanout = 1; REG Node = 'ch2_freq\[1\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk ch2_freq[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch2_freq[1] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch2_freq[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.795 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns data\[1\] 1 PIN PIN_47 11 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_47; Fanout = 11; PIN Node = 'data\[1\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.602 ns) + CELL(1.061 ns) 4.795 ns ch2_freq\[1\] 2 REG LC_X6_Y1_N1 1 " "Info: 2: + IC(2.602 ns) + CELL(1.061 ns) = 4.795 ns; Loc. = LC_X6_Y1_N1; Fanout = 1; REG Node = 'ch2_freq\[1\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { data[1] ch2_freq[1] } "NODE_NAME" } } { "toplevel.v" "" { Text "D:/Documents and Settings/Win2K/My Documents/PSG/toplevel.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 45.74 % ) " "Info: Total cell delay = 2.193 ns ( 45.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.602 ns ( 54.26 % ) " "Info: Total interconnect delay = 2.602 ns ( 54.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { data[1] ch2_freq[1] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { data[1] {} data[1]~combout {} ch2_freq[1] {} } { 0.000ns 0.000ns 2.602ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk ch2_freq[1] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} ch2_freq[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.795 ns" { data[1] ch2_freq[1] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.795 ns" { data[1] {} data[1]~combout {} ch2_freq[1] {} } { 0.000ns 0.000ns 2.602ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "114 " "Info: Peak virtual memory: 114 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:54:18 2020 " "Info: Processing ended: Wed Apr 08 17:54:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 17:54:20 2020 " "Info: Processing started: Wed Apr 08 17:54:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Digital_PSG -c Digital_PSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Digital_PSG.vo Digital_PSG_v.sdo D:/Documents and Settings/Win2K/My Documents/PSG/simulation/modelsim/ simulation " "Info: Generated files \"Digital_PSG.vo\" and \"Digital_PSG_v.sdo\" in directory \"D:/Documents and Settings/Win2K/My Documents/PSG/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Digital_PSG.vo Digital_PSG_v.sdo D:/Documents and Settings/Win2K/My Documents/PSG/timing/primetime/ timing analysis " "Info: Generated files \"Digital_PSG.vo\" and \"Digital_PSG_v.sdo\" in directory \"D:/Documents and Settings/Win2K/My Documents/PSG/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 0}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 0}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file D:/Documents and Settings/Win2K/My Documents/PSG/timing/primetime/Digital_PSG_pt_v.tcl " "Info: Generated PrimeTime Tcl script file D:/Documents and Settings/Win2K/My Documents/PSG/timing/primetime/Digital_PSG_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "107 " "Info: Peak virtual memory: 107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 17:54:23 2020 " "Info: Processing ended: Wed Apr 08 17:54:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
