# vsim top_tb 
# Start time: 17:18:17 on Aug 13,2024
# ** Error: (vsim-3170) Could not find 'top_tb'.
#         Searched libraries:
#             C:/Users/Rao/Desktop/RISC-V Single Cycle Core in Verilog/src/work
# Error loading design
# End time: 17:18:19 on Aug 13,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 0
