// Seed: 4237251512
module module_0;
  wire id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd18,
    parameter id_12 = 32'd17,
    parameter id_18 = 32'd36,
    parameter id_5  = 32'd63
) (
    input wire _id_0,
    output uwire id_1,
    output wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    input supply1 _id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wor id_8,
    output wor id_9,
    input supply0 id_10,
    output logic id_11
    , id_15,
    input supply0 _id_12,
    input tri0 id_13
);
  assign id_15 = 1;
  always_comb @(-1 or posedge id_7 == id_3) begin : LABEL_0
    {-1, 1} <= id_0;
  end
  assign id_9 = -1;
  module_0 modCall_1 ();
  logic [id_12 : id_5] id_16;
  ;
  wire id_17;
  assign id_15 = id_0;
  assign id_16[1] = -1;
  initial id_11 = id_16;
  wire [-1 : id_0] _id_18;
  wire [1 : id_18  !=?  1 'b0] id_19;
  logic [id_5 : 1] id_20;
  ;
  assign id_15 = id_19 - id_15;
  logic id_21;
endmodule
