strict digraph "" {
	node [label="\N"];
	"4000:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f44f6ae5410>",
		def_var="['error_capture_code_segment']",
		fillcolor=deepskyblue,
		label="4000:AS
error_capture_code_segment[0] = rx_idle | rx_ide | rx_id2 & (bit_cnt < 6'd13) | rx_r1 | rx_r0 | rx_dlc | rx_ack | rx_ack_\
lim | error_frame & node_error_active;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rx_idle', 'rx_ide', 'rx_id2', 'bit_cnt', 'rx_r1', 'rx_r0', 'rx_dlc', 'rx_ack', 'rx_ack_lim', 'error_frame', 'node_error_active']"];
}
