================================================================================ 
Commit: bb887529f61c75ecb9fe34b16dc432cd777c5125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 21:07:17 2022 +0530 
-------------------------------------------------------------------------------- 
Removed redundant files.
Updated files for MRC with support of ADL N

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSS18RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS18Rvp.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/postbuild.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsTglLp.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesTgl.h
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_b0670_0000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_80_906a3_00000409.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuPowerMgmt.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiComponentName.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3a5080c647a3c7116df650715d681c80ac4f6f14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:41 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL  P/M/N GOP 1047.

Hsd-es-id: N/A
Original commit date: Fri Feb 4 12:59:58 2022 +0530
Change-Id: If0d240726ac1735243a0dede3bbff73f926c1bf7
Original commit hash: 2b527bb6d1eda35edcbae34b13fc3ec3e5a49c28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: d13920b29ab3d039d448487948dc3af28e6076c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] BIOS always read constant value from EC through port 62

Check GPE0 BIT14 for lid status change.
Only query EC while the status got changed, otherwise return saved PCD.
This BIOS change needs EC to support wake# virtual wire from index4 based on lid status.

Hsd-es-id: 16015744402
Original commit date: Thu Feb 3 12:54:02 2022 +0530
Change-Id: I20fbef00f63bf61419b26172ceae1d5437b628a9
Original commit hash: bfe3ccb45385fd18b0f19992abe35b9bb0f305f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/GopPolicyInitDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 7535abb8207df5ea16b8d8e16f88de5e99536468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Fix KW reported issues for CPU

Hsd-es-id: 16015739826
Original commit date: Thu Feb 3 20:18:06 2022 +0530
Change-Id: I6b380cde3b5a54f764268e5dfb4b8230f5b2527b
Original commit hash: 9b48eceaa0ea8479cf7eaadf108daa35c7272a05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuSpecificFeaturesLib/PeiCpuSpecificFeatures.c

================================================================================ 
Commit: c6497e97e876c6e315d609dd9166eac3cc4808cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3064_01

Hsd-es-id: N/A
Original commit date: Thu Feb 3 09:11:50 2022 -0800
Change-Id: I8193a91766d7b14062d38973b64db910f7513f51
Original commit hash: 751ff25d38fe6c39c1962dd8b47bb9e7450a840d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8d9807868ed61d66f7e063a32445b9f764b9d87d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3064_00

Hsd-es-id: N/A
Original commit date: Thu Feb 3 08:48:57 2022 -0800
Change-Id: I7f03c4cfc8dfa94abe22bea9f3121af9f1d297ce
Original commit hash: bf7de9e95e4a76aa513e009edd902112d9d13028

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b3aba943f4e801035d435c0e15a4e499b8d90cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 3 07:39:26 2022 -0800
Change-Id: I17c78072436fee6cee8b28632b201ba995053341
Original commit hash: 296f4514f6d24384214a91b76c81523ef8f55438

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d8585b225af7d07b800ff93ddb6a7cbc365a89c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000417

Hsd-es-id: N/A
Original commit date: Thu Feb 3 13:34:43 2022 +0530
Change-Id: Id0d9021b3bcaf80738b18141d16c550c032d62f7
Original commit hash: dcf1943268b1b3110bcc0701ad4425080e48f585

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 19735db2375084c6fc62b9dc42b008be311d76d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3063_01

Hsd-es-id: N/A
Original commit date: Wed Feb 2 09:11:10 2022 -0800
Change-Id: I42aeb1f698f50384249090beb28f9bd7ba4cfe29
Original commit hash: 566f131c32088dc676a20ec8d99890c85443bd86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 012cd913121421528f82695a939ed6196c3d8d86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3063_00

Hsd-es-id: N/A
Original commit date: Wed Feb 2 08:48:59 2022 -0800
Change-Id: I96b3d276e6dc48cb7a2e1e83c0608e61faf2d836
Original commit hash: b68fa6c59d28e878baac220f1c765461d57aeb25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d197aa1b73ca85c4535e53de40a636cfaa558e1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Adding MeExtMeasurement driver for ADLN.

CSME Extended Measured boot feature is POR for ADLN

Hsd-es-id: 16015680647
Original commit date: Tue Feb 1 14:47:36 2022 +0530
Change-Id: Ic09e9b53d78902cad063bf5ed1b7149bad68206a
Original commit hash: c6acde1a9b7e495324cf0d5774ac7c93cfc06a17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 031c5855dc4b5179d7a267a4cd63e4fd982fa6eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:43:02 2022 +0530 
-------------------------------------------------------------------------------- 
[E3 Server] Follow SMBus 3.0 industry spec to fix SMBDAT low timeout issue.

Mehlow had an RCR to follow SMBus 3.0 industry spec,
This fix will resolve SMBDAT low timeout (customer issue)

Hsd-es-id: 16015668893
Original commit date: Tue Jan 25 20:36:55 2022 +0530
Change-Id: I8a9a989601a23ea4858bc22288bdc4eac3ddc94b
Original commit hash: ff16070529b43c59bc34517a10fa9b6b066432b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf

================================================================================ 
Commit: d0ed8a223884335473e06cb04a39eb4e82218a81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:59 2022 +0530 
-------------------------------------------------------------------------------- 
[E3_Server] Initial RAS Codebase Porting for Catlow

- Porting all the pkgs from Tatlow codebase
- Need to add NVS variable WheaSci in SystemAgent IP
- ASL Implementation need to

Hsd-es-id: 16015687876
Original commit date: Thu Jan 27 22:22:37 2022 +0530
Change-Id: Ief678ee4a616600e749c048d94791b0dbff32a99
Original commit hash: da634c4f7c2869b101f60847797450236bdcf331

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: fe3c35175e1de3136504f818e905c75070a8c620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Feb 1 19:18:37 2022 -0800
Change-Id: Ib27cc882f8ae1a210f5161cf98ee52fc31bdd3d6
Original commit hash: 16f2a359dd3093ff8d2efab24d9cabc5870e9fb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ecb1c5d2476f5390a17fe179dcfe5faf03cbea03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.114

(cherry picked from commit 4193e8b1251070c4d6fd5bb9e3b778232a81be75)

Tue Feb 1 21:02:02 2022 +0000
Original commit date: Tue Feb 1 21:02:02 2022 +0000
Original commit hash: c5833b43e29656df57195e0409f7cb4ed03372cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b24b782e0d5f3693748cedf436116c086b0a15ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable IBECC: Range 0 in mode 2 for all ADL SKUs.

[Issue Description]
 The In-Band ECC in operation mode 2 bug was fixed.
 Need to enable it for all SKUs.

[Resolution]
 Enable Range 0 in mode 2 for all ADL SKUs.

[Impacted Area]
 ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [x] Phy [] Both []

Hsd-es-id: 16015717225
Original commit date: Wed Feb 2 01:04:33 2022 +0530
Change-Id: Idf44e3e6abbd5db3bf26ed0661a43399408bdfa7
Original commit hash: 651a20ef82453594c5be1693cb36262efb71a29a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 10f46115088757ce53874185c0b9277579213a77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_02

Hsd-es-id: N/A
Original commit date: Tue Feb 1 09:11:23 2022 -0800
Change-Id: I371187e860f13aab6254f8f755b9ef6dbfc9ecdc
Original commit hash: c1e010518add5941756b823de6a1453416202851

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3881afa8080e50c4513a6596fcb390c6fe9572b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_01

Hsd-es-id: N/A
Original commit date: Tue Feb 1 08:50:52 2022 -0800
Change-Id: If397560b618eb43255fcdd354b0d9134a5f7d8c3
Original commit hash: c692304211a6d4ee44a8ebeee50b912b3848f78e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5988b69edb60eb3472377c383a24673bed8b6b84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3062_00

Hsd-es-id: N/A
Original commit date: Tue Feb 1 06:12:07 2022 -0800
Change-Id: Icb8b90c8607e85377be18191fee7df6ac190e649
Original commit hash: 7728e3b251c9af2eeee1b114a1cc6b1b416a56ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 921a27de60fcc1d96221589d4d0c98a3bf2ccf22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Aligning the ADLN GCC flashmap to increase size for FSP-M.

Aligning the ADLN GCC flashmap to resolve FSP_GCC_Wrapper_API_VS_Debug_ADLN build error.

Hsd-es-id: NA
Original commit date: Tue Feb 1 16:55:38 2022 +0530
Change-Id: I1c7c0c668c0d65a626d7490a03532d593b11dacc
Original commit hash: 18f7a4d027d7f29c4f3624590c1d120289995815

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGccAdlN.fdf

================================================================================ 
Commit: 9750d1f2606c88d597abe5d8aaf6204fa3780514 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:24 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] LPE PET events are logged in AMT Event Log

Hsd-es-id: 22014392480
Original commit date: Wed Dec 22 15:09:55 2021 +0530
Change-Id: If154a599f353cbfe3e980166045c60a4b95f04d9
Original commit hash: 6234a2a070cdcc990bde8aa05f883b006d92cc18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: f9d7ac9a0f13fa7198c938facffed0b2bb223ca0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.113

(cherry picked from commit 607ef9faf0c77d66776712ee2aed566ebaff0b3d)

Tue Feb 1 06:42:36 2022 +0000
Original commit date: Tue Feb 1 06:42:36 2022 +0000
Original commit hash: 1a0cf9d19142500acdf0d7d888bf03feaf6fe598

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d02afe4bc76d44e0800d8518b3285d6e2251a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015692035][ADL-P ADL-M | LP5] ECT optimizations to reduce MRC boot time

[Issue Description]
ECT EalryCsCmd2D algorithm sweeps 256 PIs in steps of 16 for both CS and CMD resulting in more boot time.
CS trained value is not centered properly if left edge of CS sweep saturated in both ECT and LCT.

[Resolution]
1) Increase EalryCsCmd 2D step size to 32 to reduce boot time and EarlyChipSelect 1D sweep training step
   introduced to find better CS eye.
2) Update CADB buffer values and CADB Clock ratio to make CS signal one full CK wide in CADB mode on Gear4.
3) Added logic to check if left edge of CS sweep is saturated in both ECT and LCT and align CS to 0.5 CK
   towards left from right edge of CS eye.

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
PHY

Hsd-es-id: 16015692035
Original commit date: Thu Oct 14 08:31:54 2021 +0530
Change-Id: I049ea8942afb8766d0390b615a28f476d2ad7d94
Original commit hash: ebe0cd2948c6fab7d91be77d1e94edef940381c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d41ca1e025c40f02f7ba1afc369d84b9e724a076 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_02

Hsd-es-id: N/A
Original commit date: Mon Jan 31 21:27:39 2022 -0800
Change-Id: Ia7acca6cf3870a393daecf6556094d948d08bfb4
Original commit hash: 7b70ce4106e3fbd2b46aea47a04a6a446b9e1d45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 54c5539f295540142a8923a0a24a5a272cedb18c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_01

Hsd-es-id: N/A
Original commit date: Mon Jan 31 09:11:56 2022 -0800
Change-Id: If02532277928d21e7b18305b71103678f93fdfa8
Original commit hash: 56a67f6e14819f77eceb789a59883d12551ff585

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d090962284e84d6b6fd783bb871c164a49a56be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3061_00

Hsd-es-id: N/A
Original commit date: Mon Jan 31 08:50:20 2022 -0800
Change-Id: If1cdd00d885b54c5a278218719accfe0d14c53fa
Original commit hash: d5931f902f6754861d1ae0e862ef69902a913a00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1280893930b673f094f808b79e2fcd2e7e6ac66e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.112

(cherry picked from commit ce6a646fe8345c3476ed4d3af5d183220671e6a9)

Mon Jan 31 16:47:26 2022 +0000
Original commit date: Mon Jan 31 16:47:26 2022 +0000
Original commit hash: cea91dc755cf83890387bce1a2479f9467cbac2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0389a70071e9480505b30958b0fd3ea830642d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:42:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015692030][ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Software FSM update to train DCC duty cycles with both non-inverted and inverted patterns

[Issue Description]
DCC duty cycle values trained from MRC software FSM does not converged to spec limit values on some parts.

[Resolution]
Train duty cycles of buffers with both non-inverted pattern and inverted pattern and average them to get
better converged duty cycle values.

[Impacted Area]
ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Register Impacted]
PHY

Hsd-es-id: 16015692030
Original commit date: Tue Dec 7 18:57:32 2021 +0530
Change-Id: I417b8e90b84ef0d04f3cd22e21857f973321570f
Original commit hash: 9044c93129c4bb6bca9b6bb4e31371b4bc0edd2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 9bd4f96c9036a390ad0dac463df3ce7508e6bfde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 31 07:31:24 2022 -0800
Change-Id: Ib2918316fc1cdbf59dc40b688704b43b8ec7d598
Original commit hash: 1f172d0b688457d64b68bc6d8bea99e51d33bdf1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 51780ed0b599ad35f7dc10596aa5eef510721cb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Increase FSP-M FV Size 1block to meet teamcity contstrait of min 2MB spare size

Modified Flash layout for debug build

Hsd-es-id: N/A
Original commit date: Mon Jan 31 14:32:15 2022 +0530
Change-Id: I1de1f5156d780b1d22f4954beea32abf10b26afc
Original commit hash: 9de451c041c953d5d578ca2cbacf3efec6242d97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: a304650185ee22312395ee3dcb290f63222ca0d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] 6W Freq Clipping :

Disabling the bios knobs
1. RaceToHalt
2. PchEnergyReport

Hsd-es-id: 16015695701
Original commit date: Mon Jan 31 12:29:09 2022 +0530
Change-Id: I6b48a56b3ea1f79aaeaa5d75710bfd08f4fb12e8
Original commit hash: afa8af591ab8627223251b904dbfaa63f9d78f74

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: fa918521f3d1c85a522b2031af351a5d7b45518f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:32 2022 +0530 
-------------------------------------------------------------------------------- 
FspFirmwareVersionPeim: Bug fix for FSP version

FSP Version under FVI Table is mismatching with FSP Version in Bios Page

Hsd-es-id: 16015614560
Original commit date: Fri Jan 28 16:03:17 2022 +0800
Change-Id: Iac2e9ddbcdfc025faa48c0bf35ca61368dbb62a5
Original commit hash: dbdaa0d402fd1849fb7cfbfb37f32b4ccbdbe34f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: 567a8e20a54f78891d5faaa7da96514ce28f2742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:30 2022 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW04_2022
ADL P 28W - TDC Updates
ADL P 45W ICCMax Update

Hsd-es-id: 16015697958
Original commit date: Mon Jan 31 13:21:00 2022 +0530
Change-Id: I57e31f04cbc579f920cc52610acb81ef3e9529aa
Original commit hash: fe68bd4460556e283e2e84f4a9e3f74ace127c9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ae980349a394c3251b5142abf054d06446f4ee84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3057_01

Hsd-es-id: N/A
Original commit date: Sun Jan 30 09:09:24 2022 -0800
Change-Id: Ia7cb0c7ffcdd43754388a632595d996041f6baec
Original commit hash: be63e51ea04ce263f2bd59d731b6c9d1649dface

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc226477092de49894921818b2826ad37a86dcd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3057_00

Hsd-es-id: N/A
Original commit date: Sun Jan 30 08:48:35 2022 -0800
Change-Id: Idf54c48cefa8877d72c1de556e310e96d0b35b9d
Original commit hash: ad6dffa28071009d497b133f387c50936a8cd9af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 93349e6fa6701257ecefc81939ba0c510cc35dd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.111

(cherry picked from commit 741b83c2fdc538b887b91a1d1d9975a2e5d8497c)

Sun Jan 30 12:33:28 2022 +0000
Original commit date: Sun Jan 30 12:33:28 2022 +0000
Original commit hash: 518b746bc27c5b88798479a10b99e7c172fa7f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a2e086905d53560134d6d7d5f95e5eb044e2e84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010656346][ADL-P ADL-M | LP5] Adaptive FwdClk Offset Optimization version 2

[Issue Description]
  LockUi value of 5 which, is an output of FwdClk Offset, is causing margin degration in EV

[Resolution]
  It's to optimize FwdClk Offset to make it doesn't reach LockUi value > 4.
  In EarlyReadTimingCentering2D, when rerun MrcLockUiCalibration, if LockUiCount is 4 or more,  reduce Codelimit by 4 ticks.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 15010656346
Original commit date: Thu Jan 13 23:56:25 2022 +0530
Change-Id: Ie825c26977c51e3e229597dcaec4036d705e4416
Original commit hash: 8c090c2977527d573c978f2f8d0fbef9e9f2bba5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: dc5a5cdba9f750bb2e3ddfcccd0dd578a33af477 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.110

(cherry picked from commit c0e5d9045f1f80a0f972ba5c4a2a069a1fd56c7c)

Sun Jan 30 10:25:40 2022 +0000
Original commit date: Sun Jan 30 10:25:40 2022 +0000
Original commit hash: a947a2b1cfdbc2c1af4ae41864cff7ddcd02b480

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddc83f48bd92cb1324c0c032fdbdd67f48a1af62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010656340][ADL-P ADL-M | LP5] LP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Feature Description]
WCK2CK final result uses the initial rising edgeLP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Resolution]
LP5 WCK2CK leveling training uses the initial rising edge as the training result to avoid the speckling impact.

[Impacted Area]
WCK2CK

[Register Impacted]
PHY

Hsd-es-id: 15010656340
Original commit date: Thu Jan 27 16:56:32 2022 +0800
Change-Id: Ib53c304ce5dc207947c02a6e3217ffcb73fb97cf
Original commit hash: baaea79b504de5737daa7008721f40fb08dac9e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 15699baa233da47733d05e864c791ae8cd328c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jan 29 21:03:45 2022 -0800
Change-Id: I168cdfbf157bd431e37e7acf1659b94dbe9bfb16
Original commit hash: 7a9276cc292110bb5c13f522d924e39e77982d15

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0b73eb837ee26f0a4d72d8d1abcce1763b8b6488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3056_01

Hsd-es-id: N/A
Original commit date: Sat Jan 29 09:10:59 2022 -0800
Change-Id: I45eef15d1d868e24db4860916168d9d434465790
Original commit hash: 763e1516992129e0c67f04ca558a17892da605e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 92b17069fe7fe9758569a255d949de2c5838e14e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3056_00

Hsd-es-id: N/A
Original commit date: Sat Jan 29 08:51:42 2022 -0800
Change-Id: I128d46eed37c3d8e9018c109ebc4047aef5da03d
Original commit hash: c757c35f1d592676ee982dc0b27cfa517f7f84ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12400e5696438f35c589ef50ef5f189c44399849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:41:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.109

(cherry picked from commit dc265cb9d9c257a5a5679602b86f437347a7854a)

Sat Jan 29 07:46:03 2022 +0000
Original commit date: Sat Jan 29 07:46:03 2022 +0000
Original commit hash: 924c818ffdd418c8e0f7a92e460b82fb70d69312

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eeab9cc548805fa44a015ac75a54b2d41765f67c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010654838][ADL-S ADL-P ADL-M | DDR5] Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Feature Description]
Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Resolution]
Not remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence

[Impacted Area]
DDR5

[Register Impacted]
DRAM

Hsd-es-id: 15010654838
Original commit date: Sat Jan 29 00:03:16 2022 -0700
Change-Id: I672d1541ad3d75463132e8a9ba10ba2c0a91dbff
Original commit hash: 392345ff623261937c0ab210146d9db98a9797c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: b38520fd6ee6391130ec20cfd0d4f54c33df2395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 28 10:45:14 2022 -0800
Change-Id: Ice313e927c1f028467fbb799087c8e2c90d54845
Original commit hash: 50d27a91cc3315b5bdef9d51758b30e9ae43d768

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6e392fa4a007cc4bd539b4076164437b7764d170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3055_01

Hsd-es-id: N/A
Original commit date: Fri Jan 28 09:11:21 2022 -0800
Change-Id: Iaa861365dc2d388d52ea2756031e22ee83ec79bb
Original commit hash: 55029a9aa71d5407d87ac4c12919aee548774167

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 40675ed57bad0a5314147951dadc3cfc6b2320cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3055_00

Hsd-es-id: N/A
Original commit date: Fri Jan 28 08:52:17 2022 -0800
Change-Id: Ibdfe61352c0344060aa0696acc3ebff4a0e76b25
Original commit hash: f031c3ace33e8d282c0f57b20172101facb144ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb4f638847f7e2db6527fc16591f4eadbe2a9f3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:42 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] Default enable FVM for RPL-S 8161 SKUs and Default disable FVM for rest RPL SKUs

Hsd-es-id: 16015672515
Original commit date: Fri Jan 28 15:06:45 2022 +0800
Change-Id: I123f60667b91c3bd86041db92b4d6aad3ef9420a
Original commit hash: 2e45b32d2f6de2d37812236011c05cd7566a0683

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 47fe8a20a79d043acc6ac268acdcb6c609f32af9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.108

(cherry picked from commit dd1ed615a177a9a18faca2276b9fc255821ce3d0)

Fri Jan 28 14:21:22 2022 +0000
Original commit date: Fri Jan 28 14:21:22 2022 +0000
Original commit hash: 8ea641d4d99eaa8b77fc8d74cae97b9e67cf0bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c6eef046336604c120f2b51340cd4a03550e657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010651228][ADL-S | DDR5] DDR5 double size DIMM frequency limit update

[Feature Description]
DDR5 double size DIMM frequency limit update
1. Change the existing Ddr5DoubleSize2Dpc policy to be Ddr5DoubleSizeDimmPerChannel, which will inform 1 or 2 DPC when it is non-zero.
2. The max frequency for DDR5 double size DIMM 1DPC update.

[Resolution]
DDR5 double size DIMM frequency limit update
1. Change the existing Ddr5DoubleSize2Dpc policy to be Ddr5DoubleSizeDimmPerChannel, which will inform 1 or 2 DPC when it is non-zero.
2. The max frequency for DDR5 double size DIMM 1DPC update.

[Impacted Area]
DDR5 Double Size DIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010651228
Original commit date: Tue Jan 11 16:51:15 2022 -0800
Change-Id: Ie1bf43510574117fa018749a4241103f77c92fc8
Original commit hash: e5e1ae3c462995a210d78d5b41b73a364742da4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ee35819e28cc484024586242b27b48c30c8b1e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PlatSamplePkg/Features: Move the UFS PEI phase related driver

Hsd-es-id: 16015490404
Original commit date: Fri Jan 28 18:41:32 2022 +0800
Change-Id: I7d79de3074d5ec3c32607e3e6cfddaed3cc0dcc1
Original commit hash: 57a81778ddbd9ca2920fb1e010e16a73505ca512

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/DmaMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.h
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.inf
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPei.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsBlockIoPeiExtra.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.h
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.h
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.c
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.h
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.inf
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPei.uni
AlderLakePlatSamplePkg/Features/Ufs/UfsPciHcPei/UfsPciHcPeiExtra.uni
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec

================================================================================ 
Commit: bb331baa2dda872b2afd30be47ce2bd1f4dd13ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] UfsBlockIoPei: Rewrite UfsBlockIoPeimReadBlocks to make it read size decide by platform

[Description]
PC 0xF021: Assert: "PeiIoMmuMap - OUT_OF_RESOURCE"
PC 0x0C7F: Due to out of resource fail to read Obb
and Capsule backup from UFS would stack at this PC.

[Change]
1. UFS read block from device maxium transfer size decide by PcdUfsReadPeiMaxTransferSize
2. Remove the PcdVTdPeiDmaBufferSize size change
3. On ADL platform default transfer size is 64K (Value depend on DmaBufferSize)

Hsd-es-id: 16015490404
Original commit date: Fri Jan 28 14:23:42 2022 +0800
Change-Id: I285b86450f76abfd77f5e7cc2f02993f45794b88
Original commit hash: 0d846136a66021014695152b865c7477551b2362

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.c
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsBlockIoPei.inf
Features/Storage/UfsFeaturePkg/UfsBlockIoPei/UfsHci.c
Features/Storage/UfsFeaturePkg/UfsFeaturePkg.dec

================================================================================ 
Commit: 2a1ba6c597aec4cd8e477be2d9cda93a23437ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] "Current TDC current Limit" should not visible under SA VR Settings BIOS knob
and should display values under Core/IA and GT VR Settings

Hsd-es-id: 16015676845
Original commit date: Thu Jan 27 14:03:48 2022 +0530
Change-Id: I7520d5ac4040b2344de8342fe3306dc8e7497a34
Original commit hash: 8f0bcafb1fafaa5f7d27e7dd8730e85be9613e64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 1de120e6d753574e182487b312973a8893002e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:23 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc: Skip PMSYNC Messages (Upstream) with
opcode 0x1 from PCH to CPU before RESET_CPL w

Configure PM_SYNC_MODE[6] (1->0) inside PCH/PMC before RESET_CPL to skip
all PMSYNC (upstream) messages with Opcode 0x1.

Hsd-es-id: 16015641867
Original commit date: Fri Jan 28 12:53:35 2022 +0530
Change-Id: I5a83761714ad42045f6cc7de252408d9afd657fd
Original commit hash: 1ec21611b9c7ca372e634b276e08b171bacb4eb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 13f5b2054cdc1adabd7b4f92faf197bbbfb5dc4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Exposing SSDT Table for HG

Hsd-es-id: 16015670722
Original commit date: Thu Jan 6 22:45:12 2022 +0530
Change-Id: I62d25de37688a0c3d3249f16b9a3a7963b1242e3
Original commit hash: 31ce43b1fed3050e0032d62286aa88e1efbce726

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdAcpiTablePch.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AmdpxPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtifPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/AtpxSsdt.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Pch/AcpiTable/PxportPch.ASL
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/AmdAcpiTable.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Amdpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atif.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Atpx.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/AmdHgfx/Peg/AcpiTable/Pxport.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/Include/HybridGraphicsInfo.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgDxe.dsc
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: e56b9404f028d1e27f7f22a59c36c4c26651a264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:17 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] Clear Strap BIT19 to indicate the specific CPU SKU doesn't support FVM

RPLS 6+4 cross ship SKU based on RPL 8+16 & all SKUs based on ADL 8+8 & all
SKUs based on ADL 6+0 die don't support FVM. Clear Strap BIT19 to indicate
those CPU SKUs don't support FVM.

And BIOS will also hide the BIOS menu (FVM enable/disable knob, IccLimit value
Setting) for those non-support CPU SKUs.

Hsd-es-id: 15010646476
Original commit date: Fri Jan 28 09:14:58 2022 +0800
Change-Id: Ib24ca41dbd0fcf22556af4e8b05f384c9ad13727
Original commit hash: 8505a1840bfcb9dfa797f227d6757bab6e6b1a54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 1d11f25338fefee809c13e93ed03110fd6133094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Change default value for Imon slope

Hsd-es-id: 16015679005
Original commit date: Thu Jan 27 17:39:51 2022 +0530
Change-Id: Ie1dc75f589bf8faf4de4b220deaf951a108d5e30
Original commit hash: 32806a8a68f5bbc9c1744b2173b472cf3191586c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: eb485e5a5023557eb5ba844b9d7981fbc3cce1f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:11 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-N] Change default value for Imon slope"

This reverts commit e349b9a027fd051820399ed738ec7aff8b4110d4.
(cherry picked from commit a58ff2c128b0285e173eec945bd48e794b3e8001)

Fri Feb 4 13:28:24 2022 +0530
Original commit date: Fri Feb 4 13:28:24 2022 +0530
Original commit hash: d5b674c1c8cd97a28f7089e16c8c83ef93a2e0f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 5ec3dc121cc8a39f257cc0d6f8f58f849469e420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:05 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/IpBlock/Pmc: Skip PMSYNC Messages (Upstream) with"

This reverts commit 624349c30fb2fc3337365bdc353489a828b9b8eb.

Fri Feb 4 13:27:17 2022 +0530
Original commit date: Fri Feb 4 13:27:17 2022 +0530
Original commit hash: c98fc38e3abe1a0729c44e17932747096f82d507

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 138c421edb9751fb86c52431b635f27d379e3bcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:03 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] 6W Freq Clipping :"

This reverts commit eb0fc6ea6552373fad6c1d854a4116413651cca4.

Fri Feb 4 13:27:00 2022 +0530
Original commit date: Fri Feb 4 13:27:00 2022 +0530
Original commit hash: b1f2593515519a5b4f556b7208436f30f491df80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 6b745b71cb35dfc3f47c3eaadbd0d2928cec2bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:40:00 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] Updating minor version for Label"

This reverts commit fb872e5b049e7ff69f2df2c57dcb47decdf023a8.

Fri Feb 4 13:26:41 2022 +0530
Original commit date: Fri Feb 4 13:26:41 2022 +0530
Original commit hash: 13142599f82f17ab755a5c36c5d8c6c69f9a7afe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 07444bc22e99644d6aed4cd2cee3798d3fc36945 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Updating minor version for Label

Hsd-es-id: N/A
Original commit date: Mon Jan 31 15:50:28 2022 +0530
Change-Id: Ie01072f1f78a15929c0f681e5099905f8343060f
Original commit hash: fb872e5b049e7ff69f2df2c57dcb47decdf023a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b3d31f45361777a555890b965a15e9734c3039b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] 6W Freq Clipping :

Disabling the bios knobs
1. RaceToHalt
2. PchEnergyReport

Hsd-es-id: 16015695701
Original commit date: Mon Jan 31 12:29:09 2022 +0530
Change-Id: I6b48a56b3ea1f79aaeaa5d75710bfd08f4fb12e8
Original commit hash: eb0fc6ea6552373fad6c1d854a4116413651cca4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 15fec02b5deebd94f73a397d0b23d36cc6cfe1f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:51 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc: Skip PMSYNC Messages (Upstream) with
opcode 0x1 from PCH to CPU before RESET_CPL w

Configure PM_SYNC_MODE[6] (1->0) inside PCH/PMC before RESET_CPL to skip
all PMSYNC (upstream) messages with Opcode 0x1.

Hsd-es-id: 16015641867
Original commit date: Fri Jan 28 12:53:35 2022 +0530
Change-Id: I5a83761714ad42045f6cc7de252408d9afd657fd
Original commit hash: 624349c30fb2fc3337365bdc353489a828b9b8eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: cdbd81afa5b367f09c403f3069ad537d50b010b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Change default value for Imon slope

Hsd-es-id: 16015679005
Original commit date: Thu Jan 27 17:39:51 2022 +0530
Change-Id: Ie1dc75f589bf8faf4de4b220deaf951a108d5e30
Original commit hash: e349b9a027fd051820399ed738ec7aff8b4110d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: a2833a8222c6428828484aa74be6c47ab35bb77d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Final part to remove the ADLN-PO safe settings.

Reverted the below settings.
1. AcpiDebug
2. SerialPortAcpiDebug
3. UnlockGpioPads
4. PkgCStateLimit
5. PlatformDebugConsent

Hsd-es-id: NA
Original commit date: Thu Jan 27 18:16:15 2022 +0530
Change-Id: I0c5ba6507d466e5d8bffbf4ddbda32a10389505d
Original commit hash: 050cf1fcb32fd6e8d090441d25d80e0230808b47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3d556df8646999ff9674d97671e1ed56197d1821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3054_01

Hsd-es-id: N/A
Original commit date: Thu Jan 27 09:09:41 2022 -0800
Change-Id: Idb1ca5b9a27dc84d9239cfe498572f46480823a5
Original commit hash: 709f927348e453ef4335d7ad5fd64e26dc0656d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 201aa6be55aea42076c86e776d07897ca2332f67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3054_00

Hsd-es-id: N/A
Original commit date: Thu Jan 27 08:48:48 2022 -0800
Change-Id: I8e48f2edd7c3cfbc49be2f1d29baf0badfb3dd21
Original commit hash: 684a8ea05f25d052850faac021e444c091a8d682

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ce355e83cca94a7089a018b57cfbdcb2a70813f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:25 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS] Move TBT PERST GPIO init PreMem

Hsd-es-id: 15010468679
Original commit date: Fri Jan 21 17:41:01 2022 +0800
Change-Id: Ib4802b8aa3433885aadf5a6ae6d047ca5aab74b6
Original commit hash: 4935a27d0c9b1cf12e7b629eee4a2ed09d87aa01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc

================================================================================ 
Commit: 83dbf55e21e5de4818eed4df030f6ed1c5f25575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.107

(cherry picked from commit 72b12624ab9dd685aa3ffc972755cd1490870946)

Thu Jan 27 07:12:57 2022 +0000
Original commit date: Thu Jan 27 07:12:57 2022 +0000
Original commit hash: 4fc2a049ae3f485a6638da3d1ca55a858373b255

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6c6c2846706097ec162ebac1282fd800295b383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015344834][ADL-S ADL-P ADL-M | DDR5] Remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence to follow spec

[Feature Description]
Remove the DLL Reset command and mpcApplyVrefCa in DDR5 MR sequence to follow spec

[Resolution]
Remove the DLL Reset command mpcDllReset and mpcApplyVrefCa in DDR5 MR sequence Ddr5SagvMrOrder to follow spec

[Impacted Area]
DDR5

[Register Impacted]
DRAM

Hsd-es-id: 16015344834
Original commit date: Wed Dec 8 23:44:09 2021 +0800
Change-Id: Iffdd7a7e23e3b8c5b5164c173f9ea58cc4e0c007
Original commit hash: 6f9d0b97851c546b73edd19fbb47f3491fec8f5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 636f4bce8ea80c9e227fff9083cbcb3399fab875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 26 21:20:32 2022 -0800
Change-Id: I9f3e965b78c87557ed19b93a7fdfcb50c5c3b7a1
Original commit hash: 64902f80d87d2469515ae583fffa5f45c6677226

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1382c3ca494ee2360bb8308bf71a3dc93447dd19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:39:06 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: Change value of KEY_TPM_GOTO

To fix build error:
TcgSetup.hfr(64): ERROR 12288: 4171
  	: already defined

Hsd-es-id: 15010610004
Original commit date: Fri Jan 21 14:26:29 2022 +0800
Change-Id: I446e8b272a9a54960e610a5f7f6699dce0bb4649
Original commit hash: 27b317043498c795ee2f84ac95b3d24ed4abc435

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 561040a95100d2832f4ea001561b7e2d3327f571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3053_01

Hsd-es-id: N/A
Original commit date: Wed Jan 26 09:11:45 2022 -0800
Change-Id: I5ae1b8b8f278b04baceefe1a890be1659f97b8e6
Original commit hash: 5213685d4cb9d0caafd5c73aa0aabe0242f7cdf4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b5ae82a0818cd4f13da02f8c035fbc0aa207bbeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3053_00

Hsd-es-id: N/A
Original commit date: Wed Jan 26 08:50:38 2022 -0800
Change-Id: I3b933870c8d319f1aaf745af57ec7342a96c6034
Original commit hash: fde684d9cc402759e8b618f11b2435c3a74ce742

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 79fa643d3ea7478f4b201569c7357711be2d2cc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:52 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][LP5]Board support #1

Reuse ADL-P LP5 T4 config, apply GPIO delta change.

Hsd-es-id: 15010634151
Original commit date: Wed Dec 29 10:47:02 2021 +0800
Change-Id: I0f48c4ce8cafe3e61b459b97ee48bc53ca71bbae
Original commit hash: 2d93a6f855a6571339f19404ad8f5e70fa6abe55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 1420ba884dfa9258ec7073e1522115a14e0d30df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jan 25 09:59:09 2022 -0800
Change-Id: Ia3b43cbb8db870fcbf489c5c1a419a25fa0a7cbf
Original commit hash: 140180c187e5eacaf5245d7d08ac091e4986b01f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7e0f8a253857da71883928af0239301dc99bc8d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:42 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 4.
  --Add ADL-N Device ID checks.

Hsd-es-id: 14015875179
Original commit date: Tue Jan 25 16:10:17 2022 +0530
Change-Id: Ibe8bf4142beca98621bb5b21e8343a2abed41095
Original commit hash: 18573c25da71e0e306dbc42744fb5bcec8e9a560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: c78b3c33d766446607c4de32d1394db9aea5cde4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3052_01

Hsd-es-id: N/A
Original commit date: Tue Jan 25 09:09:29 2022 -0800
Change-Id: I00dce50d9f864c3b31d562f1e73b7a6aea2da6c9
Original commit hash: e6a09f2dd4ebd4893419df77c1adbe3c284181f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: adac3238514875f896c75a524a4e870a4155b82b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3052_00

Hsd-es-id: N/A
Original commit date: Tue Jan 25 08:50:31 2022 -0800
Change-Id: I415579f8048e4cc9f162cb05eff3231977b7da05
Original commit hash: 79b3d37f120fd5de26b0f5fe0d7d00f0c013e23d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: befdde7846fafd291b849edecc832a9ddc4bad48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:30 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: [PSR] MEFWCAPS does not display PSR support status

Add PSR support status bit in MEFW Capabilities.

Hsd-es-id: 15010621394
Original commit date: Mon Jan 24 12:00:02 2022 +0800
Change-Id: I1d381c3602510081177d2cbb83ef303fa2372be0
Original commit hash: 31f52d7a353eb6978f3abd0d3e48247fd2b98f69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h

================================================================================ 
Commit: c74b1919e4c5b4e40543ffae6a07b8b022bbe92d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:23 2022 +0530 
-------------------------------------------------------------------------------- 
[CilentOneSiliconPkg/PcieRp]RP flags Completion Timeout and Unexpected Completion in UES in Gen4 boot only

Updated pcie root port initialization code to check for equalization having completed and the link being trained to L0 before sending any downstream transactions as per BWG recommendation.

Hsd-es-id: 14015814697
Original commit date: Mon Jan 17 13:03:16 2022 -0800
Change-Id: I546286f8d199940c064780c9c43268ba4bf3e3ca
Original commit hash: d9d8c60020d2fb08b07205ceb38806d1121e2818

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 8df55ba4e8eb8b2405668e48875ad74c976d7034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3051_01

Hsd-es-id: N/A
Original commit date: Mon Jan 24 09:21:38 2022 -0800
Change-Id: If16b65792a6d5464fdcf273ecc2e48a5fb785879
Original commit hash: c8f42872b4bc0d274a3765a27ad09b347ddc0110

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 465807a7581002524e88ae34322d56b853db5a3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3051_00

Hsd-es-id: N/A
Original commit date: Mon Jan 24 08:52:15 2022 -0800
Change-Id: I5c7791476e7083af42ae97ad6e5ef080bef6f7f5
Original commit hash: 1b72428c5914940b37ae84f46eee2b3cde940978

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8407f0c8e81d6f5f3d71d04822ee3b5468800d2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][Security]: VTInfo Test Status Failing with Error-51 on VTinfotool v.1.1.51

Failure: Check VTx presence and enable matches SMBIOS Type 131 table.
-- Table 131: CPU Capability(0x04) Bit 4(VMX Capability) must equal CPUID1:ECX[5].

Reason:
CSME SMBIOS table 131 was not getting updates because MeSmbiosUpdateConfigDxe module
was skipped for ADL-N from boardkpg.fdf

Hsd-es-id: 16015658098
Original commit date: Mon Jan 24 19:03:24 2022 +0530
Change-Id: I209920c21c06d82cf66ff86be2e9bdf824e33c1c
Original commit hash: 123c83b7f8b01d61689c0313ee090fe0b94db795

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5caf23393970d1a461cacf707709cb0a1625587d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.106

(cherry picked from commit 0e406685b3462acf4df1217dfbce964130b60d4c)

Mon Jan 24 13:59:35 2022 +0000
Original commit date: Mon Jan 24 13:59:35 2022 +0000
Original commit hash: 58201c70358e0c875dd9ad0bb44342056e9fa025

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59666b7d7e74d606c1f0457b02183a153eb1d595 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN][PO] Adding Safe settings required for ADLN

1. Added MRC Adjustment frequesncy for ADLN PO
2. BIOS settings for ADLN PO

Hsd-es-id: N/A
Original commit date: Mon Jan 24 17:41:16 2022 +0530
Change-Id: Ife5cca8eee37eeb157a8c1fe7a2bcf90fa121df5
Original commit hash: 00c188428eafc96543a148ea9e2d9a5e69360f46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 34e07b221e462ac3af2b2f03b506dba7d6ffb15c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.105

(cherry picked from commit 86f59766552379746d7066c7a6852094a6210813)

Mon Jan 24 12:42:06 2022 +0000
Original commit date: Mon Jan 24 12:42:06 2022 +0000
Original commit hash: e149598ebace7eeff9f41d585730f8dac70071b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7cd88e10ff9368f0034bcc6ee2123fc13b17bf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Support real ADL-N A0 in MRC

Drop ADL-N Rev0 support and switch real A0 silicon.

Hsd-es-id: N/A
Original commit date: Mon Jul 26 15:34:25 2021 +0800
Change-Id: If7a78a6980d8f9a2c29e65bfe324f1a3073201f6
Original commit hash: 7d294315e51bb7d45947da3ccc123644472cb504

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 9b31059ec4583da3817be54e0d4df8bc42359ecc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:38:01 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlPch: Adding PCH_N ACPI support.

Hsd-es-id: 16015633118
Original commit date: Mon Jan 24 15:50:49 2022 +0530
Change-Id: I450eb032f75b5513bedfe6591ca171c06725f493
Original commit hash: b7bb02f8be470bbb530a3f7c62c5abdb2605b757

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c

================================================================================ 
Commit: bc5d156ce3dd66ec9208953959ba65395f041627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.104

(cherry picked from commit d77436244d26589b6ecb26b3a2777cc45b67b823)

Mon Jan 24 09:00:35 2022 +0000
Original commit date: Mon Jan 24 09:00:35 2022 +0000
Original commit hash: d0669f7f34979fc7bc2070c6d9b1c89100869aa2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb129ec4846811eac6ab2420381b31818541aea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1508986805][LPDDR5] lpddr5 mc is is not waiting tcslck before shutting wck down on pde

[Feature Description]
lpddr5 mc is is not waiting tcslck before shutting wck down on pde
tWCKSTOP:  Max(2nCK, 6ns): Valid Write Clock Requirement after CAS(WS_OFF) Command
tCSLCK: Max(5ns, 3nCK):  Valid Clock Requirement after PDE

[Resolution]
lpddr5 mc is is not waiting tcslck before shutting wck down on pde
tWCKSTOP:  Max(2nCK, 6ns): Valid Write Clock Requirement after CAS(WS_OFF) Command
tCSLCK: Max(5ns, 3nCK):  Valid Clock Requirement after PDE

[Impacted Area]
LP5 Timing

[Register Impacted]
MC

Hsd-es-id: 1508986805
Original commit date: Sat Jan 22 23:33:07 2022 +0800
Change-Id: I90c139eb2849e029fe06e22898b95455f3c82d54
Original commit hash: ca9fcd014d7738ece8788201898b28fd668651fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h

================================================================================ 
Commit: d13cddba639e3b1a3d86bbd4e2eeb2ea78fb1bd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Bug fix for PpmOverrideTable

The pointer(PpmOverrideTable) need to be initialized before each use,
otherwise there will be unpredictable consequences.

Hsd-es-id: 15010604726
Original commit date: Thu Jan 20 14:51:38 2022 +0800
Change-Id: I6bdc32878e768e49bafb42c404e24dcfb0fd0c04
Original commit hash: 9263605873ebd0cc443ebb36f038c1313bd50695

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 50b019b2ef3f0f93744f4d04438f1644789f2eac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.103

(cherry picked from commit f9816febf1bfe462fd59f377e7a4e5181d550bd8)

Mon Jan 24 06:28:30 2022 +0000
Original commit date: Mon Jan 24 06:28:30 2022 +0000
Original commit hash: e2c1b81b7868cddb0ad215a6154a2a9e6a8dd784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e0b421eaf417cb6b22d94c32f5a9ebc41a2cc244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: The v3.4.2 BCT tool does not support the latest 2.3 FSP( .bsf ) file

Removed quotation marks from FSPM UPD help string to fix the issue.

Hsd-es-id: 16015638936
Original commit date: Fri Jan 21 15:39:21 2022 +0530
Change-Id: I57b96cdf05410b4114ec95d717e952668f194e6b
Original commit hash: a5ad87ead9f8c7434d3c8d356186f81e5c288040

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: b0adecda50207c81b3d90ebee14e1db6b81031d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:44 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16015542272][ADL-P ADL-M | LP5] Tx Vddq is not set properly for higher frequencies in 2R configuration.

[Issue Description]
  TX_VDDQ for frequencies above 5200 in 2R config should be 1000 mV but current MRC is configuring 800 mV.
  'Outputs->VccddqVoltage' policy is updated based on 'Outputs->ValidRankMask' in MrcSetOverrides. But
  'Outputs->ValidRankMask' updated with right value later in MRC, hence using wrong ValidRankMask updates
  VccddqVoltage with wrong value.

[Resolution]
  Use 'Outputs->Any2Ranks' policy to find number of ranks present and update the VccddqVoltage accordingly.

[Other Changes]
  Added code changes to enable LVR for early DVFS if Vddq is different across SaGv points.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015542272
Original commit date: Thu Jan 20 08:56:32 2022 +0530
Change-Id: Ia5fb101091ff6334826f212447c35ef81bb76517
Original commit hash: c7b08ad6d3baf540e38d5176a41e0321c7dcac2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1006ffae641d600f7e46688e60fd869dcdbf4e70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:38 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-N] Support real ADL-N A0 in MRC"

This reverts commit 49529423a720a3a7854aeb1bac0da625307193b3.

Thu Jan 27 20:00:52 2022 +0530
Original commit date: Thu Jan 27 20:00:52 2022 +0530
Original commit hash: debe6a9b7ba5eabb14b270ece82daee605ff89c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 2bf93b5e41e6b28ec4ff009d1fe3884be0c329e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:36 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN][PO] Adding Safe settings required for ADLN"

This reverts commit f629b817275d47da79e9395a7f3e388f9900862b.

Thu Jan 27 20:00:23 2022 +0530
Original commit date: Thu Jan 27 20:00:23 2022 +0530
Original commit hash: 83efe124670b49fa8cb82d73f16505b671eb81ef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 71728e9d05fa5447ef037d05f53a355d0a8d3870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:33 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-N][Security]: VTInfo Test Status Failing with Error-51 on VTinfotool v.1.1.51"

This reverts commit b56dd507a0dc81a731d6ccc03753fc0a7b112558.

Thu Jan 27 19:59:45 2022 +0530
Original commit date: Thu Jan 27 19:59:45 2022 +0530
Original commit hash: ac42f4e2b151cc8d773bc354bda00abda74e0542

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 46a6ddcecb24925d502bc92696d5309c657ebb7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][Security]: VTInfo Test Status Failing with Error-51 on VTinfotool v.1.1.51

Failure: Check VTx presence and enable matches SMBIOS Type 131 table.
-- Table 131: CPU Capability(0x04) Bit 4(VMX Capability) must equal CPUID1:ECX[5].

Reason:
CSME SMBIOS table 131 was not getting updates because MeSmbiosUpdateConfigDxe module
was skipped for ADL-N from boardkpg.fdf

Hsd-es-id: 16015658098
Original commit date: Mon Jan 24 19:03:24 2022 +0530
Change-Id: I209920c21c06d82cf66ff86be2e9bdf824e33c1c
Original commit hash: b56dd507a0dc81a731d6ccc03753fc0a7b112558

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e8472f677b788f725e8de2c96bfbfb5badf7d155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN][PO] Adding Safe settings required for ADLN

1. Added MRC Adjustment frequesncy for ADLN PO
2. BIOS settings for ADLN PO

Hsd-es-id: N/A
Original commit date: Mon Jan 24 17:41:16 2022 +0530
Change-Id: Ife5cca8eee37eeb157a8c1fe7a2bcf90fa121df5
Original commit hash: f629b817275d47da79e9395a7f3e388f9900862b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 423c4ce4d74a61e2e8eb497d1f40e75432ee7639 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Support real ADL-N A0 in MRC

Drop ADL-N Rev0 support and switch real A0 silicon.

Hsd-es-id: N/A
Original commit date: Mon Jul 26 15:34:25 2021 +0800
Change-Id: If7a78a6980d8f9a2c29e65bfe324f1a3073201f6
Original commit hash: 49529423a720a3a7854aeb1bac0da625307193b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 1712fbc58e421319342dc2391fbe4e15d9525321 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Update _CPC Reference performance

Reference performance should be update to MaxNonTurboRatio * ScalingFactor when Ctdp support
and 0 to non-Ctdp

Hsd-es-id: 15010597835
Original commit date: Wed Jan 19 11:47:28 2022 +0800
Change-Id: Ia69d2731bdc5dbcccc9a6f27e52c130be15d047a
Original commit hash: 08b36e7693e7532257b8e5b006b832e2dae2e457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 11a98765e0a7d4c230978e46be4091cbf283af26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3047_01

Hsd-es-id: N/A
Original commit date: Sun Jan 23 09:20:28 2022 -0800
Change-Id: I363da57dc55a0eb2ccc9cb59cc6c9164e9306e5d
Original commit hash: 4b95c4f3a3cd0d9e501ebd903cfaf3caf1d23153

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67fd5aded0c45fa78350d12377e2df43d6006d30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jan 23 08:57:28 2022 -0800
Change-Id: Ibc7f78341ef56514719e8a8c65534b0e706a1307
Original commit hash: 88a2c90238adc284cc2176a440575acf381199db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2dde1ea1fba467ffadb17f98fd04c63e1d8ea027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3047_00

Hsd-es-id: N/A
Original commit date: Sun Jan 23 08:53:41 2022 -0800
Change-Id: I5852cd6692b191fe5f8ff9568344773f943498f3
Original commit hash: 40d159f003be006d6ecad4a88ed983c7a7ad8db4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4b085bae8516ecc5fa7384d0703fb818ee00d69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:07 2022 +0530 
-------------------------------------------------------------------------------- 
Nvme recovery: Enable ACM/ucode/me code resiliency in BKC bios

Enable acm ucode me code resiliency in bkc bios, this is an follow up
of nvme recovery, witht this enabling, bkc bios will have full functinality for
NIST193-800

Hsd-es-id: 15010139300
Original commit date: Fri Jan 21 09:48:13 2022 +0800
Change-Id: I118c9f324b5738cc8aa6880132194c0076a06a9a
Original commit hash: 5d29249f1b06564b3f6655c76c08e11a412df815

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: ce6c3abb5e4c4b01d5c153299e8ef83f8b8a6a0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:37:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.102

(cherry picked from commit c9795d507eef753d35175ae6293392bbe6cf62aa)

Sun Jan 23 08:46:44 2022 +0000
Original commit date: Sun Jan 23 08:46:44 2022 +0000
Original commit hash: e139d7e9a107dbc176513570167f67c1f53d1e7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71af7665dbb36ba0962a3e11b455410a68bda421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3046_01

Hsd-es-id: N/A
Original commit date: Sat Jan 22 09:07:18 2022 -0800
Change-Id: I3eaeb2d0d45d02da838a2db8a1fa24c85a3262ae
Original commit hash: 6dc61b8966ba0d73bb67095869718097dc31dc70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b507f05c20d1cd9d18f0e7f57ed2f57d5ed8bc8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3046_00

Hsd-es-id: N/A
Original commit date: Sat Jan 22 08:48:00 2022 -0800
Change-Id: I3ace2a8bd9df2efedddfe4939f002f5ad494b73b
Original commit hash: 8c32943d66fb0bf7f93d6ec98537fb39dfd6cdb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d24a7cd6a4190af8b1d53d7f896bf7c49ba51ddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.101

(cherry picked from commit 79fe587c441ba27dc84c7ec42bd18bc434e800b0)

Sat Jan 22 11:54:02 2022 +0000
Original commit date: Sat Jan 22 11:54:02 2022 +0000
Original commit hash: f3e736f0ee7439d751df4f5b6e75c3b6c09d79b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2dd2690764ea15f791344f736d6d87a960d8980e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:52 2022 +0530 
-------------------------------------------------------------------------------- 
[22014469523][ADL-S ADL-P ADL-M] Enable Refreshes during MATS8 MemTest

[Issue/Feature Description]
For testing for Row and Bank failed addresses, the MATS8 algorithm writes a pattern separately from when the data is read-back for verification.
Refresh should be enabled for all Ranks to ensure data is retained until it is read-back
[Resolution]
Add RefreshFeatureEnable = 0x3 when configuring CPGC test for MATS algorithm
Add McChBitMask parameter when configuring CPGC settings
Add correct value of BgInterleave for DDR4, and usage throughout the algorithm

Hsd-es-id: 22014469523
Original commit date: Thu Jan 13 13:04:56 2022 -0800
Change-Id: Ib3ffc6048bd9a04f61f120d04607233b120d7e54
Original commit hash: ee36a72b4bc43ef44835cd3434ff5f91e2720137

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 43a05cb9cd7bca32986a5e51471f2b6efadc8f1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jan 21 18:34:06 2022 -0800
Change-Id: Idf13a0a025014ae329c39652cbd35aef96998272
Original commit hash: d2783c620acd9db7cec4cad934ca5a4b89a24f03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 104b9e8b0bd56660a0628f8843e7b47d1dfb56bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3045_02

Hsd-es-id: N/A
Original commit date: Fri Jan 21 09:06:50 2022 -0800
Change-Id: I3dd96714eb6bc061c7da398c28a3f7350c067ad6
Original commit hash: 1d5f2958e990b1fc921bf469869088d8c7c97010

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 496d9c9253e93b6dabf35e02b728626f94371a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3045_01

Hsd-es-id: N/A
Original commit date: Fri Jan 21 08:47:43 2022 -0800
Change-Id: I81b238d05c710b775557fe92d938e3f141fcfb06
Original commit hash: 2ee91ba553d992dd1f789fb8793074a179f6305a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb1b7896d5a5744eb47f38d15b6191e48478247b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:35 2022 +0530 
-------------------------------------------------------------------------------- 
Platform/LPE: Assert Error Observed while triggering LPE with Simulated mode under Debug BIOS.

Issue: Module variable format is not correct and causes module driver uses the wrong pointer.
Solution: Update correct module variable format.

Hsd-es-id: 16015627135
Original commit date: Fri Jan 21 15:57:56 2022 +0800
Change-Id: Ieaaa26a46222a59dfb10bf097ffd6e335ce90519
Original commit hash: f34e648307ab4c314ae3244388a530a1be99ee51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: d4721ea83c80ad3ffe29518b0cad1728828faea0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:32 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru/AdlPch: Add Camera/Image iSclk support

Add Camera/Image iSclk support.

Hsd-es-id: 16015635358
Original commit date: Fri Jan 21 19:41:27 2022 +0530
Change-Id: I905301c063c00927b4f051dfcb998b2773a305e9
Original commit hash: f73eb63cadabf122a4a7edb8f40dc44d0dd6f94c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/IsClkAdl.asl

================================================================================ 
Commit: 975bd9a4270af087c79cb49c68464fc7815d3afc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][IMAGING] Add Image clock support
Add Image clock support

Hsd-es-id: 16015635358
Original commit date: Fri Jan 21 12:25:41 2022 +0530
Change-Id: I8190df0e2e61a616a97374a9d89edd13add79ad8
Original commit hash: 618caea0d19b7b30bfeb389b132111650613cae6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 48d94d9d91e06b21fc2510d7b1287bf433dafe0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3045_00

Hsd-es-id: N/A
Original commit date: Fri Jan 21 06:36:22 2022 -0800
Change-Id: I54043a111938296e60c07b54f5284f6c9464dc73
Original commit hash: db4e3fcd2f3e9463b9f672cd414f02553c9b2cf3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4abbea18ab55677a3dc7df2f913e7f7e8d3cecee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]Configuring touch panel 1 under touch controller 1

Hsd-es-id: 16015639561
Original commit date: Fri Jan 21 14:36:53 2022 +0530
Change-Id: Ie3b08ccfca1cec23cec41f2fd1cdc0c744bfad0f
Original commit hash: 4909d7f71630c765eeee7592704d97a1b62ecb98

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 0248855d56dcaa6cc65fbbbee844e499f46f4f34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:23 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] More Reuse RPL-S SKUs Support

Support RPLS 6+8 & 6+4 SKUs based on ADL 8+8 (with new CPUID)
and RPLS 4+0 & 2+0 SKUs based on ADL 6+0 (with new CPUID).

Hsd-es-id: 15010587229
Original commit date: Fri Jan 21 14:43:07 2022 +0800
Change-Id: I8d3c463930613168749dfb299a7d6c7d530d771c
Original commit hash: c68645f466cd5dc110c1b68766a6fb7448eeedee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: b4616f98cba712e44bf9aaadba598045c3425224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support BIOS Recovery/Resiliency with UFS drive as main storage

[Description]
To support the BIOS recovery or resiliency feature. Require external storage
to keep capsule image file and OBB backup files for recovery usage.
Current flow only support NVMe and SATA SSD storage to support.
Extend the support to UFS storage.

[Change]
1. PEI phase
    - Storage feature package add the UFS HC and BlockIo driver.
    - Require to switch the link Power Mode and Gear.
2. DXE phase
    - In BdsPlatform connect the PCI device earlier to detect UFS.
3. Increase the PcdVTdPeiDmaBufferSize from 4MB to 16MB.

[Impacted Platform]
ADL

Hsd-es-id: 16015490404
Original commit date: Fri Jan 14 22:46:39 2022 +0800
Change-Id: I1a9c6b87ded9164174742a33a756fcf154bc9def
Original commit hash: ff64d0a6b992d21b59da37728d2fc086c406ba69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 9c2a7d3537105c39b12b601554c2d404523adf43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:17 2022 +0530 
-------------------------------------------------------------------------------- 
[CSPV][CSPV_SH][UX][ADL-P][GCS][COBALT][Pre-Check/UX][K0][] - Camera LED Flash YB with latest IFWI

Flash Driver Selection for Camera 1 is reuqred to disable for ADL-P GCS.

Hsd-es-id: 22014407295
Original commit date: Fri Jan 14 16:33:37 2022 +0800
Change-Id: Ia3d5dffe00176cdac3ff050bfb8a458db72159f1
Original commit hash: b9e7fcd71b4e9eea42d6890c92edb9088404355f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b76f0e14c30bf6f63db28b17a843e63032cc7de5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3044_02

Hsd-es-id: N/A
Original commit date: Thu Jan 20 21:51:10 2022 -0800
Change-Id: Ie546e9a60725e269af0bc80423188a8e46db19e0
Original commit hash: d5514e77247e545b4ced5e40691984012bc136d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bdf9c343508fd9cd1762a2007aea5f98585b53a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][HLK][GC][DC1]USB Exposed Port System Test is failing with the error \"Failing Exposed Connector\"

correct port mapping for GC and DC1 configs

Hsd-es-id: 16015633240
Original commit date: Thu Jan 20 18:27:49 2022 +0800
Change-Id: I8f8dac2f27d7223aebc3b30516291577d53598ae
Original commit hash: 89ce034675fbd6d5a65fd456c4e125b423e5b43b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: a6c42b0a1c0c800c21c8269a9be1beea94c14825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR5] HiZ unused GPIO

To avoid power consumption,set unused GPIOs to HiZ.

Hsd-es-id: 22014521983
Original commit date: Tue Jan 11 10:48:06 2022 +0800
Change-Id: Iac3c4a2d4d4c889032cd95da1aaa2adf40130489
Original commit hash: b523d2c087e7e7a6ecc8e5190a63fee4775c118d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: a6c002e2d7ad6b1ebfb66adea9920efcbbe91814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:06 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 3 - Quick SPI Driver policy support
-- Supported frequency rounded down for the maximum supported
-- All Read/Write/InputHeader etc. values are consumed from policy
-- Updates in binding supported for both THCs
-- Fixed copyright headers
-- Added Gpio Reset pad Handling (removed hardcoded offsets)
-- Removed QuickSpiLibReset/QuickSpiDisableEndDevice
-- Added QuickSpiLibSetReset - place in reset state
-- Fixeed GPIO Reset Pad Tx control in PEI
-- Updated POR Device Ids

Hsd-es-id: 14015880038
Original commit date: Mon Jan 10 17:49:01 2022 -0800
Change-Id: I628c99db5a3eb63c2f32a3fc26092a6041c2ae3e
Original commit hash: a2d57695e145a1b6cf453e7be658234d5814ec9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.inf
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h

================================================================================ 
Commit: 758f801b6cf0ffe7713606ad0ecaab80979e8bba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3044_01

Hsd-es-id: N/A
Original commit date: Thu Jan 20 09:11:04 2022 -0800
Change-Id: I627e8dc314ef3208600eed3a4945e8674bcccb5c
Original commit hash: 5a3388e3d12a3a3e2ae7af9c124722cacf449e0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 24f8d442b26e9138b8beb8ad2419e254fbf303e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:36:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3044_00

Hsd-es-id: N/A
Original commit date: Thu Jan 20 08:50:25 2022 -0800
Change-Id: Ie363b73e6e614531f33f85779640b00285083ea9
Original commit hash: ba0475e84f50b4b9a53975167de0823bf84e8b7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 391797ed38ab955a0eb4f75530aa6de868bb3a00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.100

(cherry picked from commit f4e90b5306f26e99402357f767e9235b0c780c73)

Thu Jan 20 15:38:09 2022 +0000
Original commit date: Thu Jan 20 15:38:09 2022 +0000
Original commit hash: e981c12909e494478744b9c199b1361678a922ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88ce606639eebd2f0fe2e49ecad9534b27adab8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:56 2022 +0530 
-------------------------------------------------------------------------------- 
[14015859413][ise][ADL-S ADL-P | DDR5][Optimize SAGV latency by waiting tDFE only once]

[Feature Description]
 Optimize DDR5 SAGV latency by waiting tDFE only once.
 Current code waits tDFE = 80ns after every DFE MR, and we have 64 such MR's per rank.

[Resolution]
 SAGV switch latency optimization: wait tDFE = 80ns only after the last DFE MR is programmed (MR252).
 Wait tMOD after all other DFE MR's.
 This reduces MR programming time by 256 * (80ns-16ns) = 16.4us per rank.

[Impacted Area]
 DDR5

[Register Impacted]
 DRAM

Hsd-es-id: 14015859413
Original commit date: Sun Jan 16 21:28:46 2022 -0800
Change-Id: Ic195abd734128092c61fc49ee8317a22480dd7c7
Original commit hash: e140094a9c76a0e94c60794b783ab681e94e845c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 6ec06a0056667cbcb793b244453c746f1e83a826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:51 2022 +0530 
-------------------------------------------------------------------------------- 
Restore Crash Log device's BAR into S3 resume flow

Hsd-es-id: 16015597625
Original commit date: Thu Dec 9 15:47:10 2021 +0530
Change-Id: I0cf25517c75cafe93ddc4414d0cb9789a184e963
Original commit hash: 6b7de1977df639c967822ff77f5c6725c0e6af54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 0047f6294db577ce2bc4b62154b1810b9dbaa77f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.99

(cherry picked from commit b95ca4bc611803d4b20b300faf01ce376208c1ce)

Thu Jan 20 06:43:02 2022 +0000
Original commit date: Thu Jan 20 06:43:02 2022 +0000
Original commit hash: 4df3d9099a6d6aeb42b62eee9499e9f714af4f79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 244394064feeef082b778a717256a3c805ef8e1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | DDR5 DDR4 LP4 LP5] Observed lpmode2 traffic before oddrphy_initcomplete is assert during Warm Reset

[Issue]
LpMode2 traffic is issued by MC before oddrphy_initcomplete is asserted by PHY
This causes Warmboot hang or MCA in system.

[Root Cause]
MRC enables LpMode in ColdBoot and saves config values for FastBoot/WarmBoot.
MC starts issuing Lpmode traffic as soon as MRC restores LpMode values in FastBoot/WarmBoot.
PHY is not ready to handle the traffic before oddrphy_initcomplete is asserted.
This causes boot hang or MCA in system.

[Resolution]
One way to ensure that 10 cycles between init_complete and lpmode !=0 limitation is met, is for MRC to re-enable lpmode as part of exit flow, only after SR exit.
During MRC Training mode program LpMode Disable and save same value for MRC save restore.
Enable Lpmode only after PHY init is complete at the end of MRC just before SAGV switch.
This will make LpMode traffic disabled during MRC and Pcode will get correct LpMode enabled values.
LpMode wil be enabled at the end of MRC.

[Register Impacted]
PHY, MC

[Impacted Area]:
  ADL-P ADL-M LP5 LP4 DDR4 DDR5

Hsd-es-id: 16015600777
Original commit date: Thu Jan 6 15:31:39 2022 +0530
Change-Id: Ifcfa678eab180c6d56578c1f17c9352818d67461
Original commit hash: d283a6b96aedd5b9fd04dd7cd617c8b66f7d331a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: da83fa8c5db7b2bf348ddd99c1bd39f4b7b967eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jan 19 22:13:48 2022 -0800
Change-Id: I723ad934eeac78563c07807a4d5163b14d297cbe
Original commit hash: ca2aea77d2b675a20e9866b9ed13375f4845ece7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6ff180e8427aae3d79d2c0d4478f691bcc1b3444 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] PD capsule update support on ADL-N

Hsd-es-id: 16015589295
Original commit date: Wed Jan 19 17:46:50 2022 +0800
Change-Id: If6f1e13c36b67ed119b9618fdd64608c440ed29c
Original commit hash: d48a0286842361ae61ef5901a7c58cff838b0f76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: 6322a884a0e8b7414358fc5077850d8caae77758 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:32 2022 +0530 
-------------------------------------------------------------------------------- 
Intel FirmwareGuard: Nvme based recovery image and other related changes

1. Add DMA buffer support for get CSME image.
2. Changed image format based on discussion with CSME.
3. Changed to support both RPLS and RPLP bios build.
4. Added CSME API calling for CSME restore image.

Hsd-es-id: 1509783864
Original commit date: Thu Dec 9 16:37:05 2021 +0800
Change-Id: I5fc8a2cb2d905d06d020d4e51bbfd7e83fb5e0d3
Original commit hash: 3bd2fe35f80f03288d6aec4d9d4af10523b0cfb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 21f4007f784f22d0a1d57f4835084c02f460a403 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Hsti skip VSCC tests with SAF enabled

When SAF mode is enabled skip following tests:
- Component Property Parameter Table Valid
- Component Property Parameter Table Valid - Secondary SPI Flash part

Hsd-es-id: 16015619091
Original commit date: Wed Jan 19 14:14:02 2022 +0100
Change-Id: If0a2184509e9c0a646c08ee5d34992cfc18fb6fe
Original commit hash: 39a210159de4c5dc81dc4528c18034106fea77eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c

================================================================================ 
Commit: 9d0e4d46cb213df73a850daf4b0f685c34f595f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:27 2022 +0530 
-------------------------------------------------------------------------------- 
Support for DG2 MRB not added in BIOS under Platform Setting in SBGA
- DG related setup option needs to be exposed for SBGA

Hsd-es-id: 16015620307
Original commit date: Mon Jan 17 23:00:01 2022 +0530
Change-Id: Ib63308b0ec999b240d933f90448fa83e4a4987b0
Original commit hash: 70d8a3d01d06878a45c775ce713c0e414beee7cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: f51140ab6c71e0ec38a2c8fe7077fe311c89d70e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS][RPL-P] Change IOM_FW_INFO according to ADL-P document

According to ADL-P document of OneSource Consumer, Change Register
Offset for TCSS_IOM_CR_IOM_FW_INFO and TCSS_IOM_CR_IOM_FW_INFO_ENGR.

Hsd-es-id: 15010587335
Original commit date: Fri Jan 14 13:16:13 2022 +0800
Change-Id: I72da733ac1d19712f8f706883fd94d5f0279702e
Original commit hash: f2a388e240e32cb1f2637c98b62ddc9380b4276f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IomRegs.h

================================================================================ 
Commit: 9196b9665dd4654762529710b07864824e63fdf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3043_01

Hsd-es-id: N/A
Original commit date: Wed Jan 19 09:12:58 2022 -0800
Change-Id: I7a69e43735a68a8fea56cd1709d330487007cd36
Original commit hash: aa3917b20bd730acc891b415fa1b19163ab13583

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb2af6db6ad672cd06c82879e473a00866ee55a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3043_00

Hsd-es-id: N/A
Original commit date: Wed Jan 19 08:49:59 2022 -0800
Change-Id: I9d8c2f75c280f34de7be6500597711cd718f892b
Original commit hash: 43b64b90c21c7d0a3d293bc03f86ea8b3b059475

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9033266d7289cb28ec2353688f7cb1f894a2450 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.98

(cherry picked from commit e1d738400626c2d5099b78fd34f5c8387eb3c3a0)

Wed Jan 19 15:23:33 2022 +0000
Original commit date: Wed Jan 19 15:23:33 2022 +0000
Original commit hash: 5443e0fac52334926713595be74e33e4ab4bc7bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78e432a0a71073b9a87944d7dbb0cd8d615d9b8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010599956][ADL-S | DDR5 DDR4] Vccdll change for DDR5 and DDR4

[Feature Description]
Vccdll change for DDR5 and DDR4
Condition  vdlllodaccode  vdlltargdaccode  vdllhidaccode
default
450
650
800
DDR4 && Gear2 && DataRate >= 3200
450
700
850
(DataRate >= 4000) || (DDR4 && Gear1 && DataRate >= 2667)
450
750
850
(DDR5 && Gear2 && DataRate >= 3600) && (DataRate < 4000)
450
700
850

[Resolution]
Vccdll change

[Impacted Area]
Vccdll

[Register Impacted]
PHY

Hsd-es-id: 15010599956
Original commit date: Mon Jan 10 18:03:40 2022 +0800
Change-Id: I65c25fc32bf5bc10755170b034707d5b3e8d8938
Original commit hash: 69d11985192e8370834d3d6c97f84f9236e947ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 52450356263ad899625766dabc54678d283cc3c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: CPU_VR_OVERRIDE_TABLE should be aligned with mCpuVrOverrideTable

The value should be aligned in CPU_VR_OVERRIDE_TABLE and mCpuVrOverrideTable

Hsd-es-id: 15010597877
Original commit date: Wed Jan 19 14:35:26 2022 +0800
Change-Id: I00f5bccc2fcd90002ee3958ae64522014531cb07
Original commit hash: 32c544535a3ce7da85e78573cec211c21817db68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h

================================================================================ 
Commit: 0442fec182bc44f1bb613449b2baf2702d9a7c60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:35:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]:Wrongly Updated WAKP variable instead of WAKG in ssdt Rtd3 File.

WAKG variable are used in _ON and _OFF method to switch the hostswownership from acpi to gpio in case _on to disable wake(to avoid unattended wake event) and gpio to acpi in _off to switch from gpio ->acpi driver in D3 cold scenerio.

Hsd-es-id: 16015607199
Original commit date: Wed Jan 19 08:04:03 2022 +0530
Change-Id: I62c2e0638cc94606a7df6269374f03ccf7340ba8
Original commit hash: da72d876e38b85e9b8dc2d9ddd9a176dc72e62bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNDDR4RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNRvpRtd3.asl

================================================================================ 
Commit: 1d5ef7cd75a7f7f53328b7b3033ebc2fe2621185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:59 2022 +0530 
-------------------------------------------------------------------------------- 
RaptorLate/NvmeBasedRecovery: [RPL-P][RPL-SBGA] NVME RPMB key provision and migration service - migration part

Create HII to support NVME device migration action

Hsd-es-id: 15010139393
Original commit date: Wed Jan 19 07:39:57 2022 +0800
Change-Id: Id9a04d06158a642a975a17c6b586832b27f177fe
Original commit hash: 72ac9dcc9fa98f12440cc1aec08cc387fbf389e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf

================================================================================ 
Commit: 65026f8a03b503795ea66e822576dce9f6636ac7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:57 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Performance build not able to enable PcdPerformanceEnable

Hsd-es-id: 16015605087
Original commit date: Tue Jan 18 23:07:03 2022 +0800
Change-Id: Ib6766b501ed10c71d70f8a69fcc640641bd20abb
Original commit hash: b78bb44e0b60495a657e9ae87a28a96e8bccd820

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 7cd015b43dcedc02c4d66399b50271e034b18e49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3042_01

Hsd-es-id: N/A
Original commit date: Tue Jan 18 09:09:41 2022 -0800
Change-Id: I01b5ffa158f7648069a2baf1269572e067b3bade
Original commit hash: 6c68834185573316bef86473f6db8c38341420c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0493d62e9600460af573f53e541457f6442ee9c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3042_00

Hsd-es-id: N/A
Original commit date: Tue Jan 18 08:50:39 2022 -0800
Change-Id: I74730ab987ade8421abe4ae8809e1134a664bb6e
Original commit hash: 1612c5fcf24c2318dd3ffd6ca77cac257b107cac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c44cc673b792c2e812cd4a49b23b8181aecc19dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] FWTS v21.11.00 gives failures with latest ADL BIOS

1. Rename _UID of power meter device for uniqueid test
2. _OFF should return no values

Hsd-es-id: 22014341469
Original commit date: Fri Dec 24 20:13:19 2021 +0800
Change-Id: I53f262e00ecccc1f3154ad2f5c19717db94814b1
Original commit hash: adedff13fcaad6992f603bc83b7be3bec8845736

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: f6d3002f90374d848e0bc40971e7c5ae7438f611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M] AlderLakeBoardPkg: Move latest strpping uCode to first order

[Description]
Due to the FV size limit, resiliency debug BIOS only support one uCode.
Require to move the latest stepping uCode into first priority.

[Change]
1. Move the L0/R0 uCode into first priority.

[Impacted Platform]
ADL-P
ADL-M

Hsd-es-id: N/A
Original commit date: Mon Jan 17 18:29:19 2022 +0800
Change-Id: If1655acca62fb9750b25a1c363f3bcfa76507288
Original commit hash: d1f7a3e989fd41b46d50c3d3e9c4f7727db4ef99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ff828d85af88000cdd4f70fc5ac5b182b3b0dfa1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3041_01

Hsd-es-id: N/A
Original commit date: Mon Jan 17 09:09:00 2022 -0800
Change-Id: If81a8abcd03903bc8a32026a4b22c9fb434da9ca
Original commit hash: ca4eb0337f09f42a0cd99df381dd68c58bfbab1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 373ede0461dbc57992c179c827c7a1c9b063177c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3041_00

Hsd-es-id: N/A
Original commit date: Mon Jan 17 08:48:56 2022 -0800
Change-Id: I2fc6a9c31ece1299fccace0bdab8c3be0dea7530
Original commit hash: f17f6680fd1970b9f0a9ca86a521f86c2eaf6c22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5449139dea5410389d8b477a64eaf15da4b29603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.97

(cherry picked from commit 218753b1884f7d2823e0b4508a5beba52d23c7d5)

Mon Jan 17 16:16:41 2022 +0000
Original commit date: Mon Jan 17 16:16:41 2022 +0000
Original commit hash: d8037a81d5b8636aa910094b9a3c38c5390b7ccf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0f164b613bf4d7dc22ffd1f9d8707385dd08bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010553617][ADL-S ADL-SBGA | DDR5] Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.

[Feature Description]
1. Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.

[Resolution]
1. Updated DDR5 SODIMM POR top speed for 1DPC in a 2SPC board.
   Change the max frequency to 4000
   Change the SAGV point 3 frequency to 3600.
   The SAGV frequency will be 2000 G2  3600 G2  3600 G2  4000 G2.

[Impacted Area]
DDR5 SODIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010553617
Original commit date: Tue Jan 11 11:03:17 2022 +0800
Change-Id: I68ccdad151bd632d0c710c7cbc891f92026a80bb
Original commit hash: b7a2c0436b74903d3a8c4a1e30b50d91c350d6ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a023fa73e4aa36369ee8da2bbfe83c2b20cf238e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:28 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events."

This reverts commit c9c454abba31f9c22e19ec147ca834246cbd4e23.

The original code will cause S4 resume failed in RPL-S Upgrade platform
with storage in PCH M.2 slot.

Hsd-es-id: 15010591149
Original commit date: Mon Jan 17 19:52:23 2022 +0800
Change-Id: I52585fd4277e978affcf5b7a86fde2af4a4045ec
Original commit hash: 29e2fe471812c8f78806407d00787880bdcfea43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: ecc3f663bab31864931cbefb4be88a9cb36399e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.96

(cherry picked from commit 09cf6ce4dd4626f28f74a0b10a08f10386a9c111)

Mon Jan 17 09:34:00 2022 +0000
Original commit date: Mon Jan 17 09:34:00 2022 +0000
Original commit hash: 9d6fa6141087b5bb64bc9b56149fae51fae20b47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67866dfca17ca159f535d41b9400a530eaa74c19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010590563][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Apply the Fub mask change for all only for LP5

[Feature Description]
Apply the Fub mask change for all only for LP5
Fub mask change for all to correct the phy behavior.

[Resolution]
Apply the Fub mask change for all only for LP5
Fub mask change for all to correct the phy behavior.
Enable all FUBs during MrcOvrMdllEn.

[Impacted Area]
FLL

[Register Impacted]
PHY

Hsd-es-id: 15010590563
Original commit date: Mon Jan 17 16:27:03 2022 +0800
Change-Id: I8d7405f9cdaaeb654d0e422fb1f97ad2504fa4b6
Original commit hash: ace3e80aaffac8974b477028bcb5817bcae3ee47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 0f6a1fd3041f75c5dad507e5cf23973b4e444f2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.95

(cherry picked from commit b633b79c6c7479acaece6e051ca2becb123cf405)

Mon Jan 17 08:46:57 2022 +0000
Original commit date: Mon Jan 17 08:46:57 2022 +0000
Original commit hash: 568a3dd4f5a90f70c14d7b03dc4e0f57ddd37f91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 909a1c82a275885db6274b5aa6b8fb7d276c4df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jan 17 00:15:39 2022 -0800
Change-Id: I0a805925ecd3143601850f2e88a69f39dabd15d2
Original commit hash: 9b7c3a8d11c6e0ea8d5d2ff650e1ca0b12a66f21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b4f43bcb5e44551d67f80b2dc3d0e85f26470627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010589668][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Fub mask change for all

[Feature Description]
Fub mask change for all to correct the phy behavior.

[Resolution]
Fub mask change for all to correct the phy behavior.
Enable all FUBs during MrcOvrMdllEn.

[Impacted Area]
FLL

[Register Impacted]
PHY

Hsd-es-id: 15010589668
Original commit date: Sun Jan 16 15:16:49 2022 +0800
Change-Id: If6e8ad248131c18740b0f9c27666b86fdcc3beae
Original commit hash: 9ccf8dba3e692b89a848add3ac2780323f244697

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7dfdcf6cd7059e1896de3a8c26eb4400d7990961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.94

(cherry picked from commit dd081ed93e902e3351e813b04cd07fd427494a92)

Mon Jan 17 07:59:03 2022 +0000
Original commit date: Mon Jan 17 07:59:03 2022 +0000
Original commit hash: ecd228b95674aced65e46dd7cf65cc06b3c4bec4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6913c2eacf47be5eeaa075be2493afbb5c614ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010589682][ADL-P ADL-M | LP5] Rload target as 600 for lp5 frequency > 4800.
[Feature Description]
Rload target as 600 for lp5 frequency > 4800.

[Resolution]
Rload target as 600 for lp5 frequency > 4800.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15010589682
Original commit date: Fri Jan 14 02:23:34 2022 +0800
Change-Id: Ib11630caa80d5f556e052ed7795f6bb4aa600edd
Original commit hash: 28137dc088ca057688951c0117bd9d654fd68a5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a76edfe4de6654a0bfd582754918996b15281589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.93

(cherry picked from commit eac96c2ea0c90a09189f2ec08b82ce45473ca33e)

Mon Jan 17 07:24:47 2022 +0000
Original commit date: Mon Jan 17 07:24:47 2022 +0000
Original commit hash: cb94ee0af80c692010f02e2952a83d801bc6a4ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b31e50eb0437949e5df6ccb1a78ba11078aca6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:34:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010589701][ADL-P ADL-M | LP5] program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Feature Description]
program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Resolution]
program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15010589701
Original commit date: Fri Jan 14 02:29:31 2022 +0800
Change-Id: I8b4e23dd7191d4c7528ce56187060a96bb52cfb5
Original commit hash: b4ff06881d3dd9d9956c12c654f01ffff64bb7c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7d66fb9d36d16eb7cea934414247de33a825877c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.92

(cherry picked from commit 33df41412e48313b8ed5b6c2bc55d69d37c46bef)

Mon Jan 17 05:30:00 2022 +0000
Original commit date: Mon Jan 17 05:30:00 2022 +0000
Original commit hash: 58346fbb685d858e900b18c1980f9efcc6fb4617

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d1065e79a90775b7e3d5ea623289f55b5de2850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:56 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:  ADL-P GPIOs for DMIC Pin Mux need to be updated

Change:
1. Corrected GPIO Group number for GPP_R.
2. Removed redundant code for ISH_GPx.
3. No Pin muxing for UART0, updated related UPDs to 0.

Hsd-es-id: 15010510057
Original commit date: Tue Jan 11 15:19:52 2022 +0530
Change-Id: I9ccb2c97d014351213019d3d00d445c63effa679
Original commit hash: 0e47d2f96d4aabc146fefc869c9d4c4f9be7f234

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 78846bdc3d1348811c455fb8823ec4e8607d904f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010586581][ADL-S | DDR5 double size] Update the DIMM ODT training range for double size module.

[Feature Description]
1. Update the DIMM ODT training range for double size module.

[Resolution]
1. Update the DIMM ODT training range for double size module when frequency >= 3200.
   Odt Park {48, 60, 80, 120,240}
   Odt Wr   {240, 120, 80, 60}
   Odt Nom Wr {48, 60, 80, 120}
   Odt Nom Rd {48, 60, 80, 120}

[Impacted Area]
DDR5 double size ODT

[Register Impacted]
PHY

Hsd-es-id: 15010586581
Original commit date: Sun Jan 9 00:50:42 2022 +0800
Change-Id: I0f46f816a34bd35d7b5c18b5d485085ae725187b
Original commit hash: f0049420e3c9afd0b20c3b68439b28bcd2adbc7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 7303adb9464f5db155e4a6c3c7f0e2d386d5ce5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3037_02

Hsd-es-id: N/A
Original commit date: Sun Jan 16 19:42:22 2022 -0800
Change-Id: I9880438eeab81e430f2c4135990908839ce2650e
Original commit hash: 68011f8727113f93444743d1a70f435cce22925f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81726bc8bc09492d97eec8853d02c4d3d1f18411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:48 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Increase FvPreMemory size 0x10000 bytes in debug build

FvPreMemory is out of space when build with 'prep rpls lmebx'.
Change FvPrememory size from 0x100000 to 0x110000.
Change FvMicrocode size from 0x240000 to 0x230000.

Hsd-es-id: 15010585430
Original commit date: Sat Jan 15 21:35:04 2022 +0800
Change-Id: I3bc7a389a2cdc52bac843b135c5d51cf709b77c5
Original commit hash: 4705c2aa9d0f28d24cd8616f74d7eec7726d2d73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: fe31b3e983c31a24708b31768b48e1b3441f001f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:46 2022 +0530 
-------------------------------------------------------------------------------- 
HstiIhvDxe: System Agent tests incorrectly failing for ADL-S CPU

Removed HSTI flags for System Agent Tests when internal graphic device disabled.

Hsd-es-id: 15010562596
Original commit date: Wed Jan 12 16:37:46 2022 +0800
Change-Id: I703d8131517dfd2efe7826439ef616e7dff4fe4a
Original commit hash: c7ae9c919f67576801ca569aeac54a09b596aee8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: f4b72132382951272ea10ee0ede7829ea1dafcfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] dTBT: Clear PCIE2TBT command register after sending OSUP command

Hsd-es-id: 16015521689
Original commit date: Mon Jan 10 17:48:45 2022 +0800
Change-Id: I94e841c2f70381b485fdcce7460fe1921e66b53c
Original commit hash: 0c737a6a59e258437f6f73ef4e36e1fb7da5e1dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: a41b613d67f2252412e347a4f794f1842a74dddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3037_01

Hsd-es-id: N/A
Original commit date: Sun Jan 16 09:09:00 2022 -0800
Change-Id: I21f8251589e7f8da75a2e54a86df9e37f9fd6dcc
Original commit hash: e7bcec8c5e8e06c64d9f180b16ff2e26434fd877

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f18c7ba3f31905043ac7bd81efe2df7d1fdb5917 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3037_00

Hsd-es-id: N/A
Original commit date: Sun Jan 16 08:50:55 2022 -0800
Change-Id: I505c1328322e869cb3b4fd210372831de1bff27a
Original commit hash: fed571917bf467af7e8deaf05c1a84085c13dd68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1215cd759505270163a4789b88edab818165b42a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3036_01

Hsd-es-id: N/A
Original commit date: Sat Jan 15 09:10:46 2022 -0800
Change-Id: I9b644d7128097f5c93f352f5f42f3025545584bd
Original commit hash: 125c48577b9a4049c18e58de5bee8041a1fc7fc2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eb5327e86e4ec84c056480455f6632a28ada9c14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3036_00

Hsd-es-id: N/A
Original commit date: Sat Jan 15 08:50:56 2022 -0800
Change-Id: I9fafaa836346df4fb3bb6677ed507ede2716045b
Original commit hash: fd376081de64741b14fc51ba9dbd60107d4378a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 68bf119b07ccf8b36ff20dd526a4bc7b5f4eeb49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] DTBT retimer capsule update impact ITBT retimer capsule flow.

Move disconnect USB handle place for do not impact ITBT retimer capsule flow.

Hsd-es-id: 15010527928
Original commit date: Thu Jan 13 14:54:22 2022 +0800
Change-Id: Ic36adc37553a3f80a218529d170903883a758a2b
Original commit hash: c19d866be55b817ac38a15188a6776b2c78dfb88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: a072a7e8ecd67351f14e2faaa3843beb7ed7efe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3035_01

Hsd-es-id: N/A
Original commit date: Fri Jan 14 09:09:38 2022 -0800
Change-Id: I01d8b9edbdda11d8fc506d5c2a536b63196f538d
Original commit hash: 70861ffdd2320a77192f85fe44b4caeaabc091aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94cbcea969bc3190bcde579708ec15024d9cee8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3035_00

Hsd-es-id: N/A
Original commit date: Fri Jan 14 08:51:15 2022 -0800
Change-Id: I924f3636d75ed77d5dcee8a111695b18cafb43ca
Original commit hash: 0fc6ed18e3ace1e153e0ac6a0b81d91e6bb13ecf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5f08e8008fa7fce30cd44559cf6d016e70b4cbea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:17 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Transition the ME FwUpdateLib to 16.1

[Description]
Support the new ME FwUpdateLib version to 16.1.

Hsd-es-id: 16015568572
Original commit date: Fri Jan 14 14:57:46 2022 +0800
Change-Id: Ia05cd81c1bb19a0be4b04ab060b4a806f02c0c12
Original commit hash: bb7070e88343336e7334479e7a08dad3fed0ed2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/MeFirmwareUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen16Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen17Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9b3975024579bbf3cb774caf37848da0a637342f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:14 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[RPLS]Rebranding DPTF to IPF requires BIOS setup string changes"

This reverts commit 2a304aba089f81546a60677ffb156b1962eebade.

Hsd-es-id: 22014439580
Original commit date: Thu Jan 13 22:21:12 2022 -0700
Change-Id: I45ddec14807fffa0c9aca717f6af72fd10e2293d
Original commit hash: 4560dfb80556680990c1ac3f58e2b06f938b4793

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 0bdf10d40ad36600e4cddd23f6cd450c14d6f05c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:12 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Rtc: Topwarp policy always override TopSwap bit to disabled in boot

Since it is not avoidable to program TS bit when programming Daylight Saving Override bit, use below mitigation:
Write 0 and read back to examine if TS is asserted by HW. If it is asserted by HW, the readback value will stay as 1.
If it is asserted by HW, write 0 to TS bit. Otherwise, keep its original state (either 0 or 1).

Hsd-es-id: 16015350113
Original commit date: Mon Jan 10 14:51:11 2022 +0800
Change-Id: I614873927ed2f26d85523c8086f6a85a2750dc41
Original commit hash: b2803479bb7af3359b6c4dffcfe64c109617e04e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: 38fba86b7a4080bca91fe4a714baaeed7f7104fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:09 2022 +0530 
-------------------------------------------------------------------------------- 
ZPODD support

1. add the bios setting to enable/disable ZPODD in VMD mode
2. Assign ZPODD DA pin to tier-1 GPE
3. add variable ZPPB bitmask of sata port to support ZPODD
4. Define new RST DSM(6) function to notify RST driver whether platform support ZPODD on specific port
5. Notify VMD0 0x87 after GPE event triggered
6. Power resource mechanism conflict with RST DSM design. When ZPODD enabled, remove Power resource
7. zpodd on/off is trigger by DSM(2)/DSM(3) called by RST driver

Hsd-es-id: 15010574740
Original commit date: Fri Jan 7 10:23:22 2022 +0800
Change-Id: Ib96d0da4aa5687ab5d56ab957ccccfac55c74cbe
Original commit hash: 5c972bf198e4f9fab55a2ac4d964dba0cd08649e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: ea6e59d7afa9784a18abbbd5fd56a072fda248bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:06 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.91

(cherry picked from commit 4c3918ad8f6eb4c0484dcc54f6c47883655e0479)

Fri Jan 14 05:35:25 2022 +0000
Original commit date: Fri Jan 14 05:35:25 2022 +0000
Original commit hash: eb49b775e3c7adc0c6bd56ec58afcc12c470722e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6befc44c0ca071446137918d76c36c3da8381cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:04 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Add support for TME exclude range

Add TME Exclude Base and Size configuration option.
When set any address that fails within this region
won't be encrypted/decrypted. Some restrictions are
(a) the max size allowed will be calculated using
the base address and (b) the size must be a power of 2.

Hsd-es-id: 14015406118
Original commit date: Wed Jan 5 16:10:44 2022 -0800
Change-Id: Ia4d6d1b04909a50e6712237a390466fe4d63a4b6
Original commit hash: 8a125faa9c524cb3716bf13fef6ed91018a9d4b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: 6ea1433134a6037980c04966437feacd95def1dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:33:01 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS]Rebranding DPTF to IPF requires BIOS setup string changes

Rebranding BIOS string "DPTF" to "IPF".
Intel(R) Dynamic Tuning Technology > Intel(R) Innovation Platform Framework
Intel(R) Dynamic Tuning Technology Configuration > Intel(R) Innovation Platform Framework Configuration
INT3400 Device > IPF Manager Device
Enable/Disable Intel Dynamic Platform Thermal Framework > Enable/Disable Innovation Platform Framework

Hsd-es-id: 22014439580
Original commit date: Thu Jan 13 21:47:46 2022 +0800
Change-Id: I0cbb70ab9c9d9177bf4376c38e29dc5d1880efad
Original commit hash: 39a19393fe954bb66bbfb1ce77e1f2d18564f15a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: e10998e6ffb818875b71fbac44804abb3c63fa0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.90

(cherry picked from commit a21788122747b0af540dab16d625a1d22dc41923)

Thu Jan 13 17:27:29 2022 +0000
Original commit date: Thu Jan 13 17:27:29 2022 +0000
Original commit hash: 12c021e12fccb95c83f3179c3cb8180844219bf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 138f36cbe8a93e62132c764816a3c8dfd3cbc91e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3034_01

Hsd-es-id: N/A
Original commit date: Thu Jan 13 09:13:05 2022 -0800
Change-Id: I099df8b58fe677ababe87254c5ce3c6717d96147
Original commit hash: 2d7b2f7101702c27879990fa0ecb5a8e7232104f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c616269feb15338ba2533ebceee6ee14ef0055ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010576918][ADL-P ADL-M | LP5] Make MR30 as per rank in MRS FSM

[Feature Description]
1. Make MR30 as per rank in MRS FSM

[Resolution]
1. Make MR30 as per rank in MRS FSM

[Impacted Area]
LP5

[Register Impacted]
DRAM

Hsd-es-id: 15010576918
Original commit date: Thu Jan 13 17:11:38 2022 +0800
Change-Id: I72c5ab716bad885be4bc5fc292e802dd337dcfb1
Original commit hash: 70940aed6a5b8a6c61bd3984480fffe01709ecc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 8dc8e67329f16214594d2938a311adf18eea005f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3034_00

Hsd-es-id: N/A
Original commit date: Thu Jan 13 08:51:53 2022 -0800
Change-Id: I4417f57facb692de90ea598785c7cb4a33c8c2b0
Original commit hash: 7fe635a27805d670b1fe6be3dda36de206360fbd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e2b8f133d64916fd1230b207ee07ee54792bf4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:44 2022 +0530 
-------------------------------------------------------------------------------- 
Itss: [ADL-N] Interrupt Configuration of SerialIO I2C controller #3
is conflicting with INTSEL of GPIO H3

SerialIO I2C controller #3 and GPPC_H3 is assigned with the same interrupt number(43)
which is causing ASSERT while booting.

Fix: Use unused GPIO GPPC_B9 interrupt number 33 (21h) for SerialIO I2C controller  #3
for ADLN, and also fixed a missmatch in D17F1 IRQ number in PcieTree.asl
file

Hsd-es-id: 16015549678
Original commit date: Wed Jan 12 15:45:15 2022 +0530
Change-Id: I38319b19f5f9080f6a25423264e5781517101dd4
Original commit hash: df15a6dae1e253ba8cc200928b2a5a90071ed055

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: 7b13e03e5a101645c9f4fad99affe18c252283b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] DTBT Retimer capsule check CM mode error

Modify CM mode check behavior for ADL-SBGA.
ADL-SBGA only support FW CM mode.

Hsd-es-id: 16015552204
Original commit date: Wed Jan 12 16:55:53 2022 +0800
Change-Id: I8b245c295de60bc4fd363579835edee015a439c0
Original commit hash: 5aff592494a53d3d882c789b4ad347c2cf9eadb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: 188c6a904212ef5af72b72f96b3321fc4dc82aaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:39 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Restart graphics console driver at ChangeResolutionForKvm

When video mode is changed, restart graphics console driver
and higher level driver.
Reconnect graphics console driver and higher level driver.
Locate all the handles with GOP protocol and reconnect it.

Hsd-es-id: 16015490374
Original commit date: Wed Jan 12 19:58:27 2022 +0800
Change-Id: I9f25d12e8983ee007ff94f7a6a2cb19605857ace
Original commit hash: 9ef1143e8f2ad1dfc101c5a80da421e764717322

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 72b981f5f5002c449d5de48bd7b0ec4c0f1bf319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:37 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLPx][TCSS] CPU USB Type-C Over Current Support.

For CPU TYPE-C ports, both physical over current and virtual over current are supported.
Note that is not allowed to enable mixture of physical and virtual over current support
 at the same time across CPU Type-C ports, all ports shall be either physical over
 current pin or virtual wire.

Hsd-es-id: 16015511997
Original commit date: Fri Jan 7 19:55:56 2022 +0800
Change-Id: I2efc1ea499b815ec87b211678e561fdb37a8d8e3
Original commit hash: 03825ec19cee3d361be2fcbc967b453be8825897

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc

================================================================================ 
Commit: 5d5da5be2e4387a7e00b856f8ae3155733e784a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:34 2022 +0530 
-------------------------------------------------------------------------------- 
CPU DMI GEN3 coefficient is incorrect

Hsd-es-id: 16015569441
Original commit date: Thu Jan 13 10:42:14 2022 +0530
Change-Id: I024931360bfa0151bc09b2b1e404639c845aae11
Original commit hash: 283b03d51d1351f527d96b0e7932c59d3341570c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: f21bb4d24bf6d84758a8b39a62c92694fe36d6f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:32 2022 +0530 
-------------------------------------------------------------------------------- 
[OC] Correcting initialization for TvbTempThreshold0 and TvbTempThreshold1

Correcting the typo as TvbTempThreshold0 is getting initialized 2 times instead of TvbTempThreshold1.

Hsd-es-id: 22014439669
Original commit date: Tue Jan 11 22:32:46 2022 -0800
Change-Id: Ie016fc1ff4b5752e450ca8e2cf21fd3c3bde9831
Original commit hash: d12bf7dea90aaa11320da1631e26eed702204a76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: b4d3326e5dda7f0487ad1b5bb44b390ba1deb45c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] Getting Assert when "PlatformDebugConsent" set to "Enabled (All Probes+TraceHub)" with debug bios

System asserted at MTRR Transfer to Default WriteBack, when setting UC: [00000000FF000000, 0000000100000000] due to running out of MTRR entries.

FF00_0000~10000_0000 (presume flash region) is set to WP in TempRamExit;
FF60_0000~10000_0000 (real BIOS region) is set to UC in SpiFvbServiceDxe, which starts to introduce 2 entries to keep WP range (FF00-FF40; FF40-FF60)
When PDC = All may introduce another 2 MTRR entries for TH hence the issue is hit.

The fix is to keep FF00_0000~10000_0000 WP during BIOS boot (not set BIOS range to UC in SpiFvbServices)
and set UC until the end of boot to avoid introducing more MTRR entries.

Hsd-es-id: 16015504875
Original commit date: Wed Jan 12 15:44:58 2022 +0800
Change-Id: I3c6ddd268bc9e598cec6844dd04856e4d7723adf
Original commit hash: 7b336e7804eb97d48811233b4aa084d99569932f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: 10c22b6c48b53073164c49d7084c83baff1a70d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PrimaryDisplay detection logic in PEI does not work properly when both PEG & PCIE Offboard VGA cards are present

Several lines of description for the change.

Hsd-es-id: 22014278773
Original commit date: Wed Jan 12 15:19:10 2022 +0530
Change-Id: I0e0277434f8e1c241c38934ecee3c82c2ebc5e55
Original commit hash: 350d9e47d84d6cab51087f34db9a4b1245b6fe2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 57c572721e80d6852aaa9a95cab0350c9e852915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:25 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.

Hsd-es-id: 16015347418
Original commit date: Thu Dec 23 12:58:04 2021 +0530
Change-Id: I5f576d9b9495d8c66a4f39509bc15dade96c620a
Original commit hash: 7ddbb7ece8692b8bf7842c8f16f9ef3d75e7625e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: 47c4411dc60f9d7c71b451394f5777fcc714ca24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3033_02

Hsd-es-id: N/A
Original commit date: Wed Jan 12 09:12:42 2022 -0800
Change-Id: I29a902d9e08c82c7a2df35f35e676b467c21d97f
Original commit hash: 8b03cd210915764f11ffeddaac5818db78007279

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12733fcb862f941d70fa9a829e7cfaad90d57a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3033_01

Hsd-es-id: N/A
Original commit date: Wed Jan 12 08:51:14 2022 -0800
Change-Id: Ief056ae121361bbdf6ad961441ae5f733f763309
Original commit hash: 54a99a8075b89274a516ec156e5898b23b322078

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fe30cee140872dffecebc1fec850e5b0bcbece86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:17 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.89

(cherry picked from commit 2b223cc27937c6f0e646a3a523e7a83c6c9ad01d)

Wed Jan 12 13:01:32 2022 +0000
Original commit date: Wed Jan 12 13:01:32 2022 +0000
Original commit hash: 6b824199f82592c0185b2e862746837469163193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f1910b5b6b3606deea3559a59defeb64db8492f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] System can't act right now after Time changed in Win 10.

Both _GRT and _SRT have 1 second timeout to wait for RTC update.
Change the timeout to 0.1 second to sync with RtcWaitToUpdate in PcRtc module.

Hsd-es-id: 15010486884
Original commit date: Tue Dec 28 15:42:54 2021 +0800
Change-Id: Id7682a2e73107b446b80c990b3016f3f5fe5ebe1
Original commit hash: dab969691dbf1a86c37b9ac9ea1454a69351b882

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 4e67fb200b40409b92b62d2600d56c587736254e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.88

(cherry picked from commit 3992e3b8d649dc239f76c8b84bbb1893a7bac2b0)

Wed Jan 12 11:52:44 2022 +0000
Original commit date: Wed Jan 12 11:52:44 2022 +0000
Original commit hash: 14aa33417ddb3fa7e3a0b9bf8eb24fb1dad3eaea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7de6c3d395ea94e069cbfafe42f70e9ba1c9bb5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22012222699][ADL | DDR5] Extend the VREF range in EarlyWriteTimingCentering2D for frequency > 4800.

[Feature Description]
1. Extend the VREF range in EarlyWriteTimingCentering2D for frequency > 4800.

[Resolution]
1. Extend the VREF range in EarlyWriteTimingCentering2D to (-20, 20) for frequency > 4800.

[Impacted Area]
DDR5 TX Margin

[Register Impacted]
PHY

Hsd-es-id: 22012222699
Original commit date: Mon Aug 23 13:25:15 2021 +0800
Change-Id: Ia4f925edce95ff9f5a01ea3cc6dafcdb4bb87cc8
Original commit hash: 8774b8e2ba21de00540235edfe9a00bfdc5ccd0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 639a3059323ba2930e41100a36acf678561552b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3033_00

Hsd-es-id: N/A
Original commit date: Wed Jan 12 02:25:07 2022 -0800
Change-Id: I66b5fa53cb31df2128006a1ae7982be99f70b768
Original commit hash: d11d13fbd65f02901802e08858664efe59836777

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 51e2427c851e29729794ef31f9df79ae9b23b868 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:03 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Fix Klockwork issues

Fix #10596: Pointer 'CpuDataHob' checked for NULL at line 1117 may be dereferenced at line 1120.

Hsd-es-id: 16015487905
Original commit date: Fri Jan 7 10:13:45 2022 +0800
Change-Id: I269766eb48e46e37e4110816b217bf78557a16a6
Original commit hash: fb5d97473782994e6e013c554cdf96ec118b1328

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 8db3bc14d458c0bbd12c5fabaab85a1822316a0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:32:01 2022 +0530 
-------------------------------------------------------------------------------- 
Platform/RPE: ssd erase of password protected ssd with RPE fails with EMA 1.6.0.0

Issue: Remote Platform Erase driver didn't receive password from CSME with EMA tool.
       After discussing with CSME team, if secure erase is triggered by RPE, password is sent through Asf_GetUefiBootParameters.
       If secure erase is triggered by Remore Secure Erase, password is retrieved by GetRsePassword command.
Solution: Use different method to retrieve password depends on secure erase feature.

Hsd-es-id: 22014369682
Original commit date: Mon Jan 10 11:49:21 2022 +0800
Change-Id: I227d286aea6ec81f16c89c34dce26e613025b862
Original commit hash: 3b3fff750733f542be419d4440555a19ab6264a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d99ddcc5a71154500c9cbbacfeb0cb1d8e81ba8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.87

(cherry picked from commit 01fbff05e19a178359662b037bb0bcb01b1d7bfa)

Wed Jan 12 06:28:31 2022 +0000
Original commit date: Wed Jan 12 06:28:31 2022 +0000
Original commit hash: a0bd3d4b6459d2dad4bfc81de5a23d8b5fe4ea2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d8d27fa6ab0cbe995972bfc2001b26908b6830b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010559756][ADL-S  DDR5] Able to change the frequency for each SAGV point for 2DPC board.

[Feature Description]
1. Able to change the frequency for each SAGV point for 2DPC board.

[Resolution]
1. Allow the user to change the SAGV frequency per point from setup menu for 2DPC board.
   The SAGV point frequency from policy input takes precedence.
   Only use the c code logic to define the SAGV point frequency for a specific configuration in a 2DPC board when the SaGvFreq input value is 0.

[Impacted Area]
DDR5 SAGV BIOS setup

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010559756
Original commit date: Tue Jan 11 15:03:26 2022 +0800
Change-Id: I6fe3ebac2ca937292dfc7d4652224aab7ec2f840
Original commit hash: 1810db54bd86894d9a57f514298e6268357565f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4447ad8203797ea445c02998741b283627db0858 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:49 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Setup: Fix _allmul

For VS2015, it happens on default.
For VS2017/VS2019, it happens on disable optimization.

Hsd-es-id: 15010562487
Original commit date: Wed Jan 12 11:56:15 2022 +0800
Change-Id: I4a445eeda524c9fc7d3b1815f374f955dd6a4a56
Original commit hash: 34b5116387015ce8c4a5f5e4bf6214d6786fd70f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c

================================================================================ 
Commit: 4bf776cf1937c23edc421fe407f788dfd1bde0fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_04

Hsd-es-id: N/A
Original commit date: Tue Jan 11 21:29:14 2022 -0800
Change-Id: Ifad5d282bf3f4e29c6028162363e5915c3ccb439
Original commit hash: b09a5f0d300b9c5771fa4a1bda646eda89be8b85

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7106f7919af0f1857ef9e3a789a3060f3d4ac720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:44 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Increase PcdFlashFvPreMemorySize to 0x000B0000

Reduce PcdFlashFvMicrocodeSize from 0x00180000 to 0x00170000
IncreasePcdFlashFvPreMemorySize from 0x000A0000 to 0x000B0000
To fix build error:
Error while patch FIT Table Data or reset vector data.
Error. The boot firmware volume (BFV) has only the spare space 0x1d68 bytes.
But the default setting data takes 0x26d0 bytes, which can't be inserted into BFV.

Hsd-es-id: 15010546437
Original commit date: Tue Jan 11 15:39:57 2022 +0800
Change-Id: Ib68d0d9cbec7f32ceee04448f069a703008dd22f
Original commit hash: e92c3aea947d4b9e18b518b8090be7d69c44c0ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: 8846b588596a2f32a5d1292f7a5f4f55c55467d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_03

Hsd-es-id: N/A
Original commit date: Tue Jan 11 20:43:38 2022 -0800
Change-Id: I65a10b606cfc5f37d1d1ede6920335bc214acd7d
Original commit hash: 0c93bd85efa420ff518a71b1d3f989d7a13fe406

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37741282d53da2109cb8cea9f68dd38bd7ce91ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:39 2022 +0530 
-------------------------------------------------------------------------------- 
[RFIM] Added disclaimer for DDR-RFI-Mitigation Enable/Disable

Added "\nThis RFI mitigation feature may result in temporary slowdown of the DDR speed." to STR_CNVI_RFIM_HELP

Hsd-es-id: 22014224563
Original commit date: Tue Dec 28 10:34:22 2021 -0800
Change-Id: I6d74035ac6e52b548fff68d2574fadc02cca4889
Original commit hash: 25d69daac4f28bd686d302391dae84a8fad22110

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 8cb5e748b3607d38aa4969acc6c8285f91d18821 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:37 2022 +0530 
-------------------------------------------------------------------------------- 
[Supermicro][X13SAV]SMBIOS type16 Maximum Capacity

Fix correct Smbios Type 16 DDR4 Maximum Capacity

Hsd-es-id: 16015416614
Original commit date: Tue Jan 11 15:19:34 2022 +0800
Change-Id: I17a87732a977403628c733f39533813a2f5f517d
Original commit hash: e5a1575e3d2ad2d7a94d9313aec685779a0fc67f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h

================================================================================ 
Commit: eee38d6f304d2fb46fa29592ece25beaca0c3146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:34 2022 +0530 
-------------------------------------------------------------------------------- 
Security/TXT: [RPL] Add support for ACM benchmarking

This change adds support for collecting benchmarking data for BootGuard ACM.
Building BIOS with -perf flag enables collection of benchmarking data from MTRR8. Also, ACM should have benchmarking support enabled.

Hsd-es-id: 14015376522
Original commit date: Wed Dec 8 20:38:55 2021 -0800
Change-Id: I42c131e1a17d1a827b6a993f3aaaa8b3d3e58285
Original commit hash: 7488f8e8a18e6e7a9ec9c114a33a79b288dc96c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 609da49bd9958cba745acf5dd4e819494c3d6d5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_02

Hsd-es-id: N/A
Original commit date: Tue Jan 11 18:37:23 2022 -0800
Change-Id: Ifd9115ca5d5840bd2d327aad84caed94df8efd81
Original commit hash: 7583cf9b0cf485d04ce360f04cfd42242b8fd87c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bedf6245409d678db55dd397df23202dc32d6c0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_01

Hsd-es-id: N/A
Original commit date: Tue Jan 11 12:51:01 2022 -0800
Change-Id: I0063c4c29fcbdc468dcfdc5eb70b4f5ef447ed88
Original commit hash: a3eeaacde73ab4e47523ba76856bb1a7b214e67c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2b9eb55d2a949f1180cee0fd70b1b69655473fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.86

(cherry picked from commit 9972309b5f6c127445bdb922fe893ac04a80e589)

Tue Jan 11 18:25:39 2022 +0000
Original commit date: Tue Jan 11 18:25:39 2022 +0000
Original commit hash: d2ac4771d52590d3bc0e4f047d058c5ff06db394

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ffb207830f14c3e1b7be089c6b40b357f2ed877d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S ADL-M ADL-P | DDR5 LP5] Statically Assign Generic MRS FSM Timing Indexes

[Issue Description]
MC-IP SAGV enabled simulation fails during normal operation frequency
transitions.

Root Cause:
The MemSS PMA does not save the control registers on work-point basis so
there is an implicit requirement that all SAGV points must share the same
SAGV runtime Generic MRS FSM (GMF) control register configuration.

When programming MC0_CH0_CR_GENERIC_MRS_FSM_TIMING_STORAGE_0/
1_TIMING_FIELD_0/1/2 MRC has an optimization where if more than 1 MR
needs to use the same timing, it will reuse the same timing field. In the
case where the work point is LP5 4267, the tFC and tVREFCA timings end up
with the same encoded timing register value. In this case, the code
optimizes to reuse the same timing field. This optimization of the timing
index results in a different GMF control register configuration for that
work point compared to other work points. This will result in runtime
failures since the last work point's GMF configuration will be expecting
5 timing register entries but the MemSS PMA will restore the timing
register set with only 4 entries.

[Resolution]
The Generic MRS FSM timing register fields are now statically assigned
a timing symbol which will remain the same across SAGV work points. Only
the value of the timing will differ across work points.

[Impacted Platform]
All

Registers impacted: MC [x] Phy [ ] Both [ ]

Hsd-es-id: 15010273716
Original commit date: Wed Nov 17 15:00:31 2021 +0800
Change-Id: I550232e2104865864f119f8807c160d8c077619c
Original commit hash: 7814cc41c2f380bd5898d47bf120f842b77880eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a91cdf1ef5b2eaf91aa12c9f455a0004d08fc0cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3032_00

Hsd-es-id: N/A
Original commit date: Tue Jan 11 08:50:26 2022 -0800
Change-Id: I83fe4a916795bdf38c4abc483d118f39b60c6f55
Original commit hash: 482585e6e847ba693019c5b815e37898c722cc02

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: feff0c8a975ac639a56c9d40df5f19805450fe36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.85

(cherry picked from commit 84adbabe82ac9175134e2c96a835586865410c9f)

Tue Jan 11 14:33:31 2022 +0000
Original commit date: Tue Jan 11 14:33:31 2022 +0000
Original commit hash: f87ddea06d8dfb14d6f5879c22cd579bd4860bb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4a51c3e21b1cb67e46cc86e8cf21f4d55f243d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:13 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5] JEDEC Reset does not shift LP5 Rank 0 CTL PI code or MR programming

[Issue]
JEDEC Reset does not shift LP5 Rank 0 CTL PI code for MR programming

[Root Cause]
It was found via Code Review that ShiftPIforCmdTraining is passing Rank as an index when the API calls for a bit mask.
This leads to Rank 0 Chip Select not being shifted for LPDDR5.

[Resolution]
Conver the Rank parameter on the function call to a bitmask.

[Register Impacted]
PHY


Hsd-es-id: 22014184073
Original commit date: Thu Nov 11 11:28:13 2021 +0530
Change-Id: Ia274f1349399c133a1b9d1f83db194beb73b69ce
Original commit hash: f44c5a364d0fe950100a0249171fbf990373e185

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 16e436a820bf4df225f7cf0c4cfa439d34164101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.84

(cherry picked from commit 056fe1202da380d1b8f4c92f43c721e363fe33dd)

Tue Jan 11 08:11:12 2022 +0000
Original commit date: Tue Jan 11 08:11:12 2022 +0000
Original commit hash: e8793c173783c1035b7f28bd5cbdf7f0ca6645bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f0edabfdfd2b084d8171ac75d9f4e17f00330d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:06 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16015542272][ADL-P ADL-M | LP5] Tx Vddq is not set properly for higher frequencies in 2R configuration.

[Issue Description]
  TX_VDDQ for frequencies above 5200 in 2R config should be 1000 mV but current MRC is configuring 800 mV.
  'Outputs->VccddqVoltage' policy is updated based on 'Outputs->ValidRankMask' in MrcSetOverrides. But
  'Outputs->ValidRankMask' updated with right value later in MRC, hence using wrong ValidRankMask updates
  VccddqVoltage with wrong value.

[Resolution]
  Use 'Outputs->Any2Ranks' policy to find number of ranks present and update the VccddqVoltage accordingly.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015542272
Original commit date: Tue Jan 11 10:33:56 2022 +0530
Change-Id: I2984bc085e6fef129105bddbd611b7b05b3b30c4
Original commit hash: 20c40598c30af313484bc217e1e3da644c9e1f83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f360022003363f6438483ee8c42424b0fc75db81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:04 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC."

This reverts commit 8bc41b04b6620fcb9d494ad4707f8716d3a9a91b.

Hsd-es-id: 16015523160
Original commit date: Mon Jan 10 22:53:49 2022 -0700
Change-Id: I6206216bc0789f8cddc5dd5aa41a925363688c00
Original commit hash: f19427393a1e414048e5f3d5a46714d75414ab27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 7b3236dfbec111b14530f6b495e2013d7459f7b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:31:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Updated _CPC NominalFrequency base on CTDP level

Hsd-es-id: 16015386324
Original commit date: Wed Jan 5 10:21:44 2022 +0800
Change-Id: I788ae8d167d723a0fed6d4bf19145eb1971e37c2
Original commit hash: 4b5d7c1408134829e620d6148b3132cc4f112e3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 80bd6c2a1cc3e13be38c609185fa61f1cbd6fbc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3031_00

Hsd-es-id: N/A
Original commit date: Mon Jan 10 08:48:42 2022 -0800
Change-Id: Ib9ff1633084d0a5c0ddbfe98e6b128cca133a346
Original commit hash: 09678d236ffc4235f88b3b573fd7b33b62762964

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e188360740dd7cfd9a24f7086d085e81be336cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010548755][ADL-S | DDR5] Add questionid for setup item "Early DIMM DFE Training".

[Feature Description]
1. Add questionid for setup item "Early DIMM DFE Training".

[Resolution]
1. Add questionid for setup item "Early DIMM DFE Training".

[Impacted Area]
ADL

[Register Impacted]
No

Hsd-es-id: 15010548755
Original commit date: Mon Jan 10 10:33:04 2022 +0800
Change-Id: I65a887fc8a1656b13221444dfb966ae70dff36b2
Original commit hash: 341a9c5cc3eda3f34614a688c9be3edcb71268ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 43f1fb0d969ce21d2a9cf5daea12413db90b3e18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for L0/R0 Production patchID 0x00000416

Hsd-es-id: N/A
Original commit date: Mon Jan 10 10:16:31 2022 +0530
Change-Id: I98adb031a6a293018835c40aa4453d5f1ea268b6
Original commit hash: 8f6be4ae79836fc8b93cae8b5d88e0cb93ed0c18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 617b79348754baf51e69e9209b832e23734b8eae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS][ADLP]BIOS should enable UCSI option for all ADL-P DDR SKU which uses CCG6 PD AIC.

Hsd-es-id: 16015523160
Original commit date: Fri Jan 7 12:51:03 2022 +0530
Change-Id: Ic868823dd021bdd8e9f188b9367b03d155e3a63f
Original commit hash: 0e56c9b03b74eb0b52c6cef05b29cdc620fb2f5a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: e9240ad5c2ce24cf9fb6f2ea2074f20808123dce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3027_00

Hsd-es-id: N/A
Original commit date: Sun Jan 9 08:50:12 2022 -0800
Change-Id: I9da733112171e9d86bbd9191c8676a58b120078a
Original commit hash: 7c046b27d96654b3fc9e8057eb93f349e991a992

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f40a6d20cce3898c58a6320cbd42efb35019148e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.83

(cherry picked from commit be4f4733271fcf34a36f3df5eda6824ee8f2b70d)

Sun Jan 9 08:30:59 2022 +0000
Original commit date: Sun Jan 9 08:30:59 2022 +0000
Original commit hash: ef027d8d8d145516440a67a7db0c414093c9b43b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e32e82ee27fb0a0e0b013249605a4c55b85ffcf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010545160][ADL-S | DDR5] Early DIMM DFE Training.

[Feature Description]
1. Enable Early DIMM DFE Training.

[Resolution]
1. Run Early DIMM DFE Training before write timing centering with loop count 8.
2. Only train TAP 1 in early DIMM DFE training.
3. Add a setup option "EARLY DIMM DFE Training" for it, and it's disabled by default.

[Impacted Area]
DDR5 TX Margin

[Register Impacted]
PHY

Hsd-es-id: 15010545160
Original commit date: Mon Aug 23 13:25:15 2021 +0800
Change-Id: Ic8c66d36be386e2f1c9b6db5b7de95063246a7c7
Original commit hash: f75aff87e9b9a91036cb1714d2038fc3f0aaaad4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9595979ca00d6b350fadbe9bbe3a2ba771c22eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3026_00

Hsd-es-id: N/A
Original commit date: Sat Jan 8 08:51:00 2022 -0800
Change-Id: I9ffb638eb44d993dc2f3a910224f9eab7591e388
Original commit hash: 73523527e80c46196cddb302834022e3eee19154

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e8c50468e5b984abd9c0b0e0804e12e5b7b68a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3025_00

Hsd-es-id: N/A
Original commit date: Fri Jan 7 08:49:44 2022 -0800
Change-Id: Ibe6f71c7e19d12c508c5b6e9aa1cc1754b3b609f
Original commit hash: d2efd8bfe574f90c364dd97cb2354569efa8e2a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c35c7f53572699121baca9b456e778f5173c5eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.82

(cherry picked from commit b03cb5ca56a5ac481bc5f18905a75d6e1242d055)

Fri Jan 7 12:23:42 2022 +0000
Original commit date: Fri Jan 7 12:23:42 2022 +0000
Original commit hash: 4f2596a7bf9ae6042b435422e1780f21bd28d9e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76951b05927d230ddecdb1cae2e4ecf92c66a4f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:17 2022 +0530 
-------------------------------------------------------------------------------- 
[Bug][15010535538][ADL] fix value overfollow in VsshiCompLeakerRoCalibration

[Issue Description]
When not found suitable VsshiFfLeakVddq in VsshiCompLeakerRoCalibration,
RoDivSel and StaticLegEn will be larger than max accepted value.

[Solution]
Set RoDivSel and StaticLegEn to max accepted value when not found.

[Impacted Platform]

Hsd-es-id: 15010535538
Original commit date: Thu Jan 6 14:30:23 2022 +0800
Change-Id: If8f5fe66f0e3169451f8f23b67e0f697ab62ad80
Original commit hash: 59bc23260bd7c9a22c197585cf52edd905288cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 9b0c64e1c810c866204042c4c12f509ff67a4ebd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:14 2022 +0530 
-------------------------------------------------------------------------------- 
DDR5 Smbios Type 16 incorrect

Fix correct Smbios Type 16 DDR5 Maximum Capacity

Hsd-es-id: 22014380537
Original commit date: Mon Jan 3 10:47:38 2022 +0800
Change-Id: I5e58980fcde4eae1aafc3219fe6d27a2742018bc
Original commit hash: faf044c555c44b97ae9c1cc90f6fe235015d9380

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h

================================================================================ 
Commit: 2d7693a1c1104d1f81694d7e80f6ccbd9461b718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:12 2022 +0530 
-------------------------------------------------------------------------------- 
Improve pre-memory UEFI variable

Set NvStorage Write Protect Cacheable

Hsd-es-id: 15010229266
Original commit date: Wed Nov 10 14:44:21 2021 +0800
Change-Id: I3adb4d7e1ef58f023266317ae61b7245d9e63f3e
Original commit hash: dc42d313810cbc7b9d01931c9d8fa73b9166b1dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Features/MultiIbb/Include/Library/NemConfigMtrrLib.h
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.c
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.inf
AlderLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c

================================================================================ 
Commit: 9800027b8ad5e0b13c27883f5f1c7a70ef3e9d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.81

(cherry picked from commit 2536ac94dff6da653aa847f5a5be870d8bc5868b)

Fri Jan 7 05:40:46 2022 +0000
Original commit date: Fri Jan 7 05:40:46 2022 +0000
Original commit hash: 19eda39da1ae568fde8e11c48f237a0c86cc0169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a5b88aa1223d3488ec5378018203fe90177b521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:07 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][15010525977] fix KW issues in mrc

[Resolution]
1. initialize variables before using them
2. remove unneeded code

Hsd-es-id: 15010525977
Original commit date: Thu Jan 6 14:06:41 2022 +0800
Change-Id: I0eee47cc2801a34ca75aac799d74d83dcdf52bdd
Original commit hash: c826b7f0bddf3f3e150da177a737e3ae27504f9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 081b606b167f0dcfb942cd7217b95169fb23ed22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3024_00

Hsd-es-id: N/A
Original commit date: Thu Jan 6 08:48:24 2022 -0800
Change-Id: I7997fecdfd628cb60f82eeeb020c1c9f9572efb2
Original commit hash: c398ad4a852c2e8fad36484431cb1c40781d7128

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 68edc50f11e0a66b541197b8620af802bbcc4bd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:30:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.80

(cherry picked from commit e5b7ca0702591a1488849d7005dcc691fc7b50cd)

Thu Jan 6 14:52:42 2022 +0000
Original commit date: Thu Jan 6 14:52:42 2022 +0000
Original commit hash: f5bcdcf89f70735b8d29261ba45d9d4891605263

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 895be48a0b8d94d3ab026fcbf1f195a488b9363c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010537672][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1.

[Feature Description]
Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.

[Resolution]
Enable DCM with VDDQ 0.8 for all sagv points and set dvfscomp_lvrmuxvccddqgsel = 1 as there is no VDDQ difference during SAGV switching.

If all SAGV points have the same Vddq voltage then:
DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 1 :always bypass LVR and use global vddq
else:
DDRCOMP_CR_VCCDDQLDO_DVFSCOMP_CTRL0_0_0_0_MCHBAR.dvfscomp_lvrmuxvccddqgsel = 0 :enable LVR for early DVFS comp scenarios

[Impacted Area]
ADL-P and ADL-M Power and Margin

[Register Impacted]
PHY

Hsd-es-id: 15010537672
Original commit date: Sat Jan 1 18:23:37 2022 +0800
Change-Id: I4e826a513f1a43c36c5dac5f22cdd2e28ad0f0af
Original commit hash: 1047826dcf2c4f6c588f79b4b47fee1aef191aa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 04056c63b3bd75a772f9028ea02e3f133644e5e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.79

(cherry picked from commit 94cad7b9090eea7fcd7f54ae32a75c7da37c410b)

Thu Jan 6 13:56:59 2022 +0000
Original commit date: Thu Jan 6 13:56:59 2022 +0000
Original commit hash: 43eaf4e14ec613c7bc12c5c49512a831de174082

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff12c02a129c8f6b52e500a44497f616540ab861 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:52 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16015508142][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] vccddqldo_dvfscomp_ctrl0 register values are not matching expected values.

[Issue Description]
  vccddqldo_dvfscomp_ctrl0 register offset from Q0 is same as rxdqscomp_cmn_ctrl1_new register offset
  of A0/J0. Programming rxdqscomp_cmn_ctrl1_new register on Q0 and later steps corrupting
  vccddqldo_dvfscomp_ctrl0 register values

[Resolution]
  Skip programming rxdqscomp_cmn_ctrl1_new for Q0 and later steppings.

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [X] Both []

Hsd-es-id: 16015508142
Original commit date: Wed Jan 5 14:10:21 2022 +0530
Change-Id: If0eebf467ae38d5d7be905da173d270722e549bf
Original commit hash: 66a2bb1004fd7521b96798115a4790fcb0c7fba6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6fe39109f941af36c592e10e79a17060418bce64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:45 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL Px][AEP] - Bios support for RPL Px LP5 AEP

- MRC Changes
- Clock Mapping
- Gpio Changes
- USB Changes

Hsd-es-id: 15010400149
Original commit date: Thu Dec 9 14:01:42 2021 +0530
Change-Id: Id8e190e8e1f6e5ee3def36c0ff7d69edd1161aa2
Original commit hash: cf012aa229b3a431a026f1bed68a92ce1dbc0e06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc

================================================================================ 
Commit: 994e713ede7ae38fa5c1b5a5964abdbd990171a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.78

(cherry picked from commit 05fcfa343cb3aab6aa97aead37fb0b1bf7e3022a)

Thu Jan 6 06:04:52 2022 +0000
Original commit date: Thu Jan 6 06:04:52 2022 +0000
Original commit hash: 618a4325c568fe1ad10c845363a34efc6591214c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 547b18dcfde7b34f1611266403914f32011e621e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:38 2022 +0530 
-------------------------------------------------------------------------------- 
VccInAux IccMax update for ADL N SKUs

Hsd-es-id: 16015501281
Original commit date: Wed Jan 5 14:10:35 2022 +0530
Change-Id: Ia5c39596b1a5fa37c15e868cbeaac05fbf2ca772
Original commit hash: 9cce2d890988cf27f0c308369b9d27ccdc402a61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 1a68fa8f221c7a7a8473b8e880a7e97bdb6cba29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:34 2022 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Add support for me capsule update when no ESP partition available.

Currently, for me capsule update, if no esp partition, bios will continue perform update without exit.
expect to exit update when there is no ESP available with ME resiliency enabled.

Hsd-es-id: 16015470606
Original commit date: Wed Jan 5 13:40:11 2022 +0800
Change-Id: If6764fe683400a5b8a153946d5fe423f3f778d6a
Original commit hash: 1bcb1404fd5d41accda585c47a1fc66ce02ae944

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c

================================================================================ 
Commit: ad15f3dd6da1e8010b25f2f06e82c7785b5be636 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3023_00

Hsd-es-id: N/A
Original commit date: Wed Jan 5 08:49:34 2022 -0800
Change-Id: I6013da5f3ceb88bc4909df710c9564d62ac408a9
Original commit hash: 1ca4dac5e3d8d373288da88473aa26eb6eeeec8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4addb56f43b16c6be26dd0fd47a52611dd8b4aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.77

(cherry picked from commit 2749781f52813726c3fafb684680be478ca86215)

Wed Jan 5 12:14:25 2022 +0000
Original commit date: Wed Jan 5 12:14:25 2022 +0000
Original commit hash: 9bdef3762045cb2b94aa64a1b632c626f4fb346b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4c07a9b3b0f74eb95fa8daaadc5d7d549e8dd38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010527817][ADL-P ADL-M | LP5] Rcomp target {48,30,20,20,20} update for LP5

[Feature Description]
Rcomp target {48,30,20,20,20} update for LP5

[Resolution]
Rcomp target {48,30,20,20,20} update for LP5

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 15010527817
Original commit date: Sat Jan 1 18:23:37 2022 +0800
Change-Id: I6bfc4599e20926e8d3ddabe95a64ac23218d12fb
Original commit hash: ad35037525334007e645a3668dc485bcdd73ff3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9b36031620fe50b6843718207093e5509332ef44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.76

(cherry picked from commit 2aa85250febbf1e7d9480918093843eeacf2f932)

Wed Jan 5 10:53:19 2022 +0000
Original commit date: Wed Jan 5 10:53:19 2022 +0000
Original commit hash: 186c213f7800c47ce097ce408e667cba494faeb1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 965728dfaf5f2042c95efe0748b17c9c42418168 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015461908][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Rload update

[Feature Description]
Rload update to avoid rload saturation for all protocols.

[Resolution]
1. Set the rload target with value 30 for all protocols.
2. Update rload equations in phy init, expected rload target is 800Ohms.

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 16015461908
Original commit date: Wed Dec 29 18:08:09 2021 +0530
Change-Id: I0553ead060819cc7be087fbbd70d10bdc7ae42d4
Original commit hash: 41987c7b5c5178b70a5630d007daf7ea9d6c3851

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4e285cde2d326e9333b1f99ee304602e54dcce04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:10 2022 +0530 
-------------------------------------------------------------------------------- 
RTD3 support for HMP Rvp

Hsd-es-id: 1309267678
Original commit date: Mon Nov 29 15:00:24 2021 +0200
Change-Id: I5a32118948d3e73f7d323635229dfe139b64347c
Original commit hash: 31465266829d11084757066ad7ecbd6946b97c6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf

================================================================================ 
Commit: 906d92fad08c42e19a7cde9abe74d52a871f231d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Updated the comment with proper info.

Corrected the comment from "// 0.75V@Bypass-0.75V@Bypass-1.05V@Internal"
to "// 0.78V@Bypass-0.78V@Bypass-1.05V@Internal".

Hsd-es-id: 16015486466
Original commit date: Tue Jan 4 16:57:44 2022 +0530
Change-Id: Ib63b185c0838a246c7afe69e8964c91e68906022
Original commit hash: 68a15743adfba4f1aaf09a24e76163b20f0a6b21

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 3f3fb8b8c6ffe76069bf52bc2e3372c67a6e2eec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.75

(cherry picked from commit 194be2ba02d6c8963f2ab664ea81cb8edc058f11)

Wed Jan 5 03:15:52 2022 +0000
Original commit date: Wed Jan 5 03:15:52 2022 +0000
Original commit hash: 224f5a7ff74271dd058e5efbbe4785b46bffb5cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cc96b9c27462dc0ec02c910730f98f1b1aedf968 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:29:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP4] JEDEC tZQCAL needs both channel & rank ZQCAL serialization on some byte-mode LP4 parts

[Issue/Feature Description]
  When a system has byte-mode LP4 parts, as indicated by the SPD,
  MRC needs to set the following ADL configuration register setting bits to ensure MC schedules ZQCAL commands in serial across ranks:
  cpu.mem.mcs.scheduler_chs.sched_cbit_0_0_0_mchbar.serialize_zq = 1
  cpu.mem.mcs.maintenance_chs.tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 1

[Resolution]
  If a system has byte-mode LP4 parts or 4 ranks, indicated by the SPD.
  Then MRC needs to set the following  configuration register setting bits to ensure MC schedules ZQCAL commands in serial across channels
  -> Sched_cbit_0_0_0_mchbar.serialize_zq = 0x1
  -> Tc_srexittp_0_0_0_mchbar.serial_zq_between_sub_ch = 0x1

[Impacted Area]:
  ADL-P ADL-M LP4

[Registers impacted]
  MC [x] PHY [] Both []


Hsd-es-id: 16014958430
Original commit date: Thu Oct 14 17:31:21 2021 +0530
Change-Id: I99445bbdf1c329c32c3bc8d5915ed3c11c4993a3
Original commit hash: 7217e3bccd1ca7d4752827e320fb5e154a435683

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 1548f3ae165116a0b8f2b88182fdc0e960a7147d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL-S Cx

Updated the Ucode 0x0000001a of Cx

Hsd-es-id: N/A
Original commit date: Tue Jan 4 18:22:24 2022 +0800
Change-Id: Ibe07744b3f87ba61bc61a8808831a35b92ed880f
Original commit hash: 8ea033ed24c379c19e5c4b618428d8c428af079f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 02323a18074de885703eaad0500453d4f2ed54f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:56 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][PM] Power off the dVPU when enter S4

When the SUT enter S4/hibernate, the full card power off of the
dVPU(KeemBay) device should be asserted.

Hsd-es-id: 15010266076
Original commit date: Tue Dec 28 11:05:34 2021 +0800
Change-Id: I67cc8edaaa71d6be20a38f69b8338a9affa88139
Original commit hash: b414e6920022d510ce4f058a869e72322f5a72bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl

================================================================================ 
Commit: 8dd53296b7675bbcc3bb49e576a91577f613e1f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:53 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][PM] dVPU RTD3 D3Cold support

To support the dVPU D3Cold-SR, the PWREN should be kept
during D3Cold state to suppor the DDR self-refresh.

Hsd-es-id: 1509247247, 15010266043, 15010266082
Original commit date: Thu Dec 2 16:26:57 2021 +0800
Change-Id: Ic6ed7998f67fd12ace9563a9bef6091fef1ab937
Original commit hash: 5ac960e713fb02ae6879ffa0a653563bdffda7cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 189b66d2451034a64daeaf439e6b1461fa6bce92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3022_00

Hsd-es-id: N/A
Original commit date: Tue Jan 4 08:50:16 2022 -0800
Change-Id: Ia54ea2d1b205fc2df7e09b4606f8310c4f9002b6
Original commit hash: 24b38868fadfe2e4c0181e1bd2e41a958d1b7dbe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 87dd078c6cb65ee3246ae24454d79d70ceff7ef1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:44 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AcpiTables: Fix Sata port can't enter D3Cold in non-VMD

To support D3Cold for sata port in non-VMD case, should have proper port
management _DSM under sata controller, this commit fix the issue which miss
the proper _DSM definition for some boards which doesn't have ZPODD support.

Hsd-es-id: 16015411823
Original commit date: Tue Dec 28 16:17:30 2021 +0800
Change-Id: Id1e821108bbf0a77ae403f1e13af04ff8b88782e
Original commit hash: d774f60b0b0d1e7f32a59f1c7c8379ba717a5b33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 9b7ee08500f324f10dd3a67265911c887ae8e356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:42 2022 +0530 
-------------------------------------------------------------------------------- 
[BT Tile] Unable to set Tile LED Pulse duration and Interval to 0.

Default value for LED Pulse duration and Pulse interval should
be 0.

Hsd-es-id: 16015333423
Original commit date: Thu Dec 30 12:24:46 2021 +0530
Change-Id: Ia59a17c73d2b9ddbfe9561d50ff75c6093d17405
Original commit hash: 268cbd58d343a104eb235dad3937c85decd764a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 02c121862dcde1adb279c98d70ff8a474fa085aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3021_00

Hsd-es-id: N/A
Original commit date: Mon Jan 3 08:47:42 2022 -0800
Change-Id: I7ad55772e58bd39c2e83e4dde2f272fb001b63af
Original commit hash: 84c690ddfd0e20596f4601cf7a5859c10f9ec066

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa1a2662902bfcba71fa9dbc5b894220168ecb1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:33 2022 +0530 
-------------------------------------------------------------------------------- 
PEG10/11 HSPHY Lane Margining is not working

Hsd-es-id: 16015451498
Original commit date: Tue Dec 28 12:18:26 2021 +0530
Change-Id: I738d48b8816d7d087cc349f84ada4250333b8bb7
Original commit hash: 242d0bf8df2dafca661bbf1c38bb80f5a1bf5dbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: ca3172a479d1b5c9990f684e8f5ced28a89413a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000315

Hsd-es-id: N/A
Original commit date: Mon Jan 3 17:14:30 2022 +0530
Change-Id: I7ff63b936f27523c3c17316445cbae60cd47788d
Original commit hash: 4d4a0a7e4636b0703e0e585c1dab82d3b4741b79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 74f37aa6dfcdb7c9801c6c44429f6728b74404c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:28 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1046

Hsd-es-id: N/A
Original commit date: Mon Jan 3 15:23:25 2022 +0530
Change-Id: I33819c903a7080e39a0aaa3d83b0e27e4406517d
Original commit hash: 00314a1a4c547e786c2fbd137949f536edb3a397

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 11286344388c6721affc96f245e9ebd2b8636eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add ADL-P and RPL-P to USB Secure (AKA VTIO) Biometric FRs

Hsd-es-id: 16015477884
Original commit date: Mon Dec 27 18:19:37 2021 +0530
Change-Id: I8bf877afb86f662e2d5368a1dee4356ab967cad2
Original commit hash: a16e37eb60950e5e06c4c6738bfa3fff8aba5134

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: a1b1289a73210d138872cbcbb620255dd77adf24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:21 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][TCSS][SWCM ver2] - SWCM version 2 support

[Description]
1. Adding SWCM2 support on USB4_PLATFORM_INFO.
2. Adding CmVer in CM stucture (USB4_HR_INFO, USB4_ROUTER) for recording CM version.
3. Adding supported CM2 device ID and detection process.
4. Adding SWCM version 2 option in setup menu.
5. Update to USB4_PLATFORM_INFO once select on menu.
6. Add NVS for display each HR CM version on U4FN.

Hsd-es-id: 15010375750
Original commit date: Mon Dec 20 22:09:32 2021 +0800
Change-Id: I0def64ffbae0b4ed7cd03278e25041e38a7cb326
Original commit hash: 2e661a77e026fce9e71bf7a9b596bc0cdad0136d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c

================================================================================ 
Commit: ddbec78fad8c8bbe524b019c79796aad1e1bd6ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Feature: MTRR library provides APIs for MTRR operation to change NEM range.

[Description]
Support NEM range change
Calculate the available NEM size
Get the ACM size

Hsd-es-id: 15010463938
Original commit date: Wed Dec 22 11:36:03 2021 +0800
Change-Id: Ide5fddb249a3c46386229e72c9a9925d2447d289
Original commit hash: 7abd90b44981d0dfb140ef8c7dd19a9d6f7649b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Features/MultiIbb/Include/Library/NemConfigMtrrLib.h
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.c
AlderLakeBoardPkg/Features/MultiIbb/Library/NemConfigMtrrLib/NemConfigMtrrLib.inf

================================================================================ 
Commit: 1e47f54dd22ab6d25b11c675699bf19a28c46763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:  ADL-P GPIOs for DMIC Pin Mux need to be updated

Change : Corrected typo mistake.
         1. Renamed GPIO_VER2_LP_MUXING_DMIC0_CLKB_GPP_R5 -> GPIO_VER2_LP_MUXING_DMIC0_DATA_GPP_R5
         2. Renamed GPIO_VER2_LP_MUXING_DMIC1_CLKB_GPP_R7 -> GPIO_VER2_LP_MUXING_DMIC1_DATA_GPP_R7

Hsd-es-id: 15010510057
Original commit date: Wed Dec 29 15:33:51 2021 +0530
Change-Id: I8ce8e1e77c9a52157a58866778135defd18b4f39
Original commit hash: 32dd9c2b4a6881ad35db7da0bd3f90a35239a9bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 85917dfbc74c62ef7852dac6e938808023fa1432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3017_00

Hsd-es-id: N/A
Original commit date: Sun Jan 2 08:50:44 2022 -0800
Change-Id: I0235fb984c91c5cf01362315e15cd75f06a8d632
Original commit hash: f920716f3e23d8fe42b87a8317f2fcfd291e93a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e8616d34c696645c5a36c8ef40651576a826dfbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3016_00

Hsd-es-id: N/A
Original commit date: Sat Jan 1 08:51:52 2022 -0800
Change-Id: I4d01eb64f9e7b683adae55d0d11fbbfc30d70d15
Original commit hash: 24baebd3a09ee6e7e2f4095386992a0ba05909f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b20a1ce3340ac7229bba7ddd2e47dacb45996c83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3015_00

Hsd-es-id: N/A
Original commit date: Fri Dec 31 08:50:03 2021 -0800
Change-Id: If1b2f6222634dc7c6f332dda523da3f475010921
Original commit hash: 906b6a38233cb6212b553986f9c2db948a0ab21e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac15181d81cf6042965eacc7872cfd25789626c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:28:02 2022 +0530 
-------------------------------------------------------------------------------- 
Alderlake S and P HG not available via DXDIAG - Part2

Hsd-es-id: 14015766862
Original commit date: Thu Dec 30 00:28:45 2021 +0530
Change-Id: I402b342702b5053aa683552e078968d3af031c20
Original commit hash: 9cb6f9a176632cdc4389ea58b047a482483f0f61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: fb778130e9699d8d19b67775b7998f573876e0e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3014_00

Hsd-es-id: N/A
Original commit date: Thu Dec 30 08:48:20 2021 -0800
Change-Id: I6161abf09417256ddd9f87d67c2e39e2d8c24678
Original commit hash: b4aea09da642116d16425662c6b95afed7df6196

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b8d0a5debd94e3f7f1440daad8a3f71677949f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.74

(cherry picked from commit 0d44d7774eb783ed45667fec712baf16f939113e)

Thu Dec 30 07:44:59 2021 +0000
Original commit date: Thu Dec 30 07:44:59 2021 +0000
Original commit hash: bd55ef62123c9a41bb849bc40707064d27c8a23a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77f7d0783d67cc4930eb871eae521603799a4402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010519786][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Set lpmode2gatingdis = 1 and dopgatingdis = 1.

[Feature Description]
Set the below two bits for
lpmode2gatingdis = 1
dopgatingdis = 1

[Resolution]
Set the below two bits for
lpmode2gatingdis = 1
dopgatingdis = 1

[Impacted Area]
Power and Margin

[Register Impacted]
PHY

Hsd-es-id: 15010519786
Original commit date: Thu Dec 30 09:10:42 2021 +0800
Change-Id: Ic5c88fb07f6e0b983e9b23d32507bcfa61c4ebf3
Original commit hash: f75bde981db2b56c947bfbd432533153e0fc110e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5ac247fd6abf9e9f2563b164612774a32d43d725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000415

Hsd-es-id: N/A
Original commit date: Wed Dec 29 14:40:29 2021 +0530
Change-Id: Ic16f736d0c6e39a13ab7227a1a3325310e364990
Original commit hash: d73108f58f272b8036813eea4c30e6c6a8c76e89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d1a63cca58145a9e77ec042ba21f86501ed0dbfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_All CI BIOS Version to 3013_00

Hsd-es-id: N/A
Original commit date: Wed Dec 29 17:08:06 2021 -0800
Change-Id: I38b17134457c0f691d7dfe0617d37fa627c2b172
Original commit hash: ed24360f65e0da7a4ff38fb83c9f127a2108b357

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8f3b6f827b41f0115f64f62761d1216bc625d22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Dec 28 18:48:11 2021 -0800
Change-Id: I8d807d6b5b9398f371d91129d0d7829bdc5307cc
Original commit hash: 57ef385c7e2fe9e7dd20f89b2bee10b52ed5fe96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7e7fcfea5b36c21b837d49d716c85cac5377aa0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_All CI BIOS Version to 3012_01

Hsd-es-id: N/A
Original commit date: Tue Dec 28 18:21:03 2021 -0800
Change-Id: I0bc1c099829c0e0ce4153c1d3925195f9b808229
Original commit hash: e8ce1b544bb9711bf48af81c748193e978174b40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9004b45697b01d84241718f3311e31b878f9da99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.73

(cherry picked from commit 2a071024e001dc125f50ffeb2e7578fbc5e2c51d)

Tue Dec 28 18:14:46 2021 +0000
Original commit date: Tue Dec 28 18:14:46 2021 +0000
Original commit hash: d7fbf5cca82029c5194df507a803861b7c21f0f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e87283e0c26fb02a9fc5cd1cefe0b30fbb90b629 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:25 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16015450308][ADL-P ADL-M | LP5] tWCK2CK Spec illegal - WCK leveling training is not aligning WCK to CLK within spec limit values on Gear2

[Issue Description]
At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
random MRC failures in Gear2.

[Resolution]
Subtract 256 PI from trained WckPi value after 'Jedec WCK2K Leveling' training on Gear2 to
keep WCK2CK edge aligned.

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
Phy

Hsd-es-id: 16015450308
Original commit date: Thu Dec 2 17:02:24 2021 +0530
Change-Id: Ic8c69bbd70f7004e857775f30d4cb35e56d206aa
Original commit hash: b00d62bfb39bfec3dc51eb56d7b57f8c60d64a64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: ab6b7705b180c4a9e81e1a2f00b6d8c76e484785 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3012_00

Hsd-es-id: N/A
Original commit date: Tue Dec 28 08:50:28 2021 -0800
Change-Id: I0b86f991773bebadfde6557ba3e7c30c4f7f4c08
Original commit hash: bcbc78e21c36a00fef5d9342784863cfac9e0832

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4583a5514a7b9bc549e0cd341bbef1c4e7c53c69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.72

(cherry picked from commit 9a57259cf702e6026accd3dff53c18958826c810)

Tue Dec 28 14:29:06 2021 +0000
Original commit date: Tue Dec 28 14:29:06 2021 +0000
Original commit hash: aa84185bc8806449d34aa2d754f0fc5bb5f118d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 016e11908b0d28f1222d1c266e146c4d92c98bb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14015767066][ADL-S ADL-P ADL-M | DDR4] Enable DDR4 for MATS8 Memtest

[Feature Description]
1. Support DDR4 in CPGC-based MATS8 memtest for use in Post Package Repair

[Resolution]
1. Support 64-bit DQ channel
2. Support BG Interleave 2 for DDR4, preserve default BG Interleave 8 for DDR5

Additional changes:
  Update function headers for functions used in MATS8 memtest
  Improve readability of debug messages

[Impacted Area]
DDR4 with PPR enabled only

[Register Impacted]
CPGC

Hsd-es-id: 14015767066
Original commit date: Thu Dec 23 21:22:18 2021 -0800
Change-Id: I97929d484b926884fc398db61d6e4cb3acbfbf25
Original commit hash: 59aebfd9f3380794e584dd544e1325c75eb695ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 4febec119e3940dab8f1511b509684d8aa5b3110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.71

(cherry picked from commit 9d0be97165ea6d6842087ddb7fb6f6f0475a7fae)

Tue Dec 28 08:09:20 2021 +0000
Original commit date: Tue Dec 28 08:09:20 2021 +0000
Original commit hash: 972c1d40cb97cfd2e096b087e122e16699616dae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a8ed9770ac6fac2cba50e6bb148f7430b57bfc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010503062][ADL | DDR5 DDR4 LP5] Rload update

[Feature Description]
Rload update to avoid rload saturation.

[Resolution]
1. Set the rload target with value 30 for all except LP5 freq > 2400.
2. For LP5 freq > 2400, will set the rload target with value 35.

[Impacted Area]
Margin

[Register Impacted]
PHY

Hsd-es-id: 15010503062
Original commit date: Thu Dec 23 23:52:03 2021 +0800
Change-Id: I4f2bc06dabbdcabef29147124b0f37c71114cd34
Original commit hash: 6b7447f25088f3fde0c74c43807dbd6ad6ac76ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f01c24689734fd1979699a50d0aaf327e7cc150d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:07 2022 +0530 
-------------------------------------------------------------------------------- 
Alderlake S and P HG not available via DXDIAG

Hsd-es-id: 14015766862
Original commit date: Sun Dec 12 14:08:04 2021 +0530
Change-Id: I96e981a1e3cd29bbd9a049e69c1eea59361582d1
Original commit hash: 996d091f7db5155d44620b3ca80d1ea470c16647

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 0edeb3cb3fc181edbf89a31ef80f2cc30219cb77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.70

(cherry picked from commit c752e8cc8a890cd9b9a800e30ade5fbf88a94d63)

Tue Dec 28 06:04:48 2021 +0000
Original commit date: Tue Dec 28 06:04:48 2021 +0000
Original commit hash: f7dfccc558f37606802ab8bf9a909596b42d4c27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 335529dfb28bc424d1d73601d522b9da93b578af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:27:03 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5] TAT values need to be updated after UiLockCalibration

[Issue Description]
-> tRdRd and tWrRd are dependent on PreAmble value
-> Initial TAT Values are programmed in Mc Config which is executed before UiLockCalibration
-> TAT function picks up 1 tCK preamble value for timing calculation
-> This results in mismatch between PreAmble used for TAT calculation and actual PreAmble

[Resolution]
Program TAT values once again after UiLockCalibration in Phy Init

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [x] Phy [] Both []

Hsd-es-id: 16015451161
Original commit date: Wed Dec 22 13:53:11 2021 +0530
Change-Id: I26c4f2cd0f30a2a49e031f1fbe25b358e9b79f94
Original commit hash: 94e58782a966c79d2986064926619f3e835ae1d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 362a4e235e7d9a2ee16e0b79dee76d26a3920e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] PCIe RP should be disabled for Non-TBT and Fixed DP connections of Type-C

Disable iTBT PCIE RP and DMA by default for non-TBT PCIE Ports.
Also Enable both "AuxOriOverrideSupport" and "AuxOriOverride" for
 boards which have Aux Ori Override support in Board by Default.
Enable only "AuxOriOverrideSupport" for board which can support
 Aux Ori Override after some board rework, not by default configuration.

Hsd-es-id: 15010409925
Original commit date: Mon Dec 27 11:58:07 2021 +0530
Change-Id: I62059adc4edb361e54c60cbde295e999c4c56908
Original commit hash: 02a71613364d88495f25bbc3330a5c6115ca5571

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 8a52655e710af343334615b5daa33cbbf5c276de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.69

(cherry picked from commit 5e1c14421633f8ffc6ac2d20cbad181a54ee218f)

Tue Dec 28 04:03:53 2021 +0000
Original commit date: Tue Dec 28 04:03:53 2021 +0000
Original commit hash: bc17dfd92cf0dbe057f9a014c9f86f07a81a80b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3359c54ddcce08e7c7f222841dab46d8c6e2af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:49 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][15010501548][ADL-P ADL-M | LP5] Correct tWTR for LP5.

[Feature Description]
1. Correct tWTR for LP5.

[Resolution]
1. Correct tWTR for LP5. 14ns for LP5 ByteMode, 12ns for LP5 x16.

[Impacted Area]
Timing

[Register Impacted]
MC, DRAM

Hsd-es-id: 15010501548
Original commit date: Thu Dec 23 14:51:01 2021 +0800
Change-Id: Ia2062691458ebdf264e1c34b143edcb36c37733d
Original commit hash: 3d084e9bf300c48e95f495824265c241ba28e613

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 84404a5f317ed1e02fd7ccc1cdd0412200298fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Platform shall assert PS_ON#
only when all PCIe AIC devices in CEM Slots are in D3cold.

Hsd-es-id: 15010419220
Original commit date: Fri Dec 17 10:41:57 2021 +0800
Change-Id: I12bc56a32565bac89256b1c91fb302a90b85aa07
Original commit hash: 22dcf17bdbb4e8e9716c77424a60a9190d41f059

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl

================================================================================ 
Commit: 1d640a9e45fc675e1666677ce492ffb1c51a8661 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.68

(cherry picked from commit 9e182a58cdec52a45dd6854b20b2406bdb0b27f2)

Tue Dec 28 02:05:43 2021 +0000
Original commit date: Tue Dec 28 02:05:43 2021 +0000
Original commit hash: 783315d8d31f183ed69ea207efa6953b07cc4f65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 90c49668bed07879f7cdeb79a638633d93125b38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010478185][ADL-P ADL-M | LP5] Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY

[Feature Description]
Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY

[Resolution]
Use DRAM RDQS toggle mode to send back 2 back RDQS to PHY
1. At the entry of SDL DCC training, enable the RDQS toggle mode.
2. At the end of SDL DCC training, disable the RDQS toggle mode.

[Impacted Area]
LP5 Duty Cycle

[Register Impacted]
PHY and DRAM

Hsd-es-id: 15010478185
Original commit date: Wed Dec 22 21:59:39 2021 +0800
Change-Id: I86ddb784d77fd5ad38b80a1660c9f8702e4e14db
Original commit hash: 7ca670f9876edb7d533438d3156923b8da38e278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 43d4b1a251a4b6aecd5b61803594cef3ebbb333e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 27 09:41:19 2021 -0800
Change-Id: Iec972e6b0d174134444d28836d77fd6cfb40338b
Original commit hash: 04e6ae42cbcdd9f0ccabd33e08fc38011a09eb2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9581989fc6f65fd74541c3095f9c9d8ad9758ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3011_00

Hsd-es-id: N/A
Original commit date: Mon Dec 27 08:48:23 2021 -0800
Change-Id: I344a60a7fb7a2ee3019b712d996b5594795804ff
Original commit hash: 5e28a2ab8a9e664f3034b53bca8f0d308ae4653f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d5013935946021290910f9bd4288b8c6020447f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Set camera default setting for ADL-N

Add a hfr file for ADL-N camera default setup options.

Hsd-es-id: 16015434705
Original commit date: Thu Dec 23 14:17:34 2021 +0800
Change-Id: I1e24e4f63bf2ed7a1ed3eeff48fefb844b917f81
Original commit hash: e9943a0bcb14b5d0ffe7eaf48d522903ee965565

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0c4c1edc2fc21ebb577dd004c71288926a7101c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.67

(cherry picked from commit 80c6c64f103d3626ae201b6db1e01a80f3374c1c)

Mon Dec 27 12:35:51 2021 +0000
Original commit date: Mon Dec 27 12:35:51 2021 +0000
Original commit hash: 5314c7f2b9de837258b9c7f8d15333ae9fb70f63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 875f486f7ffab8e96fb5fcde913452a5dd11ef5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N DDR5 DDR4] Update DIMM SMBUS address for RVP board

Changes:
    ADL-N DDR5 RVP use 0xA4 as DIMM SMBUS address
    ADL-N DDR4 RVP use 0xA0 as DIMM SMBUS address

[Impacted Platform]
ADL-N DDR5/DDR4 RVP

Registers impacted: NA

Hsd-es-id: 15010473738
Original commit date: Thu Dec 23 09:26:38 2021 +0800
Change-Id: Iae4e197af187b93ff16cabc426d13ab68fc1f4eb
Original commit hash: 01208cc33deb41f5c59b53a256f0bce99b512295

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc

================================================================================ 
Commit: 001729d7bc43bbf9962e0bea188c025dadcee3ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:12 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/RaptorLakeSBoards: RPL-S : Request to add Onboard MR TBT settings  as default

Hsd-es-id: 15010204868
Original commit date: Fri Dec 24 16:27:01 2021 +0800
Change-Id: I054910c624d211430770a5661b27ff59135564c2
Original commit hash: be25b28dbd860fdaee92bcc984cd39826e19cbed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: bb02dda7a3dc93dc72519a424817aec0a36d7142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:10 2022 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Wed Jan 5 20:57:17 2022 -0800
Original commit date: Wed Jan 5 20:57:17 2022 -0800
Original commit hash: 8dfcd87f5b575f5017f11156740cba98fdde924b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/MipiCameraAdlN.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6e72b2eada9f8b158e0b1c862a4aebdb5e6098bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Set camera default setting for ADL-N

Add a hfr file for ADL-N camera default setup options.

Hsd-es-id: 16015434705
Original commit date: Thu Dec 23 14:17:34 2021 +0800
Change-Id: I1e24e4f63bf2ed7a1ed3eeff48fefb844b917f81
Original commit hash: 11cdd7ecb4189e57d4d0f1b176d72a5896820529

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ef2b466d14390f324066dbc41d2dea9e064aa9c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N DDR5 DDR4] Update DIMM SMBUS address for RVP board

Changes:
    ADL-N DDR5 RVP use 0xA4 as DIMM SMBUS address
    ADL-N DDR4 RVP use 0xA0 as DIMM SMBUS address

[Impacted Platform]
ADL-N DDR5/DDR4 RVP

Registers impacted: NA

Hsd-es-id: 15010473738
Original commit date: Thu Dec 23 09:26:38 2021 +0800
Change-Id: Iae4e197af187b93ff16cabc426d13ab68fc1f4eb
Original commit hash: 34b74c26ab0e87883c841b05002e62fd2cd0c02d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc

================================================================================ 
Commit: c772e13a17fde2598f72dac070d0e77111f9ded7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:26:00 2022 +0530 
-------------------------------------------------------------------------------- 
CpuPowerManagement: _PSS may be wrongly produced in SKU that supports ConfigTdp

Patch Configure tdp after initializing FVID Table

Hsd-es-id: 15010489684
Original commit date: Wed Dec 8 17:01:41 2021 +0800
Change-Id: If5f863ab391a0a49fe4ed89d60cc964f7889b1eb
Original commit hash: 864e2a74fe9eb87d288762f799be93f9688e87cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: 1e3d97247daa0d824b55d99788bf18fc93ed2f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.66

(cherry picked from commit fdc00cfccd26000d7661649950409d00aea79725)

Mon Dec 27 02:42:51 2021 +0000
Original commit date: Mon Dec 27 02:42:51 2021 +0000
Original commit hash: 262e4d8d00fb44d78e802a139df19c8a86f49b96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ca2c6662ccdebd6b5ed417aeea5df746835c3e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1508986979] Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Feature Description]
1. Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Resolution]
1. Correct MC wrong MRR WCK Sync calculation in lp5 bg mode.

[Impacted Area]
LP5 BG and 16 Bank Mode

[Register Impacted]
MC

Hsd-es-id: 1508986979
Original commit date: Sun Dec 26 21:26:33 2021 +0800
Change-Id: I5dba7fb55a0cef46c28428fb61cd38c6eace345a
Original commit hash: 67a4da6df89038a0f8ac37da5dd7d2116535fd78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: 57a20c22c037166ae9a61b779ec8e4d118812095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2527_00

Hsd-es-id: N/A
Original commit date: Sun Dec 26 08:51:29 2021 -0800
Change-Id: I1dfc5e51458d04fcec12a5bb52db66249d5bf62f
Original commit hash: 8df2bdfd2448437860a8919e6ee34211a81b179c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 86d4917aef837c82ebb1d52abe78b715bc9396a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 26 02:16:33 2021 -0800
Change-Id: I309246c4a461b1c05232b2d1f64a4936a680f5c2
Original commit hash: 6f0b2f58356edc348a538fb556549341af9bdd4d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 813924192803eabe02a424c4f7cd13671969dad8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2526_00

Hsd-es-id: N/A
Original commit date: Sat Dec 25 08:50:38 2021 -0800
Change-Id: I5ed65f5dcd10437c3c6104c254953c06d1fb6f58
Original commit hash: ad220291abfb26e609dbc9a273aa8c68feb06654

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da6205b3ead699968b7ff93cd247b214ab0568c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 24 19:41:27 2021 -0800
Change-Id: I014520f41327d3c3ab55e6121e5f98f4197f5b53
Original commit hash: 9e2d053e4aa4bb1fd09682ad1e2f4b0ee9323041

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ee94ac4a4247c5c1c603bcef4f16a606c319dd53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2525_00

Hsd-es-id: N/A
Original commit date: Fri Dec 24 08:47:35 2021 -0800
Change-Id: I6e93af1b7afc8d10b95b4a76823ac90df8418c49
Original commit hash: 5a335e60277683bbd3c90a4264bfc133c29af476

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 95afe14c8b930b12355e5c6fa6f756d9bbcebe7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:39 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI] Add Canada to BIOS DSM 6GHZ Support - WiFi DSM

Add Canada to BIOS Wifi DSM

Hsd-es-id: 15010460390
Original commit date: Wed Dec 22 14:10:21 2021 +0800
Change-Id: Ib843fee8196d11fc99889cb076558261e7b05c81
Original commit hash: 2c054253854f6031a07aa6728292954a49c60ae9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 34a658b9f739376192eb64397724447481a96043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.65

(cherry picked from commit 7f7c50fb549c162422860757543401eefc25cd9e)

Fri Dec 24 01:52:49 2021 +0000
Original commit date: Fri Dec 24 01:52:49 2021 +0000
Original commit hash: c854b19af5243bf453313e4ba73ae5cf7a49a501

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c61e045cf0dc861a2f75c1c32e17853b9503f3dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010485602][ADL-S ADL-P ADL-M| DDR5] DDR5 ODT Update

[Feature Description]
1. Update the DDR5 ODT initial value.
2. Call UpdateSampOdtTiming at the end of receive enable training.
3. Update the RxC, RxR, dqtx_cmn_txeqenntap = 2; dqtx_cmn_txeqcompcoeff0 = 0; dqtx_cmn_txeqcompcoeff1 = 0; dqtx_cmn_txeqcompcoeff2 = 1 for DDR5.

[Resolution]
1. Update the DDR5 ODT initial value.
2. Call UpdateSampOdtTiming at the end of receive enable training.
3. Update the RxC, RxR, dqtx_cmn_txeqenntap = 2; dqtx_cmn_txeqcompcoeff0 = 0; dqtx_cmn_txeqcompcoeff1 = 0; dqtx_cmn_txeqcompcoeff2 = 1 for DDR5.

[Impacted Area]
DDR5 TX and RX Margin

[Register Impacted]
PHY

Hsd-es-id: 15010485602
Original commit date: Wed Dec 15 12:59:25 2021 +0800
Change-Id: I4b9dc69c0f0ff16f569053e66fe704179cadfc6d
Original commit hash: b96d6d23cecde7c342b156688ffb9b847cdb2994

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: df9163eb6618c6129c43487ae915b0d81512a072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.64

(cherry picked from commit a89ef76c164ad66d0494df63a57161f0caa3ef57)

Fri Dec 24 01:03:55 2021 +0000
Original commit date: Fri Dec 24 01:03:55 2021 +0000
Original commit hash: 3e6c1a71fa6304665b770a9522308ba125e31ef1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae72981b18b7aa6670f28f57a64e89445ed5411d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Dec 23 15:24:54 2021 -0800
Change-Id: I096902a524fc78269585ba64dc080bfdae452535
Original commit hash: 6d1aac1dfd4e2e53a8525823409ec35368b9fc49

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bc7ba4221f204a565514b97bf636a36385bb728d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010361658][ADL-S ADL-P ADL-M | DDR4 DDR5] DIMM ODT Training Update

[Feature Description]
1. DIMM ODT Training Update
2. Enable Write Driver Strength Training for DDR4.
3. Update the initial DIMM ODT value.

[Resolution]
1. Add MrcWeakReadTimingCentering for DDR4 before MrcEarlyWriteTimingCentering2D.
2. Add MrcWriteDsTraining for DDR4 frequency >= 2933.
3. Move the MrcReadEQTraining after MrcDimmDFETrainingr.
4. Enable MrcWeakWriteTimingCentering for DDR4.
5. Update the initial ODT table value for DDR4.
6. Avoid scaning hi-z for RTT_WR by removing 0xFFFF, 80 in Ddr4DimmRttWrVals.
7. Call the UpdateSampOdtTiming at the end of receive enable training.
6. Add the UPMFilterEnable, TestUpmArray, CliffsFilterEnable support in TrainDDROptParam, not enabled.
7. Rename MrcDimmOdtTraining to DimmOdtTrainingDDR5 for DDR5.
8. Update OdtPark40001R1RVals from  {48, 48, 48}; to {48, 40, 34}; for DDR5.
9. Skip Hi-Z during DIMM ODT training.
9. Add MrcReadTimingCentering2D at the end of ODT park and Nom ODT training.
10. Add MrcWriteTimingCentering2D at the end of OdtWr training.
11. Update the RxC, RxR, rxbias_cmn_tailctl, rxbias_cmn_biasicomp, rxbias_cmn_vrefsel, dqrx_cmn_rxmctlecap, dqrx_cmn_rxmctleeq, dqrx_cmn_rxmctleres for DDR4 based on nn table from EV.
12. Program dqtx_cmn_txeqenntap = 2, dqtx_cmn_txeqcompcoeff0 = 0,  dqtx_cmn_txeqcompcoeff1 = 2,dqtx_cmn_txeqcompcoeff2 = 2 for DDR4 based on EV nn table.
13. Set TXTCO = 0 to align with full BIOS.

[Impacted Area]
Margin

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010361658
Original commit date: Sun Nov 28 23:56:09 2021 -0800
Change-Id: Iffc2ec08d168dba3812f95bd7b6be61e435a3aed
Original commit hash: e7af0d062a3dbf0b046e39684f4c957c49741702

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d8c8e0a1130426178c20fc5a8b96785a8435185d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2524_00

Hsd-es-id: N/A
Original commit date: Thu Dec 23 08:47:32 2021 -0800
Change-Id: I24f4c97f12929a0476d1d9952912eadd795c4cff
Original commit hash: 254c14ec295fdb779df2e4e587642d37075af04e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 41817baa8e8fffdf14e81377552d924b618917b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:18 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs

Add Patchable option for some BIOS knobs, when configuration is not Patchable will ignore patch table update.

Hsd-es-id: 15010397699
Original commit date: Tue Dec 14 16:19:13 2021 +0800
Change-Id: If3fe9190599e9cc8cf89cfd053933b0dd840e65d
Original commit hash: 5156d52b5129326f24b3d492fe4685cfeeac10b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c6f310c20f09ed73c907b1c371968e75b3599c9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Update the Ucode for ADL S C0

Update the Ucode 0x00000019 of C0

Hsd-es-id: N/A
Original commit date: Thu Dec 23 16:29:06 2021 +0800
Change-Id: I540f7a46c3f3d4f2ffdc1793cbc9df5011bbb35a
Original commit hash: 6b362492c0f701525d949fb49bb2cd9f1068c418

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cd75b40c7077ff7cf3c39de83bb109c3910dd245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC] Removed unused code intend to override VR default settings when OC enabled

Hsd-es-id: 22014392686
Original commit date: Tue Dec 21 20:10:18 2021 -0800
Change-Id: I4a162d9da115a5d923cc8825406cfcdcf45cfd7a
Original commit hash: a87d44edf25ccb491c49a120bb9b9ecb0c4ba899

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c

================================================================================ 
Commit: 000bacb7ef3009141e775439c409da45e305e2a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2523_00

Hsd-es-id: N/A
Original commit date: Wed Dec 22 08:50:05 2021 -0800
Change-Id: I4d548a3ec5df81266d0c8ced8050a2edc06418ab
Original commit hash: 4a1366defd47e7c90f05fed453afe2b5fd7dcc7e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 46f22e350cfef41d75610bc113d604fec500c37d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:25:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 22 02:02:20 2021 -0800
Change-Id: Ic7d635c15b8c137d82e17a561591cb9843c2ced4
Original commit hash: 1c844d42ba27c2e7d060da8a1251839ddf5332ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9fd2bef8991c84ab1c67bcd04186631a8bba71a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:56 2022 +0530 
-------------------------------------------------------------------------------- 
Nvme based recovery: Fix an issue about the RPMB target access.

Bios provides an interface to read/write Rpmb target area, current validation
unit is WDC SN530.

Hsd-es-id: 16015337426
Original commit date: Wed Dec 8 17:07:14 2021 +0800
Change-Id: I30278582692c38aaf9ae9b2b730d9a033a6bd6b8
Original commit hash: cb65e7047a5c792c8627228ad44dba2f7576a2d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h

================================================================================ 
Commit: 0f89ae3ea07aef7f1631fb4c38dedd98f5a94503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:53 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-P: [AEP][ADLP DDR5 DG 384 AEP] Gpio change for Cvf B23 to A7

Cvf Gpio change: B23 to A7 for ADLP DG 384 AEP
Unit test: Checked changes on board with ASL messages and confirmed working

Hsd-es-id: 16015411863
Original commit date: Mon Dec 20 19:37:21 2021 +0530
Change-Id: Ib84b953efc9ef04a118bf912d31b2a27ee692efa
Original commit hash: 7cabdf42a6f9a788a045a039e8ba765cd7e19e53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: f35647181d8f0d42375debba429358b71570c9a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:51 2022 +0530 
-------------------------------------------------------------------------------- 
Added LP5 RVP PPV SkuId with BomId '2'

Hsd-es-id: NA
Original commit date: Tue Dec 21 17:30:44 2021 +0800
Change-Id: Ic4bd204e920da1c871a38a1823adcd40ef25faae
Original commit hash: 038a750e9a6df585cdc1757c5e686198e50eb704

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNSpdMap.dsc

================================================================================ 
Commit: a03441aa3d25c3baa0a89e67c8b92aede975c37a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2522_00

Hsd-es-id: N/A
Original commit date: Tue Dec 21 08:48:54 2021 -0800
Change-Id: Idd9dcfe61e1947547c665d92b94363ca68a136a4
Original commit hash: c6caf86d54b2659eaf544b50b5d883f38ed0d09a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d65ca146230875aad0decf3253f6aeff9ecc41f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:46 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL S AEP]-Tbt Issue with restart from OS & Hotplug detection.
	- Report RP21/25 for _PRW methods
	- Issue in AL6F of AEP TbtRtd3 file, fixed it
	- Fixed USB Force PWR & TBT Force PWR states from High to Low.
	- Fixed TBT Reset GPIO to PlatfomReset.
	- TBT_CIO_EVENT_PAB_N to GpioIntDis
   Unit testing:
        - Cold Boot/Warm Boot - No YB in contorller, TBT device connected to it detected always.
 	- Hotplug works fine.

Hsd-es-id: 15010437389
Original commit date: Thu Dec 16 16:19:32 2021 +0530
Change-Id: I0226bea536b83213a2e1f20eecb2add9f5c547ae
Original commit hash: 8540f9853124314f6813f326528c29f7619523a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: a6c4508094a3ceb759b9168e15ea06b2cfb4a9ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.63

(cherry picked from commit 978fb62cc469afd5f1bbca4bb93181a2bb360fb0)

Tue Dec 21 14:16:42 2021 +0000
Original commit date: Tue Dec 21 14:16:42 2021 +0000
Original commit hash: 5adc2e1bfbd9b7667acece2293e273b3a0dcdcd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2170d3cd5784a621346e3c4ddd64e1ae80f170cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:41 2022 +0530 
-------------------------------------------------------------------------------- 
[Feature][ADL MRC]MATS8 Memtest for use in Post Package Repair

Adding functionality for DDR5 and LPDDR5 Post Package Repair.
Adds CPGC based memory test to stress DRAM addresses, and logs any failing Rows/Banks

Added use of Generic MRH to send PREpb command to target BA/BG
Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC

Additional Changes:
LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting

Hsd-es-id: 22012119723
Original commit date: Mon Oct 11 21:10:29 2021 -0700
Change-Id: I93c1598de437195e0f3ec70f525b00bf6cbec4f0
Original commit hash: df8240f63837965714bf5ecd84b5c51ec014f621

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: f27557930a5ec121339a3204ea5669cdc436348c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.62

(cherry picked from commit cd30a5732c6290239fa3ce2205eb90ed141af936)

Tue Dec 21 10:55:10 2021 +0000
Original commit date: Tue Dec 21 10:55:10 2021 +0000
Original commit hash: e5b531ac11a491b4160e0a6e2c015951e7ff1df9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 325a298d1c8d7879eeafa4a52164bf6cba9b8590 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010461392][LP5] Program MC and PHY LP5 bank mode

[Feature Description]
Program MC and PHY LP5 bank mode

[Resolution]
Program MC and PHY LP5 bank mode
1. MC: lpddr5_bg_mode:
00 - 4  BG Mode
01 - 8  Banks
10 - 16 Banks
2. PHY: lp_bank_mode: LP5 Mode Select. 00 - 8 Bank Mode; 01 - 16 Bank Mode; 10 - BG Mode

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC and PHY

Hsd-es-id: 15010461392
Original commit date: Tue Dec 21 11:51:26 2021 +0800
Change-Id: I1b03478b35a5fc7b229af713f34e75b9e89a7ff8
Original commit hash: f996a299d5ceb9b0a2a4f6328c772c5e57ad3672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 21d7450da886dea23edb320a6f1dda29024be08a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:30 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][RPLP][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display

Hsd-es-id: 15010215407
Original commit date: Tue Dec 7 11:02:16 2021 +0800
Change-Id: Id9917362da395354a48b86e7dd98df5fd77b8855
Original commit hash: 1482d4c870ff8281c9057f5a1eae9b966bad71ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 27ad8191625e6ff609d0c56f4a5c7e496402ca79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M] Retimer capsule update using BIOS policy to check CM mode

Hsd-es-id: 15010457136
Original commit date: Mon Dec 20 16:23:57 2021 +0800
Change-Id: Ica10f4092dcc44510ede7aae3986c989cab17231
Original commit hash: 21869f47fac4e5f6c49eac71c0e913b74d1f0b43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf

================================================================================ 
Commit: f08b86fc5251157117967ca7e2253c70e7fe24ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000314

Hsd-es-id: N/A
Original commit date: Mon Dec 20 16:44:57 2021 +0530
Change-Id: Ibcf472419371aec8a1afc80ddc6835822e8c64e0
Original commit hash: 7431ffc3041876efb3c14bd3f4193780da654c57

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2f2a7ff97224baa1efe687cbba3d48ef003d8107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 20 15:19:30 2021 -0800
Change-Id: Ifc6f9348d274129f84daf18b62d6e0de041d6923
Original commit hash: 68defd0391c11c5aeece634b14162695621584b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0bb5e53d8460ddccfabf5b169af8bc056cd3f1f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:15 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig

Configured to measure the FSP UPD region in one record (PCR1) and
measure the FSP code without UPD in another record (PCR0).

Hsd-es-id: 22014300072, 22014300082
Original commit date: Fri Dec 17 15:57:57 2021 -0800
Change-Id: Icf60de4a1a863ffb70162ef818292e5cb0884d7b
Original commit hash: 3427f2c3069a4e87e1ce3f4cca979e484c6b799d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 14154816e13c21a07b34398d32037ac079da5a4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2521_00

Hsd-es-id: N/A
Original commit date: Mon Dec 20 08:49:18 2021 -0800
Change-Id: I7f684610f882f594137ba51d7f54fcb3caf76c05
Original commit hash: 39b24e6a851733d877ba879b855fe46b58b17949

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 962a57b79961f6b391ec2535102c37d49f02b172 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.61

(cherry picked from commit 3d8ba4dac7bedef3b108b201431ef2a9a3f4f0b5)

Mon Dec 20 11:25:18 2021 +0000
Original commit date: Mon Dec 20 11:25:18 2021 +0000
Original commit hash: 17b0baeffcbd6f6c625e44671c9b1afab701abd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 550e2a08d23b9610ab04c79158c114b6d26975d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509247207][LP5] MRC shall support LPDDR5 16banks and bgmode

[Feature Description]
1. MRC shall support LPDDR5 16banks and bgmode
2. Add a setup option "LP5 Bank Mode" to control the LP5 bank mode. The default value is Auto.
   The Auto means It's BG mode when the frequency is > 3200 or it's 16 Bank Mode.

[Resolution]
1. MRC shall support LPDDR5 16banks and bgmode
2. Add a setup option "LP5 Bank Mode" to control the LP5 bank mode. The default value is Auto.
   The Auto means It's BG mode when the frequency is > 3200 or it's 16 Bank Mode.
3. Update ODTLoff, tFAW, tWTR, tWTR_L, tWTR_S accordingly.
4. Add a LPx parameter to indicate it's LPx DRAM or not.
5. Add the tCWL support for frequency >= 6400.

[Impacted Area]
LP5 Bank Mode

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 1509247207
Original commit date: Mon Nov 29 00:08:31 2021 +0800
Change-Id: I0f39b884c0076d8d50f5a030de1eeca838271d5d
Original commit hash: 76b161e2e546d817c7765252d9877a2ca8d00050

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 5303f3e7e872a4b18aad68f65c444fb203a1bda7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Coding error in AcpiPlatform.c and SecureMemoryMapConfiguration.c

1. In AcpiPlatform.c, "MpContext->StatusFlag | PROCESSOR_ENABLED_BIT" is always true regardless of the values of its operands.
It should be "MpContext->StatusFlag & PROCESSOR_ENABLED_BIT".
2. In SecureMemoryMapConfiguration.c, GetIgdMsacOffset() returns register which length is 32 bits, so we should use PciSegmentRead32 (McD2BaseAddress + GetIgdMsacOffset())
,so that AND operation with (BIT20|BIT19|BIT18|BIT17|BIT16)in the following line can get expected result.
3. In PchSmbus.c, we should pass structure size instead pointer size to Length arg in ZeroMem()
4. In SaLateInitSmm.c, Dereferencing "SaConfigHob", which may be known as "NULL", add NULL pointer check funciton to detect

Hsd-es-id: 1509697465
Original commit date: Mon Dec 6 10:55:32 2021 +0800
Change-Id: I9970bfef86bebbd3429ab946e0bca3fa29218d8c
Original commit hash: 28034d0ac03437b8756f73047fd236bc30119bd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 3a77c9cc094156eea2f30ccedef49ffd065a2267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:24:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][L0][Dual MR DDR5]Dual MR DDR5 board can't boot up after flashing  debug rom

Added terminator in GPIO Table.

Hsd-es-id: 15010445128
Original commit date: Fri Dec 17 17:58:04 2021 +0530
Change-Id: Iedb07d35189ff915178dca0d5450686f3f9dd40e
Original commit hash: d7544c4de0a8cdab4f7122fae3b99e1ed3d63ffc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h

================================================================================ 
Commit: 46930f4d77f93ba248b721be96eaead6f7280112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:58 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL]-S AEP - Add UCMC Support for dual TBT.
    - Added the needed changes in BIOS, taking reference from ADL RVP.

Hsd-es-id: 16015216862
Original commit date: Fri Dec 10 11:54:05 2021 +0530
Change-Id: I97547aaaa53d9fdc9b2c5b5f80041c046e14b50c
Original commit hash: 95267c59a4a71c0dd59af4f66d87954657d4e82a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl

================================================================================ 
Commit: 482c48493a08d4b018fd957da5b433bd8ad6aea8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]:Removal of non POR items from setup option

Hsd-es-id: 15010415025
Original commit date: Thu Dec 16 19:25:22 2021 +0530
Change-Id: I7217937177ddf8fab05f37d0c0e6401414ac0a53
Original commit hash: 1fc0f0717a2859eae6e1b5b068639622b55f3652

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 34cd614e196cee99498a336235654227b5b88562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:53 2022 +0530 
-------------------------------------------------------------------------------- 
[PCIe] BIOS to modify flow to add support for devices not supporting CLK power management to achieve S0ix

Hsd-es-id: 22014271800
Original commit date: Thu Dec 2 03:43:55 2021 +0530
Change-Id: Ib2fefe00c64bba04703ef5d7fe25c3d71c4da46a
Original commit hash: 638dcfbcd6a8967e11ee7a20b112eb56563c0186

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 76c0a60b907648db642550ddf67c273960846c42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2517_00

Hsd-es-id: N/A
Original commit date: Sun Dec 19 08:50:06 2021 -0800
Change-Id: I9ab321f298d97cad5fe33a43a00601ef88c6f4d8
Original commit hash: 977c4e9014239b09ff624fc31db991bdb505c787

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af121509aa4dd1da0ebc30e632ec50813a2a16c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 19 08:43:50 2021 -0800
Change-Id: I27402432189682e49d85531479bbbf127bdff3ff
Original commit hash: 5f563be95e387ac5bce5f3df1f0f119499a45ef9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7769c0947bed9a8999d8d5ba124270fd5e9848e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2516_00

Hsd-es-id: N/A
Original commit date: Sat Dec 18 08:50:02 2021 -0800
Change-Id: I2963849d3197ae63c445da92d70566720ee794ce
Original commit hash: 4bae1d20f51b13a9df2167803333e87a3aa1997a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c95961711ff0bc54d6974a50aaba04e0269274d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2515_00

Hsd-es-id: N/A
Original commit date: Fri Dec 17 08:49:39 2021 -0800
Change-Id: Ia2d528f321072f8f59e41ca28c63c2578a115b0a
Original commit hash: 25efc56ce3ca87117a6f3c3f4efc7f97515eeddd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c91a6a6e69f5891a5b71f2be340b7228d2e2c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.60

(cherry picked from commit 477cded602e8d788bf35f7259afc7b1669c9c1c5)

Fri Dec 17 14:55:05 2021 +0000
Original commit date: Fri Dec 17 14:55:05 2021 +0000
Original commit hash: d1f5d54594b9c43ab49e03f7af1306b53baa2244

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b938d154e6c543cbd3974349d0379bb8a35e4b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010440362][ADL-S BGA | DDR5 DDR4] Update the FirstDimmBitMask and Add FirstDimmBitMaskEcc

[Feature Description]
Update the FirstDimmBitMask and Add FirstDimmBitMaskEcc
1. FirstDimmBitMask: control the first DIMM bit mask for non-ECC DIMM.
2. FirstDimmBitMaskEcc: control the first DIMM bit mask for ECC DIMM.

The DIMM bit mask will be used to check whether the DIMM population  1DPC in a 2DPC board is POR or not. If POR, will run POR frequency. If not POR, it will reduce the frequency by 1 bin.
For example, 0x9 is 1001b, and it means MC0 D0 and MC1 D1 need to be populated firstly.
             0x0D is 1101b and it means MC0 D0, and MC1 D0 or MC1 D1 need to be populated firstly.

[Resolution]
Set the FirstDimmBitMaskEcc with 0x09 for ADL-S BGA DDR5 SODIMM board.
Update the FirstDimmBitMask from 0xA to 0xD for ADL-S BGA DDR5 SODIMM board.

[Impacted Area]
ADL-S BGA DDR5

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010440362
Original commit date: Tue Dec 14 21:48:02 2021 +0800
Change-Id: Ic07e4841957ee98a3166c659dab3352026c8a7a8
Original commit hash: 1d17f7c6ce24e1f4b7ab5bec97a5eaefc729a0f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 8c336dd4cd6b61877fff1eb1fcd770e458f3fafe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.59

(cherry picked from commit 6bfef1b1dea2667fabc608c8f887e68c7667f992)

Fri Dec 17 09:10:44 2021 +0000
Original commit date: Fri Dec 17 09:10:44 2021 +0000
Original commit hash: 46b6151dc06f25a30a155e8abe278a7e21ab239e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6566c76025cceadc1c759ee7786f4b2a362e9b82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 17 00:47:42 2021 -0800
Change-Id: Ie06be08ccac7422dad08659bddf49b29a00edbc8
Original commit hash: 8d9db7c95f4513c0f7a0a6cc030c5cdf4f1e455e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b7ff2a64e32ac261c28573630e9a545b034889e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015343629][ADL-S BGA | DDR4] Reduce the ODT delay by 2 for DDR4

[Feature Description]
Reduce the ODT delay by 2 for DDR4

[Resolution]
Reduce the ODT delay by 2 for DDR4

[Impacted Area]
DDR4

[Register Impacted]
PHY

Hsd-es-id: 16015343629
Original commit date: Thu Dec 2 22:13:51 2021 +0800
Change-Id: I7bdb5c011e064a33468cbec01c366d044d06e5dd
Original commit hash: 6c5bccdee327aa148fc76fb62496fe8842a4fd77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 67b2d269b8b7031563bcd0d0ebf6ad06e749f8e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:24 2022 +0530 
-------------------------------------------------------------------------------- 
Fix the SUT loops at warn reset issue

Loop in the warn reset with below upgraded case:
RPL-S CPU + ADL PCH/Board + old IMVP (from ADL-S Board).

Hsd-es-id: 15010444437
Original commit date: Fri Dec 17 13:09:36 2021 +0800
Change-Id: Ie2721f84a9285736dd412715b394a79e8d109a5d
Original commit hash: 1fcc9b7086b4ab93ea6f9f9155a03558a0e56b00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: ca62cdc219ad5fceb0ac0b1f712d5900a3db3426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Update ADL-P/M L0/R0 ucode patch 0x00000414

Hsd-es-id: N/A
Original commit date: Fri Dec 17 06:22:00 2021 +0530
Change-Id: I6504699735de2b9697f28b6f1601488bd5915767
Original commit hash: 93d18d831c4355f2567c9bd1e4a04aaa91ed5eb5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e1c6087379376309325da7c9e423ad37956b06e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLSBGA 881] Enable EnergyEfficientTurbo by default

Hsd-es-id: 15010438994
Original commit date: Thu Dec 16 20:20:02 2021 +0800
Change-Id: Ie1066c2f6be528d1a9c28bfcc9e476d40b80a032
Original commit hash: 9c1cd78a966db81dc67be7566e40b25e6d5f47e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 5fdb94d28ba91a40909fc221cf88814e15c93187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2514_00

Hsd-es-id: N/A
Original commit date: Thu Dec 16 08:51:40 2021 -0800
Change-Id: I8a588ba01356458661aac09ea25788b2771073ca
Original commit hash: d3dfcea172da56028fcf830c24c1874e98312026

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f370680baf1a2599f2b74ed63214fbddc414048a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P DDR5] BIOS Power meter Support For DDR5 SKU

corrected switch case, not to deviate from the expected flow.

Hsd-es-id: 16015322071
Original commit date: Thu Dec 16 15:11:13 2021 +0530
Change-Id: I1fb91f998cf5f170749f4b3587abe7f811023c52
Original commit hash: 7375e16039164ed054dd32887f735e687132d0ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 9c5c93d28cf1678376020494c99c0c4767053e58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.58

(cherry picked from commit ea52ba80807f72ce8584a07b204944510f1d9bbd)

Thu Dec 16 09:10:59 2021 +0000
Original commit date: Thu Dec 16 09:10:59 2021 +0000
Original commit hash: d22fa8db5902635a71f83c3713ccadb820826bb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c8f14b51b21cb14ed1b16d8d7138db89a24f195a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015394017][ADL-P ADL-M | LP5 ] Disable DCM in FIVR on LP5 and LP4

Disable DCM for LP5  & LP4. Enable only on DDR4,DDR5

Hsd-es-id: 16015394017
Original commit date: Thu Dec 16 13:22:43 2021 +0530
Change-Id: I5f934c4e0b7ef38c90a3a1dc3824fb55b98ad7d5
Original commit hash: 13423a4ac4ffbc74c8ed4bcb053f7f6e1b2e2578

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4382c6fb53607390fe61310d39b9af73a885d7da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:23:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.57

(cherry picked from commit 474cbb9199b3172ba4a3e7c9535d0a62c7946589)

Thu Dec 16 05:07:02 2021 +0000
Original commit date: Thu Dec 16 05:07:02 2021 +0000
Original commit hash: 58c29ddc9d27d19cf4e2b37fa038784e7f7f1ecf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ef407317f9692e27ae2d7b8112c8e38420ff78e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:59 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16015392180][ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] RCOMP target values not applied properly when SaGv is enabled

[Issue Description]
  With SaGv enabled and with different RCOMP target values for each SAGV points, MRC is not using
  proper RCOMP target values in few SaGv points. MRC uses RCOMP target values from 'Input' structure
  which are updated in first SaGv point training and uses the same values in rest of the SaGv points.
  This results in wrong RCOMP target values being used in second and subsequent SaGv point if RCOMP
  target values are different than first SaGv point.

[Resolution]
  Add RCOMP target variable in 'Outputs' structure which gets updated in every SaGv point and consume
  the same in rest of the training.

[Impacted Area]
  ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5

[Registers impacted]
  MC [] Phy [x] Both []

Hsd-es-id: 16015392180
Original commit date: Mon Dec 13 12:54:50 2021 +0530
Change-Id: I61b95b8f8e8069f7c960bbb7ed7962e2024e2a1c
Original commit hash: 6a0d49b9b270e7eb45d02c9e03a5143358843d6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 83c4d1164a9ead82325ff782ad53e91c81d31097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2513_00

Hsd-es-id: N/A
Original commit date: Wed Dec 15 08:47:32 2021 -0800
Change-Id: I26ea20c5e1ff405290b0efb0f4373e6e87bfc176
Original commit hash: 9da65afce9f5f3d7bc50b428cc57b143a53f774d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e63b7e6a1b09ddd25c9ed80c65f3bb5c18dd58b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 15 05:48:53 2021 -0800
Change-Id: I1eecc0d45283f21b08f33592a393860ec2d6c9e6
Original commit hash: d6b05f6099e54ce3b4b0e6128ba709644bac43e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eec17b253344fd8186143f6b0dc79f0716c5e5c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] [DDR4] Enable HDMI as default option on TCP2

Hsd-es-id: 16015346777
Original commit date: Tue Dec 14 16:50:40 2021 +0530
Change-Id: Id0d08aeef7d872c856ea614d5a6cf44543bfdbf3
Original commit hash: 52b3c326ce7e237ee2b8e22bd03f17a06f7f1238

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc

================================================================================ 
Commit: c0bb170a8c4ca22d13159cad58a78bfd6d2c1540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.56

(cherry picked from commit b0bc7a971c4a9df449c47f559bb7306d64a7928e)

Wed Dec 15 11:13:40 2021 +0000
Original commit date: Wed Dec 15 11:13:40 2021 +0000
Original commit hash: e69a7c32993c68139e655dac8a438c7fafb17a72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 334a2f00b763feaf5b0e15662390bec508d5684c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:44 2022 +0530 
-------------------------------------------------------------------------------- 

Added the missing tags to resolve the external build failures

Hsd-es-id: 16015168561
Original commit date: Tue Dec 14 23:28:21 2021 +0530
Change-Id: I70635d718ea52ee4937ce3e417ef4ba4c9a21991
Original commit hash: 892837601fc72b6c115529f4d27072d882fc4d33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 0e65e0fa41818c04c217859a21a4df88d777742b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:39 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-SBGA DDR5] Display Mux- provide _DSM for Gfx drivers to change GPIO for display MUX iGFx/DGx

RPL-SBGA re-designed DDR5 board support MUX iGFx/DGx feature, port change from ADL-SBGA DDR4.

Hsd-es-id: 15010370852
Original commit date: Mon Dec 13 12:19:44 2021 +0800
Change-Id: I0e27bdb53cc7ebebada63a0c344cc95311f66ddd
Original commit hash: acbb0c85b677037799b3fdf4f04e5afb25f38ef4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl

================================================================================ 
Commit: 0a5fc187f7269e2849a430294a870e4b59d116c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Add eTVB BIOS Disable/Enable Knob for P3K OC Support.

Addition of Enhanced Thermal Velocity Boost control in BIOS for the supporting product.

Hsd-es-id: 22014339627
Original commit date: Wed Dec 8 16:28:25 2021 -0800
Change-Id: I98e4284b4e514e8ca143b3f56ee1acbea00dd154
Original commit hash: 3b878199e9fedd68df818e5abe91152842f7f942

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: f16600196d28e15a94c1916af18f90d9ee9209d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:34 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: ME CapsuleUpdate fail with eHAP mode

EnforceEDebugMode policy is not set after applying ME Capsule.
MeBiosPayloadHob is not available on eHAP platform. Therefore BIOS cannot identify ME SKU/FW type and uses default ME ESRT GUID.
Need to apply ME FMP capsule with default GUID on eHAP mode and detect the GUID to set EnforceEDebugMode accordingly.

Hsd-es-id: 18017649222
Original commit date: Thu Oct 14 11:23:31 2021 +0800
Change-Id: If11347bea995694e06a43ae05a2a2e3af83fdb04
Original commit hash: 44daa5908666ef0d94ce57f1c738ef280b397633

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 00e22868445c5efa66f57ffcabe3e7ac7e05c385 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:32 2022 +0530 
-------------------------------------------------------------------------------- 
[PSR] Chassis Intrusion command

Modifying the value of chassis intrusion request command based on
CSME HI 1.119 spec

Hsd-es-id: 16015329357
Original commit date: Tue Dec 7 14:37:57 2021 +0530
Change-Id: I56905dba1256c48561cc0b9cae095d42408b472d
Original commit hash: f8fb3da3be024e7cbce4434b3c4d31cae06dd23d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h

================================================================================ 
Commit: 0f53a940be6ad5669f925600de2d751675ab2206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:27 2022 +0530 
-------------------------------------------------------------------------------- 
ME/Setup: System got HeciSendwAck ERROR message:  ERROR: C2:V3008F05 I0 55E76644-78A5-4A82-A900-7126A5798892

Issue: The original design is to use a small buffer to retrieve SVN entry number and then locate enough buffer to retrieve all the SVN information.
       But this causes there are two error message logged in report status log.
Solution: Use the maximum number of SVN usage to allocate buffer to prevent BUFFER_TOO_SMALL.

Hsd-es-id: 16015348279
Original commit date: Fri Dec 10 10:32:52 2021 +0800
Change-Id: I013050bf97e6fdb67fd719eb7dff6f12efd8475e
Original commit hash: c992a1ed48ff458324cb633b50a0f51dcc78e2cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: 17b197b829f9e81ffd253c6e38dc616e3ab59146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2512_00

Hsd-es-id: N/A
Original commit date: Tue Dec 14 08:48:32 2021 -0800
Change-Id: Ie3256d2b1523ad646d6e0171606d6c79b03c784b
Original commit hash: e88d3bc4a90a7714f2ccdf793ffd4eb4a701f056

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e9aca20b612cd0054def20ce843987f483beb6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS][R1] link training fail after S5 cycle

[Description]
1. Fixing ECAM RCR was not applied properly to TCSS xHCI caused BIOS WA
   for setting PEM_EN was malfunction

Hsd-es-id: 15010396781
Original commit date: Mon Dec 13 14:41:10 2021 +0800
Change-Id: I1acb87a051ac976915dbdc2b93dc95846500258f
Original commit hash: 3b8a974dbc680a941cc69fbe7544a4c1e4381325

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 620d724e160d15fe5a652f2b415dc9fea46420fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P DDR5] BIOS Power meter Support For DDR5 SKU

updated power meter device rail and sense resistor values for DDR5 RVP Board specific changes.

Hsd-es-id: 16015322071
Original commit date: Tue Nov 23 23:10:31 2021 +0530
Change-Id: I1e7f3e7a3140cf1d64a4d974d8d289f19696bca2
Original commit hash: 0bc560a3d3167ba7f00e2556c6e5184908542ee6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 17d28375a762004d8510a548205fc534d64d04c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:16 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix reversed logic in FDO reporting function

SpiIsFlashDescriptorOverrideEnabled has reversed logic when reporting
whether jumper is set on platform or not. The logic behind the
register is that 0b means that Flash Descriptor Override is enabled and
1b means that it's disabled.

Hsd-es-id: 18019432823
Original commit date: Tue Nov 30 12:14:58 2021 +0100
Change-Id: I4890ecd8d867a3e2303f861b8e189b694dac39e3
Original commit hash: be545aa01a65249104c23f38b71a42730440cd9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: f36929a4fb320e346e81ad4e8967ef64bf819f54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:14 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Define XDAT ASL method for PCH xDCI

XDAT method used by PCH xDCI which reports whether there's xDCI
connection couples xDCI directly to EC which for PCH is the agent
programming SPR register. Thanks to moving this function from C1S xDCI
scope to BoardPkg xDCI scope we can decouple that hard dependency on LPC
and EC design.

Hsd-es-id: 14015523481
Original commit date: Wed Dec 1 12:19:26 2021 +0100
Change-Id: I456fda309a91536402519b2602f80e1d63639257
Original commit hash: 1b3e9a75224909f66c86c0502d2ab22eddbc90fa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 59cbfb7f2053442ea76abfe8eb2e030d847f3675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:11 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL][CVF] CVF support Part-2
[RPL-P][CVF] Moving GSPI, ISH I2C pins from CRD1 to CRD2 connector
[RPL-S][CVF] CVF is not POR on RPL-S, so disabling for RPL-S

Issue-[RPL-P IFWI][ADL-P HW + RPL-P BIOS] :
Onboard 3.5mm Jack Audio is not working on ADL-P board with RPL-P BIOS.
its reported in ADLP back compatible  test.
Above issue caused due to Part1 change Iea1e86e867b4cccc053ec04ea958efd175ae3924

Hsd-es-id: 16015351932 15010008512
Original commit date: Thu Dec 9 18:43:28 2021 +0530
Change-Id: Ia5661038b2f33196af778220124fcb3aa7bceb17
Original commit hash: b60621dd9b71110c78fe3db214f6e01d26eb1903

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/RPLpRPLsSaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ce57c5e503659396f2d64c93eac0f254ed02a438 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 13 12:08:51 2021 -0800
Change-Id: I49d8ff3e6942f42377402b618f6c5bd9778e67ba
Original commit hash: 78c0caaad1b84dd30b2f0704bddebbe2baee085a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 596b567b2bcd9670e926dd0e1b72a0f71580d261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2511_00

Hsd-es-id: N/A
Original commit date: Mon Dec 13 08:48:25 2021 -0800
Change-Id: I87546c715c34b8426933360e650fbbe5c6ed53ee
Original commit hash: 571fd71d716035c5e7b89fb536a32c740dd18d94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e32c5a441c03a9be33fc994a64e502b163213060 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:22:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.55

(cherry picked from commit 787c3bfc32a695acfaf925bb6d199c37e7b52e6b)

Mon Dec 13 12:18:51 2021 +0000
Original commit date: Mon Dec 13 12:18:51 2021 +0000
Original commit hash: 1130e10ce2ad46b9eee24bf673282877c1176e58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 372c4fe534a78663b05706d11d479082f700e439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:58 2022 +0530 
-------------------------------------------------------------------------------- 
Fix "bitwise comparison always evaluates to false" warning error

The issue was exposed by the Chrome FSP build.

Hsd-es-id: 15010394820
Original commit date: Mon Dec 13 09:39:04 2021 +0800
Change-Id: Id8f93b5654e9e6fd3c14a3fac490f7735b39c931
Original commit hash: bf72a2b70bf917cb950e8fde5c7e4a0bf93bb199

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: a1b981d49d50b051807644c2fd828ef5579d5ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:55 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Security/TXT: Add support for ACM benchmarking"

This reverts commit 20c165a9a2535e113448a0e440f65dfee0f48c11.

The original code will cause GCC build failed for
Intel/AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
function RecordBootGuardPerfData.

Hsd-es-id: 15010394985
Original commit date: Sun Dec 12 21:54:50 2021 -0700
Change-Id: I317c2a378bfc5d9e6af0ec54e675ba6e1be7e8bc
Original commit hash: 278a07bd01fca07fb1e5c649a331fef06f02ee4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 01fbbff748fa7c78a48e99bd1f4a85947e7a9bae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] CPU frequency keep low after AC unplug then plug if disable Intel speed shift

Fix incorrect initializing Power Management global variable and Configure TDP flow

Hsd-es-id: 16015339925
Original commit date: Fri Dec 10 02:00:37 2021 +0800
Change-Id: I8a23fdceb1124b21a1fea6ad59554bff0d9e8dd4
Original commit hash: 354fde9fbaf86b99d0c0e8f971452d044a295d91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: c74757469ca0b2763dc1d8d08525e184b00a47ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2507_00

Hsd-es-id: N/A
Original commit date: Sun Dec 12 08:50:30 2021 -0800
Change-Id: Ie33b9ee194123fa1eed5a25a8c7c7e395586b74a
Original commit hash: 4f0a37448b402ce3c8e2ebd2e7de197e0768dc9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac80d245d010736a3cca297510f653e58594a14a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 12 02:21:12 2021 -0800
Change-Id: If2c0e2b5313c43ea4fadc2dedbac8dc44ad003a6
Original commit hash: 753a1254cae48bbade6eb8ae1b1ee6350760e6ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9b55d292561bfe0878c5d8938f2b11b6c34b2fcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2506_00

Hsd-es-id: N/A
Original commit date: Sat Dec 11 08:50:34 2021 -0800
Change-Id: I95a07a67f1ba84a2f8eb486d4fad22dd7938930c
Original commit hash: d63ff3edcc5556f020f25b55874a91970cd45e3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d519a9ce0bf151203588bb42e4d9f43374710ff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 10 19:56:29 2021 -0800
Change-Id: I5939c485127b016555bc01b5d9b230a1208e94d4
Original commit hash: 789e3a7f0e6fc3297bc5ee05cdad818448045a2e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 686c0670a2f977e6f73840d5f0ccd707cca4b453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:39 2022 +0530 
-------------------------------------------------------------------------------- 
Security/TXT: Add support for ACM benchmarking

This change adds support for collecting benchmarking data for BootGuard ACM.
Building BIOS with -perf flag enables collection of benchmarking data from MTRR8. Also, ACM should have benchmarking support enabled.

Hsd-es-id: 14015376522
Original commit date: Wed Dec 8 20:38:55 2021 -0800
Change-Id: I7e04096d79a502a365c596bd0186240de6013d11
Original commit hash: 1fdd0fe255c32cf3dc99f9e1a9219e9084eb5af0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/prep.bat
AlderLakePlatSamplePkg/Include/Library/PeiBootGuardEventLogLib.h
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 289a69fdd535948d91c124a25718531a4a3f416a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:36 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

Part 2
- Hid Over SPI support
-- New Quick SPI Driver

Hsd-es-id: 14014941665
Original commit date: Thu Dec 9 19:30:37 2021 -0800
Change-Id: I2c0f433e429c68d473a761992bb361a2c6d3eef0
Original commit hash: a3ae57095392193125d646ca14cdcd630122a2d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpi.inf
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiComponentName.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf

================================================================================ 
Commit: 78f48a0c341c9e7a3f1effa0ff5b04b87408ade8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2505_00

Hsd-es-id: N/A
Original commit date: Fri Dec 10 08:49:45 2021 -0800
Change-Id: I9e6ad020d2ef1d64fbb818f6b7314555db45efa4
Original commit hash: b2d2e28c36f13b9dbe5e54c7fdecb775a103f6d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 68f9df29abad963f5e0789da9f1cff68ad965b05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:31 2022 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Dec 21 22:26:05 2021 -0800
Original commit date: Tue Dec 21 22:26:05 2021 -0800
Original commit hash: 2cb5863e930e9375eb460e29e4d6d1089f243a4a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/SetupPrivate.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 9b53bc637966f2f5ceb15a480bfd7ddf705e881f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:25 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[WWAN][5G][4G] Request for WWAN _DSW WakeEnable change to fix the unexpected modem D3/L3 transition in connected standby"

This reverts commit 1d2b231ff3218766dded314c4dfe8cef7123920e.

Thu Dec 16 10:09:28 2021 +0530
Original commit date: Thu Dec 16 10:09:28 2021 +0530
Original commit hash: 429605d82c32ca2d005fbd510f2e150fc567be89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie5GWwan.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl

================================================================================ 
Commit: 526b21493ded4f58a5b63cbc417cd282e8101476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:20 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "RecursiveMultiVcConfiguration leaves bus numbers assigned after temporary enumeration."

This reverts commit 6274de2766f7fecf9d9ef96f77f3c1b0437fd785.

Thu Dec 16 10:09:01 2021 +0530
Original commit date: Thu Dec 16 10:09:01 2021 +0530
Original commit hash: 627af26e581baec74dbd492ad0a9f002eccb1a1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 02111577f6ffda11009a1144cec662b4b406d015 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:14 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2504_00"

This reverts commit d41ca71435bc270585ef05612a6bf678b9bed92d.

Thu Dec 16 10:08:25 2021 +0530
Original commit date: Thu Dec 16 10:08:25 2021 +0530
Original commit hash: 9d84139ecf5d32b03c03bad2d69f0869f7acacc1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d1fe76867473e8b4ea57c82bd471c9e071a530ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:11 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "ADL_C0 Production patchID 0x00000018"

This reverts commit b8a3618127ff9acd26e91d1002effdb0db921c94.

Thu Dec 16 10:08:13 2021 +0530
Original commit date: Thu Dec 16 10:08:13 2021 +0530
Original commit hash: 2f6635128a063359817e96253680b44cb34edfa5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c42a726053fb59f7d6876338f49bc799660b264d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:09 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL S] -ADL S 150W,  New TCC offset setting, New PL1 Value"

This reverts commit 6e25f42fe202cec3fdcc7d936a104f43d209384d.

Thu Dec 16 10:08:02 2021 +0530
Original commit date: Thu Dec 16 10:08:02 2021 +0530
Original commit hash: b27426dc697470dcf75df2c51f0356cc07f2b95c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 1291575669ba9c7c353ca8b1051d166181046d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:03 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Expose FVM enable/disable knob and put IccLimit value menu under the FVM enable case."

This reverts commit 2e5c2f9ff0e319f96a181cdd3a8bf76e98ba30a4.

Thu Dec 16 10:07:33 2021 +0530
Original commit date: Thu Dec 16 10:07:33 2021 +0530
Original commit hash: 063f0fa684025757d2b259dfe2d2154de9672ea2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
AlderLakePlatSamplePkg/Setup/SetupPrivate.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/CpuDataHob.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: 6243f6bcd57f32dd85e7eed3c15aad645ef7d0f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:21:00 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "BIOS shall configure the VR parameters as per VR Spec update."

This reverts commit 0593d82d7605c6554769bdccfddaccfd5d149271.

Thu Dec 16 10:07:20 2021 +0530
Original commit date: Thu Dec 16 10:07:20 2021 +0530
Original commit hash: 1b7ef6b197aa7a0ff35cdf0c90d4144f444adb4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 7518bb07d6384ea58b64e2ed68f5a527e2f68041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:58 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes and increment MRC build revision to 0.0.3.54"

This reverts commit db532faf0aa1548ed534f8eef82c0fcbd29468cf.

Thu Dec 16 10:06:56 2021 +0530
Original commit date: Thu Dec 16 10:06:56 2021 +0530
Original commit hash: f374e7ff56d066404afa722b1d550b90cc212551

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c0a263162123a20f99ac10e49b13583ba8a06e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:55 2022 +0530 
-------------------------------------------------------------------------------- 

Added the missing tags to resolve the external build failures

Hsd-es-id: 16015168561
Original commit date: Tue Dec 14 23:28:21 2021 +0530
Change-Id: I70635d718ea52ee4937ce3e417ef4ba4c9a21991
Original commit hash: b86667af74bf44f5238a535e6ee03b83ca814c0e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 83836ee90b87676f566d4c9cf44345800b56b94c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.54

(cherry picked from commit f9dd12d740575ed5d3a6534cea615cd703e79dc0)

Fri Dec 10 06:18:14 2021 +0000
Original commit date: Fri Dec 10 06:18:14 2021 +0000
Original commit hash: db532faf0aa1548ed534f8eef82c0fcbd29468cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ae79262f5789a4d59c99dc69e31dd64b84fc45a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:50 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS shall configure the VR parameters as per VR Spec update.

 - This patch is to override VoltageLimit setting according the Spec.

Hsd-es-id: 15010304365
Original commit date: Thu Dec 9 21:43:25 2021 +0800
Change-Id: I0ef431d6b41b3e0984934821b22940b292438172
Original commit hash: 0593d82d7605c6554769bdccfddaccfd5d149271

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: f905a0e654a13a53e912ace436cbe6560cd38c2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:47 2022 +0530 
-------------------------------------------------------------------------------- 
Remove restrictions from ADL-N files in RC/PlatformBIOS and enable external builds.

Hsd-es-id: 16015168561
Original commit date: Thu Nov 18 22:17:23 2021 +0530
Change-Id: I99a0fe48002cedd5503e0f38041d58d0569a1717
Original commit hash: 535a5b6521657a51926fb9c9bcf09ac71d255ebe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNRvpRtd3.asl

================================================================================ 
Commit: 456c5294c43be2480aa8abaf6f864e2e116a22b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:44 2022 +0530 
-------------------------------------------------------------------------------- 
Expose FVM enable/disable knob and put IccLimit value menu under the FVM enable case.

According the latest VR profile Spec (WW48), IccLimit has the spec defined default value
(Iccmax.Itrip) when FVM is enabled.

The change is to 1) expose FVM enable/disable knob and 2) put the IccLimit value
setting menu under the FVM enable case.

Hsd-es-id: 15010307564
Original commit date: Wed Dec 8 21:43:36 2021 +0800
Change-Id: Iba788f539c6f87d10233ce9ab33d233668d4f28b
Original commit hash: 2e5c2f9ff0e319f96a181cdd3a8bf76e98ba30a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Library/VoltageRegulatorDomains.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 7252316d1e983b82ff0c4385571b04f03ebcff9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL S] -ADL S 150W,  New TCC offset setting, New PL1 Value

- Added code for ADL S P3K 150W

Hsd-es-id: 1309320060
Original commit date: Thu Dec 9 01:11:42 2021 -0800
Change-Id: I73c86960f845f27ed2d8dc150cb6669359434da2
Original commit hash: 6e25f42fe202cec3fdcc7d936a104f43d209384d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: a2d7a8b770a523c737781eb202b0a4c142f1d664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:36 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000018

  - Add patch 0x18
  - Drop ADL-S B0/G0 patch

Hsd-es-id: N/A
Original commit date: Thu Dec 9 17:11:01 2021 +0800
Change-Id: I25cb65c854e5d43a54ff9ea5ed62ccb932483c74
Original commit hash: b8a3618127ff9acd26e91d1002effdb0db921c94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f12683514151f39457293cc8a030fd4b67c18043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2504_00

Hsd-es-id: N/A
Original commit date: Thu Dec 9 08:48:15 2021 -0800
Change-Id: I1e008e16e1f16b5566ee744f39acef6b76a00c3c
Original commit hash: d41ca71435bc270585ef05612a6bf678b9bed92d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 96051051bc32ec4b748855721b17077fa18b58d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:26 2022 +0530 
-------------------------------------------------------------------------------- 
RecursiveMultiVcConfiguration leaves bus numbers assigned after temporary enumeration.

Hsd-es-id: 14015643214
Original commit date: Wed Dec 8 18:50:11 2021 +0530
Change-Id: I7c7fc261b1f39c659db61accd37b9096c66cdc4a
Original commit hash: 6274de2766f7fecf9d9ef96f77f3c1b0437fd785

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 6d29bd7642344de394c9ae4bc5fc15f3e5509472 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:24 2022 +0530 
-------------------------------------------------------------------------------- 
Enabling support for ADL-N DDR4 Rvp

Patch includes below changes:
1. Board Sku
2. PCIe Clk Req mapping
3. Gpio
4. I2C - PowerMeter

Hsd-es-id: 16015311437
Original commit date: Mon Dec 6 01:24:45 2021 +0530
Change-Id: I63f59c91bdb8f2bddc894b0a8655c3a698967ba8
Original commit hash: e96b73d479a6dfd90c9ab8f8d8d631ec82c5e27d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlN.asl
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlNPcieClocks.dsc

================================================================================ 
Commit: 011b808397cfa5b2bbc8f863645540561d5c2af5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:16 2022 +0530 
-------------------------------------------------------------------------------- 
[WWAN][5G][4G] Request for WWAN _DSW WakeEnable change to fix the unexpected modem D3/L3 transition in connected standby

5G:
1. Set WKEN to 0 at the end of _OFF instead of setting WKEN to 0 in _DSW.
4G:
1. Set WKEN to 0 at the end of _OFF instead of setting WKEN to 0 in _DSW.
2. Remove MOL3, FLGF, FLGW and FLGN flags.
3. Replace FLGN with WOFF in 4G _ON and PON methods.
4. Replace FLGF and FLGW with WKEN in 4G _OFF method.

Hsd-es-id: 22014271732
Original commit date: Thu Dec 2 13:24:12 2021 +0800
Change-Id: I0ca10f4fae222092ccb7281a2009ac793b563aac
Original commit hash: 1d2b231ff3218766dded314c4dfe8cef7123920e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl

================================================================================ 
Commit: 2f07edec07f3262173fda6f2cd925ae032398c4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 8 15:40:28 2021 -0800
Change-Id: I2420f55af1885566cf44b86800b66eb48af88449
Original commit hash: db526c7ab2cb23d73ffff54f543d1df9e09e67ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 606e39e3e211f4b5a4d8ea1fc07b1d570e6efee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.53

(cherry picked from commit 3657c250d8b13cbfbe3fd884c18afe273a308571)

Wed Dec 8 22:01:20 2021 +0000
Original commit date: Wed Dec 8 22:01:20 2021 +0000
Original commit hash: 242681d75337e2ddfe6fa0c061406c60bc194b6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 270fc4b9aa7f18952229fc69b9f56d492f468260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14015668935][ADL-S ADL-P | DDR5][Update DDR5 LCT centering for 2N]

[Issue Description]
  Low CmdV margins with DDR5 double-size modules

[Resolution]
  Apply 2N centering in LCT for DDR5 as well, in addition to DDR4

[Additional change]
  Limit DDR5 double-size modules to 3600 by default

[Impacted Area]
  ADL-P ADL-S DDR5

Hsd-es-id: 14015668935
Original commit date: Tue Nov 30 13:43:39 2021 -0800
Change-Id: I3daf57113aa680c0af40a590fbfac4b0b8ecf3f5
Original commit hash: c6808613ba69d3c9d29d75425bd44a512ac707e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: fde00ea419accd83eaea051d3f16c54308f93d14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:20:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.52

(cherry picked from commit c258ce74b3ea5b93e032be97168e86cd4a70088a)

Wed Dec 8 20:31:18 2021 +0000
Original commit date: Wed Dec 8 20:31:18 2021 +0000
Original commit hash: 37d73b2cf13fc3ce44a4d33495064a76fcb82929

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a3c49e224f3743f023a3bb4db8b3a89fa77342a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:58 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14015653423][ADL-S | DDR4 DDR5] MrcReadParamIntoCache is broken for RdV in 2DPC asymmetric configs

[Issue]
 RMT shows RdV saturation errors and zero margins in 2DPC asymmetric config.

[Root cause]
 MrcReadParamIntoCache has an early exit in case of RdV, as this parameter is not per-rank.
 In symmetric rank population or 1DPC the FirstRankFound check was enough.
 But in 2DPC we can have R0 present only on MC0 while R2 present only on MC1.
 In this case MC1 registers were skipped and this cased RdV margining problem.

[Resolution]
 Track McChBitMask in MrcReadParamIntoCache to ensure RdV on all channels is being fetched into register cache.

[Additional change]
 Run early CMDVC on DDR4 2DPC above 2400, in addition to DDR5 2DPC

[Impacted Platform]
 ADL-S 2DPC DDR4/DDR5

Hsd-es-id: 14015653423
Original commit date: Mon Dec 6 21:21:55 2021 -0800
Change-Id: Id8045d2629a29956f447df44c81ac9de3b5642bc
Original commit hash: a0dccf0b058cb3ec8eedf1207a415a47864fb40f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 31ab10d3a506508fd46b614fec52fb8ade36da07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.51

(cherry picked from commit 75807d5f6ebffa7d778c7024fc724d4181ecfbf0)

Wed Dec 8 17:02:47 2021 +0000
Original commit date: Wed Dec 8 17:02:47 2021 +0000
Original commit hash: 6c7689999a5aba6ee38a81b7e1a41aaf006725ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff1ab5a9e19df16bf00d228e7890a511d84aafae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2503_00

Hsd-es-id: N/A
Original commit date: Wed Dec 8 08:52:22 2021 -0800
Change-Id: Ifd9287eb31117da39708de439a793f811d013921
Original commit hash: fce371ab7548c5ad3ad79461830aea95a95f2646

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c689d8c231d2b9d9700389055e2214674cf8e28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010359151] Add a new micro code in mini BIOS.

[Feature Description]
1. Add a new micro code in mini BIOS

[Resolution]
1. Add a new micro code in mini BIOS

[Impacted Area]
Mini BIOS

[Register Impacted]
Mini BIOS

Hsd-es-id: 15010359151
Original commit date: Fri Dec 3 21:23:06 2021 +0800
Change-Id: I5a0d5007641222a59fad732fb33c015a016dd54f
Original commit hash: 76838da7f6d43b8264b09e342b61bec1cec755fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_b0670_0000000a.inc

================================================================================ 
Commit: 265d6cd4569799a57492a87aabddcea11f8a8ea2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] [LP5/DDR5] Updated Pcds

Updated Pcds -
1. WWAN Root port and Clk, required to support WWAN Firmware flash and WWAN RTD3
2. SPI TPM Interrupt pin
3. x1 PCIe DT slot RP
4. Retimer PCD initialized to 0

Hsd-es-id: 16012822777
Original commit date: Mon Dec 6 11:48:27 2021 +0530
Change-Id: I16fb611066dba27cf1b7e50ac9780af111462bb9
Original commit hash: ac59a70e7d5aef6dddd596488f59aac8f9bfd9fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 9ebee0def6660c1bcad8643d85afc341c372e40f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Platform VR POR update for WW50_2021

This covers WW 41, WW 48 and WW 50 VR Spec
- Added 7 Watt sku support
- Updated Loadline values

Hsd-es-id: 16015329339
Original commit date: Tue Dec 7 20:36:34 2021 +0530
Change-Id: I058799537a700bcd3a4791391351aff95f682fcc
Original commit hash: 2f34681db764f6534f916b55d77aadf8ee0ca1fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 0f1db7b97e8b88a2737a49c94595aa0e66bef3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:40 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Adding new Si specific programming of xHCI

Adding support for new xHCI controller did for Silicon specific
programming where needed. New xHCI controller has DID of 0x464E.

Hsd-es-id: 16015340921
Original commit date: Tue Dec 7 13:54:32 2021 +0100
Change-Id: I1f33d3f1d29f100b23294bc48cf0965280401e36
Original commit hash: a86c4276fb72ad613272b8cd2f0c2dbaae4d1ab5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 7be37bd9f95b7c9be2d90a1691c1657db107fddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:37 2022 +0530 
-------------------------------------------------------------------------------- 
Reduce the frequency of reading NPK MTB BAR while doing BIOS tracing

Remove the reading of MTB BAR before reading SCRPAD[2].
Since reading MTB BAR and reading SCRPAD2 are back to back which may cause Trace Hub hung.

Hsd-es-id: 22014274251
Original commit date: Fri Dec 3 17:27:29 2021 +0800
Change-Id: I147e85aa3fe57ae811c4b71f5eb67f0c6cc411aa
Original commit hash: b2c8efd916d98f2fc2dec365961063fec6e7088e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: ad18464a016507231d56cb9b216846184903d70a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]:Porting wake capbility from s3/s4 via pcie wwan module

DDR4 delta changes
WWAN is connected to port 10

Hsd-es-id: 16015311437
Original commit date: Wed Dec 8 12:17:06 2021 +0530
Change-Id: I1d231ca06ecf3eadd01e1f81d66bd02697f88950
Original commit hash: eb023c3285ebcc93da832e028e3c016642f3ace8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 963a4e6191ca47d0aea7d9046c1681bac354f1ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:32 2022 +0530 
-------------------------------------------------------------------------------- 
Nvme based recovery: BP PCIE access enabling

Implemented an interface which allows Nvme Boot Partition read
thru PCIE DMA, and GetLogPage read is still available.

Hsd-es-id: 15010353464
Original commit date: Thu Nov 11 18:22:29 2021 +0800
Change-Id: I5abd519f3f1a910ecd930b4332baaddc4a2bd95d
Original commit hash: e89c37a51cf5f62b202c919a6c1a2b3849aa41be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h

================================================================================ 
Commit: a949aaa5afd751eec436a84432e180bf5bb731ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]:DDR4 RTD3 changes

Delta changes in DDR4
1. wwan mapped to port10 ->rework
2. pch ssd mapped to port9:12 ->by default
3. sata ssd on port1 ->which uses same power pin as pch ssd in rework case.

Hsd-es-id: 16015311437
Original commit date: Tue Dec 7 09:30:12 2021 +0530
Change-Id: Ibb0007059a7229c1ae43c6f1cd8034c2a85ab16d
Original commit hash: d040e3a210509db833ba536bed48ac592591da79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlNDDR4RvpRtd3.asl

================================================================================ 
Commit: 09e29d9661645f9f96c343c0c56043e6961e8788 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:25 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-Px][ERB][PO]Board config update

Correct root port maping of WLAN.
Set PWREN of Touch Panel 2 to high as default.
Set PCD for the force power GPIO of Retimer.

Hsd-es-id: 1509247225
Original commit date: Tue Dec 7 13:26:14 2021 +0800
Change-Id: I56095e6f97a8f9bb133832d292b8c50303de8196
Original commit hash: 9363e775c4265641aa378404c3b71806f3175301

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc

================================================================================ 
Commit: e867e8fa9c72becaaac3fc5167cda56e16c276d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:22 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [ADL][RKL][BIOS][ICCWDT] BIOS is not updating the OC_WDT_FAILURE_STS in Scratchpad of OC_WDT_CTL in PCH

OcWdtResetCheck() should support both API Mode and DISPATCH Mode

Hsd-es-id: 16013617271
Original commit date: Wed Nov 10 22:52:03 2021 +0800
Change-Id: I0145e8b4b27561c0a22ccb4bb6bf9acf70a8d0bc
Original commit hash: cfcd0afa909577cfffa6ac22511361f1d2f484ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 2a79cb89edf3f420cee14b41626f0dd2eeb8eaf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]BIOS to modify flow to add support for devices not supporting CLK power management to achieve S0ix

Programing ptocge and dlsulppge bit irrespective of clkreq status

Hsd-es-id: 22014271788
Original commit date: Mon Nov 29 12:25:17 2021 -0800
Change-Id: I803795352db290a1951a0cb62ae4bdd932356996
Original commit hash: 52345cdf646c6311a0177dde13bfe0b1d1884f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: e0330ee0d6362bd2dba29e0c449e7baf22e02a1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2502_00

Hsd-es-id: N/A
Original commit date: Tue Dec 7 08:51:05 2021 -0800
Change-Id: I3e3cf419d185df776ec9e7d7e114eb1242a4f709
Original commit hash: e5d61f9a25bbf1b21f75692b43b1bd94af4eff31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e589e3124cccf79fc775fc19032e8656a662a0c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S ADL-P ADL-M | DDR4 DDR5 LP4 LP5] Updated frequency/gear inputs (SAGV enabled/disabled) are not reflected back when using FSP-API version of bios rom.

[Issue]
After changing the frequency/gear points (SAGV enabled/disabled), the values entered are not updated when using FSP-API type rom.

This was caused because the policy updates were in place to update only the freq/gear points during FSP dispatcher mode.
Whereas during FSP-API mode, the memory config structure was not setup to take in the respective fspmupd values.

[Resolution]
Apply policy updates so that Memconfig structure takes in updated freq/gear points.

[Additional Changes]
1. Add "ThrtCkeMinTmrLpddr" in FspmUpd.dsc.
2. Apply policy updates to following input parameters:
    a. ThrtCkeMinTmrLpddr
    b. WRDSEQT
    c. DebugValue

[Impacted Area]
DDR4 DDR5 LP4 LP5

Hsd-es-id: 22014183715
Original commit date: Tue Nov 30 11:11:07 2021 +0530
Change-Id: I47a796ecb793b7fa30ea08c14f5ea7ac411c631d
Original commit hash: 3c8d9da4beea95af629a821db211d18a28a33386

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 20fc2cd734ade118c7b17716f71feef558af23aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] [DDR5] Change in BomId value

BomId for DDR5 boards changed from 0 to 3.
Modifying board SkuIds based on this change.

Hsd-es-id: 16012822777
Original commit date: Thu Dec 2 03:21:59 2021 +0530
Change-Id: I53542121101c454a0fbf8771882b6b06c81a5de3
Original commit hash: 476a430afbe3d2a94a169b0389ba6920a8c52b87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc

================================================================================ 
Commit: 6d0b7e8752799f85eba7aac0ca812fca6855308d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:19:01 2022 +0530 
-------------------------------------------------------------------------------- 
ADL S 150W, New TCC offset setting, New PL1 Value

- Updated PL1 Tau to 56 Sec for TDP >= 125W

Hsd-es-id: 16015275175
Original commit date: Tue Dec 7 12:25:29 2021 +0530
Change-Id: I2a613f1132fdc944a76d55ad3bc75ef29e7ed2f6
Original commit hash: 75fb072b99fb545334415af76f422f14636ef032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 474efcd54587128e2d36b16c6350689c12468ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.50

(cherry picked from commit 00805d5df56bc11360acec0976555d4688bcb7d6)

Tue Dec 7 07:50:09 2021 +0000
Original commit date: Tue Dec 7 07:50:09 2021 +0000
Original commit hash: 57fe34e8a31700fde54a132f4d5d74e957ae77db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d0f2e73c1cb123d67f04261c651f53e69f4389b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:55 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][1309231080][ADL-P ADL-M | LP5] BIOS unable to reserve PSMI memory if RemapEnable bios knob set to 0

[Issue Description]
While allocating memory for PSMI region MRC fails to allocate PSMI region if 'TopUseableMemSize' is less than
4GB. MRC compares TopUseableMemSize with 'PSMI base address' (which is usually above 4GB address range) instead
of 'PSMI region size' to be allocated and skips if 'TopUseableMemSize' is less than PSMI base address.

[Resolution]
Compare 'TopUseableMemSize' with 'PSMI region size' instead of 'PSMI base address' while allocating PSMI memory region.

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 1309231080
Original commit date: Tue Nov 9 15:14:08 2021 +0530
Change-Id: I7bf9b99647d687da94d588fc1e39e7dda7cb9e5a
Original commit hash: edf25ba950d8b54b6830182a2fd9fc3569a8398e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 31e99fdb89f7715a31865b5f8ee8a4113758dbc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR4] eDP Mux RTD3 update

Move RVP RTD3 for eDP Mux from ADL-SBGA DDR5 CRB to DDR4 CRB.

Hsd-es-id: 16015094960
Original commit date: Tue Nov 23 16:02:49 2021 +0800
Change-Id: Ic9e68694f4883a7a1ad1c29f69bb0dea4a086615
Original commit hash: a123ae743ea8f811e6db0c802dc2e47c1af994fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl

================================================================================ 
Commit: f6c089636c4617125d5215bc12d870047919817a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/SBGA]Enable DashG runtime

Runtime enable DashG by PcdDashGEnable.
Build DashG into all platforms, enable on ADL-P and ADL-SBGA.

Hsd-es-id: 16015094960
Original commit date: Thu Dec 2 08:37:46 2021 +0800
Change-Id: I68ade3d2875f4a58c5e57cc743c4e7eab4561222
Original commit hash: 6f70c5f7f0b9e482672a53410166486495293bfb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: 9da15d93ae8cde2be7948542a98bbe69d323779f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][SBGA][AEP] :  Setting Touch Pad Interrupt Pcd

Setting Pcd value to Interrupt Gpio for touchpad

Hsd-es-id: 16015225498
Original commit date: Tue Nov 30 01:21:09 2021 +0530
Change-Id: Iaccde574705cb2779b058f62aaba1a451877ded9
Original commit hash: 15310cf37fbcf257928800e69bbc7826b119cd72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d3cce817c672e2d0affd22602d73638e2d0a6777 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:45 2022 +0530 
-------------------------------------------------------------------------------- 
Features/MEBx: "Manage Certificates" disappear after load default

Issue: When load default, the MEBx is also provisioned, which leads to suppress all the items in "Remote Setup Configuration menu" in next boot, including "Manage Certificates" item.
Solution: Add "INTERACTIVE" flags to prevent MEBx provisioning when load default.

Hsd-es-id: 14015625211
Original commit date: Wed Dec 1 14:52:52 2021 +0800
Change-Id: Ib03b89b6046106b26aaec6951f8cad490ef86926
Original commit hash: a3ec327a1d1ad2dd90c75b66fbc01e2f2757c0a8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: fd3945a663fe33d2fdbfc9d3ca3f89dd09acacb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] CapsuleUpdate: Remove Retimer/Tbt Controller while building "all" standalone capsule

[Description]
To build standalone only include system FW.
Device FW should be not included.

[Change]
1. Remove build itberetimer/dtbtretimer/dtbtcontroller firmware while building "all" standalone capsule.

[Impacted Platform]
ADL
RPL

Hsd-es-id: N/A
Original commit date: Wed Dec 1 13:33:38 2021 +0800
Change-Id: I361c64c5e0e4e9c70ab0d97ce45f8ea90ce997ba
Original commit hash: 2348d8de221804fc8f36b5f55cc381c019d3499c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 41d94bda757f77517b609a0315ae866cbb1508b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:40 2022 +0530 
-------------------------------------------------------------------------------- 
Hsd-es-id: 16014700325
Original commit date: Wed Nov 24 14:25:45 2021 +0800
Change-Id: I71c08e47def59c65da9a56fb23c20284f6757820
Original commit hash: 769e620f3ffb9228a50b174c845b7d186cab5bd6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 2a2fe41d0802a58917ebbb9362ddfba4087567ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:37 2022 +0530 
-------------------------------------------------------------------------------- 
Hsd-es-id: 16014700325
Original commit date: Wed Nov 24 12:55:21 2021 +0800
Change-Id: Ibd01c5cc1d1b977d2e473472a1a67f121d56d643
Original commit hash: 3b8c06dc7206f20485aacffbf961ab6a523d1525

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 6ef8f8cec22df457a558e26cda9c6905f372955b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 6 09:14:20 2021 -0800
Change-Id: I5bf3cfe3c8f1d95f45b1723d66924db41cee5a7a
Original commit hash: d2ad2c89f86d88a26efd11068cddd4b3bdacde9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 30664ddf3d065b7a68247c55f42e8b4e340de9de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2501_00

Hsd-es-id: N/A
Original commit date: Mon Dec 6 08:51:13 2021 -0800
Change-Id: I7460adc1e1797edc22a5be8278ff921f0d30c5de
Original commit hash: 95a24ceb5087555d73b84dbd14335a4e7bef7ec9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1b8a5ff6fb14e1c791618810e184c0f2300df56a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.49

(cherry picked from commit a234625b61c7b8d32530b5aa5213409be47e5b08)

Mon Dec 6 13:13:09 2021 +0000
Original commit date: Mon Dec 6 13:13:09 2021 +0000
Original commit hash: c7f703c66f96a7314e3bf2ed685abb3f141ec34b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98b9462e0df62d20386b10690666f724a6dad50f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015311519][ADL-P ADL-M | LP5] Revert 'dynamic power gating' and 'dynamic WCK changes'

[Issue Description]
Random margin drop of few LP5 systems at higher frequencies

[Resolution]
Disable below power gating features on LP5
 1) Disable CaValidPiGate and CkeIdlePiGate features for LP5.
 2) set WCK_MODE to safe mode for LP5 1R

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
PHY

Hsd-es-id: 16015311519
Original commit date: Sun Dec 5 21:28:22 2021 +0530
Change-Id: I1c1fb69c153564d26ab73cca3feedb8299b1f63e
Original commit hash: 3b472a33951665008dcf7452d8db32102829178a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ddf3e433f472e64542f163c78dca970c574624e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.48

(cherry picked from commit 1ce23a1498d83a58471d9a7d608480ba940566ce)

Mon Dec 6 12:39:50 2021 +0000
Original commit date: Mon Dec 6 12:39:50 2021 +0000
Original commit hash: ed7971cb69a5feb338d980efc7705dab33182e7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8a3a44c084af337ad86a974868e7df22df3b7b62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010368710]Revert "[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins"

[Issue/Feature Description]
This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).

[Resolution]
This reverts commit adf707d4a04d6b64e77285fae51d3cc90a6ae450. (https://git-amr-7.devtools.intel.com/gerrit/160626).

[Impacted Area]
ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
Phy

Hsd-es-id: 15010368710
Original commit date: Sun Dec 5 08:30:59 2021 -0700
Change-Id: Ib99e1e84c7ab1cdc53684b84b7c83d6bbcfecacb
Original commit hash: 6730d7c00be12a75214ec34b21f126a0686bf98f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3674b85fbaff55ca202a81cb798a0d7ea6d72254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.47

(cherry picked from commit 3e99a4c4a15870866b1cc4b50d923d73f0e7ac41)

Mon Dec 6 11:27:54 2021 +0000
Original commit date: Mon Dec 6 11:27:54 2021 +0000
Original commit hash: f1a854104df3eb98f285bd69da800f2e8dd13b08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f70f0c885913d684c7512b504c7ae70237cdf4a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010368676]Revert "[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training"

[Issue/Feature Description]
This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).

[Resolution]
This reverts commit 16d5d9ec8b6a1f7534ae2f3a37f24efc8b53edb1. (https://git-amr-7.devtools.intel.com/gerrit/#/c/158034/).

[Impacted Area]
ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
Phy

Hsd-es-id: 15010368676
Original commit date: Sun Dec 5 08:35:16 2021 -0700
Change-Id: I334f6ae1b11f1a69bcba557ae232db45c4047e75
Original commit hash: bda124ce277533e8c392f249cef7bdc354ebc8ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5fbddaeed86e238c301c6ce4545a45f05e89f92c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.46

(cherry picked from commit cb2c021d3ea560f24e7d0313049dcba96a32d1ef)

Mon Dec 6 10:13:58 2021 +0000
Original commit date: Mon Dec 6 10:13:58 2021 +0000
Original commit hash: 293536a59c167c356533c6c15eec3043c6f78a45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8f17ac8dd1cd5f2ffe5ec63880258f22088b9dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:06 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][22012129401][ADL-P | DDR5] Vtt control function"

[Issue/Feature Description]
This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).

[Resolution]
This reverts commit 2a5877a7e1b8a780c62f3703f08b7309c1aa114d. (https://git-amr-7.devtools.intel.com/gerrit/#/c/153010/).

[Impacted Area]
ADL-P | DDR5

[Registers impacted]
Phy

Hsd-es-id: 15010368651
Original commit date: Sun Dec 5 08:39:26 2021 -0700
Change-Id: I0c47954e4efa633896623bddac20a7875accb165
Original commit hash: b7bd4cf51331ec1e71e5eece304a5b30ed4157b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4660465fb4aed084a9ee63af0730966af2fbcb55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:03 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[RPLS][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display"

This reverts commit 02bae42c4f96fa291786ccfecb6650b6e8653173.

The original code cause build error if build with legacy MEBX using
'prep rpls lmebx':
VfrCompile...
TcgSetup.hfr(64): ERROR 12288: 4171
  	: already defined

Hsd-es-id: 15010364884
Original commit date: Sun Dec 5 23:04:08 2021 -0700
Change-Id: I473f44b982dc1a620bdf50883a2918853f0d118b
Original commit hash: 833fe8aebc811899f05ea223157ada195f44f0da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: 5397cd4bc16fabaed7353b1a748213e7125b73ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:18:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.45

(cherry picked from commit 18b32d4fe47e564acf28a87e3813aa0c42af7514)

Mon Dec 6 08:12:47 2021 +0000
Original commit date: Mon Dec 6 08:12:47 2021 +0000
Original commit hash: 256c68302db77a3f9bad2175f158cc82ebec6090

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 564cf21af515b8ebae5756b776f2d4c061d95c5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:58 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization"

[Issue/Feature Description]
This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).

[Resolution]
This reverts commit a0c343680dc3518857f25ddf5119d630e9603034 (https://git-amr-7.devtools.intel.com/gerrit/160677).

[Impacted Area]
ADL-P | DDR5

[Registers impacted]
 Phy

Hsd-es-id: NA
Original commit date: Sun Dec 5 08:05:42 2021 -0700
Change-Id: I9de13d11eeeaa28753485c5112fd3f478dc3bca3
Original commit hash: 4864c1c0007b4268de736e91dffb57c722ec8195

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 85b1b6aef3f3e5f63e194845ff5d585f86c3c0e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Tiano core display issue (logo displayed as 2 partial images on
top left & right corners) when we boot system with API mode BIOS binary

- in the FSP API Mode, while FSP execution happens, it cannot call the
PPI's from the BootLoader.
- Keeping default value for the resolution as 0, while silicon initialization
flow, graphics reference code will check for the resolution from the policy.
if the policy has 0, then it will get the values from the Gop as a defualt resolution.
if the resolution provided by the policy then Graphics code take the precidance for the policy

Hsd-es-id: 16015248678
Original commit date: Thu Nov 25 23:05:14 2021 +0530
Change-Id: If0c3c0f2764fb9fad5dda49ac4b708b6b9089f5d
Original commit hash: e1bfa8650eb899908c6a6f812a2d8737738110d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c

================================================================================ 
Commit: 5b7bb514ff191b48891014af12bd8ea4109dffe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.44

(cherry picked from commit 4cb0f156b4922c8bc0732462f0096f67fc9611cf)

Sun Dec 5 18:02:37 2021 +0000
Original commit date: Sun Dec 5 18:02:37 2021 +0000
Original commit hash: d15c21295b6e4e7ba9a80f3691d0f08bf3e3934d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 944fb172bd2eb4e7dd95d844dfece96c716e5c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2497_00

Hsd-es-id: N/A
Original commit date: Sun Dec 5 01:06:08 2021 -0800
Change-Id: I44c9944da4db6e016dd6a4573cbbb7f02b288e1c
Original commit hash: 61277ca8f509de5d48971f0914695a7be7b8d90b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b59c66510685ef2fe3cbbb920b4f2ef44eba974a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 3 09:24:59 2021 -0800
Change-Id: I6b3afdf0b27db045e84bb4b933b12fdaab0b8025
Original commit hash: abda561138604b7cc2a2b291ed55dc5306145953

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 18e6849b83a62c5e444b6a8793ba967fc50593e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2495_00

Hsd-es-id: N/A
Original commit date: Fri Dec 3 08:54:24 2021 -0800
Change-Id: If1e65cd24fb8e7d43e29e26b8cefe4c222693a6b
Original commit hash: 46330559e4054d086fcbaf6a5799a731591822f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a565ed81dade8969b08853e637c07eea6183640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Fix for Yellow bang observed with "Fast Boot" enabled in BIOS on ADL-P boards

YB is observed for PS2 mouse in DM, when Fastboot is enabled in BIOS page. With required changes in AcpiPlatform.c file,
Issue is resolved.

Hsd-es-id: 16015200440
Original commit date: Thu Dec 2 21:34:47 2021 -0800
Change-Id: I8bf55262c3ba85ef4bfc34794a40815528023fa6
Original commit hash: 88c8d8bd222e611105adc39c57ef929cd5ce3ce8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 475de4aaeb178c47849f4c197491aec7931921ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:32 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][PORT FROM MTL] Handshake between BIOS and GOP for Pre-OS support for External Display over Type C when being the primary display

Hsd-es-id: 15010215407
Original commit date: Wed Nov 17 15:24:46 2021 +0800
Change-Id: Ia0e036a1d6756e059c0d48ddff7110bdcaad94ee
Original commit hash: 9fe807d916e3e9e27aa0fb963a4a6b9fe1d940aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: a5995a515cc3224984dfa3aad99b8fe0073e27fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] LPE Operations not performed when AMT Features is Disabled in BIOS

 -Removed depex AmtWrapper and AmtPolicy from RemotePlatform driver, instead of that Asf Lib will called

 -Moved RemotePlatform driver and added Alert standard format protocol as depex for Asf functional

Hsd-es-id: 15010167087
Original commit date: Fri Nov 26 15:01:22 2021 +0530
Change-Id: I79cbee42ee5d998df5f657e179129339447979a4
Original commit hash: b4902fccb7d75a141f7faf86c56830384ee00703

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf

================================================================================ 
Commit: a268ef17d3e5f30a3e3e2ce3f232d18592e1ce0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] CRD delta Gpio pin configuartion

Configure CRD delta pin between ADL-N ERB and RVP

Hsd-es-id: 16014419991
Original commit date: Wed Dec 1 14:58:03 2021 +0530
Change-Id: Ia3e4227ca7d00255db0f463d3788ac0f5c126156
Original commit hash: 9e31f8fdb0787fd6ad8239d930928734895b99ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc

================================================================================ 
Commit: ba4359e9ff05a0ae32fdba79ad9f9a2c71ebdf6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:22 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-P/M/N GOP version 1044

Hsd-es-id: NA
Original commit date: Fri Dec 3 10:55:39 2021 +0530
Change-Id: I247b1ea2573b1ed9c442424feda68a159717cf9b
Original commit hash: d6c40150e195ec615374c03a8823e445d4f03dbf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: f834902fccdf21fd824e91d73e6fbe5a12973294 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update HwEq default policy mismatch values.

Hsd-es-id: 16015299014
Original commit date: Tue Nov 30 19:34:44 2021 +0530
Change-Id: I3c7f9fd2ba8866739e52a7485c23930b77582687
Original commit hash: 1bf39856c87cce9a8c94fb04201ab7957cf87737

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: aceafb4e866102ff3421f40e83f1d5d5361855fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix KW issue

Fix KW issue for Change-Id: I7a7e34dd580a161881988a83d23c9e114f915e4e

Hsd-es-id: 1309069659
Original commit date: Fri Dec 3 11:07:09 2021 +0800
Change-Id: If24af4ccd8a0b67b81c1887885285fb473613087
Original commit hash: fea51246a7a8304f713ddd1a07f811aabbe0f8f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 7c23b8dd6e071f0687feda07760c7c9ea10f7eef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru: PCH DIDs Update.

Hsd-es-id: 16015283922
Original commit date: Wed Dec 1 13:44:30 2021 +0530
Change-Id: I052c021463290a3094020a5352b341f465f09933
Original commit hash: 8a06d1632ece77f85b69267b4cf08c44b7a497d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: d52b8d4260969349b41cdfc12964bb6e8fbc58ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Ddr4Rvp] Dptf should be enabled on all configuation as per POR.

Dptf was disabled through patch table on AlderlakeSDdr4Rvp etc., so
removing patch table entry to enable dptf.

Hsd-es-id: 22014282894
Original commit date: Thu Dec 2 23:26:19 2021 +0530
Change-Id: Ia773f12bfcd60e233641908ba6820c88c867eb25
Original commit hash: f3d5aced519c1644aa5e470c3a721f51009c3875

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 841b2941f82953d336fea6d33a77e79fdd72ce86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:10 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated PL2 for ADLP 682 45W Segment

Hsd-es-id: 22014217430
Original commit date: Thu Dec 2 22:47:35 2021 +0530
Change-Id: Ie4716570c0f43d1a7fee8e24a7a4a6d64696661d
Original commit hash: 35a6f83910f3db3b2c140fdfbf823400b89ddd29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 0f17c0c92cc72cb785d63ca1c4dd338f04df7924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2494_00

Hsd-es-id: N/A
Original commit date: Thu Dec 2 08:51:17 2021 -0800
Change-Id: Ia072285d6f6db0f97dbc8edccd6f887eab2a4078
Original commit hash: 1eb577fe52ba46a0e847ef44e1de17ce12bbde27

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 46d9d77e4e4038d5f3370fc451a663e407ed3b64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:05 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-S]Updated the ucode for ADL S C0"

This reverts commit a718236c4e7468038d95b7449e7d657248361d1e.

Hsd-es-id: N/A
Original commit date: Thu Dec 2 08:11:03 2021 -0700
Change-Id: I6d20ea01061cbb1635e5321a66cc69c986ae37c1
Original commit hash: 2c3ffd229e7f2021f2f12de7aaedfbd07c86aaf3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: dfc4988c4f62505697b0f39601e1cca90b7912a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:03 2022 +0530 
-------------------------------------------------------------------------------- 
Change the warm reset to cold reset after setting BIOS DLVR bypass knob

Once soft strap (OC_DLVR_FORCE_BYPASS) value is updated in BIOS to
enable/disable DLVR bypass mode, BIOS is performing warm reset instead
of cold reset which is resulting to MCA.

Hsd-es-id: 15010338062
Original commit date: Wed Dec 1 10:49:57 2021 +0800
Change-Id: I7d0f1e8610ca33d9f8a35e0561eeeeb7fd5eed18
Original commit hash: 9c2ff291c4aebef4510f412567cfce34ddb28608

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 28a401b26cd4d433895ed03a2e6011bea508ea87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:17:00 2022 +0530 
-------------------------------------------------------------------------------- 
ADL S 150W,  New TCC offset setting, New PL1 Value
 - BIOS should program
   TCC Offset to 10 instead of 0 (zero).
   Set PL1 = PL2 = 241W

Hsd-es-id: 16015275175
Original commit date: Tue Nov 30 12:16:20 2021 +0530
Change-Id: Ic145538d998909c24a07ac7f3c20389cec7117c2
Original commit hash: afc65e35a987de8b5d5d394bc18884634e871bb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: d20a10d5572a60ed7d39571d5183fccd9ffd8499 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Remove unnecessary code


Hsd-es-id: N/A
Original commit date: Thu Dec 2 14:47:33 2021 +0530
Change-Id: Ic8f6e96f59e956a7f9739f71179627808923a580
Original commit hash: 5f502b923a1ffb16323f696b9fc4eaa864b06831

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesTgl.h

================================================================================ 
Commit: 5cf3106727590952b5649c1f02079e0df68f2c05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.43

(cherry picked from commit c13d8736d90a6e7e17497847b1a7e712d26ed186)

Thu Dec 2 09:03:41 2021 +0000
Original commit date: Thu Dec 2 09:03:41 2021 +0000
Original commit hash: 1fc6386709db819da01817699dcc9d06733ec58c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 386ba242b2c3adaf089fd9e2cc8a06d77dfa1bab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010343234][ADL-S | DDR5] Mixed DIMM check update.

[Feature Description]
1. Mixed DIMM check update.

[Resolution]
1. Mixed DIMM check update that will add the check for DIMM vendor, DRAM width, rank number to detect there is a mixed DIMM config or not in a channel.

[Impacted Area]
DDR5 Mixed DIMM

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010337537
Original commit date: Fri Nov 26 10:03:08 2021 +0800
Change-Id: Ia2e22f3254957f5ed7fe773f03e118b986800b2e
Original commit hash: a2081b87678144a611ad47eddbfd0865d8dd0ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 916e738bbdcabe1a08b71634981d08cc0b11823a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:49 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI] Add Japan to BIOS DSM 6GHZ Support - WiFi DSM

Add 6Ghz allowed in Japan instructions

Hsd-es-id: 15010334108
Original commit date: Tue Nov 30 11:52:45 2021 +0800
Change-Id: I8c5ca15eafbf5dbea8bddd2221ea0101e217b2ae
Original commit hash: 3bad435917ba51d7c47d50b8d8da56ebada13d84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 8d772c9682df42c27156c8c80101bc55b9566d20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.42

(cherry picked from commit e5ad74a20689941fdd6346306156a0a08ce48f02)

Thu Dec 2 08:22:06 2021 +0000
Original commit date: Thu Dec 2 08:22:06 2021 +0000
Original commit hash: c7042849edb0034ad39ac5764ae6eb9b93da13f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0734a46c2f5047d27c1621af7287a2c4b320d1b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010343234][ADL-S ADL-P ADL-M] Disable Weaklock

[Feature Description]
1. Disable Weaklock

[Resolution]
1. Disable Weaklock

[Impacted Area]
Power and Margin

[Register Impacted]
PHY, DRAM

Hsd-es-id: 15010343234
Original commit date: Fri Nov 26 18:08:41 2021 +0800
Change-Id: I974ce397faa25143f0825756be55fd887d578470
Original commit hash: bbeca39df3681aabcf92699e6cb5db31a970855c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 44fc0cb3c170bf4f7057968e9b247ef37eb77411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:41 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PCIe Atomics feature programming update due to BWG 2.2

This change updates programming of PCIe Atomics as per BWG 2.2.

Hsd-es-id: 1309209057
Original commit date: Wed Nov 10 15:52:37 2021 +0100
Change-Id: Ib1c0fccd613fbfb5ca117000c2bc6905a29ec713
Original commit hash: 419deca5288408beffe387d2ded00ee568d17f5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: ae7258bc94015dd6602f3b2dfabb74fe4dcda102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:39 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Request to display PD FW version information in BIOS TCSS Platform Settings page

Hsd-es-id: 15010301340
Original commit date: Fri Nov 26 17:11:37 2021 +0800
Change-Id: I6add25cb03b2a535b1b82addd755c5d5f9ceaa2b
Original commit hash: 6f1d0d302150bb3213acc706c82bc7d0403057c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 397c752686e0ddac404caff2b4bf77028cb112b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][IMAGE] Add OV13858 & OV01A1S camera sensor support in BIOS as default setting

Modify camera setup default setting for ADL-N using patch table.

Hsd-es-id: 16015127439
Original commit date: Wed Dec 1 14:34:41 2021 +0800
Change-Id: Ie93de1f3e625e8c092de58a556c7c0e9abd0f20f
Original commit hash: e38a291ac31eef06c1df9fb69472e048b5756691

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e159341998d247008eddbcdfd22a552ac3791891 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 1 12:17:13 2021 -0800
Change-Id: I48eba266c1da302a1422f44b3d9c5649da4773b9
Original commit hash: 854c48ea742d4cacd8f2f2c220a03d919d86130e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b532adddacdf0999f4292aba1d11bb6cb79a7cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2493_00

Hsd-es-id: N/A
Original commit date: Wed Dec 1 08:49:18 2021 -0800
Change-Id: Ie0d8577e6e27ddc1f63eaff67d649db579e14222
Original commit hash: 600ac11566296f3cf07e410e2fcc36ba1902fd6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 598aa8d5e2827abde6ef83ce35637ed1446d78ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:25 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2492_00

Hsd-es-id: N/A
Original commit date: Tue Nov 30 08:51:38 2021 -0800
Change-Id: I01c00ceb0d4b0d6d1c076ed62909d4000c689870
Original commit hash: c8270319e497953324692ee3c3466be04de4772e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d5a8b7c4a3ae4305b6d8c0889c55475722779400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for the ADL-P K0 Production Patch ID 0x00000313

Hsd-es-id: N/A
Original commit date: Tue Nov 30 11:06:12 2021 +0530
Change-Id: Ib799d38f953e2e64befc4fc75e936a9a46c5f05d
Original commit hash: c01610519a0e853512399610505649a0d0ecd1cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: acb1ae77f6a0403effb27188d70d9ef7098e8128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:16 2022 +0530 
-------------------------------------------------------------------------------- 
Clear BIT19 if IMVP VendorId is 0x1E and ProdId is 0x00 or 0x08

Hsd-es-id: 15010319337
Original commit date: Thu Nov 25 12:09:46 2021 +0800
Change-Id: I8daeab1231cd803dbb7d13132cc42d0b77c0e2eb
Original commit hash: f55bdf901bc9c49d7029d97e523de95cf0666728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: ac5d3a07e1363fc8b443fcec986fa13d770ff4be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 29 16:01:18 2021 -0800
Change-Id: I3b2b071d9bb3353e17cc6ee540f9306a24d3278d
Original commit hash: 64a4f8dfbf0d0be2d70a4da8d6b3fac0c8825893

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c236b5d27f8e16d46b9fa7f8292b9ebc3eb4fde7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.41

(cherry picked from commit 309bc70898fd023eae7edb079351f70c297cfc04)

Mon Nov 29 18:36:10 2021 +0000
Original commit date: Mon Nov 29 18:36:10 2021 +0000
Original commit hash: 02f8ef85e76a01fc74cd7c66468e60da945ba035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd5b40103f0d38b55a89106d57e621378ec1e0bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:09 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M ADL-S | LP5 DDR5] MRC is not relaxing tWRRD parameter for LPDDR5 and DDR5

[Issue Description]
  MRC is not relaxing tWRRD parameter and using ideal calculated value for TAT.

[Resolution]
  Update MRC code to relax the tWRRD timing with correct variable

[Impacted Area]
  ADL-P ADL-S ADL-M LP5 DDR5

[Registers impacted]
  MC [x] Phy [] Both [ ]

Hsd-es-id: 16015271637
Original commit date: Mon Nov 29 21:52:24 2021 +0530
Change-Id: I0ec565f296107edb8f10045ebcfe51fc84401c94
Original commit hash: 8432c61e95e511cf652b26cfe8c7c5586bf2af52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 9baaad09b6044b2f04643fe691b783e6984cef36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2491_00

Hsd-es-id: N/A
Original commit date: Mon Nov 29 08:49:27 2021 -0800
Change-Id: Ia64b981d68efd6d1734983f65f411307bf4cac9b
Original commit hash: c5b3d7674f2d8953147c4e85ad11621d27fac3d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c8045b3b22f1004116aadb76d16430e53c9bfdcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.40

(cherry picked from commit 1da3e2bb54622e94f43c60d06377a2363ce0d6ff)

Mon Nov 29 16:21:21 2021 +0000
Original commit date: Mon Nov 29 16:21:21 2021 +0000
Original commit hash: 46ca51bf68cfd9e327813b19ee723aecf2b9f4c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f465768e6d43390ab1e896c4de8e5ec59c64df7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:02 2022 +0530 
-------------------------------------------------------------------------------- 
CS1/IpBlock/MemoryInit: Match declaration and definition.

gcc 11 enforces that declarations and definitions of functions should
identical. This will solve build problem of FSP using
GCC11.2.

Hsd-es-id: 16015246092
Original commit date: Mon Oct 4 16:21:15 2021 +0530
Change-Id: Iedfc300cc4f564b9b21219b46619a60ef0b8ad80
Original commit hash: f5352524e9d25441e40de97e22266d4e860100de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: c228a4bf278bbb64a6c4c8429b79ca1633a223a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:16:00 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow] Add Catlow Product in C1SPkg

- Add Catlow product in C1S
- Add CatlowFspPkg.dsc file for Catlow specific change
- Reuse AlderLakeFspPkg for Catlow

Hsd-es-id: 16015242147
Original commit date: Thu Nov 25 11:21:56 2021 +0530
Change-Id: I4cccdf40d2b0147befc0e82bffc190e0eced15e8
Original commit hash: 4c1c83e8949614626ddf9aa9a1d7fbda7513f569

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd

================================================================================ 
Commit: e2bcc22507b5b1138d7c3fdf96cc898855fac8f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:55 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup:  Updating the setup text for "Off to High Current Mode".

The value of Off to High Current Mode must be greater that or equal to VccST board FET ramp time.

Hsd-es-id: 16015199594
Original commit date: Mon Nov 29 10:10:40 2021 +0530
Change-Id: Iffd88f025a363a4263fbae5ff4bdf3e0c687b3ac
Original commit hash: 9b0f08eddb75865a1b8397b40849f0cb10f5e971

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 79958d67e9ed6b607a078dff3f580b481066a565 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:53 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][POC] Provide option to enable SWCM for dTBT

Hsd-es-id: 15010249013
Original commit date: Mon Nov 8 09:35:40 2021 +0800
Change-Id: I5dbe6623a2566ab54e01c97e4cd4e490c252c634
Original commit hash: cbe582ddafc1946bb2b3978546c4de97ccc45c9a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: d9f9aedd6eff48a82df2b15815d694be73f7d00c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:51 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][CVF] Moving GSPI, ISH I2C pins from CRD1 to CRD2 connector
[RPL-P][CVF] GPIO Setting for RPL-P
[RPL-S][CVF] CVF is not POR on RPL-S, so disabling for RPL-S

Hsd-es-id: 15010008512
Original commit date: Fri Nov 26 15:42:09 2021 +0530
Change-Id: Iea1e86e867b4cccc053ec04ea958efd175ae3924
Original commit hash: 2a0b98a12bc6645028601502c36f69e503b12163

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakePlatSamplePkg/Setup/RPLpRPLsSaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 09a14ee750d431f11c168e62e26707e0d7e83f88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS]: GPIO to control Aux override for Non Retimer Port from BIOS for LP5 T3.

Adding support for Aux Ori Override GPIO details for IOM Config block for
Adl-P Lp5 T3 Board.

Hsd-es-id: 15010264805
Original commit date: Wed Nov 17 12:33:34 2021 +0530
Change-Id: Icd686eb25ea2b9c39622338c33ea7389fe39e865
Original commit hash: 2d20588dc50ffe2a095eabf62bedf48a62bcedf8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: ca0a169796b82d4d0dcfbdb1f2463db6eacb0161 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.39

(cherry picked from commit a9778616b18c6c72ce333becde378f1ea2f510ae)

Mon Nov 29 02:23:57 2021 +0000
Original commit date: Mon Nov 29 02:23:57 2021 +0000
Original commit hash: b5701332e022bd249550e8a581de28d173760ebc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84b5e2cda149de9bd55b28129405e1fa4cedbe2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22012129401][ADL-P | DDR5] Vtt control function

[Feature Description]
  Enable Vtt control function on ADL-P DDR5 for 2000 Frequency
  This would help save power.

[Impacted Area]
  ADLP, DDR5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 22012129401
Original commit date: Wed Sep 22 20:31:18 2021 +0530
Change-Id: I586963d3bbc863990f69f1bb21d7c1b0801dc65f
Original commit hash: cca45e7e805b5b3986f7b4585adc0364224bd421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3356da18f36cd5b4a6e291b805cf96c5247ef055 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix PL1 Value

PL1 will get changed when only change PL1 time, which is not expected .

Hsd-es-id: 1309069659
Original commit date: Wed Sep 8 15:40:33 2021 +0800
Change-Id: I7a7e34dd580a161881988a83d23c9e114f915e4e
Original commit hash: 37803380b33bc27c733cf4240c16bca2913fc574

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: bca0cf112011d60a1df4a295aa0b7a3e81f36a16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2487_00

Hsd-es-id: N/A
Original commit date: Sun Nov 28 08:50:14 2021 -0800
Change-Id: I1b7c3c18a6523c2d34dac271dcbcb83bb4e9de55
Original commit hash: ee2a797b475ce1e759b560cd49b9f9111c1eb736

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc3a4d2abb5ed6c2d30bfe07edb76feeee3ab3df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 28 01:52:40 2021 -0800
Change-Id: If1d7a378f7ae270fe7f382ad6d2903f863cdda98
Original commit hash: 3731429d6da643bf6a12f830675038d66033ace1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 25bb7516089523a865f017566fdd177191fc5634 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2486_00

Hsd-es-id: N/A
Original commit date: Sat Nov 27 08:50:18 2021 -0800
Change-Id: Ib36f01d0974440f9eb1ef2f54f55ef8a1763771a
Original commit hash: 4f07939d55bda8a8bbbc448b7ae85e8f57b17f8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba17bc239ef7ac606627453c96f9f5963d877086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.38

(cherry picked from commit e60d207f7bf11234763ef37e42ff65bf11702ef9)

Sat Nov 27 14:37:19 2021 +0000
Original commit date: Sat Nov 27 14:37:19 2021 +0000
Original commit hash: 2189a7eff6081f1766448f47f8538174259aae6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8fe9fb9493f040fdd2c295d8cf5c08d4470cd4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 26 17:10:27 2021 -0800
Change-Id: I374f840f041b16e075c82991b8e39cc806313b94
Original commit hash: 54aa1940c17348030f5a7264d43368af95da7407

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f1e8ac697eacef13c2f9629ddf4e8d3c48c29ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2485_00

Hsd-es-id: N/A
Original commit date: Fri Nov 26 08:48:57 2021 -0800
Change-Id: I77accf3bf509778bb6ff337d989c28f216181b2f
Original commit hash: a18c76145a0e359aac92210a678584cc73218801

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 91d26d8a7cbafb91b05a624b3dde406a1352f0b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.37

(cherry picked from commit d4257da3d50e3d8eac608c10a9c5c40ea6b7248b)

Fri Nov 26 15:06:51 2021 +0000
Original commit date: Fri Nov 26 15:06:51 2021 +0000
Original commit hash: ce02174ab8d524d0121542e4f16ca20178568646

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: beecd37dd6a2b13bb18a78dce548d2b64637c3bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015107392][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] RxSDL Length optimization post MRC training

[Feature Description]
RxSDL Length optimization post MRC training, this is to save power

[Resolution]
Disable unused legs in SDL lanes

[Impacted Area]
ADL-P ADL-M LP4 LP5 DDR4 DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015107392
Original commit date: Wed Oct 27 23:37:19 2021 +0530
Change-Id: I5ef263c13ed55db279931ba463e13c719f33bfa5
Original commit hash: 0476b30832dc13cd68f409b37fe051d1e006bb29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f5d5f0d47df3d14a17921a5a7919c7702dca1613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.36

(cherry picked from commit 9cea5144204b61a6d9240457220a1efeb23a9481)

Fri Nov 26 14:43:26 2021 +0000
Original commit date: Fri Nov 26 14:43:26 2021 +0000
Original commit hash: 989f0e178ece095789b63eb74df5f7252818ad82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1422a79efd01c2e88dbbab4868b45b121fc71c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.35

(cherry picked from commit 6b6a8d10ba735cc54f99bab4e8617f6256742512)

Fri Nov 26 13:55:29 2021 +0000
Original commit date: Fri Nov 26 13:55:29 2021 +0000
Original commit hash: 56ccbe450a49b0ea2a55c5bede850de24f7d42ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 229f1d44df9478a84840675564c020e869118af3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015157472][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable unused CCC Pins

[Feature Description]
  Power Savings Feature enablement - Disable unused CCC Buffer Pins for all memory technologies.

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015157472
Original commit date: Mon Nov 15 10:13:15 2021 +0530
Change-Id: I0b30433eceb295bf95412bd768c0cff4381a1b5a
Original commit hash: 0e84a43744226e9f03f2b736392972c34a19f287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1d03faa8c71e97be4c2135d35a4a674df876cf2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]Enabling support for ADL-N DDR5 Rvp.

Hsd-es-id: 16012822777
Original commit date: Tue Nov 2 14:16:49 2021 +0530
Change-Id: I93537c3b214091ee77d7ab32a364560aad7172cd
Original commit hash: aa882ed3ecbc39e5b256b0c9f25da1b07f17a05c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlN.asl
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlNSpdMap.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlNPcieClocks.dsc

================================================================================ 
Commit: b48e3632df45a1c8597dfe0e871c47580280cefd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.34

(cherry picked from commit 69e6a8112f1d1815c1ced8e0a7731c0da6413bb4)

Fri Nov 26 08:54:22 2021 +0000
Original commit date: Fri Nov 26 08:54:22 2021 +0000
Original commit hash: 3a160b432a59be80a34c3dfeb1b87101e0f0e721

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bda07d5ecf26765365553efef0abf30b05bf467 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:15:00 2022 +0530 
-------------------------------------------------------------------------------- 
[22013361617][ADL-N] Update SAGV points table for ADL-N

Changes:
    Update SAGV points table for ADL-N

[Impacted Platform]
ADL-N

Registers impacted: NA

Hsd-es-id: 22013361617
Original commit date: Wed Nov 17 19:10:12 2021 +0800
Change-Id: I13f209eea0ae1bc5bcdf2a8dd259ae07025592f1
Original commit hash: b37a82ed1cbadcce27dc1d02b03b36bf457a0130

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 500f11c04db419923422d75249c5cf30bda1062f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:57 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi:Power meter Support for SBGA specific board

Add Power meter Support for SBGA specific board.

Hsd-es-id: 15010185428
Original commit date: Fri Nov 26 07:42:25 2021 +0800
Change-Id: I0910683e00d0daedeb13ac5018274a4a24c0fa65
Original commit hash: d88e7b4758f31e9eb60058dcf76ac8f4d84d3723

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: bb3335417f6007f548a83334e903e6510c7d4f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPS:
PmcLpmS0ixSubStateEnableMask

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:29:04 2021 +0530
Change-Id: I0ebabb097c174983b53c2f91b3e895bf1e938af4
Original commit hash: 1edc1a0c8cca4cdabe7a5d3439d581cf997dff6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 978ec9279e6a216eaf7b0fd99dfbc3eb78dd666c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPM:
CpuPcieRpClockReqMsgEnable
CpuPcieRpPcieSpeed
FSPS:
CpuPcieRpPtmEnabled

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:24:38 2021 +0530
Change-Id: I782626ca462aa474e0bc6436dd2b7091f8790966
Original commit hash: bc267c5d44c3e20fac48f535ed10b98faab11754

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 02a05cd54d40169f4a0b33e130c9189193e1e725 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove ALIAS_NAME from partial FSP headers

All the following UPDs have ALIAS_NAME for the partial headers.
All of them are already part of open source TGL headers.

FSPM:
MemorySpdPtr*
DqsMapCpu2DramMc*Ch*
DqMapCpu2DramMc*Ch*

Hsd-es-id: 16015012284
Original commit date: Wed Nov 10 00:10:28 2021 +0530
Change-Id: I18d38d07df17681cf5fa0d44e9d2fa1758fd0201
Original commit hash: 4ec1491a612f6ec10fa6a36fc2b8639a9f78268a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 610be9b2b1d4692879d91abb1505cfd491814e44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL S C0

Updated the Ucode 0x00000017 of C0

Hsd-es-id: N/A
Original commit date: Thu Nov 25 18:37:36 2021 +0800
Change-Id: I04b894d3cdcbe5a68eae77c3f365a0e030e5400a
Original commit hash: 820e321bdb32b71c14edb890ab28d019554219ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3e255a2927aa65132322772856bf6d7906bb0b11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:43 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow] - Changes to enable Catlow IP Clean build

Hsd-es-id: 16015251364
Original commit date: Tue Nov 23 16:56:20 2021 +0530
Change-Id: If3dd898d95c014aed7ec6a0123bb053f11c9981e
Original commit hash: 201a6900da4518f1a5f6b7acde53e3e8ed031cd7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3a6aca421207af3d4bb69e678f5d1cbed60e5c88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update policy default values for Cm and Cp.

Hsd-es-id: 16015249148
Original commit date: Thu Nov 25 14:09:13 2021 +0530
Change-Id: Ief798159c70b126f7473d42d3305fdb158c310a1
Original commit hash: a5efc0ba9a47f26804dc08e8205b6737b476ca57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c

================================================================================ 
Commit: 1989611c983af3b70507b72c7bf4e7ad3d022316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2484_00

Hsd-es-id: N/A
Original commit date: Thu Nov 25 08:48:11 2021 -0800
Change-Id: I868d42b2d6f6fbf8b0193f7004db1de210e988ad
Original commit hash: 138d832ce4b42efb289c157b6aa89af662d0c8db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 985f82b6b7a18935017c8031a9bdd48de8e7112a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.33

(cherry picked from commit cd8707bfa47bdd5350db1143ef2fb697831ae9b3)

Thu Nov 25 15:55:10 2021 +0000
Original commit date: Thu Nov 25 15:55:10 2021 +0000
Original commit hash: 792fc1600ec2b215ba765e90d5e4540bfdff6677

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f27124c3f8f92700e1bc77fafdd7131800c383fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:32 2022 +0530 
-------------------------------------------------------------------------------- 
Add support for SB1(0x3D) RVP

1.Updated board ID, GPIO tables, board config patch tables, clock usage mapping
  table, USB OC mapping table and VBT settings for SB1 RVP.
2.Moved 64kb from ucode FV to BFV due to insufficient BFV size in GCC
  debug build.

Hsd-es-id: 15010008507
Original commit date: Mon Oct 4 11:11:05 2021 +0800
Change-Id: I1ba0124c550605730a30ee9131941679ce17e548
Original commit hash: 26b85313576b13cc572fdf9628f13937331b7a34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSbgaRvp.asl
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 02bfcf6ce3d9b6498269ef716adb32a1f8108b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015239487][ADL-P | DDR5] RxBIAS Optimization

[Feature/Issue Description]
  RxBIAS Optimization to save 100mW Power suggested by EV Team.
  Other Changes:
  	Fix for Wrong MR18 Address in IssueMRW in WCK Dynamic Implementation.

[Resolution]
  Updated the MR18 Address to mrMR18.

[Impacted Area]
  ADL-P | DDR5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015239487
Original commit date: Mon Nov 15 14:58:32 2021 +0530
Change-Id: Ia77f380624e10e0c6ad32e6bdd6d3a7499c55717
Original commit hash: 2228686d7a800f599eaf320239393ac941e81c21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b0f4a0676363336c2de716cf4b843adb98927135 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 25 03:18:05 2021 -0800
Change-Id: Ib5649527a639ed450b289f6a3e12a4fbf439b008
Original commit hash: a3bc4c0cd2cf7dfae653cd6d6cd27a5c99c3c8ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4dd5290bbc12f42a4ad7b342c7c8704dc9488ad6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:22 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-P GOP V1043

Hsd-es-id: NA
Original commit date: Thu Nov 25 10:19:33 2021 +0530
Change-Id: I6ee503a2883ae499f2f9d281d462596396a38d37
Original commit hash: 46d748e845c550585915f8708c40e35197f5c263

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: c7974a069cc1454fe39b727b6f37ae2c3ff619b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.32

(cherry picked from commit 24fb61477cb52493cb2b0d650bf29b478081198e)

Thu Nov 25 02:55:00 2021 +0000
Original commit date: Thu Nov 25 02:55:00 2021 +0000
Original commit hash: ed66d43b2e8c7aa682e8b38bebd01e76e5aa981a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6658014ba7c19ba2db2b67d2cf78f1e2d683a5a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010247259][ADL S] checking conditions before ecc injection

[Feature Description]
The ecc injection is only available for adls cpu that supports ecc and dimm that supports ecc.
And meanwhile we need to enable ecc_dft and disable write0.

[Resolution]
Check the cpu sku, ecc support, ecc_dft and write0 before injecting.

Other change: correct EccErrInjCount's default value in upd.

[Impacted Area]
ADL S

[Register Impacted]
MC

Hsd-es-id: 15010247259
Original commit date: Fri Nov 12 15:27:05 2021 +0800
Change-Id: I5e17a8694d5fbd4691998e52c959cc8e45a4439f
Original commit hash: e877a872a9d30e9cdf5a5985c37a2e5caa252f2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 558f25a481f0c22e6788226f38944c2edee31112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:15 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated ADL P 45W, 28W IA TDC, Irms Tau and PL4

Hsd-es-id: 22014217430
Original commit date: Wed Nov 24 15:11:24 2021 +0530
Change-Id: Ifeba010f5f97acb6dc2ebf958dc1ae4a6c13de51
Original commit hash: 213bfd6a9e27c7f8d1dfd557d8e2990a85346a1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ea913b55673a37f9f4301a62e7d42caa6fc30da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2483_00

Hsd-es-id: N/A
Original commit date: Wed Nov 24 08:48:23 2021 -0800
Change-Id: Ifb477cde3ad8b79d9942a6e4e29bce3ae6aef808
Original commit hash: d403ed1e4576de955a742aadc15ddfa6f482dd99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d1ed8f260b16f509b97bd0e2e8e19123df59f482 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.31

(cherry picked from commit de292d6371558a6516510c2b9f1d31907a21d018)

Wed Nov 24 14:12:02 2021 +0000
Original commit date: Wed Nov 24 14:12:02 2021 +0000
Original commit hash: 5cb44f2e404829e90d1b84c4cae9c7f7dff8c773

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0024bed444d6f36a7dff0734d50d3c2256e882f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010309030][ADL-S ADL-P ADL-M | DDR5] Save and restore MrsFsmCtlSave per controller and per channel

[Feature Description]
Save and restore MrsFsmCtlSave per controller and per channel
It's to fix the register"TwoDPC_support" difference between first cold boot and S4 resume.

[Resolution]
1. Save and restore MrsFsmCtlSave per controller and per channel

[Impacted Area]
Fast Boot, S4

[Register Impacted]
MC

Hsd-es-id: 15010309030
Original commit date: Tue Nov 16 19:28:39 2021 +0800
Change-Id: Iafb2cde8f3cff23edfd23386598f31c2823ddf1e
Original commit hash: 2000d3a72b4128b4a32d0f39029a7cd216156336

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 620c865e2c4e725246e605e4b679aa2956da9da6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:14:04 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "ADL-SBGA: Support SPI Touch Panel Rework"

This reverts commit 72c75c62dbf497473715539e9e4b8ee9b4e420ee.

Hsd-es-id: 22014179853
Original commit date: Wed Nov 24 02:22:34 2021 -0700
Change-Id: I64bd0ed0fc1defad18226aefc4db49a179631666
Original commit hash: 0f874353a9f9580b4fb8e7a8d4350abdee00274d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: e712a6493347324aac27c1e1bc08ed0358921620 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:59 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] Debug statement not visible for OEM Custom Actions

 -Added debug message for OEM Custom Actions

Hsd-es-id: 16015131330
Original commit date: Wed Nov 10 19:14:18 2021 +0530
Change-Id: Iecf7c7f524c4ad677a139d12df26e5eeb4cf24e7
Original commit hash: 88d2b0d3aa3e4374c850e9417907ad51af129ca6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 970cf8d27f87dcf5c6fe48fc115199ce61348505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]:Bug fix for ConfigTdpLevel

Fix patch :Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781

Hsd-es-id: 22013985433
Original commit date: Tue Nov 23 16:17:09 2021 +0800
Change-Id: If9ca97b68d479099ce66d32ec71aa50715d1e031
Original commit hash: 8f7bedc47eb07f24fadacd86797542fbce511a61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 9688ee3f9deaaf3bb9c960a89072d6f7878f594e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.30

(cherry picked from commit ebaf6be6b8ce23508f3a07c120bb47663a1a1ba4)

Wed Nov 24 01:52:26 2021 +0000
Original commit date: Wed Nov 24 01:52:26 2021 +0000
Original commit hash: 4d22be640e73414fbd541bfc364baeb6a34237bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bfb7725bf47f4fd865ebde3b434d6d4b9a418815 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015230273][ADL-P ADL-M | LP5] - WCK leveling training is not aligning WCK to CLK on Gear4.

[Issue Description]
At the end of WCK2CK Leveling, positive edge of WCK aligns with negative edge of CK causing
random MRC failures with Gear4. An additional offset of 256 PI was subtracted from
WCK2CK trained value of WckPi which was shifting the WCK alignment by 0.5CK.

[Resolution]
Skip subtracting 256 PI from trained value of WckPi value after 'Jedec WCK2K Leveling' training step.
Change default CK PI value for LP5 Gear4 from 512 to 256 and adjust Ctl, Cmd and Wck PI codes accordingly.
Adjust TxFifoSeperation for 2400G4 from -2 to -4 to avoid saturated TxRankMuxDelay values due to CLkPi change.
Program cas2wrwck, cas2rdwck and cas2fswck from 'WCK control registers' as per design recommended values.

[Additional Changes]
 - Issue MRW to correct MR10 register
 - During LockUi re-run, consider CompOffset change also

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
Phy

Hsd-es-id: 16015230273
Original commit date: Tue Nov 23 10:54:46 2021 +0530
Change-Id: I0da7161a78caae9f6499c9ed4ccf48fa2f6873b8
Original commit hash: d5f02392c52104b62d9e6ae64dcaa6ed053aad9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 21937e717d49fba2489882e0f74456ca85630a4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2482_00

Hsd-es-id: N/A
Original commit date: Tue Nov 23 09:00:31 2021 -0800
Change-Id: Icce7643fe1ab6efcae0dfd56a651c969d4facfc5
Original commit hash: 097f3bcbb71b9a5790fcb5d202f276666cc2da32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec67a9d67d5d9772caacb9bbd644166a789751f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 23 08:27:24 2021 -0800
Change-Id: I1a72974d102f442c38d9f80e43ec84ea6fe67d51
Original commit hash: 82f22f1e850a47f3f524ed93207b341885570f47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6326c159e48f1bd3cf16a4523cf37d55834e5fda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.29

(cherry picked from commit 87aaa2f6690407efc41b2f03044b3ef2e1aa2e92)

Tue Nov 23 10:21:46 2021 +0000
Original commit date: Tue Nov 23 10:21:46 2021 +0000
Original commit hash: 864cfc507e2cbb26a9596b79dfb965d1fdbbca0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02a5156e69815ccc6a18875f23458360e5a35528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000413

Hsd-es-id: N/A
Original commit date: Tue Nov 23 14:12:16 2021 +0530
Change-Id: I81ffd79670e0dbea63326032c03e4b975036aa1b
Original commit hash: 706c3c3420dd42d0b99e64ff67fc8fc4c9ee4dcc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ba29df01efd24d79df7f2ffdf350fa1dc0a3272c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010095541] DDR5 HMP MRC support
[Feature Description]
DDR5 HMP MRC support

[Resolution]
Add DDR5 HMP MRC support.

[Impacted Area]
NA

[Register Impacted]
MC and PHY

Hsd-es-id: 15010095541
Original commit date: Wed Oct 27 23:17:16 2021 +0800
Change-Id: I99102b09fd765bfbe6b624db90ce9be97fc43033
Original commit hash: 47d1303aaa1d9ac9520441945308309d5a7ed0ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 60275d6b0b9780cb7252fbfba4e35b7fc571a051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:37 2022 +0530 
-------------------------------------------------------------------------------- 
DTBT retimer capsule update will fail using two capsule files

Correct LocateHandleBuffer check status behavior for run second retimer capsule file.

Hsd-es-id: 16015193909
Original commit date: Fri Nov 19 15:26:40 2021 +0800
Change-Id: I3dc6974a96ce97d9e8106568d0784ad823cf3f32
Original commit hash: 3049944d29fe609af5870c55470b0189b9ba0d7e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c

================================================================================ 
Commit: 66272487b20daa5885a077249798fa3e475e68ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][R0 -Silicon ][LP5 T3 RVP][DC-3] PCIe X1 slot is not enabled on LP5 T3 RVP

Hsd-es-id: 16015223991
Original commit date: Tue Nov 23 11:21:55 2021 +0530
Change-Id: Ic7ca90f21ef8f1de53cdbd2dfe1404069e5d25ed
Original commit hash: d5f07af8077e8734a721083de176677805a63e9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 9d0c905942d145c3a05a5c610630a91d72d29e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:33 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeSamplePkg/PlatformSetup: When RTD3 is enable, non-mobile SKU would only support D3Cold

  Fix issue : D3Hot option is not saved correctly

Hsd-es-id: 15010150223
Original commit date: Tue Nov 23 12:55:08 2021 +0800
Change-Id: Iac8937cb674cda4fa97fc7fc4ecd5a1fd99bd50d
Original commit hash: 4054554676cac534114d81184e49bc24f1861832

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 75cf508f15065f6c7bc434e343f6b101773b1ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:31 2022 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Check me version ton determine right GUID for me capsule

me capsule GUID depend on me version, currently, adl me version major is 16,
and rpl me version is 17, so simply use rpl build is not accurate due to compatibility,
change to use me version major to determine GUID for compatibility support.
in future, rpl me version major will change back to 16 and minor will change to 1,
will use minor to justify once this change is done.

Hsd-es-id: 16015199331
Original commit date: Mon Nov 22 14:37:31 2021 +0800
Change-Id: Iaf2d776be5ab4fb74a9da1873eaa5b0aeb7cef1d
Original commit hash: a45fa63d900f1c199f6bb6e997884f5403a5e374

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat

================================================================================ 
Commit: 1801c403bf8d711f3c8408dc6941c053e531856b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:28 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Some of Turbo Flags are set even if TURBO feature is FUSE Disabled"
This reverts commit fccbbcf4c0e02ebfffe9a4e1186c50682f24fa10.
Due to the regression:: Turbo is getting disabled even if it is enabled.

Hsd-es-id: 16015075824
Original commit date: Mon Nov 22 05:14:23 2021 -0700
Change-Id: I1f532325c9ffcb568b5a3ab3abfba19b210f8141
Original commit hash: ed9884b1396d38eadaeeba56776e79946b761860

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: eba441b26298a8a6420185a0d5e2cea1bb736165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2481_00

Hsd-es-id: N/A
Original commit date: Mon Nov 22 08:49:18 2021 -0800
Change-Id: Ia5a2f402925f986a102fae7a69f0494d69a9d6b1
Original commit hash: a8eb103ee17c778a1d0e77ef10702b1a6d7c90e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b74585745184c91eb8a6cf63cf15b437efc98ca7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:24 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1073

Hsd-es-id: NA
Original commit date: Mon Nov 22 15:00:11 2021 +0530
Change-Id: Id1ca28353ac9b57754f243b0e536b711b84f2b51
Original commit hash: 4dafab8945d3224278ebea5d9bc462d8dbefa579

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: e9ab4574b9702042a423a3a9275b4e13a2c6c1c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Fri Nov 19 19:02:51 2021 +0800
Change-Id: Ied0323baeff24a965928547f038bec3834f74bc7
Original commit hash: 9b9eb84f3d3e82321df60e11085fa96acd7db109

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 87399157acd5b80f118da52984703ff21431391e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"

This reverts commit 45428314cab1819b1af2d8dd6ab2fe354b5db6f3.
Which cause HLK test fail.

Hsd-es-id: 16014644983
Original commit date: Mon Nov 22 11:30:35 2021 +0800
Change-Id: I2d0d5176348086f3031a44f13be7aa7534dcd146
Original commit hash: dc3034d5f123f618e8b7975309d3d19988a6d4a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 557974cdb0c401831696910bda8ec58ae860e344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate - Part2

To Set the MaxTolud item by default.

Hsd-es-id: 1309068768
Original commit date: Mon Nov 22 16:04:47 2021 +0800
Change-Id: Id0c5cc97005ed2d25fd11e609238a1eb5c8b57e5
Original commit hash: 696c6ab4602dc2968532a3c806e3f79899f7cd8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: fcb131e8630a68c26f38c262cb873c6dd21e0bd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:14 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Processor PCIe x16 cannot be detected if dGFX not support CLKREQ

Hsd-es-id: 22013984790
Original commit date: Wed Nov 10 19:56:13 2021 +0530
Change-Id: I977be08cac0e40f2d61c0eb4d0b1780fe4544453
Original commit hash: 78f70b30772e5a3ed28e6f3be5f8a0c95c88c6f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: fdb375d5f6b318ec3f7a15a4aadc09223f67ab6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:10 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Add how to build BtGACM capsule in readme.txt

Add the description of how to build BtGACM capsule in ReadMe.txt, and modify the comment of BtGACM capsule build in capsulebuild.bat

Hsd-es-id: N/A
Original commit date: Thu Nov 18 14:06:11 2021 +0800
Change-Id: I7c71e7bae713bb2b3e7b5da113886682f153f3cd
Original commit hash: 7861861e543fe852341d7512ad3a76131274f55b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: d50d77c844969320b53785b826d03827acdbd579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Nov 21 12:09:53 2021 -0800
Change-Id: I71d67b5eb1026796a7ce60440313fac5600b9dd6
Original commit hash: dd0c895d51ad0b4259f238885358b0f9d440e623

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 99a25d445a9b9f8cf79d7c45be9f336bd5ec7f6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2477_00

Hsd-es-id: N/A
Original commit date: Sun Nov 21 08:50:20 2021 -0800
Change-Id: I07e87289dfff3925752993c469de4e9093f37c55
Original commit hash: f5770026b29e3e09271c1e5f2a57e0d5c039bede

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59db87fbde1f48782411ffff365b9cf92a93a2ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2476_00

Hsd-es-id: N/A
Original commit date: Sat Nov 20 08:50:17 2021 -0800
Change-Id: I37b885da690b634015202759d8baf29707f5a572
Original commit hash: 0abd3a832af1763cbec072d08498b1c44019fae4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 86510f9ef95532ef0311e9976102f7bdd631b2f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:13:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 20 05:35:42 2021 -0800
Change-Id: I7a4e06c76b1f2d1846113ad54c95028e1f5d43db
Original commit hash: caec4438a9c4556fd164794d4e75730d2dcb2cb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e7b33ac4f6ec787be5a197a19191d3edbf006b2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Update CPU Frequency base on cTdp

CPU Frequency should be dynamically when cTdp enable .

Hsd-es-id: 16015060243
Original commit date: Wed Oct 27 15:09:36 2021 +0800
Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781
Original commit hash: a520e669355adf14f1bdfa0c41896147da39469b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: cde298600f11393a24c7c3cda9b004e815e83a6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.28

(cherry picked from commit 763e6275be164598973a595107228545783e589e)

Fri Nov 19 18:06:32 2021 +0000
Original commit date: Fri Nov 19 18:06:32 2021 +0000
Original commit hash: 41f0aa075dcf92385d734cd24d11a1cbdc308d36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 95c7c3e8894411c3b2f5bedcd381738c5c8cd169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015194163][ADL-P ADL-M | LP5 ] Disable Weaklock Feature for LP5

[Issue/Feature Description]
  Memory Corruptions observed in PPV with latest parts.

[Resolution]
  Recommended by design to disable the weaklock

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015194163
Original commit date: Thu Nov 18 12:49:33 2021 +0530
Change-Id: I7115a75a050f366d1a01023374606fea98e360d2
Original commit hash: 0339c053a8185af6a195405b8161c32f2b22ddc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f71ae2ba6e6f9aa63e7e9b234c8148f7a4bfc417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.27

(cherry picked from commit 84cb5b5c1020e8b37634c28b09df66587ef6cb49)

Fri Nov 19 17:29:13 2021 +0000
Original commit date: Fri Nov 19 17:29:13 2021 +0000
Original commit hash: e7c973cd73f2e0ee076bcf76874775acbcd02e38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f8e0be0bdb8ae2453957c65f9653bc54fe545282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015192613][ADL-P ADL-M | LPDDR5] Tune LockUi parameters and Update Sweep Range for Read Timing Centering

[Feature Description]
MRC shall update sweep range for Read Timing Centering

[Resolution]
- InitialFwdClkOffsetPs = 120 (instead of 80)
- RDTC sweep range adjusted using (CompDataComp1.Bits.Dqs_fwdclkp/n - 64 * SaveOutputs->CompOffset)
- Clear MprLeftEdge at the beginning of each RDMPR

[Impacted Area]
ADL-P ADL-M LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 16015192613
Original commit date: Wed Nov 17 21:56:57 2021 -0800
Change-Id: If7eba1f137ada99ebd63deb0ee4ffde449443695
Original commit hash: c6cad2b1daf5fe99bbdc5709d08d77d3fa86d73c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ddfa72923f9ea90df84872bcb30b8ee84d222241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2475_00

Hsd-es-id: N/A
Original commit date: Fri Nov 19 08:48:17 2021 -0800
Change-Id: Icfcebb82a502333c8fccad05782cba8fcd7e058e
Original commit hash: 04a41401b9db3f2676942571ffd19a9c2518890c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 25363506ee48a2175881c8e95bed2ec3d43fa40f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PCIe BWG 2.3 update.

Hsd-es-id: 22014199565,22014199568
Original commit date: Thu Oct 28 12:53:32 2021 +0530
Change-Id: I55eb35b0569dd104acad5fbb6e7f656f00ecb5ec
Original commit hash: 141018c00cd4f4fc54110e57870598198468da68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 8c9ac9f2d6e6278679c7fd488c745fecf04e487f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Nov 18 10:42:35 2021 -0800
Change-Id: I5030348318a7127eb2aca36f5651186382d74f9f
Original commit hash: b3fcfb69fdd373c14c650ced25157332bbd3c62b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 61f4b0643b63e1191aeb2721dcb4f193323c4da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2474_00

Hsd-es-id: N/A
Original commit date: Thu Nov 18 08:48:43 2021 -0800
Change-Id: Ie8bb8c6e45914c6db326dc5ea66911b69493e8de
Original commit hash: b11dea2eabd6f0a8f55febac08e267c3c8df0ecb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 477d028118665ff92fb81ae42459aeabb77578fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:33 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW47_2021
 - Updated ADL SBGA 55W PD Spec

Hsd-es-id: 22014217430
Original commit date: Wed Nov 17 15:12:22 2021 +0530
Change-Id: Iff7419e3bdd94c74d3214693ced5f267855311b8
Original commit hash: a419b1cb7d4b6d11921ad579694d51b23bada809

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 989cdeda7758351597b3fdbb4a847cf6a53483ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.26

(cherry picked from commit 30edcf8f976296e1bfb057bd718c4492acdf4e05)

Wed Nov 17 21:38:23 2021 +0000
Original commit date: Wed Nov 17 21:38:23 2021 +0000
Original commit hash: 37943c618e16349754a84f34399a6a44417cbbc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 143bf246e48b8acfd6dfcd0215b546be7b94f02f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015113301][ADL-P ADL-M | LPDDR5] Rerun Lock UI Calibration - fix MR10 update code

[Feature/Issue Description]
 In case UiLock is changing when we re-run LockUI calibration, we need to update LP5 RDPRE in MR10.
 The code was updating MR18 in the host struct by mistake.

[Resolution]
 Use mrIndexMR10 instead of mrIndexMR18

[Impacted Area]
 ADL-P ADL-M LPDDR5

Hsd-es-id: 16015113301
Original commit date: Wed Nov 17 13:13:51 2021 -0800
Change-Id: I0810999171813b5c59eef174b5de4c3fdffd5e5e
Original commit hash: 8c3ee95f24319f19ecacc3c306b7065f86abc9cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 4edfb8f823d6d5ae31a29a8232d65364e32ddf84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2473_00

Hsd-es-id: N/A
Original commit date: Wed Nov 17 08:51:06 2021 -0800
Change-Id: I10f00438a36c5ca105b8e2474ec19f303e2a4d8a
Original commit hash: 822a0c4dc4804b320cb9c8d7b7ec07fb952da1b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2891d1a211c3554a1a0f31098a2b35bf815ed5f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:16 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/AMT: Allow switching AMT support from onboard 1Gb LAN to discrete Foxville 2.5Gb LAN through BIOS

Since CSME implements the feature, BIOS can enable AmtSetActiveLanInterface / AmtGetActiveLanInterface command.

Hsd-es-id: 1509601037
Original commit date: Wed Sep 15 16:09:11 2021 +0800
Change-Id: I8d9e141be8856cc6a72320f50ea184f162c930ea
Original commit hash: ff996c816cf2a85767b7f0c647149b7c5dbdab92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: 70a0b1e293d5e85a816b63bc0fb319f2b2815993 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S BGA][BIOS] Power Meter support

Update power meter I2C address according to ADL-S BGA DDR5 schematics.

Hsd-es-id: 15010261502
Original commit date: Tue Nov 16 10:27:27 2021 +0800
Change-Id: I033913591bf6730c3da832e8d8111f76d7a5b561
Original commit hash: 47cffb6e20466f14cacc6e11c1caa1e0c9a13f58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: 6628e297054700babdf3e7b2bd7d643a6dca617c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000412

Hsd-es-id: NA
Original commit date: Tue Nov 16 16:36:32 2021 +0530
Change-Id: Iaf897807a80571d4ca832040e1dc985b9a68a4e5
Original commit hash: e29cc1fc4d061aa304fe20e5475bbe191b8d0c44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 228253d3fa07055f7028ae74800a66fa020b5b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:08 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1042

Hsd-es-id: N/A
Original commit date: Tue Nov 16 15:52:34 2021 +0530
Change-Id: I1ef766f17fedee3f454856522dc15e46ac02aeec
Original commit hash: 81c9b39a97218d8436f4b2b46db7a40797d86f20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 0d6d3cb21fa5a6b62566cc5596a2cb7292fb9a1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:06 2022 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Nov 22 23:22:46 2021 -0800
Original commit date: Mon Nov 22 23:22:46 2021 -0800
Original commit hash: a23cfe2b3330b387eb882d033a9ed2e0e88feee7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 4feb41d489094b02df2998bce5c9aed2845bbe8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:12:02 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1042

Hsd-es-id: N/A
Original commit date: Tue Nov 16 15:52:34 2021 +0530
Change-Id: I1ef766f17fedee3f454856522dc15e46ac02aeec
Original commit hash: 3fd26fc1935bcce4c933f5bffe34920de86697d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: fb294494829847fc76d084a6c1b99f57b6d2c6dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Nov 16 19:27:39 2021 -0800
Change-Id: I41dddc4ec6017b492858ef5b8cc2caa810b65d1b
Original commit hash: daf390b5182f63babf4ae2d90dbc499f0c58747a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6bfaf13f040f557a742ec376318f8baa8a1c2112 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:57 2022 +0530 
-------------------------------------------------------------------------------- 
[S18] USB port mapping with HS port 5 and 6 as USB2

Hsd-es-id: 15010242155
Original commit date: Tue Nov 16 16:01:49 2021 +0800
Change-Id: I198cebd58e173308bc46b4bc35d513e6d077b794
Original commit hash: f418931dcf61f146c3472d50f6dfee72ea442119

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS18Rvp.asl

================================================================================ 
Commit: b825e4d413773bcf8798c7fb5955772d208c45e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2472_00

Hsd-es-id: N/A
Original commit date: Tue Nov 16 08:49:37 2021 -0800
Change-Id: I43c8651d334556a490e0fe388155279e47ab63d8
Original commit hash: 47b1c56e0d623f58cb1dc07b2b99024a2ec6dc03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 332a7af760023ca3db123644d2d3e0edc3b24697 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:52 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-P: [AEP][LP5 DG 128 AEP] SPD Data Update for board and Gpio change for Cvf B23 to A7

Updated to MT62F1G32D4-031 SPD data
Cvf Gpio change: B23 to A7

Hsd-es-id: 16015028168
Original commit date: Thu Oct 28 11:36:32 2021 +0530
Change-Id: Id55da883aad9f14999e835a9cf7b6413eee08539
Original commit hash: a4705f48639bf0652375c826d62cd2be2b02b362

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: b4e99ec2602eab2be01362feb724acf7a43a697d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:48 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated ADL SBGA PL1 Tau from 28 S to 56 S
 - Updated ICCMax for 401 60W

Hsd-es-id: 22013963666
Original commit date: Mon Nov 15 16:36:29 2021 +0530
Change-Id: I9b03ab710b6b97db10312da782a0cb3e1f71dabc
Original commit hash: 4f7a0273d273cca16165ccde530a9fde80161bc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 448113003f7658efb04da6277beec919ea5102db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:41 2022 +0530 
-------------------------------------------------------------------------------- 
[S18] USB port mapping

Hsd-es-id: 15010242155
Original commit date: Fri Nov 12 15:04:05 2021 +0800
Change-Id: I38cd0c909c9a7a1030f95acb7b7764a0516b5514
Original commit hash: 94202a0f28e8fa0238b518f5374c4fd6557b4239

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplS18Rvp.asl

================================================================================ 
Commit: db26d95a9773b03acb339c95795b38a867116fb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:39 2022 +0530 
-------------------------------------------------------------------------------- 
Some of Turbo Flags are set even if TURBO feature is FUSE Disabled

When TURBO FUSE is disabled, there are some flows in BIOS which needs to be corrected
If TURBO FUSE is disabled should not be accessing this MSR.

Hsd-es-id: 16015075824
Original commit date: Tue Nov 9 14:03:12 2021 +0800
Change-Id: I65be71b6ce47cedae0d11f5435a5d33e2d668832
Original commit hash: 77835a1df8c74f804fc8633dceb5e782f440e169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 819beb977ed975eede6b1f31907f8e495aaae17e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:37 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Tool Script Update

1. Add "BIOS_BOARD_ID" to store the BIOS target platform.
2. Get BtGAcm compatible Python 2.7.

Hsd-es-id: 16015011320 16015139302
Original commit date: Tue Nov 16 10:21:34 2021 +0800
Change-Id: I6b5fa842de95ab5e2b7f2e444d5e984e63e8deac
Original commit hash: 7b6e78d771dc10f4950f1b0359a4816fac086e04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: ec8366fedc70e3bb25b694993c30f5d2f02bcad1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.25

(cherry picked from commit 288f78e3d0ce518b49d2639d9be1579edab178bb)

Tue Nov 16 06:12:19 2021 +0000
Original commit date: Tue Nov 16 06:12:19 2021 +0000
Original commit hash: c3e3769cd7e358c10b57673aa25361b017a1b869

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a45658463e081a8c0d946e6f5ae82b20c83e40f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010262864][ADL-S | DDR4] Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733

[Feature Description]
Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733.
It's to solve the Memory OC Performance drop at 3733Mhz

[Resolution]
1. Not increase 2 for tRDRDsg and tRDRDdg when DDR4 OC Frequency is f3733.

[Impacted Area]
 DDR4 OC

[Register Impacted]
 MC, PHY, DRAM

Hsd-es-id: 15010262864
Original commit date: Wed Nov 10 14:22:31 2021 +0800
Change-Id: I10dce941c277d51179715952f085707cf20c8068
Original commit hash: eba2aaf692009d9308c535981cffced11eb864ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 45a6e875daf497b8d57a839a8b4677511f80312c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:29 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI][ADL-S]Update function of the WiFi DSM OemWifiFeaturesDsm

Applied new CNV changes below to ADLS.
1.Support Tile BTLC Revision 1 for all ADL related sku and remove Revision 0
2.Wireless WAN/LAN Antenna Isolation
3.Update function of WifiFeaturesDsm

Hsd-es-id: 14015456385
Original commit date: Thu Nov 11 16:39:24 2021 +0800
Change-Id: Id441de32e958844f8f6f1a71073c869ec878fc9e
Original commit hash: 821b8b047b8456d17f59413c8a627649b76d6892

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr

================================================================================ 
Commit: 1aaf434eca7ee3fc4e2d31a2ee2a19da72a9692c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:27 2022 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Tue Nov 16 22:31:46 2021 -0800
Original commit date: Tue Nov 16 22:31:46 2021 -0800
Original commit hash: 7826f482384831085911b893d30ef919111b87ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 0596eb50d73189fdecfb81cbb12ee0c285e3a3b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:20 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Tool Script Update

1. Add "BIOS_BOARD_ID" to store the BIOS target platform.
2. Get BtGAcm compatible Python 2.7.

Hsd-es-id: 16015011320 16015139302
Original commit date: Tue Nov 16 10:21:34 2021 +0800
Change-Id: I6b5fa842de95ab5e2b7f2e444d5e984e63e8deac
Original commit hash: f5004d7c4ea832f7f4c53d000e5ed247c4c2489c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: ec5a57193e2011e2baf4c63bd50894f97aeb512c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:18 2022 +0530 
-------------------------------------------------------------------------------- 
Package/Module: [RPL S AEP]-Tbt PCDconfiguration porting for second port is correction and adding PD RTD3
Corrected Tbt PcdConfiguration
Added PD RTD3

Hsd-es-id: 16015149581
Original commit date: Fri Nov 12 18:53:02 2021 +0530
Change-Id: Ib28088a44d4ce9c64c5b4adfc39d00d4c38e93d3
Original commit hash: 1c407c8d37e8eed76c1a39d629a595097948c36f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl

================================================================================ 
Commit: 28bf029c473ca19981d6dba9457508c381b17ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS supports Discrete Thunderbolt Capsule Update from discrete TBT retimer [PART2]

Implement support integrated and discrete TBT retimer capsule files command.
Add Pcie root port type support.
Add last attempt status codes used in FMP device library.

Hsd-es-id: 1509147666
Original commit date: Mon Oct 25 13:53:25 2021 +0800
Change-Id: I4298804a725cceea3c3e3a3d84b6a011575c5525
Original commit hash: a40101381f51bc08526912d974b703484c0c200b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DisTbtPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformDiscreteTbt.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: e0c39169b7ff33fef47ef722d5bf73b72bdc928a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.24

(cherry picked from commit 9116d276a4735e74dacec97cf4f125d486555df3)

Mon Nov 15 18:27:07 2021 +0000
Original commit date: Mon Nov 15 18:27:07 2021 +0000
Original commit hash: b470f2cf98075d13859cb48d114e193c1375d0ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3a74a5658e5465e962f4dcdb49ff01c2c51c6b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:08 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update the config patch tables

Override TME default in BIOS base on CPU ID

Hsd-es-id: 15010155266
Original commit date: Thu Nov 4 08:52:18 2021 -0700
Change-Id: I59249782ef353684620876d620a2bbb58e969a1a
Original commit hash: df9a945539e625f46a71afa865fbd08872342404

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: bebd49718b7d383b0e57f0ecc30db458b2e1e247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015113301][ADL-P ADL-M | LPDDR5 ] Rerun Lock UI Calibration after Read Timing Centering

[Feature Description]
MRC shall rerun Lock UI Calibration after Read Timing Centering

[Resolution]
Re-running LockUi calibration would better align FwdClkOffset and
hence recover few margin ticks at high frequencies

[Impacted Area]
ADL-P ADL-M LPDDR5

[Register Impacted]
PHY

Hsd-es-id: 16015113301
Original commit date: Thu Oct 28 22:06:00 2021 +0530
Change-Id: Iafd99a360ee3ab4ddbde34cb544f6b7358393cad
Original commit hash: cff190354d9f56a4663574d625119e0c7a0204b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 14736df64e03a16c1b18efed3ce2bc32221fe016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.23

(cherry picked from commit 2156b114ae818bb29ac30b4de0d6ab795c234733)

Mon Nov 15 17:56:01 2021 +0000
Original commit date: Mon Nov 15 17:56:01 2021 +0000
Original commit hash: d976f79767357b5998e4fbfea77c0e10f845d9f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00f0a2153d839362a143143e098d5a684e6c202a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:11:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015166236][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disable Weaklock Comp Clock Gating

[Issue Description]
 Memory Corruption Observed during the PPV Validation.

[Issue Resolution]
  To set the wlcomp_clkgatedis to 1 for both Data & CCC Partition

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015166236
Original commit date: Mon Nov 15 20:19:59 2021 +0530
Change-Id: Id381fb813c68e15b0cfc84a66b15ee587173bd60
Original commit hash: 9baa2e08fd2463cfd959bf49e176692cbd1d0f0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ea03a7c95d072f48934e602dafa101a69343d24c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2471_00

Hsd-es-id: N/A
Original commit date: Mon Nov 15 08:47:34 2021 -0800
Change-Id: I7926747d86c34b9821583b12d5e59a3a0acad8cf
Original commit hash: 2ada881d0f5c17510ecf477af592e75b67445ec8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 62c4890940a441c14f954756f85a47fc0559eefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 15 05:10:41 2021 -0800
Change-Id: Idcd7712c8c30686a2677c8665c6f240b204acb7a
Original commit hash: 729b7c467c73d376f447e57463661fbb0a0200d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6c75b52e1f70ca3c10c9821cc8ff796ced062777 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:48 2022 +0530 
-------------------------------------------------------------------------------- 
Add RTD3 support for uATX platform

Add RTD3 related ASL file for S18 uATX.

Hsd-es-id: 15010133103
Original commit date: Wed Nov 10 13:52:03 2021 +0800
Change-Id: I9f3b91cb13d3f155b63d06c809fb3c4954916e0e
Original commit hash: 0030cdf5571e8502ba45d54fb22fb5b1ac2a90f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSS18RvpRtd3.asl

================================================================================ 
Commit: d357a568a5d4ce4c4bf4f92ce2e35d3479ff8ed2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] [LP5] Enable WWAN (rework option) in default bios.

Updated Pcie Clock Req mapping required for enabling
WWAN

Hsd-es-id: 16014419991
Original commit date: Sat Oct 23 00:10:47 2021 +0530
Change-Id: I85aa4fc9c85c220c7a3515ed43e5e1e4335bd17e
Original commit hash: cfb4cdad52f7f86110f47a5d8f3a851096835ddd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 93044123c96bc893c10fa7721a401f49971cae89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][LP5][ERB/RVP] Configure SATA pcds for RTD3

Configuring polarity pcd for SATA power enable pin.

Hsd-es-id: 16014419991
Original commit date: Fri Nov 12 20:57:19 2021 +0530
Change-Id: I36df814ff4c41534cf75e2e62a7d42344c84ede6
Original commit hash: 460a98d14e6537d0335b66c1989105a3ffc98eee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: b78b12d41bbe99bfa7c4ad842b05e3af0acab86d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:39 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][Audio]: Add ALC892 HDA codec Verb table in BIOS

Add ALC892 verb table.

Hsd-es-id: 18019206359
Original commit date: Mon Nov 15 11:24:30 2021 +0100
Change-Id: Idcd213c6b7d4e1dc3d993ddc32f90b11d7ea9f4a
Original commit hash: 66a1f8ab8ddbe0ebae0e79d10cdd44e601d93a14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 5e0d25bc5d7b96950c6057df34d19df659a4e7d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL_P] CPU flex Ratio Settings only can be keep at the first time after changing it

Hsd-es-id: 15010258034
Original commit date: Mon Nov 15 15:07:52 2021 +0800
Change-Id: I09ce14fb34f847821ac19368d8b842f1650dda1f
Original commit hash: 7b8d1277236d3a3373cb51688848b1840e7bf480

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: bdbb13ec9877e626d5b0ca293a190f963dfc5d64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:35 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg: Enable build command "prep stage2 & bld""
This reverts commit edb60a9ffd8b583690d5913663f36e4bf0adbbe0.

Hsd-es-id: 16015150333
Original commit date: Fri Nov 12 11:19:57 2021 -0700
Change-Id: Idbeef21a5f921523dde759d1b77073ed2d4ee4db
Original commit hash: 21ab68285bf126a3b2360f0c7a6804bab5f3b59e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 3cc98ed4806a1a4d8c89265c8e2aaf75369f8177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.22

(cherry picked from commit f014178e72f9cf0deee0a949fc3140c935c2a695)

Mon Nov 15 08:22:35 2021 +0000
Original commit date: Mon Nov 15 08:22:35 2021 +0000
Original commit hash: 6c4cf45d3ec2b9f1bdb561f8698f87561efab827

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba8ca3b4eb2c58e47bd1145f1c04015b5465ecf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:30 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Add support for RPL-S HMP RVP

Hsd-es-id: 1309172910
Original commit date: Tue Sep 14 14:13:59 2021 +0300
Change-Id: Id097a05187abe0567bb5aebe8d6d5c7913adf36f
Original commit hash: a130b799b4b08dab267a8e97069364287295c6ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: aecf4188f1715abf32fd4040fe238d2b2b2b5f6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][PO][DDR5/DDR4] : Create MobileWorkstation platform flavor type - part2

To add the "FlavorMobileWorkstation" to define the ADL-SBGA platform.

Hsd-es-id: 22013939888
Original commit date: Mon Nov 15 12:56:51 2021 +0800
Change-Id: I9251524461d64a21d4dbd867c1597a65c48f78c2
Original commit hash: 27e7f32e3a776c31a6cc58d703e1f1b0d6f02830

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 487b39da51d511fd7318b3cb00d29a6a203d347e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]:Enabling RTC wake from fast startup

Hsd-es-id: 14015476093
Original commit date: Wed Nov 10 14:12:10 2021 +0530
Change-Id: I1b124ae4cc96ebe45dab0b411d38bf582ce55ba5
Original commit hash: a6182e493d5cf8f4f5fb1f59038c7961c07daf87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h

================================================================================ 
Commit: 12511b550c619e06d3ea8b46c165a60eaef619a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:16 2022 +0530 
-------------------------------------------------------------------------------- 
Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code

Hsd-es-id: 15010232085
Original commit date: Tue Nov 9 16:42:50 2021 +0800
Change-Id: Ifd27d6b3e7f36d7bdba816e5452ddbc2c795f19c
Original commit hash: 0780479892d3f456f9731e551a23d581f0d97e75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: e86931a29c2a6a9572e039d785e0b48b670e2390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2467_00

Hsd-es-id: N/A
Original commit date: Sun Nov 14 08:51:45 2021 -0800
Change-Id: Ib8923269fe72835a2e7209445a83797b4aeb77c1
Original commit hash: 3db98f2c49e351a60e5803699aeaf12258ca4269

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 872cde59956689966d6ad6bb787d92dd80fc685f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2466_00

Hsd-es-id: N/A
Original commit date: Sat Nov 13 08:51:44 2021 -0800
Change-Id: Id900ba7331159d4f1bb9e58be59d766d30ff8c39
Original commit hash: 44775e5413c2ba83cd9ad741c0f430cf5be2bf77

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b467e6a8c8b181d2c5b1e0ab9e29760c24dc94a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.21

(cherry picked from commit f9ddbffc5c92a8c175dd85763e30e361daf42d13)

Fri Nov 12 21:13:24 2021 +0000
Original commit date: Fri Nov 12 21:13:24 2021 +0000
Original commit hash: 61191914cd5b094090f4776fbd7468df5d74a700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8c1784a5270962b4516bcbb070507f8d610a626f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015150776][ADL-S][ADL-P][DDR4] Update LCT Cmd Pi sweep to improve Cmdv Margin

DDR4 2N mode: change in LCT Pi Sweep range to center the command in 2nd tCK.
This is to avoid potential CMD signal reflections / ringback during first tCK.

Hsd-es-id: 16015150776
Original commit date: Thu Nov 11 20:31:46 2021 +0530
Change-Id: If0d5139936e04b6461bb6b4c3b703361b63993c1
Original commit hash: 4bbb68581b1bec36dee1f927d5026b9732094faa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 021dfe159060e34145360e6a9d3e4b539dde655b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 12 11:19:33 2021 -0800
Change-Id: I4202eae18d7364f22e7046693f9c98ba1c2098a2
Original commit hash: 67316818185e80dab87df3dbe8a3b2a7d73fd730

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5cb51f93960996b9aed7f1f9895ecbc273695c8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:10:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate - Phase 2

Disable ITbt Pcie Root Ports for mmio reservation

Hsd-es-id: 1309068768
Original commit date: Thu Oct 21 17:06:53 2021 -0700
Change-Id: I4845cb7ed9665f9acf4f6c7c5bb849be5ec106d6
Original commit hash: 3818898e4b3472c58793c2ff52389372f72cf827

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: dd9a1410ba77d8fd9b6e66f04a68544a56302643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:59 2022 +0530 
-------------------------------------------------------------------------------- 
Mailbox command to fix bug: Vsys_crit support in BIOS not sucessful
- Enable the VSYS VR registes from whitelisted ones.

Hsd-es-id: 22014164669
Original commit date: Tue Nov 2 15:50:34 2021 +0530
Change-Id: I319da9205021cdc99f51722c30bc561aac69d7e7
Original commit hash: 72580f1ac9f8c6b224b1410d48ce679c6f298659

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c

================================================================================ 
Commit: 18aaab76041f49686767c6fc14ff1db580fa2a69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2465_00

Hsd-es-id: N/A
Original commit date: Fri Nov 12 08:48:15 2021 -0800
Change-Id: I9ae305866aae604a84f7d7fa245446f6d4740c7c
Original commit hash: af7e2f36277557a960ae9d37b673a9229fff93bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 56a1c4d7442b06abc63e40462164fb92ca5aa99e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.20

(cherry picked from commit de3ded5242ce86b827dfc3405e4c853dcb52b419)

Fri Nov 12 10:09:22 2021 +0000
Original commit date: Fri Nov 12 10:09:22 2021 +0000
Original commit hash: 03faab59d8f215aa03ee333def2d9cd13c7d7974

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f249eb46b6cd32c8aefbbd57e3d3bb4903db498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:52 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release

To reduce the conditional judgment, because the C6DRAM will always enbale by default.

Hsd-es-id: 16015139079
Original commit date: Fri Nov 12 14:02:48 2021 +0800
Change-Id: Ie8b137c36074d2e1b40c93568edea1f7fbf07203
Original commit hash: e3604e5faaa563ca2dc657d243266be2fc55ade5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c

================================================================================ 
Commit: 1b446df1ad6d111b2b05e0e9793f2342dfffbf49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.19

(cherry picked from commit 12baa7a0af31786212f03867c62c5652d6e5ad6b)

Fri Nov 12 07:45:52 2021 +0000
Original commit date: Fri Nov 12 07:45:52 2021 +0000
Original commit hash: a17a365b6fad3b5f28c44a7e64c2abac7eae7e46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: edc5757891a4bc9139049f0ec5f1082ab581b38d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010243553][ADL-S ADL-P ADL-M | DDR4] Update dllcomp_cmn_vdlltargdaccode for DDR4 Gear 1 freq >= 2667

[Feature Description]
Update dllcomp_cmn_vdlltargdaccode for DDR4 Gear 1 freq >= 2667

[Resolution]
dllcomp_cmn_vdllhidaccode    = (256 * (((DataRate >= f4000) || (((Ddr4) && (Gear1)) && (DataRate >= f2667))) ? 850 : 800)) / Vdd2Mv;
dllcomp_cmn_vdlltargdaccode  = (256 * (((DataRate >= f4000) || (((Ddr4) && (Gear1)) && (DataRate >= f2667))) ? 750 : 650)) / Vdd2Mv;

[Impacted Area]
DDR4 G1 PPV

[Register Impacted]
PHY

Hsd-es-id: 15010243553
Original commit date: Mon Oct 25 20:25:36 2021 +0800
Change-Id: Iafe81048db678e5c18dbfdac2d82a941c93ba8d4
Original commit hash: b32386185f47debf3616b59d06ca595eded682c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ad4b91cc490a77db0463efa442e24f3d9f455893 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x00000311

Hsd-es-id: N/A
Original commit date: Thu Nov 11 10:18:13 2021 +0530
Change-Id: I551ab2ef9deffa2320aabb30fe8ae93e68fceef4
Original commit hash: c3b43351f5e9aca757515d7102352e4ed785fa99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f09e45b3d1a9552fc24621f8a64f0198d1804df2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:41 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController; THC _CRS returns wrong resources, brakes Wake On Touch functionality and blocks S0iX.

Fixed THC CRS to handle only GpioInt
Removed GpioIo resource - not used by the driver

[inetrnal-only]:

Hsd-es-id: 14015507898
Original commit date: Wed Nov 3 21:57:35 2021 -0700
Change-Id: Ida6d7888f34541a4f58d7a8018453ba98ea96717
Original commit hash: 767a1988ddbfd0af6a7a69ee8ee122a00ac6520a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl

================================================================================ 
Commit: 5a6758bdc89772411028638747d5fe9b51822283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:39 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000016

ADL_C0 Production patchID 0x00000016

Hsd-es-id: N/A
Original commit date: Fri Nov 12 00:22:02 2021 +0800
Change-Id: I5417642b8d1d6b716d72bf011407125bfd08c3aa
Original commit hash: ac4f42a39bbc6f7e329f819a576f57fee0836191

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 098c1aec68fed0c3e6b2defbe3c63e5e6b89ebb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2464_00

Hsd-es-id: N/A
Original commit date: Thu Nov 11 08:51:13 2021 -0800
Change-Id: I20774131c3991990ac51bcc878ea5c6c7e2f8134
Original commit hash: 338a7cb3573d81589ccf873a7bc925bf1b30662b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85092d418e83eb3b0a08fbb65b60ccb9771cef0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.18

(cherry picked from commit 0973c128c66603202b7ddc4378ac1010c7093717)

Thu Nov 11 16:15:55 2021 +0000
Original commit date: Thu Nov 11 16:15:55 2021 +0000
Original commit hash: 9ec2991c3783dc06eaf40893f0deaad656d6763c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1440d11f2a15c3beed6edc9db400edb6c0fc3296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015140602][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update SWFSM spec limits to tighter values

[Feature Description]
 - Update SWFSM spec limits to 49.40% to 50.60% for all DCD groups

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both []

Hsd-es-id: 16015140602
Original commit date: Thu Nov 11 10:02:46 2021 +0530
Change-Id: Ic405fe535ad127f0771fbe126f885de378de63ef
Original commit hash: 53cc3882670aec40774f5f4bacd57cdb84817759

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: fcd0f186a69a8c4043fd53406d2b9d14d38d275e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: AlderLakePlatSamplePkg/CapsuleUpdate ucode calspule build fail when using capsulebuild.bat

When using capsulebuild.bat build ucode capsule with the command "capsulebuild.bat ucode -biossvn 2999",
the program fails and prompts NewGenCap.py use error. To solve the problem, I add some arguments in
capsulebuild.bat. When calling NewGenCap.py, capsulebuild.bat will trasfer these arguments to NewGenCap.py.
So we can successfully build ucode capsule.

Hsd-es-id: N/A
Original commit date: Wed Oct 27 09:50:16 2021 +0800
Change-Id: I49c889d7788d9c1d45f7bb15028b613d651b1fc8
Original commit hash: c8f4ec891cfa0641346432c9be1702cff9e96871

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 5688bc62e52adadb8c8e9086c01aa24d756bcb9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:27 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: Support SPI Touch Panel Rework

PWREN of I2C Touch Panel is shared for SPI Touch Panel with HW rework.
Disable RTD3 _ON/_OFF of I2C Touch Panel according to Bios setup.
Update patch table of SBGA, enable I2C Touch Panel.

Hsd-es-id: 22014179853
Original commit date: Tue Oct 19 09:31:24 2021 +0800
Change-Id: I366af72a3a7092c43c3fbbc49ffdf2ebcb7521cb
Original commit hash: 2c9ed79c43f17b17be1d1bb3416bf411e8fc3672

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 035d68fdc54da48f85164cbefa103273e5c27e7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:24 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:[ADL] CPU frequency speed didn't approach turbo ratio limit ratio when we ran benchmark.

1. Re-Calculate the Ratio with Scaling Factor for feeding pCode and OSPM communication
2. Update CPOC table to revision 3 following by ACPI 6.4 Spec

Hsd-es-id: 15010207136
Original commit date: Thu Nov 4 21:35:17 2021 +0800
Change-Id: I4e07c5f28ba2702968dd5a5a5a49ef66e870c0be
Original commit hash: fb6a8d545552bccf220b1d42c9632388f08b85d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: d1a16dffd269a0ee459be6c8351918d5f00e97f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:20 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLP] Fix boot issue on the BIOS built with GCC

Use correct fdf file "FlashMapIncludeGcc.fdf" for GCC build.

Hsd-es-id: 15010217462
Original commit date: Wed Nov 10 19:01:14 2021 +0800
Change-Id: I891cd1459d84706360e9c4a0afc3f9cc5396c46d
Original commit hash: d1b9407a7196a6253fde567f0d7d9d37ca57416b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: c35ce445977b0c8078986e4e82bf0ecc008cc478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.17

(cherry picked from commit 64204bc057f90d21fb7bd2e294ac3d741d21a398)

Wed Nov 10 18:42:25 2021 +0000
Original commit date: Wed Nov 10 18:42:25 2021 +0000
Original commit hash: 6c6931a9283e70e2eba2238987452ccc9f179e3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 332ec497168b4c495bd50ae8bf7ecf708639c52f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010227710][ADL-S | DDR4] Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population

[Feature Description]
Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population

[Resolution]
1. Set the maximum frequency as 3200 for DDR4 2DPC S03 no matter what DIMM population.
2. The S03 board routing is as below. And confirmed with EV/FV, the max frequency for S03 is 3200 no matter DIMM population order.
ChA:  DQ = tee, DQS=daisy
ChB:  DQ = tee, DQS=tee

[Impacted Area]
 DDR4

[Register Impacted]
 MC, PHY, DRAM

Hsd-es-id: 15010227710
Original commit date: Mon Nov 8 15:42:27 2021 +0800
Change-Id: I6639d59c5554e4ce945e65c3d7b24a9ca562e281
Original commit hash: 330bb06869c680282bdfed776be577fb1760ef82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 58d4f0162585bdc76adac111e8cb2ea01a0979e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2463_00

Hsd-es-id: N/A
Original commit date: Wed Nov 10 08:50:52 2021 -0800
Change-Id: I0426bcf6fe1892e7b471e6ad1a6a3e19f498f622
Original commit hash: 59bc95841c2b96ff07a8d00aa55061d375788ff5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1a577eb5d515f5ff87cf63274a63dec3638e50fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.16

(cherry picked from commit 5d10ede4ef2ee4362e871196910fce27106a2335)

Wed Nov 10 16:47:21 2021 +0000
Original commit date: Wed Nov 10 16:47:21 2021 +0000
Original commit hash: 728e744fba781b4cbdfe6f81a112e87fef8caea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 96ddeb05c35dbd5c534f6eaa348a43e5aadb7f63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S+B660] PEG LTR Enable did not work

Hsd-es-id: 15010156326
Original commit date: Wed Nov 3 01:06:03 2021 +0530
Change-Id: I33295ccd09bec4b6f1c7d561d30e9bf1e6040c5f
Original commit hash: a54988ab54cc83c65b21e7cf748e2d14ea2ec697

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 659f8e0a77d194c62bf65e409de392c749528288 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 10 05:53:04 2021 -0800
Change-Id: Ie11b8e4dcab083905f177e0f8b9a7ea73ca66617
Original commit hash: 750b5eba483d9e071f4a11e67dd4be5f83a37d92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6453c15e13c1be537a5314a43bd480e7dd64d357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:09:02 2022 +0530 
-------------------------------------------------------------------------------- 
[22013856137][ADL-M][ADL-P][DDR5] DDR5 hPPR Sequence is missing PRE for Upper Ranks

[Issue/Feature Description]
When DDR5 hPPR is requested for Ranks other thank Rank0, the PRE command sent after tPFM_hPPR is sent to Rank0 instead of the taret Rank

[Root Cause]
MRH should be used to send PRE command to target Rank

[Resolution]
Added use of Generic MRH to send PREpb command to target BA/BG
Added MrcSetCpgcBindMode to enable/disable Global Bind in CPGC

[Additional Changes]
LPDDR4 PPR: Added MRR to MR25 for reading Repair Resource availability
LPDDR5 PPR: Added MRR to MR29 for reading Repair Resource availability
LPDDR5: Added LP5_DEFAULT_NT_DQ_ODT for use when writing LP5 MR41 PPRE setting

[Impacted Area/platform]
PPR enabled only

Registers impacted: MC [x] Phy [ ] Both [ ]

Hsd-es-id: 22013856137
Original commit date: Wed Sep 22 20:23:10 2021 -0700
Change-Id: I3cca78f390d0845e2a65ba4c45b2a62431680aef
Original commit hash: 2af04206b96a33363bc51a7262ecbca75d48f800

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 1e983206bed235be8e83cb516c1a8dfa796f0358 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.15

(cherry picked from commit 90f1ed7d2d5566f6e2b02c33b5119e732de2eab7)

Wed Nov 10 12:14:03 2021 +0000
Original commit date: Wed Nov 10 12:14:03 2021 +0000
Original commit hash: c4252e684159ebfa097942bdef328407c10fbbae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df64f32ac08c9b301d118e81e651dac99450f1fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:53 2022 +0530 
-------------------------------------------------------------------------------- 
eDP support on DG2: Support eDP on RVP platform
- add support for brightness control
- add support for lid status and other edp features

Hsd-es-id: 16015094960
Original commit date: Tue Nov 2 17:26:19 2021 +0530
Change-Id: I4c9b4aafd33778aed4db0d3bf6e0e56b3e962919
Original commit hash: bf2a317cb19f75f7b92a841925e3d22cc3774464

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDgEdpFeatureHook.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Features/DashG/DgOpRegionInit.c

================================================================================ 
Commit: 9a5d53049e15c582d38a6ce8bf1ac1816f472d11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:50 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Profile sync driver will change setup variable for the network device needed for PCI boot to disabled on successful finish or failed exit.

WifiProfileSync.c: Change the IncludeWifiSetupData to a boolean input, allowing it to set the EfiNetworkSupport variable to EFI_WIFI if TRUE or EFI_DISABLE_DEVICE if FALSE. False will be set when the profile sync driver reaches its clean profile callback at exit boot services or if the profile sync driver fails in its operation.

Hsd-es-id: 14015138145
Original commit date: Mon Sep 20 10:28:59 2021 -0700
Change-Id: Id78f908b60fd7b9a37f1a1a70aa27b8e850cd1dd
Original commit hash: 6d8e13c05eb95baf23e6e108402b4b2e76435683

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c

================================================================================ 
Commit: cd689ab71d59f7997d5fae00d880fd364c8c0b00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Set IgdDvmt50TotalAlloc but vram cannot change
Remove IgdDvmt50TotalAlloc option in BIOS setting which is obsoleted and unused.

Hsd-es-id: 15010155934
Original commit date: Wed Nov 3 15:07:49 2021 +0800
Change-Id: I4f5c0362d215fe7370530dff087da71ac6aa0fae
Original commit hash: f54fbe9a409d871d57e60dd14bf168e183079704

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl

================================================================================ 
Commit: 192c194118dcd008640c02d0ef7c4e01b88a192a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S BGA][BIOS] Power Meter support

Power Meter device (PAC195X) support for ADL-S BGA DDR4 RVP.
Power Meter device (PAC193X) support for ADL-S BGA DDR5 RVP.

Hsd-es-id: 22014017697
Original commit date: Tue Nov 2 14:37:01 2021 +0800
Change-Id: If5f007349d4bc3d7c42fe3d57c59d1b0bd9cd7a3
Original commit hash: 5b6c65145f4cc3f2987e70b3d35c3bc8f921b331

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl

================================================================================ 
Commit: a4612981cc76737b9d105a8e097b9f98e0e36e99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:42 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS fail to detect DID 0x462B

Hsd-es-id: 1309234540
Original commit date: Tue Nov 9 16:10:19 2021 +0530
Change-Id: Iee7104880da3329700a3a403cb098279ddbb38b3
Original commit hash: e6b65f2761e5647d113e227bf8dd982c4380117e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 74440409538ee40ce98d44c6e20f2c78b9e7d0e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:40 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLP] Fix RPLP/ADLP GCC build error

This change fixes the build error and supports below build targets:
bash BuildIafw.sh gcc fspapi adlp chksize 2048
bash BuildIafw.sh gcc adlp chksize 2048
bash BuildIafw.sh gcc fspapi rplp chksize 2048
bash BuildIafw.sh gcc rplp chksize 2048

Hsd-es-id: 15010217462
Original commit date: Fri Nov 5 09:45:03 2021 +0800
Change-Id: I96267952342b71616ba578194ae9fc29255dd73f
Original commit hash: ba609c7bac8776ccddf9a514d79710df843abd05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: ed4690a755bf4dd0c8299849cde51802394c3bef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] Mega Block Above 1MB is failing to allocate

Stop using the patch table for overriding BIOS setup option, give the flexibility back to the Merlin team

Hsd-es-id: 1309068768
Original commit date: Tue Nov 9 10:26:07 2021 -0800
Change-Id: Idc82f0a8efdec1f5f3ffc1ae6df98cc75053b94f
Original commit hash: d27977ac4672c0228a1333ddc3914ca903930a23

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: f7a467c145567ef81714447a1aacf39afbe0d7f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.14

(cherry picked from commit 027374c9dfce0c28b0ccafeceba43cecc8acb627)

Tue Nov 9 23:49:18 2021 +0000
Original commit date: Tue Nov 9 23:49:18 2021 +0000
Original commit hash: 57bf3629ada5c351e2a0077d1c536c6715b0892b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91d5e057a79e2506c43ac2b6f341768215c3c742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:32 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14015489245][ADL-S | DDR4] [CmdV is saturated in RMT and CMDVC on the second DIMM when DDPCD is set in CAPID]

[Issue]
 On DDR4 2DPC system, CmdV is saturated on DIMM1 during RMT and CMDVC.

[Root cause]
 The following registers are zero while they should be set to '1':
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH0.enca1vref
  DDRPHY_COMP_NEW_CR_DIMMVREF_VREFCH1.enca1vref
 When CAPID0A.DDPCD fuse is set, MRC will disable one of the DIMMs on each MC;
 typically the smaller one, and it will be DIMM1 if they are equal.
 Both DIMMs are still trained, as we have to train the system as 2DPC.
 And MRC only reports half of the DIMMs as total memory.
 DIMM Vref programming code in phy init is using IsDimmPresent() to see which DIMMs are enabled.
 This routine will report "not present" for a disabled DIMM in DDPCD case.

[Resolution]
 Use MrcRankExist() instead of IsDimmPresent() during DIMM Vref programming in phy init.
 This routine uses per-channel ValidRankMask which reflects all the trained DIMMs.

[Impacted Platform]
 ADL-S DDR4 2DPC

Hsd-es-id: 14015489245
Original commit date: Tue Nov 9 14:13:44 2021 -0800
Change-Id: I6453c734396f25c28ac735e2652c33412fc2e759
Original commit hash: a879014306a1ed96fddb7e399cf5e1ecde235516

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e9fa85881b3a2810f866bcb1d36e35b8d846849d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2462_00

Hsd-es-id: N/A
Original commit date: Tue Nov 9 08:51:51 2021 -0800
Change-Id: Icb2856e531f3910b341966b4c9c19094776bed71
Original commit hash: e7ecea927ebb036b00ccec134e066d32df1c51ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b93a215f5aa2f0b51e595d8784a60d7dd24dd416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:27 2022 +0530 
-------------------------------------------------------------------------------- 
Add support for uATX platform

Updated Board IDs, GPIO tables, board config patch tables
and PCIe clock usage mapping table for S18 uATX.

Hsd-es-id: 15010132969
Original commit date: Thu Oct 28 12:50:50 2021 +0800
Change-Id: Ie327775378ba2c8f2d574f01a87a940d2cfdafb0
Original commit hash: ae8186b91ab443a47b23414185ffc0ab2a88c3c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: 9e318a469d6f6db4a35d221656b2775f7463aa34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Updating LP5 ERB Display ID.

Hsd-es-id: 16014930288
Original commit date: Fri Oct 22 00:22:33 2021 +0530
Change-Id: Iab07245a4af0a4bbf8f2d42e2f71e57df4be00a8
Original commit hash: aa0e7b0e73a1b57c7e1981ee6839c42a11f7f26a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc

================================================================================ 
Commit: 749666cb76b4a81a981c22b6f59dc87d20b29bc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Updating Display Id for ADL-N Lp5 Rvp.

 # |eDP + HDMI   | 6       |0   |1   |1   |0   |
 # |MIPI + HDMI  | 7       |0   |1   |1   |1   |
 # |eDP + DP     | 4       |0   |1   |0   |0   |
 # |MIPI + DP    | 5       |0   |1   |0   |1   |

Hsd-es-id: 16014956991
Original commit date: Wed Oct 27 15:14:37 2021 +0530
Change-Id: I84eea527a012dd7f66164395100badd684eda797
Original commit hash: 7bfb6dd6427246f5370f23f2e6c6f2efa75b2aa6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 25f97a2374f91c2a41e54e602f212cc4713aae1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:17 2022 +0530 
-------------------------------------------------------------------------------- 
Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled

Hsd-es-id: 15010217563
Original commit date: Tue Nov 9 11:28:45 2021 +0800
Change-Id: I41ca7c398d11a1af7141692b5989984a61cc130c
Original commit hash: 5ad2de55063a81af2b3fe1daadb2ef6263e89810

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: dbc301ffff1bd514a17fb6432cb6795ef67ec4b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2461_00

Hsd-es-id: N/A
Original commit date: Mon Nov 8 08:50:10 2021 -0800
Change-Id: I34119cf4c957de7c5d0322ce929fc200e3322b13
Original commit hash: 54ddb4de103bd1f602138b5d7ec15417ebab04ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b465b3bf4b5cd00fa071f91657f40171e963264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 8 05:27:16 2021 -0800
Change-Id: I33b9b0a5463332730e95e0ba30b0114766ac19ed
Original commit hash: 387165d160fba5b605f5c2c1a95c2a355c4c9a06

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fcfa76701e46d8c4acbbc174c83c59f73b5ba82b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M Q0 Production patchID 0x0000011f

Hsd-es-id: N/A
Original commit date: Mon Nov 8 11:38:54 2021 +0530
Change-Id: I4c2ecb1bef372a87cf89d081b5f9de88532050c9
Original commit hash: 3f1f64ffb6645d6e8a0731b160c05726da3d139d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 75928cdecaa206ec7a94054d4dd71e520dccd69c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-P/M L0/R0 Production patchID 0x00000411

Hsd-es-id: N/A
Original commit date: Mon Nov 8 11:49:55 2021 +0530
Change-Id: I88c8c562e71df033f1bd4dbdefeb11b878d1ccec
Original commit hash: e98599ce2af9f424ae53d8ea809dd107adb46e0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 03b86117f4c7443c1ab12cc4b04f99b636a49f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:03 2022 +0530 
-------------------------------------------------------------------------------- 
gSiPolicyPpiGuid is used only when Itbt enabled under UpdatePeiSaPolicyBoardConfig
if Itbt is not enabled then SiPolicy is not used.
move the locateppi inside the Itbt check

Hsd-es-id: NA
Original commit date: Wed Nov 3 15:04:10 2021 +0530
Change-Id: I2dcacba02943ca56caad533b2c83b32a9ef2d93d
Original commit hash: aae88ce97f6f5d631e2a69e5606717187f3c9e87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: 6de8d4d705beb5658027a27d7a49fb81d1ecb17d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:08:01 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default"

This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
Reason: Observed Cat error when System goes into S3 State

Hsd-es-id: 16015094655
Original commit date: Mon Nov 8 12:20:06 2021 +0530
Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
Original commit hash: af4b994dbba2068ff386fcc5b90888b025165f80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 9e6c93e6b1e85d1422bd1d3b6e7ec7e58de80907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] DDR5 Smbios Type 16 incorrect

Fix correct Smbios Type 16 DDR5 Maximum Capacity

Hsd-es-id: 15010163666
Original commit date: Wed Oct 27 11:48:47 2021 +0800
Change-Id: Ide5ba7e97002c0a45786c9e62bd41945a635205e
Original commit hash: 8d329120fcacbf558bae209eb8fc1616fe52ce7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h

================================================================================ 
Commit: b47f6d9a93cbb5db6367891ead2e21611087d8d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:56 2022 +0530 
-------------------------------------------------------------------------------- 
System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0

Hsd-es-id: 16015100261
Original commit date: Thu Oct 14 22:00:11 2021 +0530
Change-Id: I1df81d105ba41486541e78cb48e1c2a0484d1b9f
Original commit hash: e76515ade0bc530b348ce89fd2b6aee4ed10f147

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 2986f153d15bad15d6a508e5296a719dc34abf61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.13

(cherry picked from commit 64e3afee4f720eac2879714a2e5989f9c1f3c3bd)

Mon Nov 8 04:06:08 2021 +0000
Original commit date: Mon Nov 8 04:06:08 2021 +0000
Original commit hash: 1566355f7b434a8c87e7ece2318496aca709ab1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3804a81914d6a90bdfb2443a324caa93d83b773 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][PO][DDR5/DDR4] : Create MobileWorkstation platform flavor type

To add the "FlavorMobileWorkstation" to define the ADL-SBGA platform.

Hsd-es-id: 22013939888
Original commit date: Mon Aug 30 16:41:12 2021 +0800
Change-Id: I5f5b907ba917935398923d327d1c126f518ec76b
Original commit hash: 4ddb77bf77f59c52e45e15893c93b330199250b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 863ce0fd226e599b8fee2e860eab3e4cfcebe6a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2457_00

Hsd-es-id: N/A
Original commit date: Sun Nov 7 08:47:33 2021 -0800
Change-Id: I631aec08383df6ed2954781a49bdeb73e6fe20cb
Original commit hash: d1f23d815cd0e19b1de75eb8915b792c4341e26b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5722a103f56f279616ad70712fb32edf6f83337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 6 15:29:03 2021 -0700
Change-Id: I97546aee0caeeedd72468f20cd711f7d4f889eb4
Original commit hash: 26a95b6b53e912a955998124127dc53e1ad16a22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 16188f82532aede95d2a03ad2e3b9e21ef8b7bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2456_00

Hsd-es-id: N/A
Original commit date: Sat Nov 6 08:47:39 2021 -0700
Change-Id: I8b639a3a7df944628d2ddcb7b0170097114cf198
Original commit hash: a697674dc9383215179fdad608454885f6f71fad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2771fde0f31c0115753b4be11d4b9ef5688fcb9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.12

(cherry picked from commit 94d03f0c0635c41609485e3e233c0f17ff0991a9)

Fri Nov 5 16:44:03 2021 +0000
Original commit date: Fri Nov 5 16:44:03 2021 +0000
Original commit hash: 810dc3f5663ad9d04346dee183873acba7eafb52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b89eec83fa88761bf4c35eeda4d52436d6c47085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010101168][ADL-S|DDR5]: Add 4 different speed parameters for DDR5 2DPC MIX DIMMS

[Feature Description]
Give more flexibility to customer to set any speed per memory config

Hsd-es-id: 15010101168
Original commit date: Mon Oct 18 16:51:34 2021 +0800
Change-Id: Ib1268d4fd7d5a9abdf3c69e17882b226528d25a1
Original commit hash: 9eba1ccadcd4dbf839c9299054e960a269f0dfb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a3088454c2c3b120f6b1fd5020eacf674d07d8cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2455_00

Hsd-es-id: N/A
Original commit date: Fri Nov 5 08:49:54 2021 -0700
Change-Id: Iccffa85c088810306cf1e0e57039960f48f7cd2c
Original commit hash: 7acee48c6fcaaa8b72a279297c89b860febbb730

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aca6c7a365d9b41adb309ff34ba1a706aa99cc94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 5 03:53:32 2021 -0700
Change-Id: Idd8803476c53fa0280eb43f844c882d060ce1341
Original commit hash: f033a8cdbd579fc45009e79c1ce244f564f81bb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c9f6201644e85e520160f13e2bd0565e75c729c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-RPL] SWCM cleanup

Remove SWCM binaries when not used.

Hsd-es-id: 15010174106
Original commit date: Tue Nov 2 10:10:08 2021 +0800
Change-Id: I754717059cec4077d8c5f4658698473bcd53aa9c
Original commit hash: f2e2bfdd1d593de925758c7451655dd868a68a88

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: dc9ede31f2ae0b97de9e68451e32694b91c66977 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.11

(cherry picked from commit 0f9d7abc9e201c40aaad678b45438d4d44636d75)

Fri Nov 5 08:26:00 2021 +0000
Original commit date: Fri Nov 5 08:26:00 2021 +0000
Original commit hash: cba121bc8e645d6fe3624a09e319029b1d653df2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9017d508615c807bcfcca1ee8ad5b9f4694df2a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:21 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14015464161][ADL-P ADL-M | LP4 LP5][ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes]

[Issue]
 ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes.
 This may lead to wrong periodic temperature reads in MC and hence higher refresh rate, causing performance loss.

[Root cause]
 Per-bit swizzling in DESWIZZLE_LOW/HIGH should follow the DRAM byte, but the algorithm used CPU-side byte.

[Resolution]
 Use DRAM byte to map the per-bit swizzling in DESWIZZLE_LOW/HIGH.

[Impacted Platform]
 ADL-P ADL-M LP4 LP5

Hsd-es-id: 14015464161
Original commit date: Fri Nov 5 00:30:50 2021 -0700
Change-Id: I999a268ff7efdd2e4278af01f9baa2446a92b4d0
Original commit hash: 3532a2a6346360303f61f41efe7a73d4ac32c2e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 846a4ebe426061be4aca053d0fea38fcd09704f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:19 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; Virtual Keyboard is not working at Pre-OS (BIOS)

- Updated THC Driver with new supported Device Ids

Hsd-es-id: 16015089986
Original commit date: Wed Nov 3 22:18:52 2021 -0700
Change-Id: I404de31d9af9a966dfae6b49d8079746c4ee9564
Original commit hash: 92f5c3cd3f95196fe3d893fbeb36b47db7619ea7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 766c8691b4135084e91ed08def7f92fb89cb0759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2454_00

Hsd-es-id: N/A
Original commit date: Thu Nov 4 08:48:24 2021 -0700
Change-Id: I6e3a2492c9fd4088fa17f54f1b2989344ba41adf
Original commit hash: 31794f01a1aa51ade24717a8bf95fce7bc5c4635

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 249cd099856baaf03c8d61923410414f1e2e7143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Use different FSP size for ADLN GCC Debug build

Use smaller FSP size for ADL since ADLN is 10 MB BIOS.

Hsd-es-id: 15010190730
Original commit date: Thu Nov 4 09:10:52 2021 +0800
Change-Id: Ib9db91ddcd0946658a46f9bbe97111e49e36d5e1
Original commit hash: 5e2aff4a13c33d57c7c5c5132a93cbb0596d4623

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 85290b1fc0880cd080801230f63d8c3d942def28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:09 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] SUT performs LPE Simulated SSD erase after selecting Real as the erase type

SUT should perform LPE Real SSD Erase when the erase type is Real.

Hsd-es-id: 15010172597
Original commit date: Mon Nov 1 14:09:24 2021 +0800
Change-Id: I565f352b1fa5a2384c047d496c08736594cde247
Original commit hash: 3c71e976b2ed59437c95fa90b6c77011c7726fd4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 6352a2dc23feda820486d9a30feaa993f6daa82d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.10

(cherry picked from commit 095405f072b2bbb0714dad42306e1bb2060abd81)

Thu Nov 4 03:08:31 2021 +0000
Original commit date: Thu Nov 4 03:08:31 2021 +0000
Original commit hash: 3847b42078303eb5d763bfe60993d55a965e8133

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d686c43afd16df6222bde37fce2f3036360d6884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:04 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/MemoryInit: Reserve memory higher than 128GB if enable CPU TraceHub.

In general, for real memory map, there is a hole 1216MB - 4096M
resolved for memory map IO and other usage. So a system with 128GB
memory has about 2.8G memory has offset higher than 128G.
And enable CPU Trace Hub will map some memory at the offset 4012MB.

So a system with 128GB memory and enable CPU trace hub, need about
11 variable MTRR entries. If the CPU has only 10 entries, then will
failed to set MTRR entry which plan to set the 128G-256G to write back,
and cause the 128G - 256G memory to uncacheable at last.

And when Windows try to access the 2.8G memory which offset higher than
128G, will get bad performance, and cause need long time to boot to
Windows.

Now we reserve the memory higher than 128GB to work around this issue.

Hsd-es-id: 16014811323
Original commit date: Fri Oct 29 11:14:52 2021 +0800
Change-Id: I3e61efc15b7a5e0504a1b128eee67e9253bddd9b
Original commit hash: 649abe5517df82de37905f53958590e48a15488e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 534d097c3591356f49c15bf9833e094f7f8c73dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:07:02 2022 +0530 
-------------------------------------------------------------------------------- 
Nvme based recovery: Key provision

Implemented Key provision and encryption/decryption chain code.
1. Create Hob to save csme seed requested by bios in Pei driver.
2. Implement key provision and encryption/decryption of rpmb key thru
   wrapping and wrapped key, and store wrapped key to RPMB target.
3. Implement NvmeAuthenticatedDataRead/NvmeAuthenticatedDataWrite by
   Nvme1.4 spec.

Hsd-es-id: 15010139404
Original commit date: Wed Oct 20 12:07:42 2021 +0800
Change-Id: I191710c0d0b4adc384f34aac1d5c3038f28cde8b
Original commit hash: 92d26809f7cdcc30aea4ffd6027c7821066933ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: b99b7bbdbaf2ec2e01b5c6fc96df0c0da5f5a159 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 3 12:32:59 2021 -0700
Change-Id: I821a439315a367a2ae867f37b88384a66fda2eda
Original commit hash: 7f030b38b25e757bb68f62ad7b87b534b2a71724

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ebb06260a21504d6bf52673a96d6c358a95f5522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2453_00

Hsd-es-id: N/A
Original commit date: Wed Nov 3 08:48:43 2021 -0700
Change-Id: Ie47b83811a6d312e4e8a3cb930098478b6635c9a
Original commit hash: f30281e17fdbf57acf13f98af50266792a17d07d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 109fa7c2fc943d5cefaf7262221dd5a1af868f6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:53 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not touch RTC TopSwap during init

Hsd-es-id: 18018784025
Original commit date: Wed Oct 20 14:08:24 2021 +0200
Change-Id: I453182a0045d71314e8ff1afd4b990656d87bcb7
Original commit hash: effa20e3113372f3f617e4a17482bf83e7070d84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: ad99c079b0ef8dd34f292b04b789a5f27130dca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Increase FSP-M size for GCC build

To fix build error:
Generating FSP-M FV
Return Value = 2
GenFv: ERROR 3000: Invalid
  the required fv image size 0x151ff0 exceeds the set fv image size 0x150000

Hsd-es-id: 15010190730
Original commit date: Tue Nov 2 12:27:07 2021 +0800
Change-Id: I0cfdf23cb8ba4bc2e8ca38129b9afc0968c580ed
Original commit hash: 543a945cacaacf3b65d8ea6489cd6c74882b21e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 1e9a3a9b3e0d56dcb2288a47c539e3d5cdac85de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:46 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Remove SortLib on SiliconPkg.dsc

Hsd-es-id: 15010195296
Original commit date: Mon Nov 1 17:37:33 2021 +0800
Change-Id: Ic3b0e890da4b7a5b098003252ff0acf62ec9937b
Original commit hash: b182243624f4478004357f2218c08e404720c0fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: a60cb94943748bdd2eb8b225ec94307dfd08289f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.9

(cherry picked from commit 22c3d67ed4e191d94a8a996371cdbe55d95d2293)

Wed Nov 3 04:40:10 2021 +0000
Original commit date: Wed Nov 3 04:40:10 2021 +0000
Original commit hash: d6e256393d1a4775bb0d3f9a3357da67be357dac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6afa7d4e58b8a790512632658416c556ec9fcb2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Intel Dynamic Memory Boost technology Failed Training case

[Issue/Feature Description]
Currently no indication to platform when MRC falls back to DynamicMemoryBoost (DMB) disabled on training failure with DMB enabled.

[Resolution]
Add platform indicator into MemInfoHob and MemInfo Protocol. Use this indicator to print a simple message in SetupMenu.

[Impacted Area/platform]
OC only, DynamicMemoryBoost only.

Registers impacted: None

Hsd-es-id: 22013817313
Original commit date: Tue Sep 21 16:00:51 2021 -0700
Change-Id: I2c9b850db8b4b57b4d04cb2f183274e907c987cd
Original commit hash: d29b6ff34814b6130a760bc18c24522d45e0e703

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 5328052d9818b46b123b9c5930e68d24c1b10c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.8

(cherry picked from commit cd7b4329526f07fdc19c491636fb5877d0184f12)

Tue Nov 2 17:25:51 2021 +0000
Original commit date: Tue Nov 2 17:25:51 2021 +0000
Original commit hash: c398cca7ace5b44c5ad9022188a929860d6a555b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d29fef255b7fdc9c5721d1a4e5497ab08ffa0c23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-P | DDR-5] Update ddrdata_cr_afemisc.rxbias_cmn_biasicomp from 4 to 6

[Feature Description]
EV Recomendation to program ddrdata_cr_afemisc.rxbias_cmn_biasicomp = 6 to avoid issues with corner material

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
    Register                                 Old Value  New Value
    ddrdata_cr_afemisc.rxbias_cmn_biasicomp     0x4        0x6

[Impacted Area]
ADL-P DDR5

[Registers impacted]
  MC [] PHY [x] Both []

Hsd-es-id: 16015091959
Original commit date: Tue Nov 2 20:55:23 2021 +0530
Change-Id: Ief0022ff04234ef3007f30436542c4af1f912c0b
Original commit hash: 138915e4b5fbdb593e5869e0a0fd411b87542ba4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 12ab203c0dbefbc5db005910409e1276935f7684 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2452_00

Hsd-es-id: N/A
Original commit date: Tue Nov 2 08:49:59 2021 -0700
Change-Id: I90571b98a1eb0911936bfae30d3c368c0a44ed52
Original commit hash: 042cbb0f9f40a6b474b49a4e8a3fb7ba62bc530d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35cb839ae4e0e473ec5738953784cc1726f79105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.7

(cherry picked from commit 4c89f1a8497f988e22a836bfb668e78be99a8ec2)

Tue Nov 2 10:26:54 2021 +0000
Original commit date: Tue Nov 2 10:26:54 2021 +0000
Original commit hash: 5f9e2de6dfeb12cbd251195e19fe4d48fc7addf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53662e3bb02e415b5ba7f2e47838c05edce1bbab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015070197][ADL-P| DDR5] SaGv points update based on CPU package TDP value

[Feature Description]
- Added an input parameter to read CPU package TDP.
- Support different SaGv points for 45W TDP on DDR5-L0/1.
  SaGv points - {2000G2, 4400G4, 4800G2, 4800G2}

[Other changes]
  Keep same SaGv points for both LP5 1R and 2R (L/R steppings) for Type3 board

[Impacted Area]
  ADL-P | DDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16015070197
Original commit date: Wed Oct 27 22:15:36 2021 +0530
Change-Id: Ie0766261285c4da0a5b1a0e8652d063cab087604
Original commit hash: 789eefa707e00fcc9a71e96ed7499b230b1451dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/CpuPowerMgmt.h

================================================================================ 
Commit: dd3bc649eaa2332402e09608619b1cbc6a3c3731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:20 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: System reset is asserted in pre-mem phase in FSP API mode.

Issue: gPchConfigHobPreMemGuid is installed in FSP, if system reset is triggered in FSP wrapper, it can't be located.
       Issue only happens in FSP API mode.
Solution: Remove assert and update code flow if locate HOB fails.

Hsd-es-id: 15010193098
Original commit date: Tue Nov 2 16:33:52 2021 +0800
Change-Id: Ia1851760a291e118c2ea8634163d3eeeef471831
Original commit hash: 7305f2e07393986565552218cffcfc18aeac52ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c

================================================================================ 
Commit: e306a14a175b519d706c23401644f3b54e6d7632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS] VT-d security default setting is not enable as default for TCSS/iTBT on ADL-P platform

Hsd-es-id: 15010172133
Original commit date: Tue Nov 2 11:39:33 2021 +0530
Change-Id: If268b4386f65fb541c6b5fa444569b79c388c689
Original commit hash: 54efd386d8540b002805994344b1e2fa5ece3c7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 25ce25f45ffa154fc08c2482c8cb935ef96d7f3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:16 2022 +0530 
-------------------------------------------------------------------------------- 
IpBlock/Graphics: DE hang causing a 3strike upon dev2 IOMMU fault 0x6
during WR cycles OS boot.
- Defeature Posted Interrupt for Display (upon every WR)

Hsd-es-id: 16015075969
Original commit date: Thu Oct 28 11:40:09 2021 +0530
Change-Id: I403b6bd8bd4749aa67a9dbdaefcc53166fa8cd6d
Original commit hash: 942f398516dd0051fcd3440ce52e35105179c9a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 0b14a0342c1569ec777ad26c3edbe6cce9493a3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Updated sata rework option for ADL-N LP5 RVP.

Hsd-es-id: 16014419991
Original commit date: Fri Oct 29 13:33:59 2021 +0530
Change-Id: Ifdf8df6d70526eb17d7f5f5176b83d201606583a
Original commit hash: 1651c6a22d69f9a523d95bfa69fbac3d51de80df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 8a2c01f98b816b35c18b13b6ee2b38a088e209bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:11 2022 +0530 
-------------------------------------------------------------------------------- 
Change DbC port from debug mode to functional USB mode via BIOS

When debug is disabled (ECTRL bit 8 == 0), BIOS restore the normal USB2 DAP SPR configuration from 0x180(DbC) thru 0x20(Disconnect) then to 0x00(Host)

Hsd-es-id: 1509973325
Original commit date: Mon Nov 1 23:48:36 2021 +0800
Change-Id: I477527508ac96e49da71faf79a1b1d670ce9df76
Original commit hash: de3655ca63d01d8fcf59634db5a91d19aee07fca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 3af3b4b0ef5f969e9646875281c3b5a0a0d87b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 1 20:19:20 2021 -0700
Change-Id: I874f061c9892f1296c03e28d555dd9ad6a7b3950
Original commit hash: aff94cc1d1016eab9f0ffab9c993aaa6771401c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 39dfd121cec660fd2462398221e6b5ce98088ed0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.6

(cherry picked from commit d35f3bd02f7b9ce34a405505b00a14d4c62a3c6b)

Tue Nov 2 01:13:27 2021 +0000
Original commit date: Tue Nov 2 01:13:27 2021 +0000
Original commit hash: 73e8a87eeb57363b1866af3bff4759e18fdac475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3dc79d349c97336a0d05fd8774af90cb0c0b026f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:02 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14015431039][ADL-P][L1][DDR4] system stuck on Jedec Reset on FB

[Issue]
 MRC fails in JEDEC Reset during Fast flow, with DDR4

[Root cause]
 tCL is zero when restored from MrcSave on the Fast flow.
 MrcSave size optimization in MRC 0.0.3.4 moved Timing array from MrcChannelSave into MrcSaveData, as timings are global.
 The copy from ChannelOut into MrcSaveData was done on all channels, but tCL is only stored on populated channels.
 DDR4 doesn't have ch7, hence the last write clobbered tCL to zero.

[Solution]
 In MrcSaveMCValues, only copy Timing values into MrcSaveData on populated channels.

[Impacted Platform]
 ADL all

Hsd-es-id: 14015431039
Original commit date: Mon Nov 1 14:46:30 2021 -0700
Change-Id: I2857fbe05c5c3dbc5a422080257fa7be2fabf1db
Original commit hash: 42ddf14bd1749b5df69f5b2eebe6f070f2ad0232

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: fd5754b9ae525869e71c65638e4f0788855937a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:06:00 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInit/Smm; ClientOneSiliconPkg/PchInit/Dxe: Creating a Software SMI to copy the values from PSTH R_PSTH_PCR_TRPREG0-3 to DMI R_PCH_DMI_PCR_IOT1-4, executed during S3Resume

 - Copying both the high and low registers
 - Creating a new protocol "PchSmiDmiPsthProtocol" to retain the SW SMI specific value across SMM and DXE
 - Executing the SMI before ProcessAllLocks during S3 Resume

Hsd-es-id: 15010116662
Original commit date: Wed Oct 27 10:59:16 2021 -0700
Change-Id: Ic9fa68fc3567e46db7d001a503d584cd82381f2f
Original commit hash: faa68f83dc3812711fdf4cc62ac3eca91425a169

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: fe146325ac6bc710887281c9c59b649bbbfc440e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:57 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLS GOP V1072

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:50:43 2021 +0530
Change-Id: I0b233576037872c0f0cf4012dd0a55f28f704acb
Original commit hash: 46c2d7d12e05b322b07d6469d9682a278c9c55bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: ec55b2a0f0f5629d10000eebe276fc916fa434e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2451_00

Hsd-es-id: N/A
Original commit date: Mon Nov 1 08:48:53 2021 -0700
Change-Id: I19c8daf30a9f6d33686f9141c2415f8a5e82cad3
Original commit hash: 7f62c5c4a88154d79e41f02549741bb8577fdacd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 66ac505bcdbe3a5f5b82fe2692cc1ee8c9e4fbf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:53 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Bash: Align behavior with batch file

1. It's redundant code PcdSetupEnable on bash file, the default value
 is "TRUE" on BoardPkgPcdInit.dsc
2. Add reason for the different usage RebaseFspBinBaseAddress.py
between bat and bash

Hsd-es-id: 15010186370
Original commit date: Mon Nov 1 08:32:42 2021 +0800
Change-Id: I8c8579a216b1061ca9c99d34f4f27b15b830414d
Original commit hash: 0deb424b3ff8e480cc80b3e8b31947f81a21d357

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: f6793cc8607d859561bf113db7a296e7d8544b46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: de9ac1d41fa1d4794f8791b002236a0a5c7d74e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Register/PmcRegs.h

================================================================================ 
Commit: 21220383db047c3899f1067e1b2432a35359248d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.5

(cherry picked from commit 290a00c99402d39758b1120eee17685a91d4008e)

Sun Oct 31 18:10:26 2021 +0000
Original commit date: Sun Oct 31 18:10:26 2021 +0000
Original commit hash: 1960e6f0f6b48db3963086c0444ad709bd022894

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a577b0c63a206bfae0dfd39b038af1fb70953bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010177579][ADL-P ADL-M | LP4 LP5] Enable DOP Gating in LPMODE2

[Feature Description]
  Enabled the DOP Gating feature in LPMODE2.

[Issue Description]
  RCOMP Timeout in JEDEC Reset during Cold Boot in LP4.

[Resolution]
  Issue root caused MC enabling LPMODE traffic in Cold Boot.
  Fixed by disabling LPMODE2 during JEDEC Reset in Cold Boot.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5

 [Registers impacted]
   MC [x] Phy [x] Both [ ]

Hsd-es-id: 15010177579
Original commit date: Thu Oct 28 19:07:29 2021 +0530
Change-Id: I97a45091bb59aa0a587beac7854807a62b21c3bf
Original commit hash: d440b2981c401880a82c0985115a0c4f36a07ba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: b5ba48231732adf5e9d7eb0ae2adeed4c765b0cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.4

(cherry picked from commit 6f119611f7ce97e9d0131dc48c26ff28c0dc7e14)

Sun Oct 31 16:53:07 2021 +0000
Original commit date: Sun Oct 31 16:53:07 2021 +0000
Original commit hash: dfcce844004c0d158c44adb0e7b4fe4939067383

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f36052408e714405d8c0f2887c8f48759dc06105 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22012131374][ADL-P ADL-M | LP5] Enable LP5 DRAM DCA

[Feature Description]
Enable LP5 DRAM DCA and run it at the end of MRC.

[Resolution]
1. Enable LPDDR5 DRAM DCA for frequency >= 4800.
2. For DDR5 DRAM four phase DCA, need to uncomment out DramDcaFourPhaseTraining (MrcData).
2. Move the MrcTiming from MrcChannelSave to MrcSaveData to reduce the save data size - timings are the same across all channels.
4. Setup item "DRAM DCA Training" is used to enable/disable DCA training.
5. DCA training is running after MrcEarlyReadMprTimingCentering2D and before MrcRxPreSdlDccTraining.
6. After DCA training, it will run the MrcEarlyReadMprTimingCentering2D again after MrcRxPostSdlDccTraining.
7. Run the DCA training at the end of MRC.

[Impacted Area]
 LP5

[Register Impacted]
 DRAM

Hsd-es-id: 22012131374
Original commit date: Mon May 17 23:29:17 2021 +0800
Change-Id: Iddb9d7ff764e7ed80912eb2c9af56917a74d0009
Original commit hash: ac1cb49f81d5e9e34cecf643c0fa2f890ec27b86

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2019f051a23753e19cdecf933d1c74d8c6dad253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2447_00

Hsd-es-id: N/A
Original commit date: Sun Oct 31 08:50:44 2021 -0700
Change-Id: I4724befb3ffbd6e04b697f1e93dcc6b1e73963d7
Original commit hash: f6941b3fbe0086589c90373fcbc4db3fae48400e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba0a7c0d87a6ee04909046764e3c9fbe94b40bc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.3

(cherry picked from commit 8a8f28dbe215b31a9e65408298639448566541e7)

Sun Oct 31 14:38:55 2021 +0000
Original commit date: Sun Oct 31 14:38:55 2021 +0000
Original commit hash: 844c575482ed9f4bf3b5151caa87b71b1797fedb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbc78441ac94543a3e946a737d09311caa7975a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015082080][ADL-P ADL-M | DDR5] Optimized Power Setting for DDR5 2000 on ADLP

[Feature Description]
Optimized Power Setting for DDR5 2000 on ADLP

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
  rxbias_cmn_biasicomp = 4
  rxbias_cmn_vrefsel   = 5
  dqsrx_cmn_rxmtailctl = 0
  dqrx_dq*_rxmtailctl  = 0

[Impacted Area]
ADL-P ADL-M DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015082080
Original commit date: Tue Oct 26 12:53:02 2021 +0530
Change-Id: I3d44941e3727f958ea5c8f7793edb560f82f675b
Original commit hash: 93a38d84f6042ca2f0bbbabce30c8d19d3373ec8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0c140eed17d1de1cce77d7cab61f0e4b283f9291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 30 21:58:47 2021 -0700
Change-Id: Ica803101274be29301f262f147dc0f55647e4f24
Original commit hash: 5e21dd773f6b79a7748548b52827a8dbdc05b8df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d3b434a435f273d684122a938e2bb26beaf8f82d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2446_00

Hsd-es-id: N/A
Original commit date: Sat Oct 30 08:47:38 2021 -0700
Change-Id: I3a18a6aaefe2f959e81089058cc23231d3b50e76
Original commit hash: db9564761275793c61d62394c1bc70e973f8aeff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 193ea50341c03e979703fd32d25800d444e39b04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:11 2022 +0530 
-------------------------------------------------------------------------------- 
Add D3Cold status mask for PS_ON decision

Assert PS_ON#  only when all PCIe AIC devices in CEM Slots are in D3cold

Hsd-es-id: 16015039058
Original commit date: Tue Oct 26 18:04:57 2021 +0800
Change-Id: If1713b0a8231778308f60019a9743c3c64906393
Original commit hash: ed0706d2e27678f1707bc66fca5a58b44595e705

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: e7f67943ec75c00347bb832b15cf9589aa530551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 15010165457
Original commit date: Fri Oct 29 12:32:20 2021 -0700
Change-Id: Ib2ae7c0599bd1d0f17c4bd161993032f64043646
Original commit hash: 537aa546fd8d4f3576a155765c3856c2a5a4ed31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 7ed985447e50b5f17cce17336350bc3ca72eec37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:04 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSilicon, AlderLakePlatSamplePkg: Add xHCI HSII enable option

Adding option to enable HSII if one hsd desire to do so. Using this may
lead to increase in power consumption.

Hsd-es-id: 22013926476
Original commit date: Fri Oct 15 14:14:41 2021 +0200
Change-Id: I68add100e966c59ae6619836ee27fae966c8817c
Original commit hash: 1864ea78894dd5fce650c1319b0ad20c251a4be1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c

================================================================================ 
Commit: 04c4b4385b85965ff30a67352cb22295f39b0931 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:05:01 2022 +0530 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

This is missing change from previous hardening against TOCTOU attacks.
This change properly recalculate buffer offsets for incoming SMM buffers
for operations where such data is needed.

Hsd-es-id: 18018485493
Original commit date: Thu Oct 21 16:25:26 2021 +0200
Change-Id: I7cf7c2c176d7adedd60642a2d957b2fe2e8a0ba2
Original commit hash: 64948c8ab46469f173f838407d1c2fd0acfcd151

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: ec61d91c80208e490b79ab66838149da6787b932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2445_00

Hsd-es-id: N/A
Original commit date: Fri Oct 29 08:50:26 2021 -0700
Change-Id: I8081085a21804ce781126354aa9de9252adf2c1e
Original commit hash: 6dab60fb569cea948279936be78b578fd3b6ac2b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c4a2b611592b227a777564bc15d597016123e37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.2

(cherry picked from commit e25f8c92e353576719ab44f118e0e065bdf3462c)

Fri Oct 29 12:02:41 2021 +0000
Original commit date: Fri Oct 29 12:02:41 2021 +0000
Original commit hash: 5edd7ee94bedeee35ae685c92f28facd7745152f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d3b534091835681e576a66326eb4c60fcd81f55d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable Lpmode3 and revert idle timer count value.

[Issue/Feature Description]
Disable Lpmode3 and limit lpmode to Lpmode2.
Revert the change of updating the idle timer count to (0xffff).

[Resolution]
Current settings required:
a)Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0 to prevent entering Lpmode3.
b)Revert back the idle timer value (pm_sref_config) to (0x200).

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC [X] PHY [] Both []

Hsd-es-id: 16015079058
Original commit date: Thu Oct 28 12:20:27 2021 +0530
Change-Id: I22d94dcd25e9594fe3e65394cc79cdf91161bf30
Original commit hash: 4e8bc6813ebf485a1619c9fd09971e5360125d6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: a2d900b978a0b9dcf16a19ee401a7123d06dc7b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:50 2022 +0530 
-------------------------------------------------------------------------------- 
Fix external PolicyCheck build
 - ConfigTdpLevel policy been moved from Postmem to premem.

Hsd-es-id: 16012936585
Original commit date: Fri Oct 29 14:47:46 2021 +0530
Change-Id: I394c1bf406a864c1baaf4049e523de9b59158cd8
Original commit hash: 74f57b4582100f96d11c47390c6ca4639acec04f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h

================================================================================ 
Commit: 7ffdb213f3c12ab0872ab8743d11242e92a2f4d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Enabling AUX Override on Type-C Port1 (TCP0)

   Configuring E22 and E23 as :
   a. Gpio in default GPIO table (single orientation)
   b. Native pins in AuxOverrideIOM (flip orientation)

Hsd-es-id: 16014419991
Original commit date: Mon Oct 25 15:28:44 2021 +0530
Change-Id: Ie89ca16609a48558e3136dc9f63c4080230070d5
Original commit hash: 6c6cd74675fa560b3cc7eda14820f46f9c6f834e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 446decd457a21bd1eb47cf37dea5d20cb4b7279a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 29 01:28:56 2021 -0700
Change-Id: I6028fe925532efcd60779c8dfa7bc5835071a4f0
Original commit hash: ae6790164769e01a823e9089719d7f4e042f0f50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a1a24c9b5d27c63b544093e115cfc7fcc4c9ce27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:41 2022 +0530 
-------------------------------------------------------------------------------- 
FSP BIOS overriding softstraps even though mailbox communication for reading straps was erroneous.

Even if CPU Softstrap read from mailbox fails, BIOS is setting wrong Strap configuration.
Instead these should be skipped if the read fails.

Hsd-es-id: 16014944275
Original commit date: Fri Oct 29 11:28:54 2021 +0530
Change-Id: Id31a3803b9e483ab2de77c58b8f51b35ff7e5c0f
Original commit hash: c9be2003847d668ffadaf7c80ee3dc5cd81568e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 63eec9444fe6d5aa46e78e7dca478d32b77abceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] FSP Build date is showing empty in BIOS page under platform information

Problem:
  Recently in Edk2\IntelFsp2Pkg folder, added ExtendedImageRevision and Reserved4
  total 4 Bytes in FSP_INFO_HEADER structure to Adopt FSP 2.3 specification.

Solution:
  1. Currently FspInfo->TimeStamp data was getting from 0x0100 - 0x0108 and we need to shift 4 bytes.
  We should get FspInfo->TimeStamp data from 0x0104 - 0x010C.
  2. Change PcdFspHeaderRevision and PcdFspHeaderSpecVersion since Fsp version is changed.

Hsd-es-id: 15010169227
Original commit date: Thu Oct 28 15:27:23 2021 +0800
Change-Id: I578dce91a7f3596614762e0b46567f2d2308ef9f
Original commit hash: 050be41f810ae865eb3d0127fe3fb4d77276446a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6c08d0018743365ff91acd15abc150e3df97c997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:37 2022 +0530 
-------------------------------------------------------------------------------- 
CpuPowerManagement: [ADL-S] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled - Part2

Fix potential risk for initializing FVID table when P states is less 16 and LPSS

Hsd-es-id: 22013811710
Original commit date: Fri Oct 29 00:26:02 2021 +0800
Change-Id: I1c90ba899b2f32e498bb1392df3e6fdb888a8e16
Original commit hash: 07809273a55d4a2637b0bc4d7e3ee6600a5bc930

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: def0b1db95106586bd498bec98106909ef56da29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Solved thermal shutdown during memory training with lower PL1.

If cTDP down enabled or PL1 Override (lower vs TDP or higher vs cTDP power)  than for both use cTDP frequency - MSR 649h.

Hsd-es-id: 16012936585
Original commit date: Thu Jul 15 20:28:31 2021 +0800
Change-Id: I27c47b6f5ea911097704605be0d9806a8852067b
Original commit hash: 36a0e25985275fc8ba43774fe880309b01773325

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 53c26e0197c56078ec58ce18d3946b53000584fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:32 2022 +0530 
-------------------------------------------------------------------------------- 
Display Mux- provide _DSM for Gfx drivers to change GPIO for display MUX iGFx/DGx

Hsd-es-id: 22013963718
Original commit date: Thu Jul 29 23:16:52 2021 +0530
Change-Id: I1369174bfe1f63760bc88ff144880da19fcb839c
Original commit hash: c709be37e40e49795c9d99aaec696804da2d3bcf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDgEdpFeatureHook.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl

================================================================================ 
Commit: c0a99b5ab9110971b008221d023313cac9fc5453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.1

(cherry picked from commit f887c42ce2b3cd210da20ae90ea9595358c0cedc)

Thu Oct 28 18:14:08 2021 +0000
Original commit date: Thu Oct 28 18:14:08 2021 +0000
Original commit hash: e5a4dbf410e851a7c4722bc77c15126ea63d3693

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3c6f992cbd4f12ea4c0490cd464e1b17034a6d13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:24 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14015412544][ADL-P ADL-M | DDR5][RxFifoChDelay values are too large for DDR5 Gear4]

[Issue]
  Two bytes show very low margin in RDMPR in DDR5 4400 G4.
  This leads to sporadic training failures, mostly in LCT.

[Root cause]
 Initial RxFifoRdEn is too big, leading to FIFO overflow on some bytes.
 The values were tuned to Unmatched Rx, and were not updated once we switched to Matched Rx for DDR5.

[Solution]
 Update RxFifoChDelay_UlxUlt for DDR5 Gear4 to match pre-si values: reduce from 14 to 11 on all channels

[Additional change]
 Speed up CATM for CA Parity disabled case (DDR5 Gear4 only):
  - Reduce SW loop from 16 to 8 iterations
  - Increase CATM coarse step size from 2 to 4

[Impacted Platform]
 ADL-P/M DDR5

Hsd-es-id: 14015412544
Original commit date: Wed Oct 27 17:09:24 2021 -0700
Change-Id: Iae16de89203659b090bf2786cbabfe4e99c6eabb
Original commit hash: 247e347e52f508d52a7873bc4f780249bdee336a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 14e509624cc2050a32019fd84a0e6a773192af6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:22 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformInitAdvanced: Set PcdTpm2InitializationPolicy to skip Tpm2Startup() when BtG already successfully initialized the TPM.

The current implementation is setting the PcdTpmInitializationPolicy
which is only used by the Tcg modules supporting TPM 1.2.

Since Alderlake only supports TPM2.0 BIOS should only configure the
PcdTpm2InitializationPolicy instead.

Hsd-es-id: 22013937010
Original commit date: Thu Oct 28 01:47:56 2021 -0700
Change-Id: I314145e6cc8d49b03a48b02517d98a15e4543162
Original commit hash: b8c18eb34ac1c679088584675aa5cd0c1a477d34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: abca03edbd362ac0575a9893b007a2bd02aae171 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2444_00

Hsd-es-id: N/A
Original commit date: Thu Oct 28 08:50:11 2021 -0700
Change-Id: I018f16b32d43598ea277ca8e4d554418fa0489c0
Original commit hash: 109bde7541701db50ba6ffa394ee954ffe8cd138

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 945b29d87afabdf74897a72d871a5f024eacf62c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][ADL-M AEP] : Add CVF support(port 3) for AEP
Added CVF support in port 3 for AEP

Hsd-es-id: 16015003066
Original commit date: Thu Oct 28 16:29:45 2021 +0530
Change-Id: I8f9bafefd255e64e54b23ec329e71f7938b2ef71
Original commit hash: 484a1642d60b31624dece52cf3a17a0f30bb3253

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 50062db66e4ef8451b67515947ab567231beb52d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 28 01:26:52 2021 -0700
Change-Id: Id96e4cf09c400b3cbb3368fc48dd58f7af46ce1e
Original commit hash: 16d534dc36406c62744c03135e587732b9ede751

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 87c70a92f3ca8986a65799d12df8302fe294dc5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:10 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS (Part 2.)

Hsd-es-id: 15010153499
Original commit date: Thu Oct 28 14:01:30 2021 +0800
Change-Id: Ie3a0cf79a737b4925831b5c7c2377bc611ef4335
Original commit hash: 2fb3c1e07457d3136185f42fe86fe6d61d8e3dbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 8a49c5699ed486c1855c34a9be28b090dae79c3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:08 2022 +0530 
-------------------------------------------------------------------------------- 
[NO_HSD][Update ADL MRC version to 0.0.3.0]

Update ADL MRC version to 0.0.3.0

Hsd-es-id: N/A
Original commit date: Wed Oct 27 23:20:02 2021 -0700
Change-Id: Ied0c7cb113980cd9b148c6e190919d368ad1651d
Original commit hash: 6b34161f2debaf1b51d90e405691aca1f12fa99a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9af4d8ca09a30ad87b67cf13a5573d4652aa5fe1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.247

(cherry picked from commit bdbc71bc19a799a4396929914b622c8dc9750d67)

Thu Oct 28 05:57:13 2021 +0000
Original commit date: Thu Oct 28 05:57:13 2021 +0000
Original commit hash: a5aa40260f8c123801ffb4268307e1318005c4f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 10b282b3c412680255cc7c1b4df40bf1122af409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010136475][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Minimize and optimize the PBD

[Feature Description]
Minimize and optimize the PBD

[Resolution]
1. Put common PBD to per byte delay.

2. Keep the existing PBD and get the per bit margin for PBD calculation.

3. Add the existing PBD and new PBD together and program to the PBD registers.

[Impacted Area]
RX and TX PBD

[Register Impacted]
PHY

Hsd-es-id: 15010136475
Original commit date: Wed Oct 20 20:15:00 2021 +0800
Change-Id: I8ca6ff87a5ea74bfed7ec30e40271832b1554644
Original commit hash: 765948eb6b72f8e2b8c593422e1b41e22709b7e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4d743622e0c5b63975a6d285aa811e06ae828070 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:04:01 2022 +0530 
-------------------------------------------------------------------------------- 
Revert Commits from 1e32b942b534368385d4e9c01e8b7cecae8b5a7d to fa784c96706f97012699a793334be9e70557ed3c

Hsd-es-id: N/A
Original commit date: Mon Nov 15 16:04:47 2021 +0530
Change-Id: Ibda652530531acb00d4a0bbe839e75ed33e9569b
Original commit hash: bbd249bce1f115a73e63e634bb5698b71ae7bcfe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 0fed83ac2290c6dc3f216e5bd14a22a96e227454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:58 2022 +0530 
-------------------------------------------------------------------------------- 
Updating Minor Id for BIOS label from 2443_00 to 2443_01

Hsd-es-id: NA
Original commit date: Mon Nov 8 16:23:36 2021 +0530
Change-Id: Id847b38bd0a8b5f60836baf6b78d535d7e24c802
Original commit hash: 1e32b942b534368385d4e9c01e8b7cecae8b5a7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e350d939f7906a1d75fcf27249ff825ec61ccbc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:56 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default"

This reverts commit 663c731b31758d2efe9a2a1b8b626a73a0754482.
Reason: Observed Cat error when System goes into S3 State

Hsd-es-id: 16015094655
Original commit date: Mon Nov 8 12:20:06 2021 +0530
Change-Id: I803ade0adb6b4d58fb65358753ab88cae538e60e
Original commit hash: fa784c96706f97012699a793334be9e70557ed3c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: a08e3cd30510b79745ef9392c57a48d1fc0b3e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2443_00

Hsd-es-id: N/A
Original commit date: Wed Oct 27 08:48:22 2021 -0700
Change-Id: I88561fd6471aaacd99b6cb3a4807990bf90de0c0
Original commit hash: d3acc505797b958b6c1c7cd2c1d533d69f023d82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 79f95ef607d60a6b3a47eb17894d40207f4492d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 27 01:25:03 2021 -0700
Change-Id: I6e4add7109c64b4e9e509de325cc251c96b8c62d
Original commit hash: 03b2f7e6038e1050f9e2033e858fc5b21ccb58a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da21b6fc190d5635e275565023f469c18f84a60b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Updated sata rework option for ADL-N.

Hsd-es-id: 16014419991
Original commit date: Thu Oct 21 22:58:43 2021 +0530
Change-Id: I2ece8eeb06dae9255b68bee39e03fcd5bab00d0c
Original commit hash: cdf6b57a563f42ba49bb5919eecce5642120429a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: d78e8bd91587cc3df091a541b5d4754559c629b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:39 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP Gop V1041

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:46:26 2021 +0530
Change-Id: I31cdbf594ade3b88e23cf1030a58d41b65d7cf27
Original commit hash: df5378226078a8339067376164e0bcf0faf572da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 4c8d34b8ffa68bab7df5b1be78801003ac0195e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enable iRMS by default

Hsd-es-id: 16015006442
Original commit date: Tue Oct 26 19:37:20 2021 +0530
Change-Id: Ia43072f07362268adcdffa9104a4ff110cd726b6
Original commit hash: 76591de607bd816421edeb60000138a4a70ad80b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 433e655254a080a3afabfeefd84bc3faca9406b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] SAGV should disable for 150W

Hsd-es-id: 15010139956
Original commit date: Fri Oct 22 15:09:00 2021 +0800
Change-Id: I771895db2ab5c973235911b2763e2d3e6ad6a45e
Original commit hash: 41bd97a3fbb1135a1985fe308397c6fca52a0d4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c9d1d231a297d35a6fee1ad92d8fa21dbe7cb0d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:32 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS

Hsd-es-id: 15010153499
Original commit date: Tue Oct 26 16:09:36 2021 +0800
Change-Id: I347127202c5d412be8546c99247f7b4769f32b83
Original commit hash: 2546268e204673abe2e8b571f16bb394aa44234b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 4464ac84618e74561d5ba8ec2aa5b173fb575f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:28 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

- Hid Over SPI support
-- New BIOS menus
-- New Policy
-- New ACPI for THC

Hsd-es-id: 14014941665
Original commit date: Tue Sep 14 15:19:08 2021 -0700
Change-Id: I438e8522cba116f7fee8d56da5aba8fa89776641
Original commit hash: 2a8a2d9a9e576513ec3250a0d20f7e2c2938d2c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/IpBlock/Thc/AcpiTables/ThcController.asl
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 258a7e9593877ba9adc05ff12ee3376b4db0bc0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.246

(cherry picked from commit a93f30c825febad75b06dc890be20b317979c368)

Tue Oct 26 18:33:35 2021 +0000
Original commit date: Tue Oct 26 18:33:35 2021 +0000
Original commit hash: f99b11d48dbbc06b6870b0d8ecf43aba6124eaa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb20714bab6b5975ebf64af629e544dbaa7ed29b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015056864][ADL-P ADL-M | LP5]Optimize Boot Time for Early Read MPR 2D Training

[Issue/Feature Description]
  Early Read MPR 2D is taking more time during Boot.

[Resolution]
 1. Increase step size in Early Read 2D
 2. Change LowVref to 60 from 20 for Read
 3. Change Early Write2D Min/Max for Write range to -15 - +15 for all Gears

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015056864
Original commit date: Tue Oct 5 12:12:45 2021 +0530
Change-Id: I81461492b24f7e699251067e547d2a94ca32515f
Original commit hash: fc91111d4df31d1cd3a00854cb815bf852343fd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5607f90dedd0cf6e0212dbfe7a5062b723a50dba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2442_00

Hsd-es-id: N/A
Original commit date: Tue Oct 26 08:51:56 2021 -0700
Change-Id: Ifc7274efc1fb1c2f98f68a9a19d2ff42ef9f052c
Original commit hash: aed574bf44da0c9c5bcc9744ad48688b85f71e95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 61a3df1cbf5fe7e048d0d2203d98518190d5b8f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 26 01:28:25 2021 -0700
Change-Id: Ic8e035fd0a08dcbaf7cfcd5d5d8f3f8b7624207b
Original commit hash: f49eaa8e34ef2d1a4dc037d13d88e62b98887e14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b625df298ce6e8c4bad75a3e6f5a893fdfe99bb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.245

(cherry picked from commit 0828fe1cd8374439a467aab23ae0e46296f814ba)

Tue Oct 26 07:26:31 2021 +0000
Original commit date: Tue Oct 26 07:26:31 2021 +0000
Original commit hash: 78862f706b2d37873e90bfcf850c23a0fca22682

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dce78ef00fee8cc763f9f2157cb98ea1201c6e02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015049906][ADL-P ADL-M | LP5] Update Memory Clock in terms of TCK

[Issue/Feature Description]
  Update the Memory Clock in terms of tCK.

[Resolution]
  Convert the Memory clock from WCK to tCK

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015049906
Original commit date: Tue Oct 26 10:57:11 2021 +0530
Change-Id: I81301e392acb3f4e10599be974fc6717d64cafb3
Original commit hash: c73a1a7a4e5ebcdb7da5d0d2c88d750f4b798d11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: dcabce2245cf855d392edc94512bfc25642c0684 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix StorageD3 setting base on the Platform/Board type

Force changing StorageD3 from D3Cold to D3Hot should only apply
on ADL-S Desktop platform. Fix the logic.
Using Pcd instead of SetupVolatileData variable.

Hsd-es-id: 15010150223
Original commit date: Tue Oct 26 10:18:20 2021 +0800
Change-Id: I9f6bc09d1b7da763cd6013d1d17ad971604870a2
Original commit hash: 3fa0209a8a02473b2fc36486e5569a754b89cc6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: a27268df7738dc30af15e8da4f23ef89ba0f5db3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:03:03 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL][CVF] Update new ACPI HWID for Cloverfalls

[RPL] Update new ACPI HWID for Cloverfalls
Cosmetic Changes for Virtual Devices used in CVF USB Mode

Hsd-es-id: 15010140915
Original commit date: Thu Oct 14 14:50:06 2021 +0530
Change-Id: I14d707d52b5427346cc936320c738b8ea20e99ef
Original commit hash: 15f57e94e58fb0a25f5173be3506e14a96182c08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 975577b8f28decd981781b7541baf3147fc7fd16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.244

(cherry picked from commit 731e668d7253a06e7712b987599202cba1157779)

Tue Oct 26 03:04:01 2021 +0000
Original commit date: Tue Oct 26 03:04:01 2021 +0000
Original commit hash: cb19c7d1a3a18b0e601d749db2d15812012674e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e932940237e300020bab55f38ad526bd53b233ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:56 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/EC: enlarge the ECMD stall time

ECRD read will consume 900us in Linux kernel while consume 2000us in
Windows, stall 20us between ECRD will cause the EC starve to handle
the ECMD in some case, here enlarge the stall time from 20us to 200us
to have the EC had chance to handle the EC command.

Stress test shows with the change, the ASTR issue will not reprudce.

Hsd-es-id: 1509862869
Original commit date: Thu Oct 21 22:50:38 2021 +0800
Change-Id: I121eba9a45367dd9d3a6fb025568f9a829dcc240
Original commit hash: dd2cb9becf7596bcad2634cb56b5ec3103996827

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: c25c4150e17e24271c075c59a64cbacb7b9e2b45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:53 2022 +0530 
-------------------------------------------------------------------------------- 
[change_request][ADL-S ADL-P ADL-M | DDR5 DDR4 LP4 LP5] Add support for LP5 to CalcRxDqOdtAverageByteImpedance and update ReadODT training

[Feature Description]
 - Add support for Lp5 to CalcRxDqOdtAverageByteImpedance
 - Merge code of ReadODT training to official MRC from EV

[Resolution]
CalcRxDqOdtAverageByteImpedance should use this formula:
Adl mobile will always be in OdtModeVss.
DQ, DQS, ODT Ron Groups (DQ Tx Type):
    Vref_pupcode = 192 * Rext / (Rext + Rtarg_pup)
Since the pulldown strength is relative to the pullup strength, the Vref/Vsupply ratio is always 0.5.
Vref_pdncode = 192 * 0.5 = 96

[Impacted Area]:
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [] PHY [] Both []

intrnal only:

Hsd-es-id: 1309188951
Original commit date: Thu Oct 14 14:27:22 2021 +0530
Change-Id: Ie52180ad0e6a034f76b152439f61677181e293e4
Original commit hash: 70645e5158cb2a18c0db13f1ce7abe42ba7f1a03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e888570ecaf9b391cd750f0857805c9cf04312c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:50 2022 +0530 
-------------------------------------------------------------------------------- 
TXT/AlderLakePlatSamplePkg: [ADL] DprSize of CpuSetup maybe always grayout

Resolution:
In CpuSetup.hfr, CPU_SETUP.DprSize is grayout by NOT ideqval CPU_SETUP.ActiveCoreCount == 0.
Please also check CPU_SETUP.ActiveCoreCount.
It will be grayout when Txt == 1 and its default value is 0xFF.
We should change to "OR NOT ideqval CPU_SETUP.ActiveCoreCount == 0xFF" for DprSize.

And as there is no dependency between HT(hyper-threading) and TXT,
setup file is updated to remove this dependency.

Hsd-es-id: 15010122979
Original commit date: Wed Oct 20 18:13:29 2021 +0800
Change-Id: I4afd6b0bddd38f8ae5852991ba7db5c6b5d6e72e
Original commit hash: 44e93bf3e169614dc7d25fafd6a518d1fb68e41e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 6cdb9f5f0a734e82f4817e9382f9377115d40f14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.243

(cherry picked from commit adfbd6191374a5f063fe4fd481dc75e68bdfa454)

Mon Oct 25 23:50:55 2021 +0000
Original commit date: Mon Oct 25 23:50:55 2021 +0000
Original commit hash: 9dccdd11d98ee79be66f9aa23840326a7d64a9ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3d1f95daa765a3fe042c62ccff4d64675495f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015047300][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update BwSel Calibration threshold value to 2

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with current 'software closed loop BwSel threshold' value of 4.

[Resolution]
  Reduced 'software closed loop BwSel threshold' value to 2.

[Other changes]
  Fix 'Outputs->MemoryClock' value in McFrequencySet to reflect right Memory Clock Speed.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16015047300
Original commit date: Mon Oct 25 22:10:41 2021 +0530
Change-Id: I9c2d128f92c95d1b3524a95cd377f306a088ea50
Original commit hash: b1be816b06acfd6ac22490d2f7ffed2a22b0eea1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 291473e99baf901f28b41f9cbba8d4470065989e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2441_00

Hsd-es-id: N/A
Original commit date: Mon Oct 25 08:49:36 2021 -0700
Change-Id: Ibe646a8171ff9129f9627340e7241b77bfd19601
Original commit hash: 27555e18fb52b09bc8a76f1e436c278276d875d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 723925920568ca42251816284718eda6b472aaa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.242

(cherry picked from commit 0f883f23a054aad6c57e93dab5b1370be0c7b2a1)

Mon Oct 25 08:55:41 2021 +0000
Original commit date: Mon Oct 25 08:55:41 2021 +0000
Original commit hash: 08e72bf84adc699d1805066c724f404e4a03dc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b4264721a9b97dc321ec75b76a3785b51ac545d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:36 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-P][CVF] Added USB Port support for CVF USB Config

Added USB Port support for CVF USB config
Cosmetic change for ADL-P

Hsd-es-id: 16015039169
Original commit date: Tue Oct 19 23:50:59 2021 +0530
Change-Id: I3e05109edd2fb8a644c7f438d8d300aeae7f1cfa
Original commit hash: f8ef319224ffebc8b7af79e1f86a493699112a16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: ef4de9dac96e50b661889308a4238806e76a2a94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 25 01:24:58 2021 -0700
Change-Id: I28801244e57cee797e86b2d88109d2347c077211
Original commit hash: 52e1a82b1392e62276339375ca2500522ad0640e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 04e74a1914a434e2c96c2b7e8fb143a769703250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010149123][ADL-S ADL-P ADL-M | LP5] Use default DQS DCC value if the eye width is 0

[Feature Description]
Use default DQS DCC value if the eye width is 0

[Resolution]
Use default DQS DCC value if the eye width is 0

[Impacted Area]
DCC, WrT

[Register Impacted]
PHY

Hsd-es-id: 15010149123
Original commit date: Thu Oct 14 22:11:52 2021 +0800
Change-Id: I8e65d907391c9c30ddd8990f3b26b3c85d4d9cd4
Original commit hash: 5eae3fd9622c689c884606740cd254f747cc5c4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c31229f0cc7e8dd43c2ab60ae862514da22fb166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:28 2022 +0530 
-------------------------------------------------------------------------------- 
Fix SLE issue

Hsd-es-id: 16014975243
Original commit date: Mon Oct 25 12:28:00 2021 +0530
Change-Id: I6378c903a07c767658f40e9fa8986d6dac5d1cfc
Original commit hash: 05d705a47c252ff2204d14736cc4e7024749b58b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h

================================================================================ 
Commit: 311cf2bfa4a2a02e10e03d1a45cd291aa56b538e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]on disabling PCIe root port with device connected , controller will not power gated after G3 blocking S0ix

Updated the function disable flow according to the latest bios writers guide recommendation.

Hsd-es-id: 22013966715
Original commit date: Tue Oct 12 14:56:25 2021 -0700
Change-Id: Ia2486f8319e13112a474a52381bf001f66469057
Original commit hash: b46b4f7ad8604a9e2dcab2799cb9fe605e4a0729

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 0b5961fe3315166c1f181c75c037725dc536d7fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:23 2022 +0530 
-------------------------------------------------------------------------------- 
DGR:[ADL] Changes to access SUPOVER_STATE_LOCK MSR only for VPRO

Modified code to access SUPOVER_STATE_LOCK MSR only for VPRO.

Hsd-es-id: 16014994929
Original commit date: Fri Oct 22 13:17:10 2021 +0530
Change-Id: I85ef61eda2569ed6833948e8aa7b52549ab8b004
Original commit hash: 1f727ca1eda4c0ea803f85b9d13d456113493a35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: d0a1dd1359ca42617ac31ad48b671fd602beab9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:20 2022 +0530 
-------------------------------------------------------------------------------- 
GGC change for TXT issue

Hsd-es-id: 16014975243
Original commit date: Fri Oct 22 21:25:19 2021 +0530
Change-Id: I48db763e63651044081d5106e96ea394a638d599
Original commit hash: 37f90b397b6856d1cbce817000d63ccf628ae84f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h

================================================================================ 
Commit: 3b89fca1b0ef655109c1c68813b984bac6e7913b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.241

(cherry picked from commit 464b7193a5720d030c07aa8aafda161f72dc0c67)

Sun Oct 24 17:09:51 2021 +0000
Original commit date: Sun Oct 24 17:09:51 2021 +0000
Original commit hash: dda3661683efb9b056759af27a8148b6accbd0ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c6aac355d2ea4ffa5682cfee94c9735252ed99a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015035826][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable opportunistic self-refresh for ADL-P memory techs.

[Issue/Feature Description]
Disable opportunistic SR for ADL-P/M across all mem techs.

[Resolution]
Disabling opportunistic self refresh by:
a) Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0;
b) Set SELF_REFRESH_IDLE_COUNT as (0xffff)

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC

Hsd-es-id: 16015035826
Original commit date: Sun Oct 24 17:10:08 2021 +0530
Change-Id: I35975d6c1ad6b65c300c177d521fb88ebf73067e
Original commit hash: 87c4a39626eaa06d2718ee1cf5b00c37f4a65dda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 9506d35bfe386c7354e7236258e67949d6937832 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2437_00

Hsd-es-id: N/A
Original commit date: Sun Oct 24 08:47:28 2021 -0700
Change-Id: I1c698dc0d16070e526c29627f89ea9dd2ea1e2f0
Original commit hash: 1aa978ab783b2f948f2f41fb2aa9768d602ce60e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: efaa1721fb51d0c63187b2b91c5a1a9314c4a662 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.240

(cherry picked from commit b1e854fc0de031e51d5fa855fa0e23922c4090a5)

Sun Oct 24 09:46:15 2021 +0000
Original commit date: Sun Oct 24 09:46:15 2021 +0000
Original commit hash: d266f921d1aa4e198cdae6b9c6d75bc4dec5fd97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7dc72655ddb02f1a56250031b7a6c2ab7ec93c96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:07 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration""

[Issue/Feature Description]
  The change was reverted in 2.229, but later, FV showed it's not caused by this change, so, add it back.
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: NA
Original commit date: Sat Oct 23 23:52:42 2021 -0700
Change-Id: I7a3ab6030716a6efd34b2a15978331d21e4f4f44
Original commit hash: ae7990b4a86c7c681aa5e3173c7d6353620685f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c8ff01e5fcf24bfab87c972b2a3d8c8d8a76f7e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 24 01:24:06 2021 -0700
Change-Id: I7d47d25e785088f00fef81dcafbd92da08009dc7
Original commit hash: 42c21f7b76270e9ff3c10c210d6c2bbf63294190

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 30fef8a3f2ab28cb7e2794dff74e4b6a7f0e58bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:02:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.239

(cherry picked from commit 651fd9c38be0a218c58722032320f99d6584f1fa)

Sun Oct 24 05:38:25 2021 +0000
Original commit date: Sun Oct 24 05:38:25 2021 +0000
Original commit hash: 58dfd327a0d4fc429910d2e37fde1297f93322b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bf84a763777fb28e47701fc6ac4abf73728a1bde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP5] MRC RPQ and CAS Clubbing Configuration Change for all LPDDR5 SKUs.

[Issue/Feature Description]
Configuration changes for following MC scheduling features to be done as per PTP team's recommendation.
1) RPQ Request Merging
2) CAS Clubbing

[Resolution]
mc_scheduler_mem_sb.merge_req_reads_pq_0_0_0_mchbar.enable_rpq_req_merge = 0
mc_scheduler_mem_sb.sched_second_cbit_0_0_0_mchbar.disable_cas_clubbing  = 1

[Impacted Area]
LPDDR5

Registers Impacted:
MC [x] Phy [] Both []

Hsd-es-id: 16015017766
Original commit date: Thu Oct 21 13:15:12 2021 +0530
Change-Id: I4a9a3cb3bd6fd6317df3f7549ca92a1f48a2aa27
Original commit hash: fd0c2ea828af00268f85d148cba0d0d36d8c5cce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: e1d915cd3ca25455226cf459502cb588a15c529e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.238

(cherry picked from commit d79f4ed0858590582da129792f1eb17859fd40f0)

Sat Oct 23 17:24:14 2021 +0000
Original commit date: Sat Oct 23 17:24:14 2021 +0000
Original commit hash: 21ee28066be58d3adad8328648613c767d2e13d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 14bf79984c9a7f8cfb7fd8cb4f43c6340decc2aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16015034159][ADL-P | DDR5] Tune Clock Alignment for 4400 Gear4 also Disable CA parity mode for CATM on Gear4

Issue:
 Two bytes show very low margin in RDMPR at 4400 G4.
 This leads to sporadic training failures, mostly in LCT.

Root cause:
 CA bus seems to be unstable at 4400 G4 with the current CCC clkalign settings

Solution:
 Change CCC_CLKALIGNCTL1.clkalignd0piclkpicodeoffset from 0 to 128 for DDR5 4400 G4 only.
 Additional change -- disable Ca parity mode for CATM on Gear4

Hsd-es-id: 16015034159
Original commit date: Fri Oct 22 22:13:10 2021 -0700
Change-Id: I147be7487848e8dfc263317556bbc1591c88ad9f
Original commit hash: aee0c96fa0fe92a7ee6b4996df3da24c08bbb09f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4bc712c61fdad17e07b229678a6a38d340489841 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2436_00

Hsd-es-id: N/A
Original commit date: Sat Oct 23 08:50:11 2021 -0700
Change-Id: I9efda3210286bbd5d434081c95089e168a838268
Original commit hash: 449daf14a7406d7b4ef08d7dc647f4269b624e4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1cc7f4639c1c26d34a415ada283af07a8f6e07ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 23 01:24:23 2021 -0700
Change-Id: I222535acceef1bfcd152c100696faeabddada3e9
Original commit hash: 36731653a29882c992f0856e7c40bb4dd4ab87aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3ababb5951619f6bf3709be7ab5b76075a3478da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_01

Hsd-es-id: N/A
Original commit date: Fri Oct 22 08:50:17 2021 -0700
Change-Id: I22c91a11333732c44608df81a7bb9f8868b19bc9
Original commit hash: 8e7f2b2ada70a7666a63cb32380c9f2854319b71

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 21cc8001f986b97625ad5f633649bdefce44df5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] Enable Closed Lid WoV with lighting support

Adding bios support for default enabling of Closed Lid WoV
with lighting support.

Hsd-es-id: 16015017084
Original commit date: Thu Oct 21 22:09:24 2021 +0530
Change-Id: Ife664b4c7f35279dfcca6557dfa9df292f728ae3
Original commit hash: 3d557cda7afba7912198c5742574a3e9dcf4f4e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: cc6f72d220d390502e1300f7f70093ee630e1647 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] Declare _UPC and _PLD in TCSS XHCI HS01 port

Declare _UPC and _PLD in TCSS XHCI HS01 port as not visible and not connectable because HS01 port is actually not functional.

Hsd-es-id: 16015013840
Original commit date: Thu Oct 21 13:57:09 2021 +0800
Change-Id: I9a3913305e77094e2e26f56c8d8444231e425c4d
Original commit hash: af540c2a06158cf8b39304973e2fd8898360cd3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 84298139e5584f3ce51d1be0ddfb9a726ed08a1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_00

Hsd-es-id: N/A
Original commit date: Fri Oct 22 02:54:11 2021 -0700
Change-Id: I8c424a235683b8e6647452a885fae4f0e7b96e09
Original commit hash: cbeed840dd3b8c117b0d876bda74f5e486faca8b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 52fa372110a37810316d4c0e32ea12911f03e7e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:27 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: Without Erasing SATA SSD, SUT is Booting to OS directly when triggered with Real mode.
PlatformPkg/RPE: Report BIOS status is not correct in AMT_86 of PETS test case.

Issue: 1. SATA frozen bit is set, and board doesn't assign sata power pin to power off sata due to it requires HW reworked.
       2. BIOS report success status even SSD authentication failed.
Solution: 1. Remove storage device gpio power pin assert/de-assert code since it is very board specific change.
             Provide a SecureEraseHook to skip G3 cycle if OEM has method to reset storage device power.
          2. Directly return Access Denied when OPAL password authentication failed, and update BIOS status based on the result.

Hsd-es-id: 16014822514, 1309117960
Original commit date: Fri Oct 8 17:35:24 2021 +0800
Change-Id: I878982917302c8995bb98b227bd438a6b087dec4
Original commit hash: 3e30b0bd298d0c32b21995223e7d29da637ccbaa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: db4d0870ef4f9603fb33e24924a17c7c8ffa7092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 22 01:24:07 2021 -0700
Change-Id: I4e7739688a8e37d95e65a485fd8316a09d37ec28
Original commit hash: 002d584bdd25ef7b3d99ab6fcdf0f64ca50bcae6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d44e8d32b114678fc16ffe54f594c65063808089 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:22 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Support Multiple FwUpdateLib in single BIOS

[Description]
In single BIOS support different generation ME FWU Update.
To differentiate ME SKU/generation using different GUID.

[Change]
1. Generate the four GUIDs for different generation or sku
   - Lp_Cons : 1AD8F003-222E-4FD3-A9D1-B247A0215D9B
   - H-Cons  : D9083D94-44EB-4846-9BDE-319E6E51C481
   - Lp-Corp : 79EFDF41-DF5E-448A-BAAD-7EEBD5513DC1
   - H-Corp  : EF669ACB-AA19-4698-A0EF-5BC4D13716FC
2. Identify PCH type in PlatformInitAdvanced to install specific GUID
3. Add the FWUpdate library different version for different generation
4. MeFwuDxe: FwUpdateLib instance for different generation
   - Produce the gMeFwuProtocolGuid
   - Only one instance in a platform
5. FwuOnProtocl: Wrapper to locate correct FwUpdateLib instance
6. Upgrade the FwUpdateLib to 16.0.15.1545

Hsd-es-id: 15010117663
Original commit date: Wed Oct 20 23:18:02 2021 +0800
Change-Id: I6d3e2b1f76943fca2a6633a5bfd805ee6a3750f4
Original commit hash: 05d9bdfec3d5424840adc8d927a60f2d8d5d2c41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen16Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen17Dxe.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: ec7f0f4937e4d229b650b1e592bac29faba31209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:18 2022 +0530 
-------------------------------------------------------------------------------- 
Fix the issue PMAX device option not expose in ADL-SBGA DDR5

Previous condition check - "#if FixedPcdGetBool (PcdAdlLpSupport) == 1"
exclude SBGA platform, which DDR5 board is also designed with battery

Hsd-es-id: 15010088265
Original commit date: Sun Oct 17 10:23:33 2021 +0800
Change-Id: I15eb02bc6b1c90caf4412f3c7fc54be8c89c90b1
Original commit hash: ff76c3344cbc850d9759f3d9ec31398e4affabba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: a94e2e28c9e2c546bc836029c1b11a8a880ae723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:16 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry.

BIOS have to configure dTBT CIO_PWR_EN GPIO and dTBT SLOT_RESET GPIO as
 Host_Deep_Rst to prevent glitches happens due to restore of GPIO config
 to default value during Sx and reset cycle as GPIO were configure as
 Platform_Reset.
Now as BIOS is programming these GPIO as Host_Deep_Rst, so its value
 will remain same even after Sx and Reset Cycle. Which means last value
 of dTBT was OFF state will still be mentained even after reset/S3/S4
 Cycle. So now BIOS have to take care of dTBT GPIO ON processes manully.
 Which mean enabling those GPIO during BIOS boot phase. In this case
 BIOS has to add 10ms delay between dTBT CIO Power GPIO Enable and dTBT
 SLOT Reset GPIO enable to follow dTBT BWG requirement.

Hsd-es-id: 16014877758
Original commit date: Fri Oct 8 13:16:43 2021 +0530
Change-Id: Ic313837f1c23591b69b0cd27f03fbb40b5acc07c
Original commit hash: f4df2808746e1641b24c28a832668a92086fcd48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 09faf049667a6c7646a10006d309f95dc1193532 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22013819456
Original commit date: Tue Oct 12 12:18:32 2021 -0700
Change-Id: Ifc24949cecdf0ad3f6d16ae9e3f649d654ccc7aa
Original commit hash: 0f8f06d85e2c362148f73c21e2451af606092223

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: d73b06e06bb8b4805422c25fb170bfea9268b4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] CpuPcieWaitForHwEqDone() will always time out when using more than one CPU PCIe Root Port

Hsd-es-id: 22013671260
Original commit date: Tue Oct 12 19:52:18 2021 +0530
Change-Id: I250a39d154ce30c437d08c6e0eb7e9990d267764
Original commit hash: d52a49f7fd05056caa3480b34204edc24bff890d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: ed3ccab1c309d621afc98807815e177a32ad6701 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2434_00

Hsd-es-id: N/A
Original commit date: Thu Oct 21 08:49:41 2021 -0700
Change-Id: I3eacc138b94db0159b0d3d30cde7c796fcaaf3d6
Original commit hash: b3186fbd298f89127e58352100e57a026233566f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a2b29db14a8dfb398b5612e66397472cf1596ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:01:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PS2 Keyboard option must be disabled by default in desktop

Setting PS2 Keyboard disabled by default in setup options in all desktop skus except when game mode is enabled.

Hsd-es-id: 22013741455
Original commit date: Tue Oct 12 17:25:17 2021 +0800
Change-Id: I13baa8ccf5dadd02e3a2a424f3c15a513125d820
Original commit hash: d52d3fd84d8b12fe1962391c037f5273298e0a8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 68084dff14f5e106185d53acac2b181d462954ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:58 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000015

Hsd-es-id: N/A
Original commit date: Thu Oct 21 11:57:54 2021 +0530
Change-Id: I2d6e57876bd4ea9ad2800afb46036b829c13502b
Original commit hash: 4bce89b6518a269538e079f5666ca1b427e19044

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 47b6d7d26b0738ecf646d10f6be44cb8117f2428 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030e

Hsd-es-id: NA
Original commit date: Thu Oct 21 14:11:16 2021 +0530
Change-Id: Id03e559b0a201eaa47e5fad11ce9fef91429340c
Original commit hash: cce8eaa3c4351b1f1fd05c87b217138c4b50d87e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3519dded24536fc8c0946b69e3939e264bd103d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 21 01:24:28 2021 -0700
Change-Id: Ibdadb13154fc02f44a82c7aa2609ff36ed8d7a66
Original commit hash: f94b3dea60fb90ca13828d0ae7012f305ec9dad5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 450e286f8227b79050baa2581487d50fbd9d9f29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:47 2022 +0530 
-------------------------------------------------------------------------------- 
Change in Per Core Disable Implementation.

Read the Core enable BitMask from PCODE and update the Setup information accordingly.

Hsd-es-id: 22013977020
Original commit date: Fri Oct 8 15:40:01 2021 -0700
Change-Id: Ie568705a872b4ac055dd341e5cb8d1745f1de742
Original commit hash: ee61198774f20b9a1aec6d2431cadc7ad5b0271f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: e1d018171cfa8d20986b74540db0da31545af89a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] add the definition of "all" in capsule build readme and revise capsulebuild.bat accordingly.

Hsd-es-id: N/A
Original commit date: Tue Oct 19 09:22:40 2021 +0800
Change-Id: Id57bfd3a45663ef1d30a2713ba4c68f6c141a626
Original commit hash: 4a755c80709c8ebc62e466e80d0656962bc925ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 26f7f5278c3d76353261384a896fa531eec199fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2433_00

Hsd-es-id: N/A
Original commit date: Wed Oct 20 08:48:23 2021 -0700
Change-Id: I174cf01c71bffca2d88426898c067d23d6a24f7e
Original commit hash: e6b26bdda560f29cc621ea5b92961019468145d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c2da41cacee269b2a66b5dbec8387d489aa6636e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.237

(cherry picked from commit 4728fc28345a6448ba2cb77bf89e15b6ffa639a7)

Wed Oct 20 14:53:01 2021 +0000
Original commit date: Wed Oct 20 14:53:01 2021 +0000
Original commit hash: 086e34c2f7dd6b1ff91d689db7e998d34a732822

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c06125b55c32cf955011be4fd871ac98e4b749a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010120607][ADL-S ADL-P ADL-M | DDR5] Boot time reduction-skip Tx DQS DCC training for freq < 3200

[Feature Description]
1. Boot time reduction-skip Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed

[Resolution]
1. Don't run Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Hsd-es-id: 15010120607
Original commit date: Wed Sep 29 01:30:18 2021 +0800
Change-Id: I8209953e2f518962f639005e6742581c3d9ea153
Original commit hash: cd6a7fbec88766060a835e34b6e6acf8c8dcc73d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: c5ca778d981c0d07505b19e7cbb813f5ec71ffc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][RPE] :Perform coldreset after Reload BIOS Golden Config Action

 -SUT is getting hung at PC 0xA5F with TXT enable and bios reload golden config flow

 -Perform cold reset instead of warm reset as TXT requires a full power cycle

Hsd-es-id: 16014822580, 16014883051
Original commit date: Wed Oct 13 11:46:27 2021 +0530
Change-Id: I75bded4986a212372533f1a275352410360b2bb1
Original commit hash: 44f4b5a6dff5072008d196219d06212fbee045a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: bf49190418fbcdd03e35bbe7bed7a078f02ca63f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 20 01:22:53 2021 -0700
Change-Id: Ic89d95516cabc89bc29ffada7b646c9a8bb02b63
Original commit hash: 49d34a0bcd0c0f49fb1ca8c66e4f48bbcc5ac3d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 64ced4175698161d8c23fd7284d1fa986d90e363 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:28 2022 +0530 
-------------------------------------------------------------------------------- 
PowerManagement: [ADLS] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled

Fix the Fvid Table for EIST

Hsd-es-id: 22013811710
Original commit date: Wed Oct 20 00:21:46 2021 +0800
Change-Id: I2704d162d0c6f70855039a088b2029777c656384
Original commit hash: 5548dc655c3948b78c878e252505512e1bc5c3a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: ae634a5d4788bbc88fab6da863730e1d75e2b9a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:25 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Remove Pch.asl

Pch.asl don't have self build ability.
For related build verify can be taken care by PchSelfTestDsdt.asl, so remove it on inf file
to unlock ClientOneSiliconPkg build failure.

Hsd-es-id: 22013786398
Original commit date: Mon Oct 18 11:08:07 2021 +0800
Change-Id: I8c896bec1a91611e7208914a2652e5740c6db0a7
Original commit hash: 1b9c49e5ed38b1dcd079c0fd0f339ddda9088f68

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf

================================================================================ 
Commit: 5abb5d91eabf81db02ff1f3fcd359b66413b9cf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:23 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS to send Go2Sx on all S5 and WarmReset entries.

For all Maple Ridge (MR) applied to ADL and onward platform - BIOS shall
 send Go2Sx command on all Sx entries (including S5) and Reset.

Hsd-es-id: 1509804606
Original commit date: Fri Aug 27 13:39:56 2021 +0530
Change-Id: If9e718401d0a04447e6993b54e939714509f56e1
Original commit hash: 7cd1e1cccbc3357468ea5ae5ceba43b44d0de131

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 71ed88133f858a143ae9e7c7eec3ab081963cc67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.236

(cherry picked from commit 1b07fe7fecf26978cbb31452eafcf3eaafdf735f)

Tue Oct 19 16:25:01 2021 +0000
Original commit date: Tue Oct 19 16:25:01 2021 +0000
Original commit hash: 47ff1b1d6e086b259c5584d5fb026ca5297cf669

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ae64ffec694f047ea691063b733642b7e4371e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014992554][ADL-P ADL-M | LP5] Enable Dynamic Pi Clock Gating

[Feature]
  Enable Dynamic Clock PI Gating feature for power saving in Idle mode.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014992554
Original commit date: Tue Oct 19 19:06:21 2021 +0530
Change-Id: I48b07ca30dfadd7c9f39eb39bbea505b7a3bb6a9
Original commit hash: c371a34a7de2df67ebe8476026f004c36b1f528a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 21bcca3e9a5a512d1034657e225b916df388ad2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2432_00

Hsd-es-id: N/A
Original commit date: Tue Oct 19 08:50:30 2021 -0700
Change-Id: I0b755b3292aaa6c6b993fb015bfe9669580c943a
Original commit hash: f3b2b56e14a9687599d3a0e0dae47e99a223d0d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 71a1e1e0db6517ef9e7faf802e15aa2d385019a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Change default IA SVID Slow slew ratio to Fast/2
 - Performance improvement through C-state/GV latencies reduction.
 - Setting default Slow Slew Rate to Fast/2 for mobile segments as well.

Hsd-es-id: 16014988804
Original commit date: Tue Oct 19 15:15:57 2021 +0530
Change-Id: I8b706ecade9dc6a77c1a98f3fa862f462b732f2d
Original commit hash: 9e6efc09864bb67126a67e72a70c184c5add771a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 23a97449eeadf80ffae8f5029a97f20ccf38331e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:07 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000014

Hsd-es-id: NA
Original commit date: Tue Oct 19 11:15:13 2021 +0530
Change-Id: I8e2b3d3402c0b81f879d34b3e925e602135f1b40
Original commit hash: 0bf25703ac6325c5af7cdfbd09ae4375b4f24348

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0194dfb3ff76350e11476cd334f75823dcaa65bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/ADL-M][IMAGING]: Modify Cam1 and Cam2 connector gpio setting to GpioOutDefault.

CRD G3 card LEDs are glowing despite all Control Logics and Camera links are disabled.
To fix it, modify gpio OutputState from GpioOutHigh to GpioOutDefault.

Hsd-es-id: 16014926208
Original commit date: Tue Sep 7 14:54:08 2021 +0800
Change-Id: I1d84b9c1fc39ed3f9384f283fe7696bfec0e354d
Original commit hash: b029b7f80229d3b4994a56c2c44bf893c3b2dc72

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 5210160bc0b9c734cdd3a852b9111e02dcd2dd69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 20:00:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 19 01:32:23 2021 -0700
Change-Id: Iaa8110e91813806d40d4f1393cb4ce908134de6d
Original commit hash: fdcfff159618285705a3bffd21ba0a41129978f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2a13bad23c80c38ebf9d517a63f713fc41cb2520 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:58 2022 +0530 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

Hardened SMI handler against TOCTOU attack. Copied data from the Commbuffer
into the SMRAM and used the copied data throughout buffer check and
the operation. It is an update for AlderLake.

Hsd-es-id: 18018485493
Original commit date: Wed Sep 29 14:54:47 2021 +0200
Change-Id: I4011501189307e6556157f22d40d4e58c1f21f7e
Original commit hash: e3042157160df4f9e47b339752c3645327fbaad1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 54430e1bfb27b9918e5ea35f22bb7841c7d6cd46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-M R0 Production patchID 0x0000040e

Hsd-es-id: NA
Original commit date: Tue Oct 19 09:58:51 2021 +0530
Change-Id: I0fec8d66eb08b91ffb377b01ca5dcff1401a26e0
Original commit hash: 0297a96790c1de0c92790210c761e2f7dac39460

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cbe8083bb138446f6e6ff54880b2d340e7962985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.235

(cherry picked from commit 976a8d0263a7c1e01e81485f2093d5fe0e787f6a)

Mon Oct 18 17:45:21 2021 +0000
Original commit date: Mon Oct 18 17:45:21 2021 +0000
Original commit hash: 27c9a354df5986cb18dc5915838646d0a969d63d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7333550cf8e522b299ad1db9eb54f4d8d2b2bad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:47 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16014976617][ADL-P ADL-M | LP4 ] Fast boot fails with MRC version 2.234 on LP4 system

[Issue/Feature Description]
 Enabling the DOP Gating in LPMODE2 causing the issue.

[Resolution]
  Disable the DOP Gating in LPMODE2.

[Impacted Platform]
ADL-P LP4

Hsd-es-id: 16014976617
Original commit date: Mon Oct 18 17:50:27 2021 +0530
Change-Id: I6a1bf722ded09eff1cdbd6562c17c5ef9e2b832b
Original commit hash: ffe5b317c60e2457f8f3d54da4952f806054020c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1116a4356b6652398161a07263e7abc8cdd10234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2431_00

Hsd-es-id: N/A
Original commit date: Mon Oct 18 08:50:41 2021 -0700
Change-Id: Ibda1f725d6e5468c0351cf08eb99e0dd259cf690
Original commit hash: f7fc895038a954bee9c70c0278c4d26a3705c4f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 20dcd6fbb00b36db7c81107ef46eb0e61f17cff6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 18 01:30:35 2021 -0700
Change-Id: I4b090e4a8bac8893048a8c1b314ee0701c653687
Original commit hash: 779c52b247ef512ce1c34ac4df5b1cf85945dcab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5373e1fee170b0735df4307636c5a05886eb5e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:37 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable build command "prep stage2 & bld"

Hsd-es-id: 1309159244
Original commit date: Wed Oct 13 14:57:48 2021 +0800
Change-Id: Ie4fb125c40d6b9fe8b7993376f65ac301105a004
Original commit hash: 1d0deef008203e5a9e2bb0c36512018a905bc233

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 0549d932002d932610bdfde43f120439f2bf7a46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:31 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][OC] Not able to vary [CPU BCLK OC Frequency] in BIOS menu for S19 RVP  + RPLS A0 CPU (QDF:Q1BT) + RPLS PCH (QDF:QYLE)

There is some frequency calulate error that makes the result is 0.
correct calculate method to fix this symptom.

Hsd-es-id: 14015306721
Original commit date: Fri Oct 15 11:58:01 2021 +0800
Change-Id: Ibc5b38ab2f85f0c0d0e8dfe33b4df1a6e370f6e1
Original commit hash: 3bd3a203327c2401fd03aab86433bca99f7779f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 05e7307ab761cef1b1ef8b08b45e34efc64b2b71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:28 2022 +0530 
-------------------------------------------------------------------------------- 
PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default
and configure  VNN voltage to 0.78V-0.78V-1.05V

According to the PnP recommendation, The following settings are
configured for ADL-N and rev0 platforms
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V

Hsd-es-id: 16014233510
Original commit date: Fri Jul 30 13:00:23 2021 +0530
Change-Id: I425dcb334e2c0f627e2118d078b53045703cb636
Original commit hash: 76e123f1ed28e10b936d28c7f3ecc1dc9ca8416b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: 05c6910a524845ccae403094a3729190515e1e07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.234

(cherry picked from commit 9518890ac836b2442040f314ffc893547773643a)

Mon Oct 18 03:20:40 2021 +0000
Original commit date: Mon Oct 18 03:20:40 2021 +0000
Original commit hash: 06c3e70d902d54898a691f488b54d4cfa18bf9b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03ba6312d5390e729f36c050cb5c8400be43e001 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014467872][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Static Spine Clock Gating Enable

[Feature Description]
  Enable Static Spine Gating feature for Power saving.
  This feature will shutdown Completely South Spine.
  This will enabled only on the boards where only MC1 Channels are populated.
  Other changes: Enabling the DOP Gating in LPMODE2

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467872
Original commit date: Tue Sep 28 16:45:23 2021 +0530
Change-Id: I348d6da81a0a7f04df173105fc3a9d0a04fa9c2a
Original commit hash: 848a50b77adbdb354fd26103cba50491bec5ef5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d89078a5667bc32d93bc1403fad10f5c5e5dd44e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS Supports Discrete Thunderbolt Controller Capsule Update

Hsd-es-id: 1509147666
Original commit date: Fri Oct 15 16:46:44 2021 +0800
Change-Id: I063b233062c3b05c54ee8ff42a7d18510e9b3f0c
Original commit hash: 38a1a8e8c5f3f5ea88124be42d9209e2948baed5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DisTbtPayloadConfig.ini
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformDiscreteTbt.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 58221089c896d3a0e034fdc35325511331a24012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] BoardPkg/fdf: Improve the microcode binaries comment

[Description]
1. Improve the description for update the microcode binary file.
2. Always need to put the latest uCode patch in the first priority.

Hsd-es-id: N/A
Original commit date: Mon Aug 2 20:02:21 2021 +0800
Change-Id: Ice48d22d33c899d3d86b4b121cbbb398cbad1b72
Original commit hash: ea134c9b651ab25173adf3e27f7938826d037660

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8c02094b47f427e6cb79bc1d5e9336a11523b3f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2427_00

Hsd-es-id: N/A
Original commit date: Sun Oct 17 08:50:03 2021 -0700
Change-Id: Ibafc73689d8b73ac1cfc5c8eca3e9a54fa2c5d8b
Original commit hash: 8d8cf7ad5ec22ddbf6b0734c3ef91228b677e5ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4297c1e2ff6f32b5c32d907ecda01f1a15d6fbae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:07 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated PL4 update for ADL S 20 46W

Hsd-es-id: 22013963666
Original commit date: Tue Oct 12 11:00:01 2021 +0530
Change-Id: I1c868b15133c049c0c4b8c71ccf8f7504f640a48
Original commit hash: 7ca3aa14b3ec100135e41d142a3a1b53e10455e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 0a895b0836a60c67c6367ab68c2481c67ab91811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.233

(cherry picked from commit 937a6721e4c5e5ee340ec2339dd2a84a18d35d21)

Sun Oct 17 11:23:34 2021 +0000
Original commit date: Sun Oct 17 11:23:34 2021 +0000
Original commit hash: f4b7c7bd06313b9d41fc061539e98f975a965ece

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4bc43d6f97d1c56b735cf007ff80945553bde68a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:59:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014957005][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable DCM in FIVR

[Feature Description] - Enable 'DDQ FIVR PS5' low power state for frequencies up to 5200 MHz.
  To enable DCM/PS5 low power state update 'Vddq Tx IccMax' to below values.
  IccMax = (DdrFrequency > f5200) ? 0x9 : 0x7;

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  PCU

Hsd-es-id: 16014957005
Original commit date: Mon Sep 20 16:25:46 2021 +0530
Change-Id: I16feda925846cd09f126441fdefce48ff8a065f0
Original commit hash: 595cb61605d1e323932f21667d4f96dddbd2048d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 73767c9259372abb617f80606b2ddef7ba943a32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 17 01:23:23 2021 -0700
Change-Id: Icd372acaed3f608d8c6afaf78612e6022943d55a
Original commit hash: 9386eb82c2605bfb60cc704e06efc5815e358640

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 95c3977d3d7a5d51a47dcdba380c3f418b368ce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2426_00

Hsd-es-id: N/A
Original commit date: Sat Oct 16 08:50:13 2021 -0700
Change-Id: I44cf7e6a6084705d42e10f2367ca0b4f4b0109c7
Original commit hash: 5551c9baa17cf928349d64c2a3498dd291e26027

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b99f13ba23cc1885ddd57e811674363e0d154e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2425_00

Hsd-es-id: N/A
Original commit date: Fri Oct 15 08:50:22 2021 -0700
Change-Id: I513b30ec7d4e3c20e8a6e5bae78a13253180f54e
Original commit hash: 311663811994e9e38aada89a3f1c2557aa10745c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 52e5c4debd5e030011f251258c8d27272eb325bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 15 01:23:31 2021 -0700
Change-Id: I2296a3882f8570f7e81420ea26f88de6a644df97
Original commit hash: b64fa595aadfd794152e91a553a141f3e194d5ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0309beb7ea45160c8fde5cd03cb99f8686d11435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] fix the retimer capsule build bug, which prompts ModuleNotFoundError: No module named 'ConfigParser' in GenRetimerPayloadHeader.py

Hsd-es-id: N/A
Original commit date: Fri Oct 8 13:03:26 2021 +0800
Change-Id: Ic86652c1948022c6f1e216672a2f641fc1c37e1a
Original commit hash: 5f707d13b1ba7df9de77c3fc6487d0cf54f7697e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: f93223751545719ae07f5aba0c975f070d79481a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]TBT Retimer Capsule Update Fixed, Function pointer invoked after calling free

Hsd-es-id: 14015175993
Original commit date: Thu Oct 7 20:20:55 2021 +0800
Change-Id: I1b2e1b888fb8ce71829baf4912678748d8516c83
Original commit hash: bc1f94e96e550c5c0ed812679345fdbb7de8ac43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: 2dc290005ee4c71a0eda2408349d8c79699b270f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix HstiIhvDxe.c fencepost errors

Hsd-es-id: 18018474583
Original commit date: Thu Sep 30 15:56:45 2021 +0200
Change-Id: I86a26cd65dcbb5db66b2ec1cf07c054633b06ea6
Original commit hash: 04186d9f855903454bcfaa35548767c76775f8b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: e6c9e08c1890e1910fb595cf39f146a7f3dff406 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:36 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase"

This reverts commit 4ac02cdcf8e9c47686462d101a357c0ce1f44e58.

Facing Hung at DD31 due to this check-in. So reverting

Hsd-es-id: NA
Original commit date: Thu Oct 14 22:42:34 2021 +0530
Change-Id: I3a91e0cf1ff524662e821dda584064b61c84dbc4
Original commit hash: 8979d4dd54178ded1ce3f9321151173429fd11d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 727ac16ba1b7a8f1b2cc0dcfe68c193fe21184e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:33 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2424_00

Hsd-es-id: N/A
Original commit date: Thu Oct 14 08:48:27 2021 -0700
Change-Id: I704c822c4136fe049ef082b9469a47ed8da27d7d
Original commit hash: 3742e01317ed80e12a8d511136ca9d69b7e5886a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 276f6186a29358b1f587580b2b472317fa73079b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:30 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLN Gop
  - Fix for Device ID's for ADLN

Hsd-es-id: N/A
Original commit date: Thu Oct 14 16:14:08 2021 +0530
Change-Id: I7c70059842a4b344304ee2b5b2c71ba1391aa930
Original commit hash: 79dda01242b02ad9da313a14c720b8c701011773

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 8659b53b6931caf699afd527c7a972b02c587609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:27 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/Upd: Add UsbTcPortEn into partial header

Make sure UsbTcPortEn is part of coreboot build.

Hsd-es-id: 16013550129
Original commit date: Wed Sep 1 21:27:03 2021 +0530
Change-Id: Id45afc340bfa8af6f6abf06d303d663451bac254
Original commit hash: 26b41669a69756ac198c0675d37efb0d04abda6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: f087d2a8a451e446e2ba005f51dffce563a7a67a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:25 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Trigger recovery when detecting invalid ACM policy.

This change is specific for 0T profile since in 4/4T/5/5T profile, policy corruption is supposed to be handled by ACM and CSME.

An ACM policy valid bit to indicate policy (e.g. BPM, KM) corruption is introduced in ACM v1.18.0 - Bit 54 in BOOTSTATUS register FED300A0
In 0T profile, this bit is only valid when TXT is enabled in Type A TXT data record.
In 0T and TXT disabled case, BIOS cannot tell if ACM policy is valid or not. BIOS can only do some basic check to cover it.

So check with below conditions:
1. If TXT is supported, do some basic check on FIT table including:
   a. Checksum. b. Type A/B/C existence. c. Type B/C signature (__ACBP__/__KEYM__) d. Type A port info
2. If the check in 1 fails, trigger recovery.
3. If the check in 1 passes, further check if TXT is enabled in Type A TXT policy.
   a. If yes (TXT is enabled), check ACM policy bit.
      a-1. If policy bit is 1 (policy valid), do nothing.
      a-2. If policy bit is 0 (policy invalid), trigger recovery.
   b. If no (TXT is not enabled), BIOS cannot tell if policy is valid or not. Do nothing.

Hsd-es-id: 14014878608 1509218966
Original commit date: Wed Oct 13 10:24:12 2021 +0800
Change-Id: Ifff84cb5179c00023f4585c325f287f29430b6f8
Original commit hash: 512f3c6e03d09b320b147d884266b25619f2c365

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 07c32c5722217efc34b1e954062d68776e2084a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Thu Oct 14 13:43:58 2021 +0800
Change-Id: I499d72ea72115a38372d256cb411427873d2e7ae
Original commit hash: aede912396a7a3f94dcb5bc5679139a0021898cf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5505e4a7c95ba5a75060a8d0c44df3b1a1cb7912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 14 01:25:55 2021 -0700
Change-Id: I2b4c6ce817fb6a2aca573b9fe675dfd78b75f0ba
Original commit hash: 2ae1fe64a2b7e29c71a3ce11e80518b1b166d602

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 994b9567e5ef668e0c8066fe9a873b8ef3b0fdec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:17 2022 +0530 
-------------------------------------------------------------------------------- 
Removing onboard Foxville card setup knob for ADL P/M Platform

 1)Make onboard FXVL by default disabled in PchSetup.hfr
   and only expose in DT SKULL
 2)Enable onboard FXVL in  AlderLakeSBoardConfigPatchTable.h
   and RaptorLakeSBoardConfigurePatchTable.h only for S8/S12/S17/SB1/SB3

Hsd-es-id: 16014920067
Original commit date: Sat Oct 9 16:44:46 2021 +0800
Change-Id: Ia4da0c797a3f8cdbf6a8f617526bdca21c8e807e
Original commit hash: 16555abdc3d9f0a85c116bfc2ac940b506b0b2b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 639c0b14b5e70330f60194bec9caa2a06abce755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:14 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "ADLN: Updating GOP Version to 1039."

This reverts commit 8b229dc755540df54b1966fbcf5b4380532b7e5c.

Hsd-es-id: NA
Original commit date: Thu Oct 14 13:15:56 2021 +0530
Change-Id: Iac52262bdd3d0371f836d88d0866dfb809616559
Original commit hash: 62b88b6a09035c97cc697a6f92b5bfb9298d9dc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 9233bd8f9790407d27ed2dec53081800f66827f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] BIOS support on power meter in ADL-P GCS

Enable power meter support on ADL-P GCS

Hsd-es-id: 16014600573
Original commit date: Tue Sep 7 11:09:54 2021 +0800
Change-Id: I459f75cfc9b0bd47878e7ae092e534d268807d41
Original commit hash: ffceedee166e27362bbd30174b691dc147e14531

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 753baf5a0fccb28eb15fdd0e0b925f3ceb03240c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"

Restore SecureMemoryMapConfiguration.c

Hsd-es-id: 16014644983
Original commit date: Tue Oct 12 10:46:27 2021 +0800
Change-Id: I22e729e658e27b26126a009589f76f9d5b3a4840
Original commit hash: 8171e00d415d5023e7fa8c3ec1ed6520b6deb6e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 996ee56f53f4ba83e3d59e76fa65703113a489d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:06 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
IbeccProtectedRangeEnable <- opened in TGL (IbeccProtectedRegionEnable)
IbeccProtectedRangeBase <- opened in TGL (IbeccProtectedRegionBases)
IbeccProtectedRangeMask <- opened in TGL (IbeccProtectedRegionMasks)

Hsd-es-id: 16013355644
Original commit date: Mon May 24 16:35:11 2021 +0530
Change-Id: Iec72c669adaf0e77025f1cff6364104e2749d5cd
Original commit hash: c8d5116c5f93b9c51608eefdf17fc51381029daf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: cec501702fdef1a7581b7df971ee93dbd7ef39d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:03 2022 +0530 
-------------------------------------------------------------------------------- 
ADLN: Updating GOP Version to 1039.

Updating the GOP Version to 1039.

Hsd-es-id: NA
Original commit date: Wed Oct 13 20:00:24 2021 +0530
Change-Id: I23fffc4dc6a91c4a66e76e43157d1ba9ea5a2d35
Original commit hash: 75eeb55b56a596c3ef0f883218fe1748ad9ea8cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: ebc9c51082c028c850d2426ce9e0dd42f3a9c463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:58:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2423_00

Hsd-es-id: N/A
Original commit date: Wed Oct 13 08:51:17 2021 -0700
Change-Id: Idb451c082d6b5f98598f54b17825ab3c531d89c4
Original commit hash: 966d24c4cc6de96f39b4aa780cbe7c661467e5f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d69c38e91446ffa376c1f9fb99301304a6e2893 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Updated display Id changes for ADL-N Lp5 Rvp and ERB

     1) Updated MipiEdp to MipiHdmi with display id 0x01
     2) Updated MipiExtDisplay to MipiDp  with display id 0x05
     3) Updated EdpExtDiplay to EdpDp  with display id 0x04

Hsd-es-id: 16014419991
Original commit date: Thu Oct 7 15:34:59 2021 +0530
Change-Id: I49a11b3a536fe5d0733f28bf526cacd985e6f12d
Original commit hash: 07b95974714c200a49a9f70710ff57dfb28ec0a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 7f261bf67b1820a34cb1c382f1e1719628faf199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030d

Hsd-es-id: NA
Original commit date: Wed Oct 13 10:44:29 2021 +0530
Change-Id: I059cbd8f5c6f4d0224bc0bbb98ee1850f3b21244
Original commit hash: 0adeb7f8042eae47f6e912b41f49f718d86a3064

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c79069c06279ef4b173f9970351d967f1f3f6be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.232

(cherry picked from commit 81e1051d2b867bbc79ae509a90784e315523cc8f)

Wed Oct 13 08:59:17 2021 +0000
Original commit date: Wed Oct 13 08:59:17 2021 +0000
Original commit hash: 1e7d93bf80b2e652572d6751f1016373d3bbe2dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4df136e0f0061f274a282644e01ada901067376a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 13 01:24:55 2021 -0700
Change-Id: Iaad13481f4748fb16cb3fe2d1d4372aaebe81610
Original commit hash: 130479aab49c88ad53ec50df3c2a46428e2e6131

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bca291bbea4cfd610b8ffb63057439ccb1cd8e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:39 2022 +0530 
-------------------------------------------------------------------------------- 
Missing end of double quotes in UNI file

Hsd-es-id: N/A
Original commit date: Fri Oct 8 18:46:14 2021 +0530
Change-Id: If6a5d5ce59458076aab4dfaf0af004b3643640db
Original commit hash: 84dabbb11457e16c105d8eda304fc333e6396798

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ea6714f28fc228f8d23c0b91faa2444ff9471b1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:36 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitFruLib: Added disabling DIS bit in GFX IOMMU ECAP

Changes:
1. Added disabling DIS bit in GFX IOMMU ECAP by setting BIT17 in IOMMU_DEFEATURE
   register.
2. Other minor changes.

Hsd-es-id: 14015286793
Original commit date: Tue Oct 12 13:48:01 2021 +0200
Change-Id: Ic7bcc99d05eff6cc29028fa804fa15a34a061420
Original commit hash: 5d5581988663f51b88d323081a1126849a9e91a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 186e48ae4f5ee6de575a5d66aebc599aa953d805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:31 2022 +0530 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Wed Oct 13 10:05:20 2021 +0530
Change-Id: I63db688dacadb1dcffc268193c27776f1abeaeb0
Original commit hash: d6bfd50459e277cd3b4a571bf2337a8d43860875

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: adaa0f1135ad68415d089c2aa2653fbc954c41c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:28 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1039

Hsd-es-id: N/A
Original commit date: Wed Oct 13 10:22:23 2021 +0530
Change-Id: I389c244cb862bce7c6da03f445b20c7d23942358
Original commit hash: dfe240f22b93f2b254692b9699a44e9dba73b778

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 8a2a6c70762e75f18878b2114acceb2a3b2bbb2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:23 2022 +0530 
-------------------------------------------------------------------------------- 
CleintOneSiliconPkg/Pmc: ER debug mode should not be set when Energy reqorting is diabled.

Set the ER lock even when the energy reporting is disabled.

Hsd-es-id: 1509994401
Original commit date: Thu Oct 7 18:22:16 2021 +0530
Change-Id: Ib055ad165203f9cad4f4b9ca49a8d4cd8b5b3e36
Original commit hash: 1b64e355116d2d5762ce664d4c25bab125a1ee19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 4361905fb1ce97acff1712b6aa234e3e2b0642da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.231

(cherry picked from commit a3be807b8692b974b49747834108f0edbc2517f2)

Tue Oct 12 20:23:50 2021 +0000
Original commit date: Tue Oct 12 20:23:50 2021 +0000
Original commit hash: 3c79c198c5b568e4082de433557124f4a14b54a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6fce89808e6c0085890e837d5d1ccc65a7cb6a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010083242][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] skip MrcWriteEqDsTraining.

[Feature Description]
1. Skip MrcWriteEqDsTraining per EV recommendation.

[Resolution]
1. Remove MrcWriteEqDsTraining from the call table.

[Impacted Area]
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 15010083242
Original commit date: Tue Oct 12 16:49:49 2021 +0800
Change-Id: I9169de1f6488b2dfb4e17b86b209618ca302b334
Original commit hash: b44acce146239533dfe91cac32d0baa50d1b7bc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: c6eb27edba4db425b697f183b361102be8ecb139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.230

(cherry picked from commit c2c7f37d5a09d868b99f4e617d5210514eb82c47)

Tue Oct 12 16:06:04 2021 +0000
Original commit date: Tue Oct 12 16:06:04 2021 +0000
Original commit hash: 2697469b0df2a68abd9294cb43847f2d219a5cb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c8384f4f6104873e0245f212d16e771d93e2ef11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | DDR4 | DDR5] Add new options to control SAGV threshold and duration

[Issue/Feature Description]
Developers find system always runs at high point when DMB (Dynamic Memory Boost)
is running, no matter if system is idle or busy.

[Resolution]

PCU uses very agressive Threshold 1%. OS might run background tasks
periodically and triggers 1% workload easily. System keeps running
at high point.
MRC need communicate with PCU to use threshold 30% (by factor) and
durition 1ms before starting heuristics down control.

MRC adds new BIOS menu options for that:
SagvSwitchFactorIA
SagvSwitchFactorGT
SagvSwitchFactorIO
SagvSwitchFactorStall
SagvHeuristicsUpControl
SagvHeuristicsDownControl

Currently, user can input the fields from BIOS menu.

Before MRC done, call mailbox to notify PCU about the config, only
when DMB is enabled.

Later on, we might add a new patch to implement the same support to
non-OC SAGV as long as SAGV is enabled.

Notice:
PCU need support mailbox SAGV_CONFIG_HANDLER's subcommand
CPU_MAILBOX_CMD_SAGV_CONFIG_HEURISTICS_SUBCOMMAND,
Param2:
  0~1: for DOWN/UP duration
  2~5: for FACTOR

[Impacted Platform]
ADL-S OverClock.

Hsd-es-id: 1309070270
Original commit date: Fri Oct 8 18:48:47 2021 +0800
Change-Id: I6a3571cf2f53cdcb7ae956b1d5def58d9f0490c4
Original commit hash: 331f3f8225444686a856e9759da967b82797f5d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d1b59a79f107471e76e2eb4abf4b2eefc9ea679b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2422_00

Hsd-es-id: N/A
Original commit date: Tue Oct 12 08:48:51 2021 -0700
Change-Id: I3793a1d65e988d13a8cda41f7dcebb2f0b0917cf
Original commit hash: bc89160397c04421d48b2159933f3af9a2fdee50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5ba2a3a71353aab6c71263db6ecfed3895187688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:57:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.229

(cherry picked from commit e7f946f047edca85571b7c41ff17bf6a7e056ad1)

Tue Oct 12 13:41:46 2021 +0000
Original commit date: Tue Oct 12 13:41:46 2021 +0000
Original commit hash: 0217032f125d5be4ee37130040b2b65b1d45e1d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3aac6d220f8ce84198223bfcef2a93a18e04846a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:58 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration"

Changes:
  BwSel Calibration algorithm implementation from v0.0.2.201 causing DdrIO initialization failures on LP4.
  Hence reverting this change

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: N/A
Original commit date: Tue Oct 12 14:00:37 2021 +0530
Change-Id: I7139199a208a3f2bca6d2f2661b2e8cfa8d5cb3f
Original commit hash: aaada3e55ba5ed73f31d5f7da7258591df06734f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 29f2c85967b245748c1a98bf986be1c1286e9a8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] GT VR TDC Time Window (Tau) aligned to IA Tau

Several lines of description for the change.

Hsd-es-id: 16014911299
Original commit date: Mon Oct 11 19:43:18 2021 +0530
Change-Id: Ifc62939a9eaf7a68595a801100f75164376a1aa9
Original commit hash: 1413b8f53480a5759bc3fb14197739aede2c56c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e5b81f29c8dcab18c476496d87a3a0e19465b721 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] Over-ride default BIOS settings for ADL GCS Audio to function properly

Change the default setting of following items for ADL-P GCS and AEP only.
1. HDA Link = Disabled
2. SNDW #0  = Enabled

Hsd-es-id: 22013923554
Original commit date: Thu Sep 23 11:37:34 2021 +0800
Change-Id: I0055d5c9f5bcc83d1ee4447b73a84679bca1acc0
Original commit hash: 95fea874fb3df4cf1a83166e8813734830af3f44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: fb762387c2da64b660777dbaeea811f8b2afaa58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.228

(cherry picked from commit ebc3f6eab396abc66fd9c71b3c9a24577849cac5)

Tue Oct 12 08:46:58 2021 +0000
Original commit date: Tue Oct 12 08:46:58 2021 +0000
Original commit hash: 91bdd973244923d0953179f9278fcfc2cc55f6e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aac3656fb6e66527110b67afd4a08ab39a55bb47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 12 01:27:36 2021 -0700
Change-Id: I6accc2e202839131ba649b272dffab522d2121b3
Original commit hash: 587301d5721314ac5798fb3859c6a1eaa0b3b36e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4067b14ce7a80a78209e7f201dad5fc5b971ff4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | DDR5] Reg32.Bits.pwr_good_io_type need keep default 0

[Issue/Feature Description]
On re-worked boards for OverClock, some memory modules with specific
PMIC models are installed and system fails at training.

Those PMIC don't want pwr_good_io_type to be initialized to 1.
     R32 [5]: PWR_GOOD_IO_TYPE
     PMIC PWR_GOOD Output Signal Type
     0 = Output Only
     1 = Input & Output

Otherwise, PMIC might power up VDD/VDDQ, then power down them
immediately. Later on, memory training fails.

[Resolution]
1) Keep Reg32.Bits.pwr_good_io_type to default 0.
2) Dump some PMIC register values for debug.
3) Per XMP spec owner's suggestion, don't reset voltage to the
smallest when switching step size 5mv=>10mv. There is an assumption
that step size reg is only a flag and wouldn't trigger voltage change
immediately. Real voltage change happens when voltage registers
are configured.

[Impacted Platform]
ADL DDR5 OC.

Hsd-es-id: 15010012525
Original commit date: Fri Sep 24 00:21:54 2021 +0800
Change-Id: I03b5d5b412574636d2969d97c2df0fb93a2d898b
Original commit hash: 977f363e4f915ad48f38abb98047dfc904a5165d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c

================================================================================ 
Commit: d59de3f3135772b97ee783a3a612e155b86545a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:39 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLib: Update flow for clearing DMA protection in VT-d Si RC

Background:
There is a corner case in which bit0 for IOP VT-d engine BAR can be cleared, then
BIOS is not able to clear PMR registers in ClearDmaProtectionSetByBootGuard.

Changes:
1. Added programming IOP VT-d BAR if it's not enabled before clearing PMR registers.
2. If VT-d or IOP VT-d engine are disabled in policy, then after clearing PMR
   registers BIOS must disable IOP VT-d engine (by programming IOP VT-d BAR with 0s).
3. Added clearing PHMBASE and PHMLIMIT registers.
4. Added dumping PMEN register before and after disabling PMRs.

Hsd-es-id: 14015261917
Original commit date: Tue Sep 28 11:06:24 2021 +0200
Change-Id: Ide9df1ad5e2a00561d2cb492ea17f632f5a71ba0
Original commit hash: 4fdcdaf76daf2658a5d92c8e76f11fa057ea6f64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 28e7e9c91f4bd7bd974724bacdd4d3679b8bdcee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509947118][ADL-N]Should disable MC1 access

Changes:
    set all MC1 channel, slot spd address to a invaild address to prevent the operation of MC1 in the MRC code

[Impacted Platform]
ADL-N LP5 only

Registers impacted: NA

Hsd-es-id: 1509947118
Original commit date: Thu Sep 16 10:38:57 2021 +0800
Change-Id: Ie384d6171eebba09ab0288c22e384f28b3bb30bd
Original commit hash: 3b5d8ae6331614d673672b2e61b29e9ac2615637

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 883cae71e50a34be063dff16c180a46026da28e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:31 2022 +0530 
-------------------------------------------------------------------------------- 
ADL: update RP _S0W for storage D3 hot case

Previously, BIOS set RP S0W=0x3 when storage is set to D3hot. It's
not correct and would result OS auto-PEP treat it as D3cold and
override it

Hsd-es-id: 15010068391
Original commit date: Thu Sep 30 13:13:27 2021 +0800
Change-Id: Ie6f0b045637966c19b74aa60edcac0ff5530fdbf
Original commit hash: 8003c3c8f7f27f49ac9217e2dd1fa9f5d6ccefd5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 70502427df13e2b859b834ee8f82fc7d49e2575f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:26 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID

Added ucode for C0 stepping.

Hsd-es-id: N/A
Original commit date: Mon Oct 11 17:34:13 2021 +0530
Change-Id: If3e0a65f7d5d7acfe5c602060915c7ed4f5f750a
Original commit hash: af5ea5886cca15dde2a28b16c8604d8858922642

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 07766fd52daa8f04fceaf1a2bdc29acd2527994e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2421_00

Hsd-es-id: N/A
Original commit date: Mon Oct 11 08:47:52 2021 -0700
Change-Id: I39479e2877d11cef801039a2054aaf30c544b6e4
Original commit hash: ae5ee2096c047b01fc0e96101897371a62576644

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a440f7f61fc580f24542170e2b1404de1ff61615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fix the External_Linux build error

Hsd-es-id: 16014915144
Original commit date: Mon Oct 11 18:56:00 2021 +0530
Change-Id: I132e10329602cb08977d96c380238da9e06d7793
Original commit hash: 31478e9c7cef65143a7959021e4758b18cef6ade

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 3f67553ae153269ee89248439a60d4597b0f432a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Added new microcode for ADL-P L0 Production patchID 0x0000040d

Hsd-es-id: NA
Original commit date: Mon Oct 11 11:38:39 2021 +0530
Change-Id: Ia4cef800ca0f4244910ad94747070b645fcc78ec
Original commit hash: 885792ccb09d22ef80e0496080ab9284ede34860

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d4554602419f27bed18d13aa4a9ff20cd737706a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 11 01:24:09 2021 -0700
Change-Id: I2e6ef25a44d9390beb4fa7caf4d497b66ca3f53e
Original commit hash: 00a828e5d9f2d3f611c0656cd105f52f63094847

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fa4b5c28edc8c8410377ecd63013ca7e0f5ac059 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.227

(cherry picked from commit 087553e7d68b9db9b28781db2d9c3cd8ae0dbc7e)

Mon Oct 11 07:49:52 2021 +0000
Original commit date: Mon Oct 11 07:49:52 2021 +0000
Original commit hash: 5d11d2de159c2d3a5ca2cadd19589466593b90c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83d6361aba48875e3958d0c884ce97d892558ce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:06 2022 +0530 
-------------------------------------------------------------------------------- 
ADL DT fuse down PD value - Platform CCB [VR POR]
- Update for ADL S Fuse down PD values.

Hsd-es-id: 22013950527
Original commit date: Wed Oct 6 16:48:07 2021 +0530
Change-Id: I5a6ec6599efc22a361906cd495aed0887fe24f6e
Original commit hash: 4e967e823ab1a2bde28b6207de9a2b2615f65284

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 3a48dfc0f0555997822f3449fa3751398d1cc95d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings. Fixed YB issue on ADLS.

Hsd-es-id: 16014849123
Original commit date: Wed Oct 6 01:30:12 2021 -0700
Change-Id: I310136b93c963b17d9ddcfdf7c7dfae71b9ac4d0
Original commit hash: 31f724534a072bcdb2c8dccc2a79224c7961caf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4cc68d0add2264e64fa97d4a78df38a950ff5120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:56:00 2022 +0530 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Tue Aug 31 12:51:39 2021 +0530
Change-Id: I8efb2192dfe8116fb58258ec8d203901100ab50e
Original commit hash: 7d91f3c9131d9b25a6f137e2a286335c41602d6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 6f6876b5404c4bed4635bbc4c45fdb03a93774c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2417_00

Hsd-es-id: N/A
Original commit date: Sun Oct 10 08:49:36 2021 -0700
Change-Id: Ia4b2400e1f8412a05d6d02ea178c246d1f4bf295
Original commit hash: 43e554c3eb8ee7e4122c523fae5adf80d3fdc18a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f26501ced3981dee227dbb3aad606ab61567742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 10 01:25:14 2021 -0700
Change-Id: Ieeceeb567c61a261279fe2c974298f943461a45a
Original commit hash: 2e43d32a193768c5dd32bf7556445180f476fd42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7f799b4bb44be2fa057a3381e868386989f6e35d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2416_00

Hsd-es-id: N/A
Original commit date: Sat Oct 9 08:53:11 2021 -0700
Change-Id: I0d09b04e6fd6daadfa2982a38a2b97f96650d364
Original commit hash: 5fc08bd3989d6ab1b86e0f93e28588859ac5b4d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c42be182bc76e45babd759f3d6e2f4277164ee70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 9 01:24:12 2021 -0700
Change-Id: I32bcdb7a3c3702fd7a2a85009c506efbf4caa157
Original commit hash: ebd741eb2248db231c5117daba5ccb7cb3ecc9a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07f50039c35c53a0238f366fa70f316d77d35009 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.226

(cherry picked from commit fc87c88b63ae498065972e378e458bb66f4e41f1)

Sat Oct 9 04:23:12 2021 +0000
Original commit date: Sat Oct 9 04:23:12 2021 +0000
Original commit hash: 3d8981ffc86034a8550c0d330b0a7bb074906e3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d37452b88c3cb01d3f27815e700a14d004f0af1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014426299][ADL-M ADL-P | LP5] AC VOC for LP5

[Feature Description]
Add support for AC VOC to LP5.
The feature is called from PerBit1DCentering() and VocCalibration()

[Impacted Area/platform]
ADL-P, ADL-M

Registers impacted: Phy

Hsd-es-id: 16014426299
Original commit date: Thu Aug 19 12:10:07 2021 +0300
Change-Id: I7f4c81479a7207bf7f7bbdfed86c1ca5359f8ac7
Original commit hash: e0758bc43d1dab2645eca1c1b5ca741487c4e59e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: dc9041cb529afad3092b1ef2ccf10bef5149e39b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.225

(cherry picked from commit 1612f2b5d7b27bbfb9061c3263d0a63ef0705bdf)

Fri Oct 8 20:58:58 2021 +0000
Original commit date: Fri Oct 8 20:58:58 2021 +0000
Original commit hash: 80e8d809202b063da082469a09639d997aaedf21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5cf766231c06901cefa88d0471b45a57faed410a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:38 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16014914564][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] S3 flow stuck at post code 0xAB03 when only one DIMM (MC1) populated

[Issue Description]
MRC publishes 'Total Memory Width' available across all controllers/channels through MEMORY_INFO_DATA_HOB.
BIOS use this information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG command to pcode to enable
'dynamic graphics branding'. On S3 path MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
command is not sent to pcode which results in hang during S3 exit.

[Resolution]
Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.

[Impacted Area]
ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 16014914564
Original commit date: Fri Oct 8 20:34:40 2021 +0530
Change-Id: Ide73e2d0b9dae978a1ec2cee2775442d71895fbf
Original commit hash: 5054b966fd689b161a6256bc9bb02c46d13a49fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 2cbc768b01fdc2c4178a6d696458b14530748c7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.224

(cherry picked from commit 8f7acf8db86121b4447b45d3c0dc625e0a227da6)

Fri Oct 8 18:50:14 2021 +0000
Original commit date: Fri Oct 8 18:50:14 2021 +0000
Original commit hash: 9869c4aba98e8333e264e73fbad067fdae71fc28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bd4e557cb292a976741da40a8a6d981daa887a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:32 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Adding a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

BoardPkgPcdUpdate.dsc: Adding platform PCD check to only set profile sync PCD to true for proper platforms, ADLP and beyond.
OneClickRecovery.c: Check if profile sync PCD to set OCR ProfileSync capability in SMBIOS table 130 accordingly.

Hsd-es-id: 16014915144
Original commit date: Thu Oct 7 14:59:06 2021 -0700
Change-Id: Ia751dbe78b8066fb1777cbbc22d2a9b3aec6ae99
Original commit hash: f19a994497beb18301dbf585c5d3405444e4225f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 9c8eaeba491b9e1e4c0749bc7dd6aed35902c9ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010070344][ADL-S ADL-P ADL-M | DDR5] Run DRAM DFE for all frequencies when DIMM is mixed.

[Feature Description]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Resolution]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Impacted Area]
DDR5 Mixed DIMM Configuration

[Register Impacted]
DDR5 DRAM

Hsd-es-id: 15010070344
Original commit date: Fri Oct 8 12:16:51 2021 +0800
Change-Id: Ib7056268d2854ead6a170746798bf6b0ac1e91b9
Original commit hash: 67b3168aae0a29210bf130ba0e548be8119e249f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: e7d6c4ad4c9a93d838dc5f44524a3f06e9819884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:27 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
We are reverting these changes as they are breaking DG-2 config

This reverts commit 912d1b72e3b6f7d3e268bb6760e278cca7e8a341.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:05:14 2021 -0700
Change-Id: I34600d6900c92530e541f835728609e9407d48df
Original commit hash: 9ab6bc3081d71d8a3052cd56d80480b89066d576

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 6df19379efceb49a9439e61fe11d118ac81a83de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:24 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
We are reverting these changes as they are breaking DG-2 config

This reverts commit ebc4bf444c4f4857cc28a427828449fa7ca7a382.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:02:58 2021 -0700
Change-Id: I28e901af004f93c4752d52173855ef243687e690
Original commit hash: 155d3c62659339bcb2b1d924d895cbb7d9337bee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 4fd30c4224ba093d6c61962f2800c09998084ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2415_00

Hsd-es-id: N/A
Original commit date: Fri Oct 8 08:49:00 2021 -0700
Change-Id: I84ed1a884a7ba5fdc114622e1c4c72adcfa67570
Original commit hash: ad6591f24ace5ff7627b5a67e2e63e1e83d11106

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a186782fd026fff98c5fe76a44834ed6c69ef6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.223

(cherry picked from commit 15cfd0aac03879c157d04d76547f1341e93fa42a)

Fri Oct 8 14:29:11 2021 +0000
Original commit date: Fri Oct 8 14:29:11 2021 +0000
Original commit hash: 042c205eceb9b0d15820c58cbf15da421bb27287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a2672d1ea6bc7dc64311ae42415d2a5ed05f34e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014913554][ADL-P ADL-M | LP5] Disable Dynamic Pi Clock Gating

[Issue]
  Machine Check errors observed in ADL-M Setup with DRAMs specific Vendor.

[Resolution]
  Disabed it for the R0 Stepping.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014913554
Original commit date: Fri Oct 8 17:35:29 2021 +0530
Change-Id: Iec94937e1fd792755b02ee91c52b51690af05684
Original commit hash: fcff75c59d1f75f51c20e644d9edca2640262664

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 50cede622ae81dcebb329d15d473e3ee09e29d5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.222

(cherry picked from commit 4f3a5d944fab725f3526e2525587cb7bf6b204b3)

Fri Oct 8 14:12:36 2021 +0000
Original commit date: Fri Oct 8 14:12:36 2021 +0000
Original commit hash: dc98a9e1fe672d3cdc15f0ec616dd02170160998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a3cd3f4ee7db8c576eab247720dd856ad210079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014843845][ADL-M ADL-P | LP4 LP5 DDR5] SAGV Points update for PRQ

[Feature Description]
SAGV points update for LP4 {f2667 G4, f3733 G4, f4267 G4, f4267 G2}
SAGV points update for LP5 {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
SAGV points update for DDR5 {f2000 G2, f4400 G4, f4800 G4, f4800 G2}

SAGV points update for LP5 on T3 RVP board:

Single Rank: {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
Dual Rank: {f2400 G4, f4400 G4, f4800 G4, f4800 G2}
.
[Impacted Area]
 ADL-P ADL-M | LP5 LP4 DDR5

[Registers impacted]
 MC and PHY

Hsd-es-id: 16014843845
Original commit date: Thu Sep 30 16:29:53 2021 +0530
Change-Id: I09a3c09754974421b9d0719a088bb4771b8481c8
Original commit hash: dd3993e2af360f0e077537723da791dc337c3ea0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b0f432136b92520aeef00fb34deef6ba3c6eb7ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:08 2022 +0530 
-------------------------------------------------------------------------------- 
[RPE]: Add PcdRemotePlatformEraseSupport to available for external platform pkg

Hsd-es-id: 16014910582
Original commit date: Fri Oct 8 14:46:22 2021 +0530
Change-Id: Ida7de7c1d932b2bf58adef71bb5dc2aedcefc9f3
Original commit hash: e2162d65317f854910cf56853123a644920b7fa0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: ea523e0eb62ca5ca40a16490c05fc7ca18f093df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:55:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 8 01:42:33 2021 -0700
Change-Id: I82a4526fbced40713b7a0fb7dd91165c175e1194
Original commit hash: b9ac20b2c358f807bd08d6e4e4fbc68f9f091ef4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07700c9850783ad28413ea2aa3fbf2e685a73065 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:58 2022 +0530 
-------------------------------------------------------------------------------- 
[Manageability] Remote Secure erase failing on Intel SSD with error as 'unsupported'

When OPAL admin password reverted, get new ControllerData

Hsd-es-id: 15010004144
Original commit date: Mon Oct 4 17:24:45 2021 +0800
Change-Id: Ia54987d0ea9c99d9e081150c799570fa7bee8e6b
Original commit hash: dacea1725a10cfb6bd2f5324d4257711cd1018e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c

================================================================================ 
Commit: d8851831a103c5afc9ac6eb26e4b7e47fd39f842 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp] In S14 board, with PS_ON enabled, on disabling PCIe root port 9 , SPC is not getting power gated.

Set SI bit when disabling PCIe root port through setup options.

Hsd-es-id: 14015254769
Original commit date: Wed Oct 6 21:51:30 2021 -0700
Change-Id: I2ac7fbdb8e27a6d913826ceb17a9e175165f2aca
Original commit hash: 65dc7e6599a8f8ea64b8ce3012627ee083f926a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c

================================================================================ 
Commit: 8838a2d256923978c89d107c4eb812f07ab6da07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]:Updating Gpiotable.

1.Programming SAE_DPR_PCH pin  as gpiointdis  there is no use case in bios for this pin.
2.Updating BT_rf_kill,wifi_rf_kill reset configuration from platformreset ->deephostreset to avoid config loss in SX cycle.

Hsd-es-id: 16014419991
Original commit date: Thu Oct 7 12:52:23 2021 +0530
Change-Id: Ic66dda4d864b4469b2945b3f81fa6d5814f5e3fe
Original commit hash: ba5acbcd7ba6049d6b00ae7598fe8f35c10215ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 52b2732510c03e523e212021feaae2ad65fbaf99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.221

(cherry picked from commit 2729b252d6098f95c7dd77566f260db75b175c2b)

Fri Oct 8 02:30:16 2021 +0000
Original commit date: Fri Oct 8 02:30:16 2021 +0000
Original commit hash: 2ec77e7c2a5f9b399bf8f1e4fe35301d4357b896

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 938842e1d7553c3bedb301904bf3c4d6aa618268 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014902200][ADL-M ADL-P | LP5] Disable Read Equalization Training for LP5 freq < =2400

[Issue/Feature Description]
  Disable RxDFE Training for LP5 freq < =2400, to save Power as suggested by EV Team.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014902200
Original commit date: Thu Oct 7 13:25:11 2021 +0530
Change-Id: I6ccf907fc1c77430297b1b25d79fab54ffab96f6
Original commit hash: adaa94a869a6b3735eee2f574ebe044199712d66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 279e8d5f5469953f8acd6313ceb2ba3637fdcaff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix the setup callback related to Rtd3Support

The Rtd3Support change would affect the StorageRtd3Support.
StorageRtd3Support should changed base on the Rtd3Support
value.

Hsd-es-id: 16014704063
Original commit date: Wed Sep 22 14:00:12 2021 +0800
Change-Id: Ia11ee408947285c0ac94c1634fb9ff3d6284a335
Original commit hash: 6bd1b7c6cae658e2226de87541cdc2df8d0b2bb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: c34033af9b389fde995b936997e0cc721e91c83c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.220

(cherry picked from commit b84094960e16603752aad8a33cbd4d5c46d03d13)

Thu Oct 7 19:15:21 2021 +0000
Original commit date: Thu Oct 7 19:15:21 2021 +0000
Original commit hash: 5ed69d84081b7e3cafb018cdb28ac5a51c9f4cd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 25584b1095d14d5252e94b24c0d978cb542e224d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14015262486][ADL-S ADL-P ADL-M | DDR5 LP4 LP5][Adjust Loopcount in SetupIOTest to account for the BurstLength]

[Feature Description]

 CPGC Loopcount numbers in MRC were defined originally for DDR3/DDR4 with BL=8.
 DDR5 and LP4/5 use longer burst length, hence to get the same amount of UI toggles we need less cachelines.
 Adjust effective loopcount in SetupIOTestBasicVA per technology:
  DDR5  (BL16): divide by 2
  LP4/5 (BL32): divide by 4
 This is done in order to reduce MRC runtime while still providing adequate CPGC stress.

[Impacted Platform]
 DDR5 LP4 LP5

Hsd-es-id: 14015262486
Original commit date: Fri Sep 24 10:12:49 2021 -0700
Change-Id: I2cc92d6569d5feeb14f209be33a6938bb4562468
Original commit hash: 8800ecae1c0f5fa86aec5e6381136c0e4d281425

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: cac97622157d7648202a87df9555247852ec23b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.219

(cherry picked from commit 802bd14d1139f24e959611932838330c19bbf821)

Thu Oct 7 18:46:37 2021 +0000
Original commit date: Thu Oct 7 18:46:37 2021 +0000
Original commit hash: 0289d2238b2be31e1bac842d578daaac4e53b0a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 621668be31625d06bfeff187225bf106e98737d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:33 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][1509615881][ADL-P ADL-M | LP5] SUT CAT error after restart with disabled memory on Channel B with post code 0x0A06

[Issue Description]
SUT hits CAT error in Fastboot path with MC1 channels disabled on LP5.
During Jedec Reset on Fastboot path MRC saves a copy of MRS FSM Control and Storage registers from Controller 1 Channel 3 and
use them to restore on all other channels after MRS FSM is run. If MC1-Ch3 disabled, MRC gets uninitialized MRS FSM Control/Storage
registers and using these uninitialized register values to restore on other enabled channels results in CAT error.

[Resolution]
Get saved copy of all MRS FSM Control/Storage registers and restore them individually after MRS FSM is run.

[Other changes]
1. Fix MR11 and MR12 programming delay values to meet minimum spec timing.
2. MR37 and MR41 are now initialized in MrcJedecInitLpddr5

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
MC

Hsd-es-id: 1509615881
Original commit date: Wed Sep 29 14:09:25 2021 +0530
Change-Id: I643e7b1a96c0f842448cefb7d3f2fb04a58885c4
Original commit hash: be2cdd585932f82062d8160f0c1fd15f31572905

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: bac6fa5e3acc81cf8d3eab2175126673fd384b57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2414_00

Hsd-es-id: N/A
Original commit date: Thu Oct 7 08:47:58 2021 -0700
Change-Id: Id062bf9cf9f27d55565e8ccce6b87c63d7e393e8
Original commit hash: 20f22972e3d1542f09fe3446d9382051d1527159

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ac99c1f0e33c31224fc530577d2da2d22c388d7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.218

(cherry picked from commit 530778c82063f28a46faaaa30e43d6718286ae9c)

Thu Oct 7 10:03:36 2021 +0000
Original commit date: Thu Oct 7 10:03:36 2021 +0000
Original commit hash: a7f7649b22aad068c3b141bc81d241097ff373bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a6cbdabe22c017ab38299b1d7971db2e0a90f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014844489][ADL-P ADL-M | LP5 LP4 DDR4 DDR5] MRC pcit and cke configuration change for Mobile SKUs

[Feature Description]
  - Change following register configs based on PnP Team's recommendataion
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_gt               = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_vc1              = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.transaction_factor      = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.good_page_close_weight  = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ph_weight               = 0x0
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.late_weight             = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.early_weight            = 0x2
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.change_range            = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.max_pcit                = 1023
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.min_pcit                = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.min_pdwn_idle_counter    = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter    = 1535
  mc_scheduler_mem_sb.pm_pdwn_config_0_0_0_mchbar.ppd                       = 1

[Resolution]
Update the CSR value as the feature description

[Impacted Area]:
ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014844489
Original commit date: Tue Sep 21 18:12:45 2021 +0530
Change-Id: I6f183dc06afcfd3e6496f4e0a66dcb4cc9518ae6
Original commit hash: c0845541cc76c42c34ad438bbbfa5e96c91531d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 55ec55f653383a231d26017eb890f06d91d2365a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update WiFi 1.2.9.21385 and BT 3.4.4

1.Update WiFi Driver 1.2.9.21385 to ADL-S/P
2.Update Bluetooth Driver REL 3.4.4 to ADL-S

Hsd-es-id: 22013926203, 22013939714
Original commit date: Tue Oct 5 09:59:02 2021 +0800
Change-Id: I2e388e9e1da0ae34db973c5cb2cef0adf6244fd4
Original commit hash: 41d0a2d48e1aecd224a543d91adceb8f980c7b73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: d2dc28eed85b386a7c00453ce1463ad63f22fbce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 7 01:25:52 2021 -0700
Change-Id: I41d6093a072a37c58ab15b57a00606a8944d9822
Original commit hash: 0ec82eed8b069c96eeba983d8b305f4e46ac34e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d5963f7e2a672c7f0d8dc47bf4265341c35aca60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]:Correcting gpio configurations.

1.Removing GpioPadConfigUnlock configuration from touch panel power pin configurations.
2.Setting reset field of x1 pcie slot as GpioHostDeepReset.
3.Changing touchpanel reset pin polarity from Low->High

Hsd-es-id: 16014419991
Original commit date: Wed Oct 6 14:55:18 2021 +0530
Change-Id: If6eb5ea06e48284ccb23139086ac3b4fa470f2ce
Original commit hash: 6c10c2e89229137472d03c00a16e7113eebfab05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 4b3c62e9b608af9cc5d8d67b4833f4eba9624d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.217

(cherry picked from commit 611cdb1ec9fefe331f5b47dc1360e687c5429c9b)

Thu Oct 7 04:40:06 2021 +0000
Original commit date: Thu Oct 7 04:40:06 2021 +0000
Original commit hash: c6baee11c072fda5096378be9646e64dd879a6ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72a693a931f90faf3aef20d7c1b03c4af809b249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:54:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Update tMRR calculation formula in MRC

[Issue Description]
-> LPDDR-5 MRC uses static value in Mc Configuration
-> tMRR value is not scaled as per Wck:Ck Ratio

[Resolution]
Jedec has provided formula for tMRR calculation
tMRR = (RL + (BL/N_max) + RD (tWCKPST / tCK) + 2) * (Wck:Ck Ratio)

[Impacted Platform]
ADL-P ADL-M LP5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014899363
Original commit date: Wed Aug 4 19:31:38 2021 +0530
Change-Id: I15667d651e008e4bd672681c85640ebae3ca4228
Original commit hash: fe57bfb0b10c7b6db22bb7507391618c031554eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

================================================================================ 
Commit: 2b5c3b6649c7bbed5eea96e0b018791bf1c11eba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2413_00

Hsd-es-id: N/A
Original commit date: Wed Oct 6 08:49:02 2021 -0700
Change-Id: Ifef06a3ac6e9a7a89194d453ebaf3994ba66d4cf
Original commit hash: 38a143680f513d1c4c733a0cade2569b7ce184d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e1cf81cb9634a9b0fc4d5158cc19769f5663eca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD

Hsd-es-id: 15010025468
Original commit date: Wed Oct 6 15:30:46 2021 +0530
Change-Id: I560addee91a4e466c66084e2d70abfd8b2ce6336
Original commit hash: 0495bf0d1b6544cf50ed2fd6b7be52a83851e6d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 2a066ef6dcdda70924a9a3b7e8870869f4f4a010 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 6 01:30:50 2021 -0700
Change-Id: I52f5d92520f10981944f2f9e0310e63124761112
Original commit hash: f0064791f9f52cbf6bf9385da1723bc0111e1524

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ddf87b5bac7aa69a76638a705ac868bfc03e978c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:51 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/ME: The LAN IP show 0.0.0.0 on WebUI after connect HOOK2.0(PV) and config F6 while ME config to vPro Essentials(ES/EVQS).

vProTbtDock should be supported in both vPro and vPro Essentials.

Hsd-es-id: 15010049738
Original commit date: Tue Oct 5 12:22:34 2021 +0800
Change-Id: I1f8f7f80920189f010cec9a600c1a47e29859e85
Original commit hash: 41ae62fb5333341ea30bd21735a53cf82ea0765b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 379a0be030e40f61ab8ea219d03294f8e5cf9f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]Debug bios getting PEI_Assert error while booting to bios with bios v2404_00_230

Updated the code to execute PIPE query only if pcie lane is assigned to the pcie root port.

Hsd-es-id: 16014851762
Original commit date: Mon Oct 4 15:07:51 2021 -0700
Change-Id: I6110681072e3e3598fae3d87e562d5d5b1abd664
Original commit hash: bb8bf08b2d81308f920cf44db84dcfeaa27987cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 7d3344db5bd3ba66aca1673d538e94ceebac6f9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:44 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S AEP] : Dgpu Setup enable only for AEP
    - Fixed in BIOS.

Hsd-es-id: 16014847959
Original commit date: Fri Oct 1 11:49:50 2021 +0530
Change-Id: Ia7cdfa59778c08e26b882ed32e0d1be89edc80d7
Original commit hash: 53bbfacaf47792840bbbd6e14985d029aeb16d6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 2b008216bcbb0d5d883154059d59a360d2554244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2412_00

Hsd-es-id: N/A
Original commit date: Tue Oct 5 08:51:53 2021 -0700
Change-Id: Idd39e6942e9e2dc6a9cb1d7c23f0a2e0af497e40
Original commit hash: 5e2f7f894540c1ddaa5dcd9702b794a0f33bec3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5d2fa77af8f5d4047ed8250c607797363dddc1d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 5 01:40:55 2021 -0700
Change-Id: Ia6ef638e1487b023f4fbd6a797ea680a388f9001
Original commit hash: 07fa3a08e8bbd0059543d5375833a6fb5e27d52e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8e7764cac72d1da6523d070cd82c4067c113eb93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.216

(cherry picked from commit a3831688f943cbd9f438971696441499df0d0400)

Tue Oct 5 06:32:43 2021 +0000
Original commit date: Tue Oct 5 06:32:43 2021 +0000
Original commit hash: 2e221a4ff27edc4e78d6dea2a0990b660c49bc3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e8224c95d6dfaeb2ddd4cc320466d778f3ce4f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:33 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P DDR5]CPGC based ReadMPR failed on 4800G4

[Issue Description]
  DDR5 Gear4 4800 fails in Early ReadMpr to get any response on MC1 CH1 Bytes2/3
  Failure Consistently occurs on CH1 Byte3

[Resolution]
  Receive Enable placement is incorrect , this is due to improper Read Preamble setting for Matched Mode and hence
  Preamble park for final Receive Enable value.
  We should have 2tCK_1110 preamble pattern for DDR5 Matched Path

[Code Change]
  Set 2tCK_1110 preamble pattern
  Also changed Preamble park to 128 instead of 64
  Additional change: Minibios was not populating Spd for CH1 on DDR5

[Registers impacted]
  MC [ ] Phy [ ] Both [ x ] Dram [ x ]

[Impacted Platform]
  ADL-P DDR5

Hsd-es-id: 16014849554
Original commit date: Fri Oct 1 14:35:48 2021 +0530
Change-Id: I6bd8e7c5224570e4944d5cf693dd2a031ebefff7
Original commit hash: 574aa15fa4c0e2ae8adbe45e769172da66e5f9e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: f6c0b2f5dc45e0f6100be3cd1472978ba8586465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][z690] - BIOS setup Fails to program PL1 \ PL2 overrides when Speed Shift (HWP) is disabled.

Correction added to keep the Turbo options enabled when either Speed Shift or Speed Step is enabled.

Hsd-es-id: 14015216513
Original commit date: Thu Sep 30 15:33:33 2021 -0700
Change-Id: I9e5df889e03f1498427c58d1e26284f2f74b7a64
Original commit hash: 90637992b5aedb116ca5b5f3a9f439803f1678ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 1e56ab50f71449b1cc759148b1627a37bb30200f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:28 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: 9d8500f827c16c6f0bc186b9d879a7c0e9904fae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a136d3f23604170754aed1315cf95dd93a9ca7b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:24 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\Library\BaseSerialIoI2cLib; Part 2 - Multiple Fix in Serial io I2c Lib

- Added Clear Errors on every read/write to make sure TxAbort is clear
- Optimized I2C write and it will now issue 1us delay when Tx fifo is full
- Added additional check for I2C Activity as it turns out checking just for TX Fifo empty was not sufficient
- Added Recovery flows in case Timeout or Tx Abort was faced, in such cases I2C will be reinitialized.
- Moved SerialIoI2cIsTxFifoNotFull to STATIC
- Changed SerialIoI2cPrivateWrite return type to indicate when data was added to TX FIFO

Hsd-es-id: 14014880043
Original commit date: Fri Sep 17 13:24:36 2021 -0700
Change-Id: I206e8e41054e9fd71c8c414ecc2eba2d8f5e335b
Original commit hash: 42e694a5bb35788ff5073b55a63169c019660efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: be250b24694ad75e044944a1d7389d170eba4619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2411_00

Hsd-es-id: N/A
Original commit date: Mon Oct 4 08:48:29 2021 -0700
Change-Id: I949feec4ead52791a1cee7bc2a5cdeb9170420cf
Original commit hash: 5260b3d70806f4aaa43d47093480ccf3fe9702af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44e4b71d2e34aae222f7cae0cb3b8577ca030db2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.215

(cherry picked from commit bea54e65de3509c16f624129033aa2422cb1e6c3)

Mon Oct 4 12:26:13 2021 +0000
Original commit date: Mon Oct 4 12:26:13 2021 +0000
Original commit hash: ee6a9938f8881f1cd70fc6db4ea4093a0b0d3615

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5a74bb8e42d43d26b9f7bed12cf948526a6447f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: ee46bd5af331f74a1f0790a34c4f34266420195c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 699bce18383e3bc0c922cdf640bb09b298c05e1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 4 01:25:12 2021 -0700
Change-Id: I7ce1402651ddb152d47fbb3df49141967b3a54e1
Original commit hash: d775a9bc79cba26490cda9733e938a32a31b6c1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9792ab0a0d4a95c34d8f333d5e3e3209dec4bb44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:12 2022 +0530 
-------------------------------------------------------------------------------- 
Deprecate BIOS option for GT PSMI

Hsd-es-id: 16014838244
Original commit date: Wed Sep 15 13:10:04 2021 +0530
Change-Id: I783a486327094ecdc6dad51abfd78b0269493280
Original commit hash: 4f32ebac22d2e48cad3398554d855e47ae6f6445

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ffe81502fe55ee026672d80139df342d09c49d5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2407_00

Hsd-es-id: N/A
Original commit date: Sun Oct 3 08:51:28 2021 -0700
Change-Id: I71ad164b95a75cae90fb558939b43fca23ad3cd1
Original commit hash: 9a76c85deb83f4cf6dda6e6776e93beb5585e3ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc4e27e49ccf09d09aa764cd5d6851cfb04d26a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 3 01:24:17 2021 -0700
Change-Id: Ib25e370dd5e0402b0340848b0a560eae6a56757a
Original commit hash: c919f3ead94fa9a23f4245dbcc8782c31419ef0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2015bf9bbfbd5fc8066f170de6f4f48cbd0299c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.214

(cherry picked from commit d6f34c0a9942c149dd3463b33d1dc2f957c138e7)

Sun Oct 3 05:41:51 2021 +0000
Original commit date: Sun Oct 3 05:41:51 2021 +0000
Original commit hash: d77746d73e1b3802712949214e818747ffe72b3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38bc641697f945b1d19cfb6def85a2335e43fba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:53:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P ADL-S | DDR4 DDR5 LP4 LP5] BIOS shows incorrect tcl trcd trp tras memory timing.

[Issue/Feature Description]
Memory timing parameters (tcl-trcd-trp-tras) are displayed for the last SAGV point. Instead, it should be the highest frequency SAGV point.

[Resolution]
Save memory timings when current frequency is higher than previous SAGV points for standard profiles only.

[Impacted Area]
ADL-P ADL-M ADL-S DDR4 DDR5 LP4 LP5

Hsd-es-id: 22012478082
Original commit date: Mon Sep 27 17:04:55 2021 +0530
Change-Id: Iad1226cd1e63b3c77c3c43780dc3a0d9ee862d1a
Original commit hash: 4c472c39be4abd7ab71344735dbb3fffd0e93cd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 7cb867ee0a6da1e9ee3fe7d6b188dc02fc455534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.213

(cherry picked from commit 1778ccdc164a8317dcb374d6f20be8e45732be41)

Sun Oct 3 03:16:31 2021 +0000
Original commit date: Sun Oct 3 03:16:31 2021 +0000
Original commit hash: 656b88245cfefa5661bd165dd0c00b2a2ff051ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03d56a975631761c7988494dfa6a6d3c4235a38d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][NA][ADL-S ADL-P ADL-M | DDR5] skip ReadTimingCenteringJR training for freq < 3200

[Feature Description]
1. skip ReadTimingCenteringJR training for freq < 3200

[Resolution]
1. skip ReadTimingCenteringJR training for freq < 3200

[Impacted Area]
RxT

[Register Impacted]
PHY

Hsd-es-id: NA
Original commit date: Wed Sep 29 01:39:19 2021 +0800
Change-Id: Ibbd3657ba32622354d4f4d1ab9183c5c25c332d0
Original commit hash: b77d5611feaee208e7efda2db642e38d8c2e7df6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 589c00184168f5fa02e8d5399e2a9f219451d5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2406_00

Hsd-es-id: N/A
Original commit date: Sat Oct 2 08:50:59 2021 -0700
Change-Id: I4bb3dae8d665fe9eba77be362d8d5d1db27f1e07
Original commit hash: 586e418331a899c1592b8d0149a17b37206ae687

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f8ef9582418bf7e7cda782990f28c63d282584c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 2 01:23:21 2021 -0700
Change-Id: Ic6b1c342325143e9c5b8ec29140f5a39b21df3f5
Original commit hash: d4c84ef927c43d808a469fe80e0cc064122e4844

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ca7c537007396026061d18e377b7e5ceab802d42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010041419][ADL-S ADL-P ADL-M | DDR5] SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module

[Feature Description]
If a system includes memory-device sockets, the SMBIOS implementation includes a Memory Device structure instance for each slot according to the Memory Device (Type 17) of SMBIOS Spec,
whether or not the socket is currently populated. So the SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module.

[Resolution]
Implement the SlotMap according to the BoardId (4 slots for 2DPC boards and 2 slots for 1DPC boards).

[Impacted Area]
 SMBIOS

Register Impacted:
NA

Hsd-es-id: 15010041419
Original commit date: Tue Sep 28 21:26:59 2021 -0700
Change-Id: If6c772f843170a40b9d30db333a829c2a075811d
Original commit hash: 8884137607c1a3a3f962c03e871662119289bfcb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: 76f277d8b7269d8322c0522ac174ce3d22c50f93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_01

Hsd-es-id: N/A
Original commit date: Fri Oct 1 08:49:31 2021 -0700
Change-Id: I2123484255bae17d32530037f11b48ffd688e323
Original commit hash: 49f246f18ba1dd4003a5210a4cee72c71f20c678

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c31601c917786a6962d9c9ba2a930c25300fab31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.212

(cherry picked from commit 93dc534b0ea0b9f43cbd8f302116d283bbd3d4c7)

Fri Oct 1 11:12:36 2021 +0000
Original commit date: Fri Oct 1 11:12:36 2021 +0000
Original commit hash: 1efe95623dae2e6b9632d0e474f8ec07ca73232f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 271f13b14728be650e5b9e8bf5e1373cdf0332e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL]: Enlarge FvSetupData Size for GCC Build

Enlarge FvSetupData Size for Gcc build fail

Hsd-es-id: 15010040494
Original commit date: Fri Oct 1 15:34:42 2021 +0800
Change-Id: I50db241f5cd4ea786ebdec1f505485a55699de16
Original commit hash: efbe2f99fdca876ebda13fb224b6dc5da39031e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: cb33340cf071790de5c5d2aa7766708a458bd91a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Add all CPU stepping to release notes

Hsd-es-id: NA
Original commit date: Fri Oct 1 12:43:59 2021 +0530
Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
Original commit hash: ef6ba8ab3a803695d224765c6d3546e5195bf6a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3fa9ae3825145f2f1e345f0199a347eadb3b134f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device

[Feature Description]
  With 1-Byte addressing, host must select page pointer to address entire
  1024B of non-volatile memory. It doesn't work with SPDWD enabled.

[Resolution]
  Set MR11[3] to enable 2-Bytes addressing for SPD5 Hub device.
  It is used in SPDWD mode to read SPD contents during run time.

[Impacted Area]:
  ADL DDR5

[Register Impacted]: SPD5_MR11

Hsd-es-id: 1509954226
Original commit date: Fri Sep 17 19:29:39 2021 +0800
Change-Id: I7b152b9743b3df29605e2ee59b4bcf63f284a713
Original commit hash: 1f65cbd3cdbe500b31dabc202043616c1642b784

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cba178729cb116280f1903642a93f3f4a5177275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.211

(cherry picked from commit 3a6e4f34b8e986c58379c9a568c2edd6a8412a1f)

Fri Oct 1 08:48:09 2021 +0000
Original commit date: Fri Oct 1 08:48:09 2021 +0000
Original commit hash: a3c035a3068d18ad1087b3c6ddcf1da6f9f994b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81577b64a2e4edf55520dbd4ed7b1042948458ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22013468311][ADL-S | DDR4 DDR5] Add support for non-POR 1DPC population on 2DPC board

Detect a non-POR 1DPC population on 2DPC board and reduce the speed.

(a) Add 3 new board types in MrcBoardType, and remove existing btDesktop2DpcDdr5:
  - btDesktop2DpcDaisyChain                // Daisy Chain, far DIMM should be populated first
  - btDesktop2DpcTeeTopologyAsymmetrical   // T-topology with asymmetrical DIMM routing, has particular DIMM population order
  - btDesktop2DpcTeeTopology               // T-topology with symmetrical DIMM routing, no particular DIMM population order

(b) Add new input parameter - FirstDimmBitMask (UINT8).
  MRC will use this parameter when board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical.
  MRC will ignore this parameter for other board types (including btDesktop2DpcTeeTopology, as it has no DIMM population order, any DIMM can go first).
  This is a 4-bit mask, one bit per DIMM.

    Bit [0] - MC0 DIMM0
    Bit [1] - MC0 DIMM1
    Bit [2] - MC1 DIMM0
    Bit [3] - MC1 DIMM1
  For each MC, the first DIMM to be populated should be set to '1' in FirstDimmBitMask.
  This will allow full flexibility to define which DIMM should be inserted first on any kind of board.

(c) Add new input parameter - FreqLimitMixedConfig (UINT16)
  This allows OEM to override the reduced speed in mixed 2DPC config or non-POR 2DPC config.
  Default: 0 (Auto). Otherwise: speed in MT/s

(d) Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL:
 BOOLEAN MemorySpeedReducedWrongDimmSlot;  // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to wrong DIMM population

(e) MRC flow changes:
  - After SPD Processing, MRC will check the BoardType.
  - If 1DPC populated on any MC, and board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical:
     - If actual DIMM population matches FirstDimmBitMask - continue as usual
     - Otherwise, limit the speed according to FreqLimitMixedConfig.
     If Auto, reduce by 1 bin for both DDR4 and DDR5, otherwise set the speed to FreqLimitMixedConfig.
     If the final resolved speed is less than POR 1DPC speed (meaning it was reduced), set MemorySpeedReducedWrongDimmSlot = TRUE.

- Remove btUser2, btUser3 - not used in ADL
- Rename btCRBDT to btDesktop1Dpc

 (f) Add support for mixed DIMMs in 2DPC
   - Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL: BOOLEAN MemorySpeedReducedMixedConfig;
     // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to mixed DIMM config
     MRC flow changes (for DDR4/DDR5 only):
      - After SPD Processing, MRC will check for a mixed config per channel, on all channels that have 2DPC populated.
      - If mixed config is detected:
         Limit the speed according to FreqLimitMixedConfig.
         If Auto, reduce by 1 bin for both DDR4 and DDR5.
         If not Auto, set the speed according to FreqLimitMixedConfig.
         If the final resolved speed is less than POR 2DPC speed (meaning it was reduced), set MemorySpeedReducedMixedConfig = TRUE.

 (g) Update Ddr5CccOdtTable2Dpc and Ddr5OdtTable2Dpc for 2DPC-1Rank-2Rank or 2DPC-2Rank-1Rank populated

Hsd-es-id: 22013468311 14014588799
Original commit date: Mon Jul 19 02:43:55 2021 -0700
Change-Id: I878f24d9cc1a19a5552d1c9557eace833eea975a
Original commit hash: c441a79f6df2ed7b1df5af87615b1d1d375cf8db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 2096f90dd75de54c1f9d982eddfdb9478040699f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 1 01:23:12 2021 -0700
Change-Id: I41f5e5249d30ce4ebb70d6ac527ad9c94671cfc1
Original commit hash: e0f5447f1607ac52858436cd3cf7c4cf3a2fdee4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b4f6823b0a3b71b9ee97da81bc4472f8c4c113e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_00

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:39:55 2021 -0700
Change-Id: I103bde7dd49bb6af71ec422321b70f8a1fd40b43
Original commit hash: 4ad4e90d868075e0828939957ef974e3e398e574

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 891ea001c3a935cea1a6142bfe7ab49733564c78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:09 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] PlatSamplePkg/Features/Dptf: New ACPI Device ID for each platform generation

Changed _HID for DPTF Participants based on the DTT requirement.

Hsd-es-id: 1509899484
Original commit date: Mon Sep 27 15:33:16 2021 -0700
Change-Id: I63f081eddfb6927537f0b622f388d22b50ab29f6
Original commit hash: b371b71eea96ca6ead1b3f8a9b592423310cb439

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 8a448535709852fdf8ff8e91b7c34bf679d03185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:06 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
CnviDdrRfim <- New

Hsd-es-id: 16014815177
Original commit date: Thu Sep 30 12:38:50 2021 +0530
Change-Id: I73b470528b1880ee9d3fc1c523ed0cd531ee65d1
Original commit hash: 89c26216141b3de31fc556a99bc6398a7aded088

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 7e26bb9510f29bc1a572a5ce1ca2f20e8a65ba4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] PeiDxeTpmPlatformHierarchyLib: Fix Klocwork issues.

- Only free Rand variable when the allocation was successful.
- Reorganized platform hierarchy configuration blocks to allow error
handling of the memory allocations. Upon error, the platform hierarchy
will be disabled.

Hsd-es-id: 14015210724
Original commit date: Tue Sep 28 16:47:55 2021 -0700
Change-Id: I4cb37d7ef254738b66e91aaf220f011bd7e1971f
Original commit hash: d3e6f0dfbd799764c096e63506684cf533beb1ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c

================================================================================ 
Commit: 25175fb2b78d872d311ca0e3650721cde6cbe789 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:52:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC] Core Ratio Extension mode is not visible for ADL-S SBGA

Changed the condition check for the setup options from PlatformFlavor to PlatformType.

Hsd-es-id: 22013916780
Original commit date: Wed Sep 29 16:55:21 2021 -0700
Change-Id: I20d9bc3a4f8256e3a042ba2196e652f412dd063f
Original commit hash: cba557ada24f534960657467cee4567dfb4e8559

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 5b2c74e355893010961f676951a4204df5c00cae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Remove unused patch tables from ADL-P code

Hsd-es-id: NA
Original commit date: Thu Sep 30 16:32:30 2021 +0530
Change-Id: I3d5284fe29751a1aa50d132411cf5a7b0a868919
Original commit hash: bf9e0d3c8a498c0ce5df76d275fb6e65f4ca6e08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 4877dea44ee82339e5c4a9af53657059877be82a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][BGA] Fix the battery performance slider is not present in OS

Correct Pm Profile PCD value from desktop to mobile
Default value (desktop) will cause the OS to disable the battery slider.

Hsd-es-id: 14014439473
Original commit date: Wed Sep 29 16:13:31 2021 +0800
Change-Id: I1e88ec0f970309faf21a2df6affff871c4b9893d
Original commit hash: fb94f115ce2e03829a401fd1612376006384644b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5d8de36b5eea23ab6e350d203a3f1c74a17a844c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.210

(cherry picked from commit cd9a9850ec7c63442ecb41e162d9c92e83d1542c)

Thu Sep 30 18:01:54 2021 +0000
Original commit date: Thu Sep 30 18:01:54 2021 +0000
Original commit hash: bf824edc695af0b7aef46207935aca7fa323550f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bded84d1ba54ddf16833a2a4f20374188ec3b46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:47 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5]: FSP-OP 1 being set wrong after jedec reset in ECT

[Issue Description]
  Second call to JEDEC reset leads to the first MR16 Write with FSP-OP == 1.
  Simulation checker flags a timing violation due to not wating tFC.
  FSP-OP=1 is not expected.

[Resolution]
  When MRC switches to the high frequency via MrcLpddrSwitchToHigh(), MrcSetFspVrcg() updates the host structure value of MR16 to show that we are in FSP-OP=1.
  This is never changed before issuing the JEDEC Init sequence in subsequent MrcResetSequence() calls.
  Since ECT is completed, JEDEC Init uses the value directly from the host structure.

[Code Change]
  MrcJedecInitLpddr5() only has a single MR16 in its sequence which is intended to set FSP-WR=1.
  MR16 Host Structure value will change FSP-OP=0 and FSP-WR=1 before passing the data to Generic MRS FSM.

[Registers impacted]
  MC [ ] Phy [ ] Both [ ]

[Impacted Platform]
  ADL-M, ADL-P LP5

Hsd-es-id: 16014686385
Original commit date: Tue Sep 21 10:24:32 2021 +0530
Change-Id: I8f7457378b92c551d6068830cdfeb507afcc5097
Original commit hash: be16f8fbae15d50467f1511006f470b0fdc4b127

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 6638c55cf51dfc43903290cd04f47561940a7f37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 30 08:51:21 2021 -0700
Change-Id: Ic28a55be51cb91929ee85ccbe8f97d51773d322f
Original commit hash: 9a6ed3b613007fac7f4cddfbc22d259d811021ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 79492e63a29e330d30b5cf0bd77024164e618b67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:40 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features: Disable PcdNvmeRecoveryEnable and adjust code for NvmeRecovery

1. Use structure pointer to reduce copy memory
2. Disable PcdNvmeRecoveryEnable, enable it when sbga available
3. Add ClearUpdateProgress in NvmeRecovery
4. Move NvmeRecovery folder to CapsuleUpdate\Resiliency and renamed to NvmeBasedRecovery
5. Renamed Dxe to BiosResiliencyDxe

Hsd-es-id: 1509992233
Original commit date: Wed Sep 29 01:12:02 2021 +0800
Change-Id: I7cf0f63eceeacededb4b166c5d78c80c7c226888
Original commit hash: 3fa920263ae9a6fbc5daaf4dd722fa00efc749e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h

================================================================================ 
Commit: 4e6634a52e6db6d33373de2f7f94b84043de26e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:36 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:23:27 2021 -0700
Change-Id: I6f3d8829b1e7f20447eb79328175c2810e0fbb6c
Original commit hash: dd9855c166977b1bed198a3c185ad5be9b4fa2f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: c8ba143d21989733619ca84a82104004071f3752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.209

(cherry picked from commit 19423db4781d341bb06bd90dd8f06f2b63cdd897)

Thu Sep 30 11:00:59 2021 +0000
Original commit date: Thu Sep 30 11:00:59 2021 +0000
Original commit hash: 8263a1d145bfbb7a05bd43a425c69d7c9b9a577b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b40e6d2858accfca19e2698a60956c8c4aad944 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509893750][ADL] Add BIOS knobs for ECC testing

[Feature Description]
Due to bug in Tam access in Memory Controller 1, customer cannot inject ECC synthetically for ECC functionality testing.
We need to add 3 knobs:EccErrInjAddress, EccErrInjMask, EccErrInjCount.

[Resolution]
1. Add the three knobs
2. Program knob values into registers.

[Impacted Area]
ALL ADL

[Register Impacted]
MC

Hsd-es-id: 1509893750
Original commit date: Mon Sep 6 14:23:58 2021 +0800
Change-Id: I9839a95dce1051665a41a70e23c8e1ecfbcf4e9a
Original commit hash: c5fea45b858e9120ed29be3bfb6e80c742a143ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7400dda728f2e7b2ac51289e81f1a83aa3cd70bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]BIOS Work-around RCR to handle CPU xHCI PME_EN bit

PME_EN check as a part of _PS3 & set it if OS does not set

Hsd-es-id: 16013330907
Original commit date: Fri Sep 17 15:52:05 2021 +0800
Change-Id: Ica0015ac7f486b53e36f3ced2f292859002c1863
Original commit hash: 3a77282cb28cfdbdcd6c73868c23881bd92f6b2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 72438f1521f53263ab19fb2cdb5222e1cd96f9e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:25 2022 +0530 
-------------------------------------------------------------------------------- 
XmlCli: Knobs data overridden at runtime

Hsd-es-id: 14015098243
Original commit date: Tue Sep 28 12:28:38 2021 +0530
Change-Id: I088b88f514b51f2e4ce26adfc0f47de1c441e2b8
Original commit hash: c3b18aaa22a2ee64142c87279bfcd067daea2e9b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c

================================================================================ 
Commit: 14546a9050d9a57474dff1af58e499bcf2159fb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 30 01:38:06 2021 -0700
Change-Id: I976c2842dd5257cc512c14ffc64152a56108395b
Original commit hash: 84e43bdb5798bc42d3fc342e931b3a8fbb103ce5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cd3c0cccfa960389f5e871acd47f738d69f67355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:19 2022 +0530 
-------------------------------------------------------------------------------- 
RPL-Px PowerMeter support

For BoardIdRplPxLp5Erb & BoardIdRplPxLp5Rvp.

Hsd-es-id: 1509974758
Original commit date: Fri Sep 17 10:07:30 2021 +0800
Change-Id: Ibaccf552d0f879ac02de0dc4ac097e817f215a27
Original commit hash: e98b7e1ce568306ab144fd6bd3d1455988ef0504

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 66f5adef36ce463a928696f95abe74fdb75a52f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:14 2022 +0530 
-------------------------------------------------------------------------------- 
RPL-Px board support #2: GPIO,CLock,USB and RTD3 Config

Refer to RPL-Px_LP5_ERB_Platform_Mapping_document_Rev0p1_WW40p2.xlsx

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 13:12:07 2021 +0800
Change-Id: Id6a35d289c556bea2594e22d6168429f491a0880
Original commit hash: 543c864495d3e34d5b3690d11211cd211dbd6964

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: eba22c3f77f2448ae97bb2bc1d7e04078261c5eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:11 2022 +0530 
-------------------------------------------------------------------------------- 
RPL-Px board support #1: Add Sku & Board Id

Board ID 0x0A is for ERB, 0x0B for RVP.
Bom ID 0x01 is for PPV.
Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 11:26:58 2021 +0800
Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
Original commit hash: 214b8b3f8d447f78e73651eee6554b8686390de3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h

================================================================================ 
Commit: c923bbf31aa50e5087e9f18fc574d8d15f0b9445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:08 2022 +0530 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

Fix the bug of Bios capsule update failure due to wrong bios_svn number

Hsd-es-id: N/A
Original commit date: Mon Sep 13 10:43:37 2021 +0800
Change-Id: Ieb11f3743bd57c903af3f5bfee8c77da92c71530
Original commit hash: 6aed796a83155539e9dbd89511301f84eb42bb7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 893aacbbd67e38d7eaf8d44698f70d0bc98ec581 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support corrupted ACM capsule update to trigger recovery in 0T profile

[Description]
Support the FIT error report on ACM skip not supported case to prevent SUT
hang in 0 profile.
Others ACM FIT error need to trigger recovery through EC WDT.

[Change]
1. Exclude the ACM not supported case to prevent hang in 0 profile.

[Impacted Platform]
ADL

Hsd-es-id: 16014090762
Original commit date: Tue Sep 28 17:19:44 2021 +0800
Change-Id: I73ab793ecc02b8d43374cf951b03723800501d80
Original commit hash: e8ceceb00e6ebf67039b568cdc4542822ed68a16

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: e9b6cc04b5597e4e0bdfb9945faa2b061eda7aad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]PCIE LANE15~16 (Gen3/Gen4) function fail on  B660 QS sample QXT2

Updated the code to perform PresetToCoefficient mapping for Controller Rp0, changed access type from primary to sideband

Hsd-es-id: 14015176406
Original commit date: Mon Sep 27 10:05:56 2021 -0700
Change-Id: I59185e14fed2ba3c816ec0eabdf50854222f5f0a
Original commit hash: 944023ef7a8c904fcc7b5e8c3ed12bb7257a87c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 6dae148e7ffd3a8d1eb5a7f1af189f1d3612e305 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:51:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:51:13 2021 -0700
Change-Id: I78bdb1c7ba3fb6da75d9cbccf6f159ac1b172328
Original commit hash: 7e483e19a3f1ad744700bdae4b83f11833ee2444

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 710d9b52f070b771c02fdf5786609c341764c301 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings

Hsd-es-id: 1509372288
Original commit date: Wed Sep 15 00:53:14 2021 -0700
Change-Id: I59eea82ddfa196c86fe752edad691f303ccf5d08
Original commit hash: 47fb262222fbcccdea34ccdd2daa91b9f3d3819d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 09b2e279e31b45ec4bdcf50ca8a490714bfb1022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 29 01:45:38 2021 -0700
Change-Id: I411aae25bb6b5754d2947230e6a2ae5784c019fd
Original commit hash: 87570e4e919d7d7c40413483f79d57446067b3cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f4a05d1ca8c5033eb5dbd7f1deba776a6a357329 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:52 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Set the retention value as per recommendation

- Retention to Low Current Mode (1.1V to.1.65V) = 0x2Bh = 43us
- Retention to High Current Mode (1.1V to.1.8V) = 0x36h = 54us

Hsd-es-id: 16014667051
Original commit date: Tue Sep 14 13:01:59 2021 +0530
Change-Id: Id7ddc324eb8daf1243f38e75d8da687988e3e4d9
Original commit hash: a66de448fc1765b81b04216393db41fe005ccfb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 86d2fc80c405cfa877f4c6f038eccfba260c7c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TBT][MR][Tigris] Device ID definition of MR HR 2C in RKL reference code is 0x1137

Modify Device ID definition MR_HR_2C to be 0x1133

Hsd-es-id: 1509344665
Original commit date: Tue Jun 22 10:24:59 2021 +0800
Change-Id: I201b3d4984eef48eef9c2486a03f0ad46a044f12
Original commit hash: 4fb3fc562f010c613cc2f20afb49182bba49d686

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h

================================================================================ 
Commit: e1146e0b7a9f0d0a153efbdc265807061e2662ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Core Naming- Change core names in BIOS to Performance-Cores and Efficient-Cores

Hsd-es-id: 22013733639
Original commit date: Thu Sep 23 17:26:31 2021 -0700
Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
Original commit hash: 40b2a4b9108d053d72dbb5946e6125a0f4d61434

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 8a8cb3d35ec3e53a6bae49369ebe827b83f81240 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 28 08:48:50 2021 -0700
Change-Id: I5c0dfc8bdb180c338c4073eabac924a3b8979479
Original commit hash: 2bfd7f402bc586e01d4fdb467097d1aecb64a793

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 13999dcbd3137f272422dc1862228a0788286b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 28 01:27:17 2021 -0700
Change-Id: I8493388e4fd25d910500b988614deac0efd16a28
Original commit hash: f5de7ad6a6019dfc3ed56d091e61da06288b9d54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 7891ae485b4d1bad60151cdd1008e769d0241b03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:39 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule update Resiliency: Support Resiliency in Monolithic FMP

1. If it's a resiliency BIOS, set PostBios update flag (UpdatingResiliency) in the end of monolithic update to trigger BIOS backup in the next boot.
2. Defer EC reset if it's a resiliency update to avoid disabling EC WDT.
3. When BIOS update if failed in the middle, disable TopSwap before returning.
4. Change the color of pop-up prompt in BIOS restore action.
5. Make ME Resiliency registration (set UpdatingMeResiliency) and BIOS backup/restore happen in the same boot.

Hsd-es-id: 16014635279, 16014544122, 16014644385
Original commit date: Mon Sep 27 11:23:19 2021 +0800
Change-Id: Ia1e0703e1b0dab3115c45dd28160bc04a39399e9
Original commit hash: fadeec60669db788f279049a5f858780f2a9e6eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: d90ddda2978cf319b047186770cb16f1f76dc839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] I2C1A Pins definition are incorrect.

Change : Corrected to GPP_F12 (SCL) and GPP_13 (SDA)

Hsd-es-id: 16014796516
Original commit date: Mon Sep 27 17:13:01 2021 +0530
Change-Id: I54a11452ca03ea99a972df89084a0bafb4d67622
Original commit hash: a17febf9ccb0108ee905b5068a78a3a01972bbd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 9ac741730b8ddf1227b5e4dac8bfa8810ba2d22b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS][AEP] Rtd3 and Power Meter support for ADLS BGA AEP board

Rtd3 support Added for board
Power meter support added
Config Patch table updated

Hsd-es-id: 22013519375
Original commit date: Mon Aug 23 15:12:05 2021 +0530
Change-Id: I312f07c26ffa72be1dea2a3bd3647fa057acd052
Original commit hash: dc0bd4de0608183e5673454cff3a87448248d933

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c4418e5a44be4b7393d82f63b8aa149e02f781c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:29 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLib: Updating PCH policy to utilize the right Thermal suggested setting variables

 - Switched SataThermalSuggestedSetting to TTSuggestedSetting
 - Switched TTSuggestedSetting to DmiSuggestedSetting

Hsd-es-id: 1509904593
Original commit date: Thu Sep 16 08:25:32 2021 -0700
Change-Id: I8f4d10e53e64af1a9553bc803b5c7824cc0f78a3
Original commit hash: b0874fc64bcc31c128a5b1105a96910eca50357b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 6ff739ef3e3512dc1194b5cc60c0d70ddced6ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] If Control Logic set to disable, the Link options->GPIO control will miss default option

Chipset->System Agent (SA) Configuration->MIPI Camera Configuration
Set "Control Logic 2" setup item as Disabled
will change to GPIO control option to "No Control Logic" (First option).

Hsd-es-id: 1509977920
Original commit date: Fri Sep 24 02:29:25 2021 +0800
Change-Id: If7477c03e84c5eba37b42dd750f59601797700cb
Original commit hash: b10c7cf44c514b14c72dc961f518d289ce7c88ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7e04994b4dbd18cedd309222f80b9ef48a863955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.208

(cherry picked from commit 5e77b9ed669d62ffb14108075f8f0defaf38f8a3)

Tue Sep 28 01:57:28 2021 +0000
Original commit date: Tue Sep 28 01:57:28 2021 +0000
Original commit hash: 9b5a277dcc6e788c15e21b1013788f1ded3274a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 776ba619e7498f0dbcff5194bb8827b9f8166d12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014467861][ADL-P ADL-M | LP5 LP4] Enable DOP Gating

[Issue/Feature Description]
  Enable DOP Gating feature for Power saving in LPMODE.
  Its only applicable for LPMODE3

[Impacted Area]
  ADL-P ADL-M | LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467861
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: I38c9691bcd5c107ab005a46094d3cad5376bb54f
Original commit hash: e7002a03ccfa5dd6975d82bd65a0be6a139611a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6dab1ceb9bbfaf6a90c946e563dcd04b235de2e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.207

(cherry picked from commit c8302f8475df7b31943a5b2088c68a88634b1dc1)

Tue Sep 28 00:49:11 2021 +0000
Original commit date: Tue Sep 28 00:49:11 2021 +0000
Original commit hash: 1b4060df7e548c7fadace521348038f223cb3beb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 951fec17e070bb121eeebd4ca0ebd60eb7a87881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014726376][ADL-P ADL-M | LP5] Dynamic Pi Clock Gating

[Issue/Feature Description]
    Enable Dynamic Pi Clock Gating for LP5.
    By default, it was enabled for all other memory Technologies

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014726376
Original commit date: Tue Sep 21 22:34:13 2021 +0530
Change-Id: Icc2508d63186a46488b3b7f6cc2893a981359872
Original commit hash: 63e69a8c6ada988999cad2c6ecd6ef7e36534653

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f593aedae6190cd7d7b8d7df28c6b9669ec9e10f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 27 08:49:27 2021 -0700
Change-Id: I995c9807ffb068784ce4b25fd4aa1dcecf872150
Original commit hash: d1871751c1b4f0da3a37b63db02570e318202b41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: acf4bcac59826c17f31bf59ccc85bc55a25f5af2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 27 04:08:59 2021 -0700
Change-Id: I088ac8ef387696cc54f3f2446f882f47cdb6e131
Original commit hash: 67ee954b89b39782f07ca6c2692c19a28c82c4f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ae00b9e4be0837ad0c0f78a17378a16c2cec5763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:50:04 2022 +0530 
-------------------------------------------------------------------------------- 
KW issue reported in CPU RC Code

Hsd-es-id: 15010004682
Original commit date: Mon Sep 27 12:58:18 2021 +0530
Change-Id: I799fe7ba8b2d34996c8a13e48460d64f1aef7115
Original commit hash: fc8b55a6275a3add7cc752d4afbc4ae036f613c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: a40c28b9d56132ddccd20e2519014f6a6ed08b76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] 125W-8+4 PL setting doesn't meet the TA #646724

Updated the PL2 value for 125W 841.

Hsd-es-id: 1509991665
Original commit date: Mon Sep 27 12:27:18 2021 +0530
Change-Id: I3f4d59aca45f7cf85ea6004b6ed90528258c43da
Original commit hash: f6677f4fa536939969905d3eb951f8e3b5be5736

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 0dc2e3690e6d648b04929f32ce8464817a1894f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][XmlCli] HIITest\HIIConfigAccessProtocolTest is failing with Self Certification tool

Reference #150162

Hsd-es-id: 16014589582
Original commit date: Thu Sep 23 18:12:31 2021 +0800
Change-Id: Iafa4455f840f05f941460e5285556aebe7313974
Original commit hash: 6bea68054a3e71deff8a3a78892b8e0aa5e1c9f8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetupVfr.vfr

================================================================================ 
Commit: 9701d0fb483f7c4dc3459f99810cb71c65064506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.206

(cherry picked from commit 7580f650e55a90b399b0558f4892acb2177674fa)

Mon Sep 27 07:21:59 2021 +0000
Original commit date: Mon Sep 27 07:21:59 2021 +0000
Original commit hash: 63d38f7428a00ccd7e4a12b3c3207348b32507f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55202c37b898f49bd7c20a715ea8adb66701c6d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014452291][ADL-P ADL-M | LP5] Disable WCK Always On Mode

[Feature Description]
  Enable WCK Dynamic Mode for 1R and WCK Manual Mode for 2R.
  WCK Dynamic mode helps to do power savings in Idle Mode.
  Update of Pi4IncPreamble for LP5 Gear4 as per design guidelines.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
   MC [x] Phy [] Both [ ]

Hsd-es-id: 16014452291
Original commit date: Fri Sep 17 16:03:56 2021 +0530
Change-Id: I07aee1a34edeaa3cda52960a4144eecfe0204308
Original commit hash: b5b6ff8b38d913d482aa0831794904353dbb4958

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f6338b7f67b830c362f5d873e208a349d9d3f526 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS

MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.

Hsd-es-id: 16014580003
Original commit date: Thu Sep 9 22:07:34 2021 +0800
Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
Original commit hash: e8908096b9788ae6f5cd8c1f8f04138426b29d1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 619bb8d7939fc4854e125e2efd9e0a39a515889f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.205

(cherry picked from commit b9781bb451e19df62dfa849cf65013fe2082a891)

Mon Sep 27 03:20:25 2021 +0000
Original commit date: Mon Sep 27 03:20:25 2021 +0000
Original commit hash: dd566244eda418faf3be3dc27160dcff1c132c69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ea7f33c74afb12bbda78450062a67b2faa0c285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509984458] Enable SAGV for all SKUs

[Feature Description]
1. Enable SAGV for all SKUs

[Resolution]
1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.

Additional change:
2. Add the new headless MRC support.

[Impacted Area]
SAGV, HMRC

[Register Impacted]
PHY, MC

Hsd-es-id: 1509984458
Original commit date: Fri Sep 24 13:50:48 2021 +0800
Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
Original commit hash: f1cf1eac8068043a74a0aa184da3b760b0a990e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a8ee91f0426f48f65cca561753840864af1eb247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:33 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update microcode version 0x12 for ADL-S C0

Update microcode version 0x12 for ADL-S C0

Hsd-es-id: N/A
Original commit date: Sun Sep 26 16:52:34 2021 +0800
Change-Id: I15770750be728c7e68be55e263452ddf339fd6de
Original commit hash: 26be67214edd7f12c128e826b4e6a0a58fcd7206

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: eb32a68fb1cff94c535967e621b35899ead9b316 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2397_00

Hsd-es-id: N/A
Original commit date: Sun Sep 26 08:50:15 2021 -0700
Change-Id: I6cccdcb1f7d0f536a77d926e74a81283d2f1a946
Original commit hash: 2ea918eb7e93282724b0aa62c270a76c1a3135db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0ccc364910d376a7ba31b2ab507e6521c19ae9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 26 01:27:21 2021 -0700
Change-Id: Ic7dd90bff6a1a1cf45e52fa0e14b83ead63067dc
Original commit hash: adf3944643510e3369574f464d652547e02208a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a566a32f332b78f5fd4b32c68b9e58fb5b77dca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.204

(cherry picked from commit 4d4f8ee4ebfbd9dcb5a3d654cdb3b67761aadc99)

Sun Sep 26 06:03:13 2021 +0000
Original commit date: Sun Sep 26 06:03:13 2021 +0000
Original commit hash: 521a6a40b169d008ffdbe04b266e18036c45fdc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 629445480263ee81c971946a456242b02019fc40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:22 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16014788823][ADL-P| DDR4] CmdVref for MC1CH0 DIMM0 are saturated in RMT

[Issue Description]
The DIMM CaVref mapping is incorrect for ADLP
Correct Vref mapping is below
  VREFCH0.enca0vref = ADLP MC0 CH0 DIMM0
  VREFCH0.enca1vref - ADLP MC1 CH0 DIMM0

[Impacted Area]
ADL-P | DDR4

[Register Impacted]
ddrcomp_cr_dimmvref_vrefch0_0_0_0_mchbar

Hsd-es-id: 16014788823
Original commit date: Fri Sep 24 23:18:03 2021 +0530
Change-Id: I792c6465600c082832e569a168989f4578e37d4a
Original commit hash: 7ec0162ff36abf744e1d19ef43d10367dce71bf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bbad29fcd71249f47759270538888ff73a9062c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update TpmPlatformHierarchyLib with TXT support

Sync platform specific TpmPlatformHierarchyLib with TXT
support to align with the EDK2Platforms PeiDxeTpmPlatformHierarchyLib
implementation.

Link Tcg2PlatformPei/Dxe to the platform specific instance of
TpmPlatformHierarchyLib supporting TXT.

Expands the TpmPlatformHierarchyLib instance in AlderLakePlatSamplePkg to
support PEIM in addition to DXE_DRIVER.

Adds a new PCD (PcdRandomizePlatformHierarchy) from MinPlatformPkg.dec
that allows a platform integrator to choose whether to randomize
or disable the TPM platform hierarchy.

Hsd-es-id: 16014742796
Original commit date: Fri Sep 24 09:31:49 2021 -0700
Change-Id: I894cf38fb6b63e730b6c65e008e4517a3e58bcca
Original commit hash: 2f820a18e82213e2d05cc1b60f763b6dc190460e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c

================================================================================ 
Commit: cff57ed29decc6f62269525c574e10fd1f7fe0a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2396_00

Hsd-es-id: N/A
Original commit date: Sat Sep 25 08:46:20 2021 -0700
Change-Id: Ie0985a7c572dba0976dc39cb5a456fed7646c26e
Original commit hash: 4d169cdc740002c1f84163cfa848f20748d98b94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bdd0fbd7c6c5ad7abcb15ef70a0967b7270c8937 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 25 01:24:22 2021 -0700
Change-Id: I78384017c75bb4be559ff412ff43222d529ce166
Original commit hash: 85500bfc5498b43132440096e8cf14afc76c8ea8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fa47128349be0553065b8c0578aa49ec0967a97f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.203

(cherry picked from commit 41ae8083e57e5e12b0006963780ba3a70bcbb8b2)

Sat Sep 25 02:01:50 2021 +0000
Original commit date: Sat Sep 25 02:01:50 2021 +0000
Original commit hash: 03a8365f54af42249e870d52c5eefb238a354179

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fae6d7ea651be34ac217c8f8d1c3c85b484f9e77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14015176661][ADL-S | DDR5] Read ODT Training - reduce recentering loopcount

Reducing RxV re-centering Loop Count to minimize Read ODT Training Boot time

[Impacted Area]
  ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

Hsd-es-id: 14015176661
Original commit date: Fri Sep 24 09:21:10 2021 +0530
Change-Id: I9bcf6ad5aa9e84de0fa642606eb8409f5b3fb9f9
Original commit hash: bb3f128c194acaa343f70710206b70ea93eb8cf0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b0a46357952cc67198d747825f84f09f46b892fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.202

(cherry picked from commit c885efc28fa39536a313df59ec9380681c533716)

Sat Sep 25 00:02:10 2021 +0000
Original commit date: Sat Sep 25 00:02:10 2021 +0000
Original commit hash: 2af9cbd7f4d2cc0b5e586d3d37fa474d160a223e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8ebc02614effbd8fac2e019ef52cc02df7330ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:49:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014746295][ADL-P ADL-M | LP4] Optimize LP4 ECT algorithm to reduce execution time

[Issue/Feature Description]
  In LP4 ECT algorithm, CS-CMD 2D sweep is consuming more time due to smaller sweep interval of 8 PI ticks.

[Resolution]
- Increase sweep interval to 16 PI ticks to reduce number of sweep pints.
- Use separate CS-CMD 2D sweep array for Gear1 and Gear2 to limit sweep range within passing range.

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  PHY

Hsd-es-id: 16014746295
Original commit date: Fri Sep 17 20:23:38 2021 +0530
Change-Id: Ib002e16fca3f2c56927ec3a9cb3bde9176066d7d
Original commit hash: e936d37ce31102641e6bf6e9dccd595c8e001610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 33a986b73884ac5afbf3d744bb029a8fed417923 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:55 2022 +0530 
-------------------------------------------------------------------------------- 
Add BIOS option to enable/disable IOP IOMMU Posted Interrupt capability.

Hsd-es-id: 22013846457
Original commit date: Thu Sep 23 16:18:24 2021 +0530
Change-Id: Ib77658cc41f9f57943532020c79e6da1b8a035dc
Original commit hash: 96800e53aba0a8472026d6968da6c3f4163e24ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 0d6934bb6849ba71406c3b0a4703f93c3d235621 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2395_00

Hsd-es-id: N/A
Original commit date: Fri Sep 24 08:48:58 2021 -0700
Change-Id: I8a4f090cc5857e196da4f7782acbc6ee8783dede
Original commit hash: db5f4ae46336675fe11799cd4b1bf11eea8e9fef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7c970673b14e61afd32378e2e2b6fa0cef64f2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL] Boot failure issue when merge BIOS 2347 into our BIOS code

In some conditions, other devices may use the same slave address throw SmBus controller,
that makes DCC programming function executed and causes error.

Optimize check condition to improve error handling.

Hsd-es-id: 22013813705
Original commit date: Wed Sep 15 14:57:52 2021 +0800
Change-Id: Ic1bf8d742cc2241bda0eb10e97c794e1ea16ab2f
Original commit hash: 7a3acafc3a01768cba1791aca0ceb30141fa8cc2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 23166cbb2e5098f96971bc5db558fb5188f6fd8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 24 01:31:38 2021 -0700
Change-Id: I25ac31483dbbc9847d1cc595f5c85b4cac744374
Original commit hash: 87f84b09ee4d40a8f251b45537459c87d79b7169

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a4709f1ebb10593d64997074b59b77e61064b3b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:43 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLibVer1: Remove redundant disabling PMRs from VtdInit

Background:
Currently VT-d Si RC disables PMRs twice:
1) first time in VtdInit function,
2) second time in VtdOnMemoryDiscovered event.
It's redundant. It's enough to disable PMRs after MemoryDiscovered signal.

Change:
1. Removed calling ClearDmaProtectionSetByBootGuard from VtdInit.
2. Moved registering mVtdMemoryDiscoveredNotifyDesc from the bottom of VtdInit
   to the beginning of this function (before checking if VT-d is enabled or not).

Hsd-es-id: 18018329352
Original commit date: Thu Sep 23 09:39:39 2021 +0200
Change-Id: Ia806536709f5cd7b3537da24d9aad5239ff4e6b2
Original commit hash: 102d89a7350567230dcf8a4bd9fe8e24b20b7206

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: debcb04334478cb24d8b5830f306a3720f933528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:38 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Lpss: Moving the  I2C LTR DSD ACPI method to   SerialIoDevice

Designated for I2C Driver to configure its Latency Tolerance Reporting

Hsd-es-id: 1509952503
Original commit date: Wed Sep 22 22:42:10 2021 +0530
Change-Id: I7b46d1e3c0f9ca1c3209a618843d7d546b82b8c4
Original commit hash: 50fe84ee06a7d67ae02665c934c9dcf060db2772

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl

================================================================================ 
Commit: c1ed9522a9e32ce86f799b9c0b3d581e35270daf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:35 2022 +0530 
-------------------------------------------------------------------------------- 
Add pch.asl to a module .inf

Added Pch.asl to PchAcpiTablesSelfTest.inf to help customer tools and processes

Hsd-es-id: 22013786398
Original commit date: Tue Sep 21 13:34:13 2021 -0700
Change-Id: I50fc03b6897f76a17d17c7680da0f71fb75ab97d
Original commit hash: f70fca3e047eeb52a73627810869942bb8ff1b0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf

================================================================================ 
Commit: e1eae855773053bdef3513a32c7f034804ba633a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]ClientOneSiliconPkg: Add FUSA Configuration for Iop

Hsd-es-id: 1509964533
Original commit date: Thu Sep 23 01:27:39 2021 +0800
Change-Id: I8e6b4b4170c3bf43271a87f1fd4384d659ab5251
Original commit hash: 8b8cc6c4262115bee0859e4e1451ebebac4662a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: f6ea329c9f6e01375bf798486937842aa9494c4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:30 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Gcc builds are wrong

RomImage not to be created correctly
1.  Build error, but always return successfully result
2.  uCode sparse data error

Hsd-es-id: 1509986271
Original commit date: Thu Jul 22 15:52:14 2021 +0800
Change-Id: I4d35166712ab6f159c4c819b5fa88941f4a05cec
Original commit hash: 4f70e6573cfc8ea508e6f34df8d2844383dac663

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh

================================================================================ 
Commit: afe66fe99be6d2fdeaf4ec27d65c830b3a6fcbf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:27 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: Copy size overflow when exiting HeciGetCpuTypeChange

Update correct copy size.

Hsd-es-id: 1509977192
Original commit date: Thu Sep 23 11:49:46 2021 +0800
Change-Id: I91be35ad3109e710670a3e3979a4041bbdc3c6e7
Original commit hash: bab0e9c5c016235107ab9441be4383b6b71f0100

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: dda96ead2013a7a410f56e2b339b4e4f0f7d5282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:24 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/Gpio and AlderLakeBoardPkg: [ADL] Coding error in GpioGlobalReset and NotifyEcToPdForVpro

Resolution:
Found two coding error in ADL.
1. There is no break in case GpioGlobalReset of GpioPrivateLib.c
2. Need to set an initial value to VariableSize in NotifyEcToPdForVpro() of PeiInitPostMemLib.c

Hsd-es-id: 1509980315
Original commit date: Thu Sep 23 15:57:59 2021 +0800
Change-Id: Ic86bbc0dbc66b2393750b8308968319698f995f4
Original commit hash: 35218cb984d55bff6b8f356cb0324ae125a075a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 6f1ec81756337c2234966a5e91bdad3297d37beb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] upstream/downstream design dGPU always keep ON problem.

Hsd-es-id: 1509952712
Original commit date: Mon Sep 20 11:20:33 2021 +0530
Change-Id: I90501d25071a7593681674f004ddb623ee229861
Original commit hash: 9b76046b50f7d04dd7be742b8a084456276a708f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 3e2d7daba63d771a79dce6ed13dc9e067f717b78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2394_00

Hsd-es-id: N/A
Original commit date: Thu Sep 23 08:47:11 2021 -0700
Change-Id: I653cf18d774e66934d90fb49c014851c2a0e4a46
Original commit hash: 6b47ca8e0964bfae8852b1b16528f5a5a5793f84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1f51315cc2596287f637ffd46f7edef1b98e368b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 23 01:32:26 2021 -0700
Change-Id: Id8266476c445af0e9f8cc5925fe8bc7d2dd9ecf5
Original commit hash: 8820d9d65fc7060b34f6eebbfcd55937ccf1d401

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c6180f5f3615263530fe8a6e735b5a399a198e31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PL2 should be a fixed value

PL2 = 1.25 x PL1 is only for TGL and former platform,

ADL should make PL2 to be a fixed value get from Spec.

Hsd-es-id: 1309069659
Original commit date: Tue Sep 14 11:34:23 2021 +0800
Change-Id: I6e92f2bac81d2498dedae81ba869983ba4f7468f
Original commit hash: bcc841e8ec1e57e58ed3dd779614c46430d2678a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h

================================================================================ 
Commit: d5a2c48f11b84287470b908f232b04e9e9e96454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:11 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: BIOS option to configure CSE data resilience on/off - update

Remove project PCD from C1S package.

Hsd-es-id: 1509684735
Original commit date: Fri Sep 17 12:43:18 2021 +0800
Change-Id: Ibc3030f2db5fd464bcb235f86e6856f0858657c2
Original commit hash: 99b3d1de220762af4afef207062d554d7b61e100

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: ca908e0b6e91d68109ae0775cc1eaa7febb73cd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:09 2022 +0530 
-------------------------------------------------------------------------------- 
Fix "Universal Serial Bus (USB) Controller" yellow Bang Observed in Device Manager After Loading OS

Failure happens because USB4 platform hob is not created when FW CM is applied and therefore USB4 NVS is not passed correctly.

Hsd-es-id: 16014715941
Original commit date: Wed Sep 22 14:26:20 2021 +0800
Change-Id: Ibf9497f6a9fa2658a6e8987913901bf13b7d6d0f
Original commit hash: df3886e43f0d9667c68c0d1820fda117c6288f63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c

================================================================================ 
Commit: ef0a05724641f85c5434ae562e40be844d84b1b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:06 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-S: Fix the missing break in AdlSSaGpioConfigInit

Fix the missing break in AdlSSaGpioConfigInit switch
statement.

Hsd-es-id: 1509417167
Original commit date: Thu Sep 23 11:30:00 2021 +0800
Change-Id: Ieeb4caa5ee9273c503c88b5e7a3914ccde109d20
Original commit hash: b957aebf94c40ca53cee5e1936e4d885f9382268

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: e81278a402550bd68eebc3191604e2b3b2c797ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove CRx BIOS option from D3cold page

Removed SATA controller cycle router (CRx) from ADL BIOS setup menu

Hsd-es-id: 22013638834
Original commit date: Fri Sep 17 16:13:46 2021 -0700
Change-Id: I7d1000f25e1dd88eacec04dff610bd421afa7ee5
Original commit hash: b3c15ee217dc2afe0e94e4cc981674d19d39a2ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 5da50c4b58c8bdaf011cfd817631e8178a075242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:48:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2393_00

Hsd-es-id: N/A
Original commit date: Wed Sep 22 08:46:47 2021 -0700
Change-Id: Ibd4d6e0475b1bf17aa17fa870b7afe61555a825f
Original commit hash: 65c7dec1c36e3c730f140c305d7384c1c14dde10

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d1bc3cd874405690f28cafa89636b84ff91d4dfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 22 01:51:34 2021 -0700
Change-Id: I7b04bd7e630af1cec6af5181e0b57c3564278859
Original commit hash: 8bd5d21154b3c9e6e09d3f94dd18b6dc4b515224

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 196357d31696baf325ccecfab91d948e10de1e8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:56 2022 +0530 
-------------------------------------------------------------------------------- 
IFWI[ADL-P] [R0]: CPU Stepping is showing as <null string> in BIOS page on ADL-P with R0 stepping

Added R0 string entry for ULT SKU

Hsd-es-id: 16014693217
Original commit date: Tue Sep 21 20:04:09 2021 +0530
Change-Id: I0f745cbf901408a4c9d34f0ebdae9a597432afeb
Original commit hash: 73c1fc272cdfb437a9cb39146f80a195d0d03143

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 1b9eec7f023f055d9dc961bab6fa13ba785fdf54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:51 2022 +0530 
-------------------------------------------------------------------------------- 
[PSR] [RPL] Code Improvements

Added changes:
 1. During export for PSR to USB flash, File name to be appended with timestamp.
 2. Added support to convert Unix timestamp to YYYY-MM-DD HH-MM-SS format.

Hsd-es-id: 16014554752
Original commit date: Sun Aug 29 01:34:20 2021 +0530
Change-Id: I2714b7558698062efa4d1b465ea957830eca8b81
Original commit hash: 802c07355a32416f6a47c78795b0103a31efd3e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h

================================================================================ 
Commit: 9ba63a10e2f280f23a8c9205c3697953b5a97e7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.201

(cherry picked from commit b653506dc1ed616e3ae15f4557045a2e73857ba8)

Tue Sep 21 21:01:38 2021 +0000
Original commit date: Tue Sep 21 21:01:38 2021 +0000
Original commit hash: 25d36bfff8b4dfdc852d0f69b6db2e03630d02cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a865d0fd631b8e34a6c1867494ded89229a3dada 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16014716637
Original commit date: Fri Aug 27 09:41:57 2021 +0530
Change-Id: Ibb099c642e4c0dd50ac6724f704f07b584b76193
Original commit hash: 6a005f5d7b77bc8ad8b8c7ac4b04a7b4fd4b562d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7f6a9efe9f581c6d0f48a7777666a0f518d052f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2392_00

Hsd-es-id: N/A
Original commit date: Tue Sep 21 08:50:20 2021 -0700
Change-Id: Ib335d9bca59691f250e866cd1469bfef4053b86a
Original commit hash: 3e54e02d456962037c4bf5f53970b6f81da524e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9b896f3f79eb3d7befb485874685516ce3dbef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 21 01:25:24 2021 -0700
Change-Id: I10fead2d449ce1819d07c3d0567e0d50ecde8b80
Original commit hash: 9590b8e92f797f139a1b0f93feb5dfd5951877e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 82c64393c3fca1312da488e4ebed323671eb7c6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.200

(cherry picked from commit 04223b359a642f74ddd996ffc7a43592e376a92c)

Tue Sep 21 04:27:25 2021 +0000
Original commit date: Tue Sep 21 04:27:25 2021 +0000
Original commit hash: 85d08465d61e317ba4932ea1b94f471354b38099

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60392f3869d3e895c2e86c2dbb47836ae049a453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:35 2022 +0530 
-------------------------------------------------------------------------------- 
[HSD][ADL]: fix Gear2 and Gear4 enabled at same time.

[Issue/Feature Description]

During Lp5 FreqSwitch, Mrc will set Gear4 to Gear2, and Gear2 back to Gear4.
while transit from Gear2 to Gear4, Gear2 bit is already enabled,
then set Gear4 bit to enable. at the moment, both Gears are enabled.

[Resolution]

Write Gear4/Gear2 enable/disable to register cache, then flush to HW.

[Impacted Area/platform]

Lp5 FreqSwitch/ADL-P/M

Hsd-es-id: 1509749117
Original commit date: Mon Aug 9 15:00:19 2021 +0800
Change-Id: I1a3301f9399d5f94f15425865818d9284d4c7420
Original commit hash: e13d70a9b37bdd2095ab4b74218c5f42c1f5a412

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 00929df8aa562c4f4b3f507f67a2b8b5617a1a8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.199

(cherry picked from commit 74621f2f301cee2045ec3c6424eb1fe8ea5347ad)

Tue Sep 21 03:29:10 2021 +0000
Original commit date: Tue Sep 21 03:29:10 2021 +0000
Original commit hash: dccbd549ebbf6b0caa15b3645afe11201fadd82b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4c628a83574cef541d384727d63c783d5a8f809 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P ADL-M | LP5 LP4 DDR4 DDR5] Ddrphy mcmics ranks chbdel = 0 always logic should not be used for both Write and Read

[Issue/Feature Description]
Random failures during boot process happening itermittently from different cold training boots when using dual ranks

[Resolution]
Determined that McMisc WriteCfg and ReadCfg needs to have RankDelay set to 0

[Other Changes]
Program MiscControl2.Bits.rx_analogen_grace_cnt = 0x70 (Design Recomendation)

[Impacted Area]:
ADL-S ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 16014644564
Original commit date: Thu Sep 2 16:09:23 2021 +0530
Change-Id: I06ecb96f9e097a788cbf378a1d9deba87c4d0671
Original commit hash: 458dee7f3e8462397eedf00f8d0e30c7d23d4287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: a5f2d28d6dc59e86a44e5b97f90bee907dab4507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.198

(cherry picked from commit ecf01bfb90e22c44933e4f11f0c4956808923420)

Tue Sep 21 02:05:55 2021 +0000
Original commit date: Tue Sep 21 02:05:55 2021 +0000
Original commit hash: 1a9d35dd8dfc007bdac820180cf2f326504afaa2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93fae2eaecdfe5c48fa2091b0ee58d864d0b0631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:24 2022 +0530 
-------------------------------------------------------------------------------- 
[22012131019][ADL-M ADL-P | DDR5] Post Package Repair (PPR)

[Issue/Feature Description]
Implements the DDR5 hPPR sequence, with corrected WRA command to be sent.
CADB/CPGC configuration is used to send the WRA command
[Impacted Platform]
ADL-M, ADL-P

Hsd-es-id: 22012131019
Original commit date: Mon Aug 30 10:54:40 2021 -0700
Change-Id: I8b863b3262cc0a7230af6bb01672fa7d3d923dff
Original commit hash: 865b2964b6cac3aea8c0f487e4dd322468989a29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0ebef42c215c38003d3448fce024895e16118b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2391_00

Hsd-es-id: N/A
Original commit date: Mon Sep 20 08:50:59 2021 -0700
Change-Id: I5bcf1a5b2c7363aa0fb9428fe15e3ff00c48dd94
Original commit hash: 5955702d3a8070209ff504dbbc19a8ce5a2da7a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e0fcfab6ac2d9ffc32e61309f95b0fcb04bb5cd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:18 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/GPIO: Add ACPI methods to read Lock and LockTx registers

ACPI Gpio registers offsets tables updated (GPCS, GPCL):
  - Added PADLOCK register offset
  - Added PADLOCKTX register offset

Added two ACPI methods:
  - GLOC - Read Gpio Lock Config state for requested pad
  - GLOT - Read Gpio Lock Tx state for requested pad
These methods:
  - Take only one argument - Gpio Pad
  - Return: 0 - if requested pad unlocked, 1 - if requested pad locked

Hsd-es-id: 14014604745
Original commit date: Wed Sep 1 13:55:04 2021 +0200
Change-Id: Ia8ca2729542478559408485fa9cdc46bd7d0505b
Original commit hash: 9c80a0e24e0fcdb6c0adb3dcb44318b93803944c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioGroupsTglLp.asl

================================================================================ 
Commit: 91d32bc91faef04baff36ea0d4feef6da02599fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 20 01:27:42 2021 -0700
Change-Id: I2cf246b802cb6dd36e0b005e27972934126c0737
Original commit hash: f315d7caa31c436055f297e85fb1d05d3363d56d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4dae265d2d74164c0e0f765ac29a14750b21e969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2387_00

Hsd-es-id: N/A
Original commit date: Sun Sep 19 08:50:17 2021 -0700
Change-Id: Ic03456a999b0b7bf97780bd145ce2503febec4f7
Original commit hash: 331bf48cde395e2c1390cb6cba7d34d7723aeac9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ea2ad93c9688c110555238673afd0fff7c82721d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 19 01:23:29 2021 -0700
Change-Id: Idcf7f24ec0addc7bd811bedfce9e1b96085bf2b0
Original commit hash: be33769767f397108d32f4290b99923d1541b6eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9a55e5835130c7b0227e26a390de1636f29c3c1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:06 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2386_00

Hsd-es-id: N/A
Original commit date: Sat Sep 18 08:50:50 2021 -0700
Change-Id: I0334d3b85fd3800b19812240007d80b74b7fc3fe
Original commit hash: 886d8614dadb2e2178f93c63b11ad75e4fc205d8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0ab1a58eb516fad4db5aea2390fff1406fe136a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 18 01:30:36 2021 -0700
Change-Id: I36b2e2a0165fe644238772478faa9b98dce54d90
Original commit hash: 7993bd55ddddce5c69ca3de58c98ccd1a15349d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9d49a575757d2416804221fbbc452205235c0542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:47:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.197

(cherry picked from commit 7eeb5c632212de46cdee00c04bbbfe6d0ad5c298)

Sat Sep 18 02:32:31 2021 +0000
Original commit date: Sat Sep 18 02:32:31 2021 +0000
Original commit hash: 4b5929cdd9359cabd7e7324ce0b282fd46805f6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47c272601f367c0732f2727f1461fe93b4981f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509399050][ADL] Adding TAT DELTA BIOS KNOBS to MRC

Change TAT Knobs from Absolute Value to DELTA values which will change each TAT parameter individually by a specified Delta Value in the knob.
The TAT Delta knobs are in addition to the global Inputs->TatDelta, which is 0 by default.
Delta knobs encoding:
 0 - Auto. Signed TAT delta is (Value - 128). Input value range of [0..255] will give a TAT delta range of [-127..127]
So TAT value can be increased or decreased.

Additional change:
 MrcWeakWriteTimingCentering was not running on the last SAGV point, fixed this.

[Impacted Area]
 TAT

Register Impacted: NA

Hsd-es-id: 1509399050
Original commit date: Tue May 11 09:54:31 2021 +0530
Change-Id: Icc49371bcb2eba8b34a4b2943eca1b91d029052f
Original commit hash: 2759b74ba8d7d9fcae6fa0360a2063537c43eee5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h

================================================================================ 
Commit: 1874f74542c029e31eb29fd56dc0dd17bb31ad3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.196

(cherry picked from commit c1d79bbcf16c52d220e7c295c8ff2f06a9467b91)

Sat Sep 18 01:57:55 2021 +0000
Original commit date: Sat Sep 18 01:57:55 2021 +0000
Original commit hash: 133509cc2ffad4213d568512dfe1427ea790244d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b5d348d0f3a6b37cae25f65031822a1821579dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:52 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14015093961][ADL-P| DDR4] Memory speed reported as 2667MHz instead of maximum speed of 3200MHz

[Issue Description]
Current method of frequency configured is based on last SAGV point being setup which in ADL's case is no longer the highest freq.

[Resolution]
Added code to compare Frequency of SaveData across SAGV points to program 'ConfiguredMemoryClockSpeed' of MEMORY_INFO_DATA_HOB data.
Added code to compare Frequency of all DRAMs of memory topology to program 'MaximumMemoryClockSpeed' of MEMORY_INFO_DATA_HOB data.

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 14015093961
Original commit date: Tue Sep 14 08:48:57 2021 +0530
Change-Id: I4fc22ecb50644dfa62c215eeac2ea64cae079d81
Original commit hash: e1a3f2655d7446995985f32b65e77788c2e43877

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: be520cae2eb8f8d1621df3f529a8dbd73d30d206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2385_01

Hsd-es-id: N/A
Original commit date: Fri Sep 17 08:48:31 2021 -0700
Change-Id: I97b453b26a65e5d2fd36f7c671292546b1fe2959
Original commit hash: 3ade790cb27e4bfc2deb119f3331324ac3488bc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b3ab61862b6145b878ac8b3ffeb3ef41d8f452fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix resizable BAR support programming gap for brigde devices.

Hsd-es-id: 16014572165
Original commit date: Thu Sep 16 17:12:04 2021 +0530
Change-Id: I4002c80c4564d647b6c3771f8412f3e083865970
Original commit hash: 190390773259cd46eb6d14c1ced2410e1e7e7a75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 70c104d3a02607794b66754e7dc2099edb77ba3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2385_00

Hsd-es-id: N/A
Original commit date: Fri Sep 17 03:25:50 2021 -0700
Change-Id: Idfff60aed727dd62f189c801c60070032fb15d52
Original commit hash: cb6dd40aaa85ba469b17ed6f5f031c56bb0662be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f186795a291429af32051e75c115bd7dddb89fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:40 2022 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Adjust micro code size

Hsd-es-id: 1509684850
Original commit date: Fri Sep 17 15:21:26 2021 +0800
Change-Id: Icf7e4ad2fe49e88d17df5318f377d5a05d262cd3
Original commit hash: cbfba3c3d9451017e1fc7ed601ac105057705298

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf

================================================================================ 
Commit: cbaaed297f42cf7677ab8e02818029f95d05de36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 17 01:24:01 2021 -0700
Change-Id: Ia3653decdcbbd3e0ab6d13b1477d9f4b029db0fb
Original commit hash: 166c44b340b8244c284269d848d6295040f6c6a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 97cdf549a0781b6a34130af149b244fb1153d8d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:34 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][1509947118][ADL-N]Should disable MC1 access"

Reason To revert: This check-in is causing PC 0A65 hang at rev0 k0.

This reverts commit 5c8bc0e11ab0062be859548f29076f5b9ae45dcd.

Hsd-es-id: N/A
Original commit date: Fri Sep 17 11:17:31 2021 +0530
Change-Id: I32c755a1440bb8b7b3fab2953be130ec110f1ac3
Original commit hash: 6089b9dcc25039a16b5bc4766f7589406ca4556c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: f9f91e53931d1aaf3923cc35df0fad8da65b9caa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:32 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.195

(cherry picked from commit 5622334f958f74dc85e181ad96573d6348e6dd1f)

Fri Sep 17 05:24:44 2021 +0000
Original commit date: Fri Sep 17 05:24:44 2021 +0000
Original commit hash: 4aa42fc9beefe9e90d84bdbcce05c4e8405895e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 438a9992923fa0b08d63257aafa0300fbc4d6391 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Dynamic Memory Boost: Update fallback option implementation

[Feature Description]
Issue not covering all boot modes when continuing to force DMB disabled.

[Resolution]
Update to cover all boot modes when maintaining the fallback to DMB disabled.

[Impacted Area]
Dynamic Memory Boost

[Register Impacted]
N/A

Hsd-es-id: 22013817311
Original commit date: Tue Sep 14 09:52:40 2021 -0700
Change-Id: I9099cb0eb96c1297147e19bae92c58ca83534197
Original commit hash: 3346aab0a2e108fb98bdce010e221081c81e0b6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e66a9dd50ee8213b1917ec956909b9e3ddb04090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.194

(cherry picked from commit 4431e98aedde19ab905c4a10920915c8d7f1d969)

Fri Sep 17 04:16:09 2021 +0000
Original commit date: Fri Sep 17 04:16:09 2021 +0000
Original commit hash: 292d8a9a27151485953080f7eb436aa8f44634ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72b990ff8e5810fe8b96c5cfae7cec6f80ff91f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509923274][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Increase the MC save restore size

[Feature Description]
1. Increase the MC save restore size

[Resolution]
1. Increase the MC save restore size by 8 bytes

[Impacted Area]
MC Register Save Restore

[Register Impacted]
MC

Hsd-es-id: 1509923274
Original commit date: Tue Sep 7 19:54:17 2021 +0800
Change-Id: I23649568869193f3e8be4d5220e2f5c5a1431162
Original commit hash: 5223dfcc2a574ec8dc9c3bc5a3d49130cc1ecad1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 4a1eada2d7dfb74060ba1d0984f8a11f487f56e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Updated the ucode for ADL S C0

Updated the Ucode 0x00000011 of C0

Hsd-es-id: N/A
Original commit date: Thu Sep 16 19:19:44 2021 +0800
Change-Id: I4e54abe192330dfccc309405cced929f29f4c6ba
Original commit hash: b6620a539c503625f637c9893fa84be1bc2ab881

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3299ef9f147737099db4254db4f7e3b1c15ef13b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.193

(cherry picked from commit 915a6f87c2c78d85069d08ccdbd0bcf25d64ed09)

Thu Sep 16 16:43:34 2021 +0000
Original commit date: Thu Sep 16 16:43:34 2021 +0000
Original commit hash: 8ab27bd888ca50929f3b21b044b9e9efdad1b561

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 672a660a1d3b7723c41ab943a7850eafea1d9c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509445153][ADL-S ADL-P ADL-M | DDR5] MRC shall report a DDR5 DIMM as a single item in SMBIOS type 17 and report DDR5 module size in total size the same as DDR4 module shown in BIOS setup menu

[Issue/Feature Description]
Each DDR5 module (UDIMM/SO-DIMM) has two subchannels, hence we report two Type17 structures(one for each channel); the same issue for setup menu.

[Resolution]
Change the memory data HOB for DDR5
1) report the combined datawidth and capacity for dimm on subchannel 0.
2) set the status of dimm not on subchannel 0 as not present.

Additional change:
 - Fix the issue where the first two characters of DDR5 DIMM Part Number were skipped

Hsd-es-id: 1509445153, 1509893139
Original commit date: Thu Aug 12 23:14:39 2021 -0700
Change-Id: I03755f4aaf8882e503fb87e82ddab71159111268
Original commit hash: ff08ea50ca74b1679d5b4bb5f969d6e05fb06ea5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 2e83ced84412714032c364b9e4087a4005db6b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2384_01

Hsd-es-id: N/A
Original commit date: Thu Sep 16 08:47:55 2021 -0700
Change-Id: I5358d5836c510f9da42a92b4da4607f7b3917ea5
Original commit hash: 7721cbde6592d6474cc8c71630ad3ae4b7d74adf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bf5c13a8a03352338f0f80c0a6283f1d9e2f53c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2384_00

Hsd-es-id: N/A
Original commit date: Thu Sep 16 06:55:06 2021 -0700
Change-Id: I0493a2049638ae6124aa70835bd8758df38642d7
Original commit hash: b1cb165e35c9a18b8ccef6df7b19facd6cb08abf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a0018af3c12f834bca82ccb1e47996c7a1f6813e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:46:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][K0][BIOS]:Board information showing Wrong in Platform information Page

BoardId information is populating in platform Information Menu

Hsd-es-id: 16014674911
Original commit date: Thu Sep 16 14:40:53 2021 +0530
Change-Id: I1fb56360def0cd99a4315171e4bbb9ff529a9951
Original commit hash: 83a528bb4acdd787e88a46ab6125144299874197

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c

================================================================================ 
Commit: 1de402d1a8b2f142e52467f48857731e541ad43d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 16 01:40:52 2021 -0700
Change-Id: I2b7b96679d0821978bbe1b1b65a3059c809a6f74
Original commit hash: f6fad64c76b40aab6048faf84906608a6076f994

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 79077cee27bd695f3943de770d7867e9d345cb56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509947118][ADL-N]Should disable MC1 access

Changes:
    set all MC1 channel, slot spd address to a invaild address to prevent the operation of MC1 in the MRC code

[Impacted Platform]
ADL-N LP5 only

Registers impacted: NA

Hsd-es-id: 1509947118
Original commit date: Thu Sep 16 10:38:57 2021 +0800
Change-Id: Ib81b76b77b1f5c2304350b022f655b1bc7d211a3
Original commit hash: 5a1d9cd7bbe396a67b4b69b74a8b56cf225ae564

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 04630e9485fa6b2940d9e155b703b75fa54a111a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.192

(cherry picked from commit 49de6c50926477f874db173804f69599d7884651)

Thu Sep 16 07:06:30 2021 +0000
Original commit date: Thu Sep 16 07:06:30 2021 +0000
Original commit hash: 556c0de593ee5b14e22413b039a74a9f445dcb6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2569aba43f0f7d5fe4a4544b519d7fcd24649b95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update MTRR for extend BIOS region
    Patch 3: Get all MTRR setting and then update the current MTRR
    and Set the MTRR

Hsd-es-id: 22013822049
Original commit date: Tue Aug 17 12:49:55 2021 +0530
Change-Id: I0e6ba6e05ebff7b8be6db7a1b165997a22663601
Original commit hash: c43c5156aee652785a6b2848ada5046d964d7912

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 82fa031d4ec59ab074d5e07ae10a12e8b72fa121 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][DDR4]Consumer & Corporate Debug IFWI not booting to BIOS/EDK/OS SUT hangs at 004f postcode on DDR4.

1. Create new patch tables of ADL SBGA DDR4 platform.
2. Remove SGBA DDR4 TBT Config settings.(Non-POR)

Hsd-es-id: 16014636370
Original commit date: Fri Sep 10 15:50:18 2021 +0800
Change-Id: I027d72623d195e483cd072db9a0b1cd671627354
Original commit hash: 31e0268dae736cc06e7949bcf5e3b0bdd0d56e97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: b827989d64a6cfb0a74bab01e46a8d203e7c958f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:38 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Integrate ADLP GOP V1038"
GOP-1038 is gating ADLM Beta Milestone and need to revert till we get proper fix.
This reverts commit 5d60c522a7fd80d50aacda977ddac2e8ac691eb3.

Hsd-es-id: 1509916726
Original commit date: Wed Sep 15 21:40:24 2021 -0700
Change-Id: I1f6fe25166ee72ad694c3d4ca72b836b6455f551
Original commit hash: 5e9537ddce160a78a5e84f8a7ad10c11677baffa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 66cfad29e664447d9747c88e529aba3d5ceb372e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][RPL]:CPU stepping/family check and WA cleanup

1. Cleanup BIOS WA for ADL A stepping as it's not used anymore
2. Ensure the change isolated with (Stepping >= EnumAdlB0) can be also part of RPL flow
3. Ensure the change isolated with ADL family check also have according RPL family check
4. Add RPL stepping/CPUID check case in ASL code
5. Remove A0 ucode.

Hsd-es-id: 16014653033
Original commit date: Wed Sep 15 11:18:35 2021 +0800
Change-Id: I0980b3c064c726bb4693fefd1b298943f5cea766
Original commit hash: e3b972ef310bef088914190a1ea49c2aa00d6ec3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: a75a0e7439df7f97c59560cfe44591671d413326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] [D3COLD] BIOS device name and address are missing, no D3cold for 0/6/2 drive

Added BIOS device name and address for missing PEG62 slot

Hsd-es-id: 18017922077
Original commit date: Tue Sep 7 23:44:36 2021 -0700
Change-Id: I39b93f4a4ef7d0ae5f1964b22f2e1aa00958e072
Original commit hash: f2ae0b021d84fb8d0bb4a302de7833a3ace9c1fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 7726702c41af0cb1e4c7947ce7ff151c17501249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2383_00

Hsd-es-id: N/A
Original commit date: Wed Sep 15 08:48:59 2021 -0700
Change-Id: I3cc038341717de990be125361148e8ca235e164c
Original commit hash: bdb4936d53b2b55725adea5a8eaf7c14987462a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 13bf0d25bc50461e576d2c74ac5f75cec3b8ba86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Adding the missed data for Adln Lp5 gpio porting (Part 2)

Hsd-es-id: 16014419991
Original commit date: Thu Aug 26 13:45:34 2021 +0530
Change-Id: I845c8eded770a9e004a0771aaed56b98abfc09d1
Original commit hash: e9cf3584ef58b43d66316474e083120a13d4b152

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c

================================================================================ 
Commit: 1b7a9b4ceb447ba23b66b05053ee5c18294249d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] [Cobalt]System is not waking from S3 through LID switch.

When PCH LAN is disabled, GPIO GPD2 is required to program to wake up via LID open

Hsd-es-id: 16013356817
Original commit date: Thu Sep 2 13:24:19 2021 +0800
Change-Id: I4ad4a1d09acf025ea99c506b0da1a4fdb1de24f0
Original commit hash: 4cc0fc2513b763fd0bfbf199fc18e473f79d911f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 924d07b08e23b2b20dac1211b0a2514a8d4f8e1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 15 01:48:22 2021 -0700
Change-Id: Ibc4d1a7199de08fc82b4b1ac01064895f8bb1695
Original commit hash: 829e4f1a566a16c876541934589247bf6d007dc9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: dcd9bfd7a171b9ce702089ed1a9dd5372be42d1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:17 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][Audio]: DMIC attached to HDA codec(ALC245) configuration enablement

Added ALC245 4Dmic support.

Hsd-es-id: 1509937205
Original commit date: Tue Sep 14 16:24:21 2021 +0800
Change-Id: Ife470fa2294226db791bee7b5cbaf82e8896206d
Original commit hash: 6a2ec3743cd72fde5a3579f533dc55541a4511c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: c2f140a4b14859587da2d4fe01e692b337844e83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.191

(cherry picked from commit 8d6a1bca37108d55466ff7256da4991ebe6255cd)

Wed Sep 15 03:24:55 2021 +0000
Original commit date: Wed Sep 15 03:24:55 2021 +0000
Original commit hash: 5a8093a44d2d83eeef3662ffcd927e7d10c47469

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 086f0891713afce84a8eaea9e8f8ed9413473b5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14015104637][ADL-S] Set adaptive_pcit_window as tRC*3

Set SC_ADAPTIVE_PCIT.adaptive_pcit_window to tRC*3 in DCLK units, for all DDR types and all ADL SKU's.

[Impacted Area]
ADL-S/P/M, all DDR types

Hsd-es-id: 14015104637
Original commit date: Fri Jul 23 22:42:40 2021 +0800
Change-Id: Ibc7dd3be2daccb60ca4e882d3d3a34bdfeed956b
Original commit hash: 93e344881b6b9d5ada1f712430cf074d222ad374

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 24e8fdf83e90d671e7cf1f5fa0092af4b890ecfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2382_00

Hsd-es-id: N/A
Original commit date: Tue Sep 14 08:48:44 2021 -0700
Change-Id: I67f1464e783a657e01c73e599af8d6526145b6cd
Original commit hash: f797f99f80c57ead1f151b137e579300b1446fbe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 63926e20bdc15c40a7b028087f55a2369fa1f0fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:45:04 2022 +0530 
-------------------------------------------------------------------------------- 
L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen5 nFTS increase from 0xE0

Hsd-es-id: 22013794864
Original commit date: Tue Sep 14 07:13:17 2021 +0530
Change-Id: If2624a04939306286fde830af6bb9012c3412d3e
Original commit hash: 63abba4f5b00f9532da4310894bbdef548237e78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 9e4973c5208f44632417051805914fe56b7c59df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P L0 Production patchID 0x0000040c

Hsd-es-id: NA
Original commit date: Tue Sep 14 17:10:11 2021 +0530
Change-Id: Ib6a1c669833ea5ab94e763017497ad98d7caee0d
Original commit hash: ddff0f04fdcb0d708cf109f340eac19a2051f1ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cfe58bdc96c8de2d083da461607cf96b628fbb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:54 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI] WTAS update Revision 1  IEC optimization

The Wifi Team improved the WiFi Time Average SAR (WTAS) over IEC regulation countries by changing the measurement sliding windows.
The OEM shall control the IEC NIC default (Optimization on/off) values via the BIOS

Hsd-es-id: 1509860348
Original commit date: Fri Sep 10 10:44:02 2021 +0800
Change-Id: I1f9d9d09c2b81540dcb856ea36d4014dd43dd2db
Original commit hash: 5fff343c09e3ea656aa4d65653e4f0f4fcabfbaf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: bc2a9be1fc42c70f247064691610411fcfccde1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 14 01:36:09 2021 -0700
Change-Id: I291512a9c44cc0501b05d1c35c92152075401403
Original commit hash: efdd1f998d123708faa73b70064b90db63dd325d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 21e9669b5cb4ffa2a51366f71a24d9de18568270 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enlarge MicroCodeFv size by 1 block

Hsd-es-id: 1509684850
Original commit date: Wed Sep 8 09:04:05 2021 +0800
Change-Id: I645a7e80d2333edc72db47a5bd3de1e27736810b
Original commit hash: 3c668746073633e5bb3a29dbcba38146202053a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: a968381999f8685cacdcb1f1e4a03aa1972a4898 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:45 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\Library\BaseSerialIoI2cLib; Multiple Fix in Serial io I2c Lib

- Fix for I2C writes above the size of UINT8 fail with the SerialIoI2cLib
- Added STOP and Restart handling in SerialIoI2cWrite API
- Fix for getting I2C out of reset by writing 0x3 to ResetI2C
- Removed I2C enabling when device is already out of reset
- Restart Arg in Write/Read API control Reset/Enabling handling
- Register initalization from 0 in case of I2C_MEM_ENABLE & I2C_MEM_DATA_CMD
- Fix While loop in SerialIoI2cWaitTxFifoEmpty
- Fix TxHold configuration in SerialIoI2cSetFrequency

Hsd-es-id: 14014880043
Original commit date: Wed Aug 18 14:18:42 2021 -0700
Change-Id: I19f4cce536de846131005b796cbadf38bced043e
Original commit hash: c843b67abcb02877366f35448b01d0dd4918a585

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: 5b9c7d9fda1043c95667b08eea531d42f283807b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:43 2022 +0530 
-------------------------------------------------------------------------------- 
VR Spec Update for WW35
 - Added ADL P 4+4 45W Spec
 - Added ADL M VCCSA TDC Value
 - Updated the ADL SBGA 55W PL2 and PL4
 - Updated ADLP 6+8 45W PL1 Tau from 28s to 56s
 - Updated ADLP 2+8 15W PL1 Tau from 42s to 28s

Hsd-es-id: 22013792542
Original commit date: Tue Aug 31 14:42:07 2021 +0530
Change-Id: I69ed9a7efac9bdb2b30ab8f64e0ca2dab49b4aee
Original commit hash: 9abc8c432d9814032ade1859a10d5fc3d1667dfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: f045a085537f38f4e3f65e1baa795fa62dfff33b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2381_00

Hsd-es-id: N/A
Original commit date: Mon Sep 13 08:48:16 2021 -0700
Change-Id: I942e076a67cc80c22e4e28ee0b078b8ca130e78d
Original commit hash: 9f159bce8b92ccddb9fe21927666278ae6fcc4f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23703f1fd81ebd745f33a3e443dd00790a550da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:35 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Fix build issue after downstrwam Sync part-2
Added SortLib in AlderLakeSiliconPkg.dsc
Corrected TpmPlatformHierarchyLib path in BoardPkg.dsc

Hsd-es-id: NA
Original commit date: Mon Sep 13 16:45:13 2021 +0530
Change-Id: If27bbb42d5f07d29016046e267b4033e587747b1
Original commit hash: 9934a5df0b130317dac3a69e76a1012f90f61393

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: fd1a26118f8c6cb8a326e2b6b2e72b86ef96d07c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:32 2022 +0530 
-------------------------------------------------------------------------------- 
ADL Fix build issue after downstrwam Sync
Added SortLib in AlderLakeFspPkg.dsc

Hsd-es-id: NA
Original commit date: Mon Sep 13 16:06:09 2021 +0530
Change-Id: I72f334f1d808d5d6b1800c7128eb263c99e73bf6
Original commit hash: 42ab7f4002acd5d966c1730ca4bf17bf7f27c4ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc

================================================================================ 
Commit: 0999c2f4699c21aeadf00ec3b5c7ad7bc723c104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 13 01:24:48 2021 -0700
Change-Id: I37ddaede16197482b376aa1f62287674e1b17531
Original commit hash: eb30eda2aaa3369b128d44766258a27d52c6d583

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8bc3b0dd58be406c793e7ced81293bd8211542a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2377_00

Hsd-es-id: N/A
Original commit date: Sun Sep 12 08:50:04 2021 -0700
Change-Id: Ie6b9bbe05bc3fb98dbec3b54d48247450680f70e
Original commit hash: 325fd8b407ef792d69503f18f459e25b8bfb4bb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a271e7dedf73f68ecb1d229c2730f0118a72d3f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 12 01:24:01 2021 -0700
Change-Id: I103a2c556ca4c1503c1ba7feabf85b76f7cd1aa2
Original commit hash: 17d80ea61513541817fcfed6f9a4f9011ccf6d2b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 03005c6bddd485fe7834b31b63d6e9fe608f79a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2376_00

Hsd-es-id: N/A
Original commit date: Sat Sep 11 08:48:30 2021 -0700
Change-Id: I9e61ef2b7884101846f1f35b8f0fb8b5cd1c6747
Original commit hash: fbf29cfb40dc0f9774c044044be96287d9beb35c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0983deacb2758d0c3bb08ad5d4d1a485fed27b70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 11 01:36:36 2021 -0700
Change-Id: I750a4c9d9f61a3feed3a4790bb978175ddcc7e83
Original commit hash: 3e71485e2590383ce90aa3cd5c507d39ad55871b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5f50e6544d3d608961d95c39a1ae034daf3d418c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.190

(cherry picked from commit 4c5bd4a26c5d5d2f9bbda73c7c2ff737afb5dbe1)

Sat Sep 11 07:01:06 2021 +0000
Original commit date: Sat Sep 11 07:01:06 2021 +0000
Original commit hash: 9d915dbcacdf74a093540ef7b3281990151c96ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b92f459198b953af0636607793af769dbe0c1a77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2375_00

Hsd-es-id: N/A
Original commit date: Fri Sep 10 08:47:59 2021 -0700
Change-Id: I0e1e06db1664eae266dc0bcc2bbfcdd7dc3ca604
Original commit hash: 06a2b88b7862f6d800c3b21cbcdd96a76c9abdaa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 46f463429ee554c18eaa9dd8313c70a760073b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:44:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 10 01:28:22 2021 -0700
Change-Id: Ie698fda396ef90bf00c8c822991eaaa5e544ed35
Original commit hash: fe19bacf8926691c81b4453428700f7d488a2790

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 517215f88a2681da1f78ff33aafe2f00c4fa1594 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.189

(cherry picked from commit a9efd8be6998ef2c6f08512bd4a98358383c9f56)

Fri Sep 10 07:00:54 2021 +0000
Original commit date: Fri Sep 10 07:00:54 2021 +0000
Original commit hash: 689098e627b16fb51a254b63e1ef4390fd4d4b66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c19563872044d115b15f7849b26fe4c555c5b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][1509764770]: handle registers change for save/restore

No external changes visible.

Hsd-es-id: 1509764770
Original commit date: Tue Aug 17 14:52:06 2021 +0800
Change-Id: I6323e8a9ab11634d182d6952dac902d3d5406169
Original commit hash: 505d4d9a48cc5b7a1499ba2b4d161153138f4c37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 92d61fa7a898691f3390d3eebb0688f227217ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:51 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] [RPP-S] [A0] [PO]Core Frequency always stuck at 1.8GHz and not getting updated  on Task manager even at 100 % core Utilization

Correct stepping check for
  -ScalingFactorBigCore
  -ScalingFactorBigCore

Hsd-es-id: 1509907219
Original commit date: Thu Sep 9 23:50:00 2021 +0800
Change-Id: I1909a8010d8d3d0e8541ca7d9e10501aae1bb422
Original commit hash: 892d45ae584d5a312f720f040ef65baa9d85e855

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: bec9c3fe2c13ea39654a73875d2d3837c39afc0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][OC] Add support for FLL Overclocking Mode.

New Bit fields are defined to support FLL Overclocking Mode using B2P Mailbox.
Command: MAILBOX_BIOS_CMD_OC_INTERFACE (0x37) and Sub-Command: BIOS_OC_INTERFACE_SUBCMD_WRITE_OC_PERSISTENT_OVERRIDES (0x3)

Hsd-es-id: 22013759562
Original commit date: Fri Aug 27 14:22:21 2021 -0700
Change-Id: Ic6b2348fb44a0edc8bedb6079046119dc2343ea6
Original commit hash: 71ef9eb7517d20e1fedc82f0f507ed64c2c9437a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 835a6b4a5129a66a2fe4f244a84b952e04bcc732 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] HSTI Error 0x00080003 Platform Security Specification - Memory Map Security Configuration - Non lockable MMIO ranges overlap other critical regions

Add disabled checks for PEG ranges in memory map configuration test

Hsd-es-id: 18017924399
Original commit date: Tue Sep 7 20:37:28 2021 +0200
Change-Id: Ic41a14b80cf91ccd0b24eca0d3629ef65b329042
Original commit hash: 9a82000c569a1af02f83856a70b2d1b3c8587dce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: b4ee58b73311e41185f33b3c774b9dd606bb5e05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2374_00

Hsd-es-id: N/A
Original commit date: Thu Sep 9 08:48:13 2021 -0700
Change-Id: I8e81a6cb159e776b85d1ea00e74b431e40ec1475
Original commit hash: 1c492912c0a393715407bfb5c502756f73d9d210

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 660ac2abccfe2207c1ec35d0906ab54cc2181ae6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.188

(cherry picked from commit fa85b9422b1e7399e616be272b71a7756864e20c)

Thu Sep 9 15:10:50 2021 +0000
Original commit date: Thu Sep 9 15:10:50 2021 +0000
Original commit hash: 40e9d1c98d71fe2ca567048ca54bc12bbe254458

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d90efb52df1887a07cb66845059b908a474a7e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509901809][ADL-S ADL-P ADL-M | DDR5] Rx timing Centering with multiple Jedec Reset

[Feature Description]
1. Rx timing Centering with multiple Jedec Reset
2. Chosse the minimum RxDqsP and RxDqsN training value as the final training value.

[Resolution]
1. Rx timing Centering with multiple Jedec Reset

[Impacted Area]
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509901809
Original commit date: Mon Sep 6 11:02:36 2021 +0800
Change-Id: I1ccb93d383922db5d1f250398274d5a705994d10
Original commit hash: abb1db0357f7a7528b5e2358efbed171994f0c5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h

================================================================================ 
Commit: ff2b2917a365578b36779cdac1a763cad5895ffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.187

(cherry picked from commit 4dc5393d4b1288917c427e6ce37ca71494064e49)

Thu Sep 9 14:14:43 2021 +0000
Original commit date: Thu Sep 9 14:14:43 2021 +0000
Original commit hash: bd6e513080304ce76d144ba4f69835dbce8c9d8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93189522c7b855f409948d374cfc901e8f672f3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509872055][ADL-S | DDR5] Enable AC VOC

[Feature Description]
1. Enable AC VOC for DDR5

[Resolution]
1. Run PerBit1DCentering in MrcReadVoltageCentering2D before ReadVoltageCentering2D.

[Impacted Area]
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509872055
Original commit date: Sun Sep 5 21:47:49 2021 +0800
Change-Id: Iddca0eafeca699f30422b3813b1738f6524743ae
Original commit hash: 86c427c35c72486ba586f78492ada5a7054c785e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 04f1c4b8436a16ce0d40dd661095d17c21638cf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.186

(cherry picked from commit 15d3730115c133396d426b3c7fa4515fbb4c8c2d)

Thu Sep 9 12:59:10 2021 +0000
Original commit date: Thu Sep 9 12:59:10 2021 +0000
Original commit hash: f9353bb301a50573a662a9381b3b5656b01a4dd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03faf8797e353ed4b4eb3667c83e7999c1196de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509901902][ADL-S ADL-P ADL-M | DDR5] Averaging Rx DQS VOC with Jedec Reset.

[Feature Description]
1. Averaging Rx DQS VOC with Jedec Reset.

[Resolution]
1. Run Rx PRE SDL DCC training for 20 times, and run Jedec reset after each Rx PRE SDL DCC Training.
2. Choose the middle point of the min and max RX VOC value during the trainings.

[Impacted Area]
ADL-S ADL-P ADL-M
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509901902
Original commit date: Wed Aug 25 20:43:31 2021 +0800
Change-Id: I5f26283b227d37f054fdf6c98a8a0bc1005da4cf
Original commit hash: 5ad9fa0b52fb7eba184abf00019e5942fec5ba48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 46baa8dafcf3906f90d2127bc626b47a3e3f6b8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:23 2022 +0530 
-------------------------------------------------------------------------------- 
vPro Essentials (ISM) supports Srou/SOL or not - legacy MEBx

Add legacy MEBx support

Hsd-es-id: 1509500169
Original commit date: Thu Aug 26 16:46:08 2021 +0800
Change-Id: Ib89055a6df2778e22b43160c4f614cd73046528d
Original commit hash: 43404132b3e3a1e0287a98c0f44036a84a7d0aba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 2e692a41572c31b948f88dc24742580ba00df78a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.185

(cherry picked from commit 27790d9c9ef399fc1ee7c6fc384b0c948ed2af48)

Thu Sep 9 11:03:07 2021 +0000
Original commit date: Thu Sep 9 11:03:07 2021 +0000
Original commit hash: 59d81c3e7637eccc80bbdea94955072c193f2cce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42f89be8f2f493a0d50c064e675ce4817487e39b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509883061][ADL-S ADL-P ADL-M| Disable PSF0 GV when SAGV is disabled through BIOS.

[Feature Description]
1. Disable PSF0 GV when SAGV is disabled through BIOS

[Resolution]
1. Keep both Qclk and PSF0 policies in the highest point when SAGV is disabled.

[Impacted Area]
SAGV

[Register Impacted]
PCU

Hsd-es-id: 1509883061
Original commit date: Tue Sep 7 14:42:43 2021 +0800
Change-Id: Id944b5e622325c20710ca860442ea78a6de449bb
Original commit hash: d5d1376b9aa00e0b82ffdb4fb9ffc4575b62bf48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: aaabd06473c89a6c66ce4174600a5f015fa70c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:15 2022 +0530 
-------------------------------------------------------------------------------- 
SmbiosPlatformInfo: Shows correct platform name

Hsd-es-id: 16014603011
Original commit date: Wed Sep 8 13:25:40 2021 +0800
Change-Id: I3b245e20e10e262fff0c1d42e81b3df0f6bad715
Original commit hash: 5acf8326283409a45433c151e17ce8553b9ba082

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: c033a0db84d3de9861a24292b350cdf5d248255e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:12 2022 +0530 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

[ADL] Delete python2 dependency of the capsule update build tools, and modify the related ReadMe.txt

Hsd-es-id: NA
Original commit date: Tue Sep 7 13:52:29 2021 +0800
Change-Id: If82d6fc522cc3e01d837cd82edc8ef2cfe507598
Original commit hash: f81baa41361a1572d95432200a91a7388be767a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat

================================================================================ 
Commit: e08f02ccba6bd402ef9a21755a95c1331e9f3bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 9 01:29:04 2021 -0700
Change-Id: If6f38f3d66aa3ea4e977695f746ef73fbb4f91b1
Original commit hash: 718087ff5e1e041d00e4fe00e7ea2d4fb83883ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bc0f6d49d56f17867a2a498a8686be5da56ede9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:05 2022 +0530 
-------------------------------------------------------------------------------- 
PEG10 is going to POLLING COMPLIANCE when NDA

Hsd-es-id: 16014640866
Original commit date: Wed Sep 8 23:17:29 2021 +0530
Change-Id: I6d403a98d4dba1ac6d072e0c52d4defe33a6d685
Original commit hash: 8ebb482b1005c2f4dc649363d5e886c6e94471bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 9aa1be76f62982196b5582328a5cf409341eb910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:43:02 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: HMRFPO Disable command was not sent in ME FW Downgrade B3 step

Issue: HMRFPO disable command is not sent due to wrong operation mode check.
Solution: When CSME is HMRFPO enabled, its operation mode should be ME_MODE_SECOVER, not ME_MODE_NORMAL.

Hsd-es-id: 1509899932
Original commit date: Thu Aug 26 20:55:29 2021 +0800
Change-Id: Ic5a73c43e5a37a6c34ee1c0388c81e30221b1f49
Original commit hash: fd765db92a89b922b6e881c58813814067619035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 979c3238b233bb1ab41e35f89c79d281edbd2fe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:59 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig"

Reverting the change from Trunk, as per Security Validation, it has to be filed as a design change and validation assessment from security DT is not done yet.
Developer to follow up with security validation team for next steps.

This reverts commit 7da3b33cba80b1c4e7c3df20be28cb31d5a52e3e

Hsd-es-id: 14014877527
Original commit date: Wed Sep 8 22:48:23 2021 -0700
Change-Id: If6b67ee3d716f264ec6478038d7066250c30dcc5
Original commit hash: a4d8ffaad7ab8bdae850746295cf3cd7205f3180

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 47e5e3aee19990c851dfb6420b88621b5f9ad4ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:54 2022 +0530 
-------------------------------------------------------------------------------- 
[SWCM] Fix TBT DP resource switch problem.

- Search new available DP sink or source in DP stream array to pair when DP source or sink of one DP stream is removed.
- While searching available DP source slot in DP stream array for DP source arrival, DP stream with DP sink present has higher priority.
- While searching available DP sink slot in DP stream array for DP sink arrival, DP stream with DP source present has higher priority.

Hsd-es-id: 16014634657
Original commit date: Mon Sep 6 15:11:01 2021 +0800
Change-Id: Ibd00702357c89369141dcff1086ce1a8d8d0817f
Original commit hash: 224ae2afdb6ee4b4785f3fcdc813c16f116903fc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c

================================================================================ 
Commit: a08d616ade0720860aa2df7fbaf65df326f86ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fixed the static analyze error in Retimer Capsule Update

Hsd-es-id: 1509856887
Original commit date: Wed Sep 8 20:07:42 2021 +0800
Change-Id: I546fc224cf0d4e0af3825ba746272e9a0bdc0976
Original commit hash: 8524d58838b4b9b9d85c50a847857f7254a4f4a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: ed98f94176496b0a5158f26cce33efd2388297a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2373_01

Hsd-es-id: N/A
Original commit date: Wed Sep 8 08:48:04 2021 -0700
Change-Id: Id57cb16e012fc5997766bef0825b1044004abf84
Original commit hash: b7f3312f4a2ec78f53637b73a1ee9bfbfeb626d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5cc34dc222ef3d5d592b9a687441430587b40bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:47 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg\Acpi\AcpiTables\Dsdt\SerialIoI2c; Request to add BIOS ACPI method to configure I2C LTR value through _DSD

 - I2C LTR UUID: f87a6d23-2884-4fe4-a55f-633d9e339ce1
  Designated for I2C Driver to configure its Latency Tolerance Reporting
  - idle latency tolerance
  - active latency for each Speed SS/FM/HS

Hsd-es-id: 14014900265
Original commit date: Wed Sep 1 13:43:30 2021 -0700
Change-Id: I59e515f73b3c6818b1c8b7ef287bff00aa5082d7
Original commit hash: e876fa65c85a7bb652f653a60a38cdf51e0be017

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl

================================================================================ 
Commit: 3dbd14d9393eef75d70fdc9943b648c55da0d5d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2373_00

Hsd-es-id: N/A
Original commit date: Wed Sep 8 03:33:40 2021 -0700
Change-Id: Ia3d43a3b02c7a8bf075865224a843b68c1d51ea1
Original commit hash: cc4109d78c6590a6c86a73f978d2bb6afb43ef17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7408389a48deb31fdd0b20dce7a6118fcaa0d038 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.184

(cherry picked from commit f7ebbaf9fc42ca202f276480973a3838aecf4414)

Wed Sep 8 10:33:04 2021 +0000
Original commit date: Wed Sep 8 10:33:04 2021 +0000
Original commit hash: 09a9193dcb79b1d55355500baddec2a1bd844d3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8585e29fe4fcdaa04c79e69d565b99c823a68bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: ADL-N RVP/ERB  gpio porting (Part 5)
    1) Updating Clockreq changes
    2) Enabling serial I/O
    3) Fix for ddi Port mapping
    4)Updating the unused gpio pins

Hsd-es-id: 16014419991
Original commit date: Tue Sep 7 18:21:24 2021 +0530
Change-Id: Icebc2facb96148859eb2c82e8201286fe97491fb
Original commit hash: 8b53284534c866d75a705b60866c6da80780df4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 32ce484ddfb19f6ab52976dfdd6640ada77964b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22013484376][ADL-P ADL-M | LP5] WCK needs to be aligned with CK during RMT CK sweep

[Feature Description] - During RMT, CK needs to sweep over +- 128 PIs towards both positive and negative edge of CA to find maximum margins.
WCK is also needs to be aligned with CK whenever CK is swept, hence WCK to CK alignment is adjusted by adding the same incremental PI value to WckPi whenever CK is swept.
Other changes:
- CK PIs are adjusted to 256 for gear2 and 512 for gear4 to get even RMT margins on both sides for CK
- ECT sweep range and TxFifoSeparation for 2400-Gear4 are adjusted according to new CK PI value

[Impacted Area]:
ADL-P/ADL-M/ADL-N LPDDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 22013484376
Original commit date: Thu Sep 2 22:02:36 2021 +0530
Change-Id: If9c1601d677dd80ee1b5fb41d440a86abbc8f09b
Original commit hash: 81b0a2bf2fea858cc7d9b8a378a290016401c42d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 43461bb3d3b8811400e4bad15087a3ba6061b2f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] GSB/G1 card privacy LED is not glowing with LP5 board

Add GPPC_B14 Privacy LED to LP5 gpio table.

Hsd-es-id: 1509881920
Original commit date: Wed Aug 18 10:49:23 2021 +0800
Change-Id: I7f45efe640b94a231dea9eb98ffd28b7f258c716
Original commit hash: b4062183961151e7aa6f8c2f3076cd486f9b82ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: a1bab68c5290dd44e6e7f470117ebc0c3afec45c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:23 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; BIOS update to support touch in pre OS envirnemnt

- Added Ewog setting for Opcode in ICRRD will be used from
  ICRRD_OPCODE[31:8], ICRRD_OPCODE[15:8]

Hsd-es-id: 16014579887
Original commit date: Thu Sep 2 13:45:18 2021 -0700
Change-Id: Iefca8998b59c5d9d70800cc73f02a3bb9d1377d8
Original commit hash: 20a766919850a22c29b1305afade351ab26e6578

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c

================================================================================ 
Commit: b0d352a0341f5ace639381ab3870bcf8321da9c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:21 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 8 13:24:52 2021 +0530
Change-Id: I6580ee3796eaee24c28635bbeb8ae100d6fb930e
Original commit hash: 71e08d0583f37433ccf83ce98a578e59c5dbb639

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 311422f29c4e6269ed0e5ca7b4543e1f973835e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 8 01:38:41 2021 -0700
Change-Id: I76cd21525cd35262b32dfef869ed344ac84b541f
Original commit hash: 31fec73b659abde5919a04ac09fe6b0c6449d99b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bf8bfb6c40cc5301b8b07501acf2488949fef388 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: UPDMI registers need to be updated based on BWG Rev2.2

This change updates programming of PCH DMI L1 exit latency,
and adds programming for DPC Capability register for PCH DMI.

Hsd-es-id: 14014917665
Original commit date: Fri Aug 27 11:38:23 2021 +0200
Change-Id: I5bbe3ed04f4a5cbf720223d368bd02ab79b59146
Original commit hash: 73848be88448e896b56d26bcc444b0455d10b8d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: da09084665c170170eb8a6565b26a32dcf717988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:13 2022 +0530 
-------------------------------------------------------------------------------- 
[SWCM] Fix KW error for pointer dereference

Check PeiDTbtConfig pointer before using it.

Hsd-es-id: 1509892215
Original commit date: Wed Sep 8 13:12:31 2021 +0800
Change-Id: I25f220e920c0c9a368300f21cc6f247a3647a36a
Original commit hash: 8549a358b81a2b4771738e6cd3057839b1afec67

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: 9528dc8fcd2cc3dee0ae50db8b099f9e56c9aeb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030c

Hsd-es-id: NA
Original commit date: Tue Sep 7 16:04:43 2021 +0530
Change-Id: I2e49f1425d4dfcc175034521bc9d82ff92c83cd1
Original commit hash: 3ad6db70915eaf9278d6364cfed02a45ce689593

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cd6debc284d7e6f2a5bb163f37c3cedcbe4ae061 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:42:05 2022 +0530 
-------------------------------------------------------------------------------- 
RPL: Fix the 0C13 hang issue on multiple systems

Remove the ADL A0 WA patch.

Hsd-es-id: 16014602022
Original commit date: Tue Sep 7 15:28:14 2021 +0800
Change-Id: If0f70fadaee407ba7edb33dfe0b142c8de37c495
Original commit hash: 7663ee72a54ab9491b9d6d8314fba16599af65fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 5c867a81133f58f491fba7b233a87fd41978745a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:56 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig

Will measure FSP-S into PCR00 as part of the OBB and exclude
the UPD configuration data.

Hsd-es-id: 14014877527
Original commit date: Thu Aug 5 16:36:36 2021 -0700
Change-Id: Ia862a9a802fc84815d011353595be9fc48be8dc0
Original commit hash: 42a5a5f86978b27c8cbfbcb1afaa8268e7e19372

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 5a649af3718bcd1d18f7fb264ce0d88f4151bf99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2372_00

Hsd-es-id: N/A
Original commit date: Tue Sep 7 08:47:58 2021 -0700
Change-Id: I1cbdc737c40b28badb86032b50851877b2c844a4
Original commit hash: 73ed916e5b32adbb766faf56b10fee1b975637cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5b22b42308b9acfe7b2d6f221692781bbc02af7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:51 2022 +0530 
-------------------------------------------------------------------------------- 
Change default IA SVID Slow slew ratio to Fast/2

Set IA Slow Slew Rate to Fast/2 if accoustic noise is disabled for Desktop segments

Hsd-es-id: 22013768626
Original commit date: Mon Sep 6 12:42:04 2021 +0530
Change-Id: I12aafac3bc4b77ee119f47edbc368f6d6acfb3e3
Original commit hash: f65482f95d5944416ffc4a7b72d0b10a29826eee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 9510da8596ff697e71cc4413ccf20a1d3e05b67d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Change DEFAULT_REALTEK_CODEC_DEVICE_STRING to 31 charector as per the RCR 1509181826

This change will fix the issue "After enabling PMAX in BIOS observing
Dynamic device peak manager Yellow bang and PL4 values are not generating"

Hsd-es-id: 16014572106
Original commit date: Mon Sep 6 17:39:13 2021 +0530
Change-Id: I612ff19558315a506171ca9f11bb6f32ee0e0f8e
Original commit hash: 155e04aa0086b84e811d5480ae9973eea1f5b9a4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PmaxDevDef.h

================================================================================ 
Commit: 9fa762b0518f1344b4ffd493d9b86148ca557acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][PM]: BIOS has to Program tcc offset  in MSR 0x1a2

As per EDS update, program the Tcc Activation Offset for Mobile Segments only

Hsd-es-id: 16014589430
Original commit date: Mon Sep 6 11:19:57 2021 +0530
Change-Id: I3dce9572113ac1db3af2f79a933ac3313cb39573
Original commit hash: d37dcd049d792b92f978d0025769ae23d4998b2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 694797928c128dc431f0663d77055ad3f7245e84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 7 01:41:47 2021 -0700
Change-Id: I5b927523cf04b5df5a7352bbbb5641abd2862a94
Original commit hash: cb536c7587539bd2e1912963e69ae45351bfa203

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3bce0ecdb6e0e7b2238d96dd4554ed472f402658 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS][dTBT] Command OSPU timeout issue

1) In DINI method, Correcting the default Temp Bus number from 0xF0 to 0x28.
2) In OS phase before updating the HR Router Subordinate and Secondary
 bus number with Temp Bus Number, check if already existig value are not
 invalid (0xFF or 0x00). If valid Subordinate and Secondary bus number
 then use that.

Hsd-es-id: 22013718937
Original commit date: Wed Aug 18 15:55:47 2021 -0700
Change-Id: I383d0c436e03f3dfe4f4684b923d3e64222b6be4
Original commit hash: 1abf58930b172f5576aa0549af05123e2ed9f9e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 927c2a13111ec5d0ad8e1950a4da089af8ba8cc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] RMT is enabled in both DEBUG and RELEASE builds

Disabled DEBUG_PROPERTY_DEBUG_CODE_ENABLED in release build.

Hsd-es-id: 14014851382
Original commit date: Mon Sep 6 18:17:43 2021 +0800
Change-Id: I597596d35a8bfc49d1c549346dca8891f54a1223
Original commit hash: 4fbb093ba3de94cc50c2abab92d3769b69e265e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: be41f4bdab9b1d8cb6ba1b244ae1727e9d8cd331 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.183

(cherry picked from commit 7f1c72465aae3402628ed7495d33cc420342a2b8)

Tue Sep 7 05:19:48 2021 +0000
Original commit date: Tue Sep 7 05:19:48 2021 +0000
Original commit hash: 414b8fd9f82483f792c609405e26277467e2b0b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3eff260b39ee679184bd17b2cb306870c0715fde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:33 2022 +0530 
-------------------------------------------------------------------------------- 
Remove KeyEnroll code.

Hsd-es-id: 16014513415
Original commit date: Tue Sep 7 12:27:00 2021 +0800
Change-Id: I01b2367d9b152b73dd7c66e54cb247289d0125ca
Original commit hash: 7575dfdc3f3b591045cbba91eb3a17145acdd22d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 7f9d9f17adac8b5b28f7531b48e1070729e5cf7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509726952][ADL-S | DDR4 | DDR5] Export more timing data to BIOS menu

[Title]
Export more timing data to BIOS menu

[Issue/Feature Description]
At high-freq, Custom profile timing data might be incorrect when users
switch from other profiles esp. XMP to CUSTOM profile. Some timing
parameter data is lost. It might cause CUSTOM profile memory training
fails.

[Resolution]
Add below timing parameters into BIOS menu.
UINT16  tRFCpb;
UINT16  tRFC2;
UINT16  tRFC4;
UINT8   tRRD_L;
UINT8   tRRD_S;
UINT8   tWTR_L;
UINT8   tCCD_L;
UINT8   tWTR_S;

The patch also fix a few issues.
1) MEMORY_RATIO_MAX need be 255;
2) ConvertClock2FreqRatio: RefClkValue is incorrect.
3) Sync Vddq/Vpp info to MEMORY_INFO_DATA, and show them
on display under each profile
4) When calcualting tCK for CUSTOM profile, if ratio > 0,
need use Ratio and RefCLk to calcuate DimmCalculated.

[Impacted Platform]
ADL all.

Hsd-es-id: 1509726952
Original commit date: Mon Sep 6 15:56:56 2021 +0800
Change-Id: I4fafa03ca08db86e10e6a5f63c9685b06c497a8c
Original commit hash: c4329229032631dec6379b942db7d3f4f558354f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 7a742ee9e2d04113f8b2e8ce079cd887040d8d39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][RPE] :Perform warmreset after Reload BIOS Golden Config Action

 -Perform warm reset to avoid assert while access the PchSetup variable after completion of all RPE erase action

Hsd-es-id: 16014609046
Original commit date: Wed Sep 1 17:31:38 2021 +0530
Change-Id: Id1af122273a884d0452091c1245cbdc25efb3118
Original commit hash: d0649b4e07965e1c7320210c54a2713c65f646f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: d9513aa678a4a6b40937da0d5806a19568bb4126 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.182

(cherry picked from commit efcdcb97d2d401cee38b216c872f9dd00023dcf0)

Mon Sep 6 23:59:09 2021 +0000
Original commit date: Mon Sep 6 23:59:09 2021 +0000
Original commit hash: bef050d736cb241462e6d3bf9876ace62386aeea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f14ec9a40b78272d35c2b452f507968fe683d28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:21 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][1308838700][ADL-P ADL-M][K0][DDR5][MRC] 4400\4800 G4 Fails Wr - 2R

[Bug Description]
  Gear4 DDR5 fails on some silicons in Early Write Timing Centering 2D, Write Timing/Voltage Centering training

[Resolution]
  There are two limitations in PHY for DDR5 Gear4
  -- ddrphy_scram.sb.mcmiscs_writecfgch**_0_0_0_mchbar.txdqfifordenrank*ch*del should not be set, this is currentlly set in Dual Rank
  -- Dq Fifo Tx Read and Write enable delay delta should be even number, have normalized this after FlyBy training

[Impacted Area]:
  ADL-P/ADL-M DDR5 Gear4

[Register Impacted]
  ddrphy_scram.sb.mcmiscs_writecfgch**_0_0_0_mchbar.txdqfifordenrank*ch*del

Hsd-es-id: 1308838700
Original commit date: Thu Sep 2 14:29:02 2021 +0530
Change-Id: I3477f6b882601bff781156a93922eec7c5a04f27
Original commit hash: c0486787f8e2a4e8469f1d811a48f916856eda4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: eb08b2c16c76b87b9e092bdd60b156c4e4de3087 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2371_00

Hsd-es-id: N/A
Original commit date: Mon Sep 6 08:50:09 2021 -0700
Change-Id: Iad024cff0db96fbc865939aefe46fe96a70d0a4c
Original commit hash: c94bbd47ed5173d2f45c3c24072fd41d3bcc300c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ffe0f2bf37442b34ca064508d92aa7f8a5b3f4bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.181

(cherry picked from commit 4403aac7e1263c9fae69a5a0565424942eb96f5f)

Mon Sep 6 12:45:41 2021 +0000
Original commit date: Mon Sep 6 12:45:41 2021 +0000
Original commit hash: 2985daf9eae0de10c9817009a7c2a7eb1e9390ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a99b95e72c45a1d5ac07f739e7441ff39c62fe85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.180

(cherry picked from commit 3dc69bf02b2375cc6e6574ebfca5403292c9d5db)

Mon Sep 6 12:03:30 2021 +0000
Original commit date: Mon Sep 6 12:03:30 2021 +0000
Original commit hash: 9a0d74b494ecbb56de753a420a7ee5b95a13b2ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f82cb33b3061ddb85c6c942eadd3707a78179803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030b

Hsd-es-id: NA
Original commit date: Mon Sep 6 11:16:36 2021 +0530
Change-Id: I3de94e1053ed89322d75b7f5103ae53829e64e2e
Original commit hash: 419d707cb3dced06e9a59828a89d3bb396e7737c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b776aa28facc3e35f7bf929aaeb8e48dbff8f96b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:41:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 6 01:34:15 2021 -0700
Change-Id: I9f369d1cb54fdb6d5284c29e1ae16a9154857e18
Original commit hash: 371e9cacabc7a5f205b555a4e51aee3be1e77076

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ec2ccc607c0e24dbd536e9ba767bb2bd4cb4ebf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:58 2022 +0530 
-------------------------------------------------------------------------------- 
Modify BIOS knob for Resizable BAR Support by adding "Auto" option and making it default - Phase2

Hsd-es-id: 22013743977
Original commit date: Mon Sep 6 11:22:46 2021 +0530
Change-Id: Ibca833b567181b161f651782582f602f01374884
Original commit hash: 0f26876cfe23101e4f75d180d1055aa6dd6bbc56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 6ca88dd8727d77e168670255b3f603c7c427ac7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fixed the 2nd DMA can't enter Force Power mode using Static variable in Retimer Capsule Update

Hsd-es-id: 1509856887
Original commit date: Wed Sep 1 16:26:13 2021 +0800
Change-Id: I526fb6948bb40dd472f190ad3ef7ef20a512c8e5
Original commit hash: 1489f5b6e7d1c09d3e9ba2dc213548b25ac5c63a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: dfc2b4d3171bfbcc418e8de3fb644a392a0a801d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:52 2022 +0530 
-------------------------------------------------------------------------------- 
Use PchConfigHobPreMem instead of gPchConfigHobGuid for Disable Resets.

Motivation : To avoid ASSERTs in PreMem if gPchConfigHobGuid not initialized.

Hsd-es-id: 16014343812
Original commit date: Fri Sep 3 13:52:21 2021 +0530
Change-Id: I1788965a382e93ae841cba8b05dacc40ee56b453
Original commit hash: 21d595109b1a6263ac09c4ea53640571e541c98f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c

================================================================================ 
Commit: f09af2719e102edc13beaa4333fa6e9dfc8ec5e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:50 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLib: Fix FSP API mode build error

Hsd-es-id: 1509874379
Original commit date: Mon Sep 6 10:22:40 2021 +0800
Change-Id: Ie7c4474c310cf5d1e77e305272b6c24700c147b3
Original commit hash: 7fb84c2de46c2f5cafed76f59a1f771a92f61276

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 3bf909573b24b72cd00db709df6a89c515ad020c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2367_00

Hsd-es-id: N/A
Original commit date: Sun Sep 5 08:49:53 2021 -0700
Change-Id: Id673c66e12f7c780cd242f2e2f6084687fad2ead
Original commit hash: 7b7e3a3384a7b45d0c873d51ac188d3de1aff60a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ca1d2789c0df287919a3561931ce56585c872b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 5 01:22:52 2021 -0700
Change-Id: Id80fda9d458aeec5fb6ad2c5f613d7f78858df8b
Original commit hash: 732577e0e0d264474a2483329a7123249a1141f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2ed9564e035830b5b679cd5f11d5aca546071f44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2366_00

Hsd-es-id: N/A
Original commit date: Sat Sep 4 08:50:26 2021 -0700
Change-Id: If518127d011b2a367d54efece3d8fa1c98f6d8b0
Original commit hash: 46a0b4e179e8feb37e6e5b85d25b161ebed413ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 884b2a3bb23bc5159b48a79fba766ed7a8ebadab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 4 01:30:56 2021 -0700
Change-Id: I5b4d6167de20a866d445c5866a4f5d3faf4ade9d
Original commit hash: 893d00fc797193e3f31c9f3cd125ecfa3f05846a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 766cae4b874cd38ab756455b24b941b6f73bdb14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.179

(cherry picked from commit ca2cb39555256325e20104803c1f4a238f30673a)

Fri Sep 3 17:58:27 2021 +0000
Original commit date: Fri Sep 3 17:58:27 2021 +0000
Original commit hash: 86c36a2b6f7b6b28e4f3fde3d117259b18a7c944

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c76774f48a294bb1924484140f8ea5f4c806ee3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P ADL-M | LP5 DDR5] MC hash mask value for LP5 and DDR5 in ADL-P

[Feature Description]
-> DDR-5, DDR-4 Program HASH_MASK = 0x2098
-> LP-5, LP-4 Program HASH_MASK = 0x2094

[Code Changes]
-> Program following registes with HASH_MASK value
    cpu.i_cmi_env.cmf_fast_mem.mem_sb.memory_slice_hash.hash_mask
    cpu.i_iop_env.iop_registers_bank.iop_0_0_0_mchbar1_pri.memory_slice_hash_mchbar_imph.hash_mask
    cpu.i_dip_env.dip_registers_bank.dip_0_0_0_mchbar1_pri.memory_slice_hash_mchbar_imph.hash_mask

-> Set Throttling for All Techs same as ADL-S (Common Throttling Rules for all ADL-P/M & ADL-S)
-> Program same Write Major Mode settings as ADL-S

[Other Changes]
-> Integrate ADL L0 Ucode to Minibios
-> Comment out ADL J0 & ADL A0 Ucode to acomodate L0 Ucode

[Impacted Area/platform]
ADL-P ADL-M LP-5 DDR-5

Registers impacted: MC [x] Phy [ ] Both []

Hsd-es-id: 16014465193
Original commit date: Thu Aug 12 13:58:36 2021 +0530
Change-Id: Ib5afeb34e52500d2814f36aaa0f2a54c0528ff16
Original commit hash: 04bf4039cf5d317898dfbf1dd480f22f3f5a5687

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_80_906a3_00000409.inc

================================================================================ 
Commit: 9be051ed172e2347266ec7d4a1c7bb3ce21eceab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.178

(cherry picked from commit fb21b2b2785e44b03b83b8ff7935f7ad93c19336)

Fri Sep 3 16:30:07 2021 +0000
Original commit date: Fri Sep 3 16:30:07 2021 +0000
Original commit hash: 69aeaf32955b12b0d21f6a30faddc9f746e1f16a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 005fca0733035a9c4f9e97dc00c75e9d8f7630a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:29 2022 +0530 
-------------------------------------------------------------------------------- 
Modify BIOS knob for Resizable BAR Support by adding "Auto" option and making it default

Several lines of description for the change.

Hsd-es-id: 22013743977
Original commit date: Wed Aug 11 21:55:41 2021 +0530
Change-Id: I6679acf3fb205a634fec76612cbe1174268f745b
Original commit hash: 305f5dc2dc6211f3ac04335422eae46ce5a0df41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 391573aa3e6f674d4657d6c1eb840c2bc3cae2ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014546377][ADL-P | DDR5] Enable LP Mode

[Issue Description]
  Memory Corruption during LP mode in DDR5 is root caused in MRC version 2.177

[Resolution]
  Enabling the LPMode for DDR5.

[Impacted Area]
  ADL-P | DDR5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014546377
Original commit date: Fri Sep 3 20:40:33 2021 +0530
Change-Id: I55e1ac1491536322139e68a273ba847ba092acb9
Original commit hash: 3ba240abc2e5f0cd3b8d8b0f6bd3a702cec86873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c6a79c44037dff653cf003f1f3c407a07c5a5a3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS Setup Menu strings from "VCC In" to "VCCIN_AUX"

Changed "Skip VCC In Configuration" to "Skip VCCIN_AUX Configuration"
Changed "Skips VCC In Configuation if enabled" to "Skips VCCIN_AUX Configuration if enabled"

Hsd-es-id: 14014970973
Original commit date: Fri Aug 27 15:08:41 2021 -0700
Change-Id: Id5849527fa25f52800a9ae755404b0cee80fdf16
Original commit hash: 9b3f0aa69def3c9284d6b3fa80e52d4e48c7d4cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 821ffc40d40b03409a8440db60ce9bb75d849615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2365_00

Hsd-es-id: N/A
Original commit date: Fri Sep 3 08:48:07 2021 -0700
Change-Id: Ice9a4971b83cd0cc276b595d5f380aab4ec177b8
Original commit hash: 8f3e7d5ec0e7cbb4212b9c8e48030d8357ef90d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 77ae2e48cca458fd465884e3d9649bdea91a2521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.177

(cherry picked from commit 767d3d2a91163f061c9f8bc9e7ea58d3747f3442)

Fri Sep 3 14:45:55 2021 +0000
Original commit date: Fri Sep 3 14:45:55 2021 +0000
Original commit hash: e6a057b18c318b073cf1349e3fbbb244bda7bdca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a6432c7e94481858f95a44b1138a7d9af94d8ead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P | LP5] Setup different SAGV points for LPDDR-5 1R & 2R on T3 RVP

[Code Change]
  Following SAGV Points needs to be programmed for Lp5 T3 RVP based on suggestion from EV
  -> LP5 1R Config
     2400G4, 3600G2, 4400G2,4800G2
  -> LP5 2R Config
     2400G4, 3600G2, 4000G2,4400G2

[Impacted Area]
  ADL-P ADL-M LP5

 [Registers impacted]
   MC [ ] Phy [] Both [ ]

Hsd-es-id: 16014539917
Original commit date: Mon Aug 23 15:29:38 2021 +0530
Change-Id: Ief82fce767130e7a1b747a4484827b580fc8bcc1
Original commit hash: 6b9810ed7bb88730556784829b3ab73788f1c653

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e8ef78ae629d71d44851d090406d74caa6377954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:10 2022 +0530 
-------------------------------------------------------------------------------- 
[DTBT]BIOS shall skip the CM mode command in S3 exit

- Set TBT_NORMAL and TBT_S4 flag for DTbtSetCmMode functon in DTBT call table (TBT_S3 is not set)

Hsd-es-id: 1509762510
Original commit date: Sun Aug 22 21:28:37 2021 +0800
Change-Id: I2501ed5295f508ac538dfda60f37d4a724a64e4a
Original commit hash: d8fe1451335dbf29e16de512938c88c97cbb3c70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: 324ef2a2d27cd7f4647f617ba58dbd40ade091b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:07 2022 +0530 
-------------------------------------------------------------------------------- 
[DTBT][SWCM]Add RTD3 support in dTBT SW CM

- Add _PS0, _PS3, _S0W ACPI method in dTBT NHI device
- Add _DSD ACPI method in dTBT PCIe root port and USB3 super speed port to declare power management relationship to dTBT NHI device

Hsd-es-id: 1509783685
Original commit date: Fri Aug 20 14:30:51 2021 +0800
Change-Id: I472382d54a937f1fe077fbea34b977cd6b7d33bb
Original commit hash: 28fe02b8e2a318ec5ffa60ce181426304f040315

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: 360cbf00312343a45282ab12f3f962351958f0f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.176

(cherry picked from commit 55d419410119f9bc3c059b22175c476802bbd485)

Fri Sep 3 13:03:05 2021 +0000
Original commit date: Fri Sep 3 13:03:05 2021 +0000
Original commit hash: 49a398e8d92999f3080b937ad922f93aacf7b68b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b439506d63b47e3cad6eae7d8a4c48b7934f2dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:40:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509680767][ADL][DDR4 | DDR5 | LPDDR4 | LPDDR5] Enable RFM by default and change other default values

[Feature Description]
Update RFM parameter values.
FV and performance teams ask to change a few default configuration
around row hammer.

[Resolution]
1) Per FV request, we need configure RhSelect=RhRfm by default. If chips
or DIMM don't support RFM, enable PTRR.
2) We need configure Refresh_ABR_release/Refresh_HP_WM/Refresh_panic_wm/PBR_Disable:
 When PTRR disabled:5, 7, 8, 0
 When PTRR enabled: 5, 6, 7, 0
Exception: DDR4's PBR_Disable need be 1.
3) Move the initialization of Inputs->RefreshPanicWm/RefreshHpWm to
function MrcSetupMrcData, because MrcSetupMrcData might change it to
4,5 for Hynix memory.
4) Add RPL support: if RPL and (MntsCbit.BitsRpl.REFm_REF_wm_block_sel == 0),
configure PanicWm/HpWm with smaller values.
5) If a channel has 2 dimms, but only one dimm supports RFM, don't
enable RFM. By default, fall back to PTRR.
6) Set REFm_Disable_on_hot to 0.
7) Set IGNORE_HIGH_WM_BLOCK to 0.

Implement all items in Description.

[Impacted Area]
ADL all, Row Hammer.

Hsd-es-id: 1509680767, 1308915568
Original commit date: Wed Aug 4 16:44:12 2021 +0800
Change-Id: I4ad4e173c5f9a21ec0d8705c52e2196ea731f8b3
Original commit hash: 502f8c62769c66e47ee5771e803bbee33adf6ee8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 3caf676902af5bf9ad7f3da1a912c2323cc10b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.175

(cherry picked from commit 69498c2849de329ecf02e16eddb11d167fc6d283)

Fri Sep 3 11:34:17 2021 +0000
Original commit date: Fri Sep 3 11:34:17 2021 +0000
Original commit hash: fdb900aa50b5db63863b5225fa237b256fa811d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 22aaf0b2d6884457e9e1382231c1e19a9ec48f75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509761063][ADL-S | DDR5][OC] Support PMIC voltage step size 10mv

[Title]
Support PMIC voltage step size 10mv

[Feature Description]
1) XMP3.0 Revision 1.1
  1.1) Defines 10mv voltage tuning step size.
  1.2) Clarify the unclear definition on System CMD Rate Mode3.
2) PMIC requirement Revision 0.92
  2.1) Reg 0x2B[5] for SWA, Reg 0x2B[4] for SWB. Optional 0xReg 0x2B[3]
      for SWC. When the bits are 1, the voltage is using 10mv step size.
      Otherwise, use 5mv.
  2.2) 0x3E[0] is reset bit. Setting to 1 will trigger resetting to
      Factory default setting.

[Resolution]
1) Follow new XMP3.0 Revision 1.1 and PMIC requirement to implement
10mv step size.
Add a new parameter IsPmicSupport10MVStep to function
MrcDefaultSetMemoryPmicVoltage to facilitate coding instead of
searching it from Controller/Channel/Dimm loop. We don't change
prototype MrcCall->MrcSetMemoryPmicVoltage as ADL is released.
Even without the new parameter, MrcCall->MrcSetMemoryPmicVoltage still
can work by searching IsPmicSupport10MVStep from DimmOut.
As 10mv need new config and spec has no detailed info, the patch
add some extra checkings and some debug messages.
2) As for Reset bit, just define it and don't use it
, partially because if memory training fails at a step, MRC
will hang there, or fail over to STD profile by a Warm Reset, then
retrain from start. The 2nd reason is memory module might be not stable
on such advanced feature.
3) Add comments around GetChannelDimmNmode for DDR5, but still use
NMODEMINPOSSIBLE Nmode for XMP memory.

[Impacted Platform]
ADL-S DDR5 OverClock Only.

Hsd-es-id: 1509761063
Original commit date: Wed Jul 21 21:42:01 2021 +0800
Change-Id: I6d469c088ec02ce80e22952c3999d777fbcc5035
Original commit hash: 236f4ad844d93afa53cc438e2aa6c99bef66f20a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 9e34bb197587977ce9cbfcf4aa8321c8604d19ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:53 2022 +0530 
-------------------------------------------------------------------------------- 
Applying new CNV changes to RPL-P

Applied new CNV changes below to RPL-P.
1.Tile BTLC Revision 1
2.Wireless WAN/LAN Antenna Isolation
3.Update function of WifiFeaturesDsm

Hsd-es-id: 16013602327, 1509784173, 1509860646
Original commit date: Fri Sep 3 11:03:30 2021 +0800
Change-Id: I24f80e7c09392678ae1cc4f17d5b8c0b79922171
Original commit hash: 01354c326dd07cc2c63d33f3fb159166477a2ab0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl

================================================================================ 
Commit: 7cc8288c669a77a9906c4f4ff6557aa26bcb2d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:50 2022 +0530 
-------------------------------------------------------------------------------- 
L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen4 nFTS increase from 0x90 to 0E0

Hsd-es-id: 22013762993
Original commit date: Fri Sep 3 14:32:38 2021 +0530
Change-Id: If7764e168009bce3668d9acaa187d35ad4a844e5
Original commit hash: 5395d01490e8298646bbb48f08cb358bd34f73ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: c9e451b6ea62a1e1d1780b57e210d276a31e2b96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]Coding error in AcpiSetup.c

Coding error change OpRomPost to Ps2KbMsEnable

Hsd-es-id: 1509867981
Original commit date: Fri Sep 3 15:58:49 2021 +0800
Change-Id: I1f6683435b83abfcab2b1308efd3757eb0b404eb
Original commit hash: 754b1665cb6c20ff55a2c740ca06879910561027

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 52fa10213ead351ede924fd8118d088757bba31a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 3 01:31:37 2021 -0700
Change-Id: I617bc02b0176de2615b04318430a0dd28ff9816b
Original commit hash: 6feaafde7dd20f7b2a8097d6cf3acdba03c89311

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ca871a401e1c73eb3dfc9d101a55358aed46af4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:42 2022 +0530 
-------------------------------------------------------------------------------- 
[DTBT][SWCM] Add dTBT SW CM support in pre-boot and OS hands off

- Add DUsb4HrPeiLib for discrete USB4 host router SW CM support in Usb4PlatformPei
- Add Usb4DhrPci.c/Usb4DhrPci.h for PCI operations of discrete USB4 host router in Usb4CmDxe
- Implement DTbtSetCmMode funtion in DTbtCallTable to switch USB4 CM mode of discrete USB4 host router
- Add dTBT switch CM mailbox command ACPI implementation
- Declare ACPI device for dTBT DMA controller

Hsd-es-id: 1509375596
Original commit date: Tue Aug 17 17:15:47 2021 +0800
Change-Id: I21bc2dbc225e5941c71d2bf415c8e355a90e27c9
Original commit hash: 9f448bf84398b44ade9bee52379b3e1f67c6c85e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: 6a31c2de346fd8f458c7f2f68029273b38cfa4c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:39 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/Features/Rpe: Changes for RPLP support
-Added RPLS & RPLP support for RPE feature

Hsd-es-id: 22012119780,1509784279,1509784250
Original commit date: Thu Aug 26 14:55:27 2021 +0530
Change-Id: I96198ceeed397993b7bec4f12f10650e7ef62587
Original commit hash: 653d04d6efd38c986bdf32b6b2c7bd21eeb4561c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: e8b195ef7b214fde6027b289b3f2fb03ce9074c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: ADL-N RVP/ERB porting (Part 3)

SKUID fix for ADL-N RVP,ERB Platform PCDs.

Hsd-es-id: 16014419991
Original commit date: Fri Aug 27 14:49:25 2021 +0530
Change-Id: I95a713e894e741ecf1bbbce1814b692171f7dc8c
Original commit hash: d174b4dc02e95dab571cf65dfa1b03b0fb0585e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: 6d1306975c77dd5690c4663cd47406ee7663e76e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:33 2022 +0530 
-------------------------------------------------------------------------------- 
Skip ME reset when Resets are disable

Change : Add a check, if reset are disable then skip resets.

Hsd-es-id: 16014343812
Original commit date: Thu Sep 2 13:12:45 2021 +0530
Change-Id: If52b051fa764623c001fcb3f2919bad6ce789307
Original commit hash: 171f7e6ef0b1ffa422a0d3f81531f15070d3f61d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c

================================================================================ 
Commit: c985572c88e10df33c3387ee5e8932f3f1482d06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:31 2022 +0530 
-------------------------------------------------------------------------------- 
Overclocking: [ADLS]Remove Unused Option PLL Max Banding Ratio From Overclocking Menu

On ADL with the new LJPLL 3.0 and FLL_Overclocking_Mode feature
PLL Max Banding Ratio is not needed to attain high frequencies for extreme overclocking.

Hsd-es-id: 22013738378
Original commit date: Mon Aug 30 17:01:03 2021 +0800
Change-Id: I70c6ac4bdbb8946ff2ad888233d6bb2ffce5938f
Original commit hash: 72787bbb65e8b76531d762e404bc86347beecbed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: b5de3d24c0fcdbeb8524cd1a1cc9761ae0f1c57f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Modify Setup String for Voltage Target Override

Modified "Core Extra Turbo Voltage" string to "Core Voltage Target Override"

Hsd-es-id: 22013738354
Original commit date: Mon Aug 30 10:25:47 2021 -0700
Change-Id: Id4ec48b5a17473877527e7cf883a381dfba228e9
Original commit hash: 356a0cf41009916ced071b7dc4596be4c0d526ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: f647d3803944652ea5e8f9615135391b0d7905e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:25 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000f
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Fri Sep 3 00:11:42 2021 +0800
Change-Id: I050fe4e26fb5377573bd3ed05b9e42bac8d32139
Original commit hash: 3e2a531b4ee1567e56c386abde2f4bfe714e4436

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4a5fe7ab7b8ca4a6afd28ae9f83226ef138f927e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2364_00

Hsd-es-id: N/A
Original commit date: Thu Sep 2 08:49:11 2021 -0700
Change-Id: I3ebdfe7974bb0d701265af078a8a1eb25bf56d32
Original commit hash: d2c05a093b8c3c5257648cf9b70eb38254f1ff18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9da4d114beea80dbe87d9dc2d2315744fad5a28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:20 2022 +0530 
-------------------------------------------------------------------------------- 
Add PcieResizableBarSupport  setup option 

Hsd-es-id: 16014575473
Original commit date: Thu Sep 2 12:39:43 2021 +0530
Change-Id: I9c8a59ec6a7addaacb3795fcb302e26f608b22e6
Original commit hash: 971c267305729bdeaa1bb393bbe0a54b9384406c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a86a03764dbfa370cf50c1ea2285b1011996ce1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 2 01:35:44 2021 -0700
Change-Id: I62daff10c7ad818b55327322d5791a533b13db14
Original commit hash: b1d5bf788acdc3ad85cb27d020ad59cf38695555

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4df20b5bd29caf825cd63d954893d271d21c5bd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP]: AdlP RVP Root port 08 D3cold and Wake capability

Since port configuration depends on the HSIO board mapping in RVP document.Need to add RP08 workarounds on the board configs which has pch pcie slot on Rootport 08.

Changes.
1.Rp08D3ColdSupport disabling this knob on HSIO and DualMR boards since this boardconfig doesnt have Rootport 08.
2.Adding Rp08 wake capability for the AdlP Rvp which has rootport08 pins ported in *.c file.

Hsd-es-id: 16014564290
Original commit date: Wed Sep 1 10:05:23 2021 +0530
Change-Id: I429077713ff80ad6ec1adbf397b0d313120ee9cc
Original commit hash: f790ab2af4d291d7d5b7ed3b70e67a25a8466cae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a7d4942f00423b5178e31454274dba10a90dc3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:10 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ME: Remove duplicated/unreferenced code.

Remove duplicated/unreferenced code.

Hsd-es-id: 18017456661
Original commit date: Thu Sep 2 14:54:39 2021 +0800
Change-Id: I8a64e171e2c0c269d976a7a904a8f7b83155e558
Original commit hash: db5b18a5034524c35d13402e86a524c790796494

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: 58ef20f3c3a011c9a0319080c1626fdf7e9b8b2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.174

(cherry picked from commit c503cb1f0d9e6a5e1bc7e987cace0e599e4b82a0)

Thu Sep 2 04:53:07 2021 +0000
Original commit date: Thu Sep 2 04:53:07 2021 +0000
Original commit hash: 98501a0421584a5d536e3186a2eec7586546f37c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bb10799dcbe79593692a43ebaa3ffe2eada9a7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509858429][ADL-S ADL-P ADL-M | DDR4] Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667

[Feature Description]
1. Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667

[Resolution]
1. Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667 for DataClkAlignCtl2.Bits.d0tosig_offset
2. Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667 for CccClkAlignCtl2.Bits.d0tosig_offset

[Impacted Area]
DDR4 HVM G1

[Register Impacted]
PHY

Hsd-es-id: 1509858429
Original commit date: Fri Aug 20 13:45:20 2021 +0800
Change-Id: I9d576aa27e14d46050d92aa33e6d5855470d36ee
Original commit hash: 08e3c550ee2cf34340fdc7defc6145b9cc9d7ffd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4ccf9e851f430496949fe4b00ff0a785274ae73b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:39:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]:Wrongly ported NVS variable under Touchpad device.

Delay variable used for touch pad is IC0D not IC1S.

Hsd-es-id: 1509850557
Original commit date: Tue Aug 31 16:20:08 2021 +0800
Change-Id: I01ac064171c08f1c074353fe4048347187e5cb52
Original commit hash: d0d029774e843adf316da306f6a36db2a20b4325

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 86aaeaa24a22e87ff8efd78ed885bf995f9b27e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:57 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ME: MeExtendedMeasurement driver should use gRT->ResetSystem to request global reset

MeExtendedMeasurement driver should use gRT->ResetSystem to request global reset.

Hsd-es-id: 18017456661
Original commit date: Mon Aug 30 14:09:31 2021 +0800
Change-Id: I7ea34f8b6069e300830e76b258d1b8874c7dec1e
Original commit hash: f55a2024be57d45c71cc0bcdac4b0bdd358836da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: 9759e35a349b2f7ac0b2e0cba12d2bcc0d9505cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]: Setup option string change for Game compatibility Mode

using "Legacy Game Compatibility Mode"

Hsd-es-id: 22013741465
Original commit date: Wed Sep 1 15:14:45 2021 -0700
Change-Id: I43797d162361b84dfb3e6111b38843dcfa84c235
Original commit hash: 3f60e37e158dac70a8febbfa28064882a07289aa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: aa8ae62e4fdeb0726e8a12c898a7b4d1ac3ea4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]PEG010 and PCH PCIE root ports SSVID cannot be overridden successfully via BIOS polices

SSID for Pcie root ports was not being updated correctly because the capability list has to be programmed first and also because of function remapping, so moved the SSID programming for Pcie rootports to end of pei after function remapping and capability list programming is completed.

Hsd-es-id: 1509669538
Original commit date: Mon Aug 23 15:47:02 2021 -0700
Change-Id: Ia471edcfa3c452d2b722aa95e4268101174ce1e1
Original commit hash: e3a12a958ae9518f7c11385b7f100191018a8c46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 21f5b9270fd39408a02eea5abe084603dedc729c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2363_01

Hsd-es-id: N/A
Original commit date: Wed Sep 1 08:48:30 2021 -0700
Change-Id: I591bfd782c814cb9ea66d279e84d2052ecf3790d
Original commit hash: d4595952149fb8e52c79e0315f854cc420eadcc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a2e1e307fbe7424ab6cdf5727e285b1b2c5f121c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.173

(cherry picked from commit 3bd12565655cb605fccfda2bf2003fdba817d200)

Wed Sep 1 14:37:34 2021 +0000
Original commit date: Wed Sep 1 14:37:34 2021 +0000
Original commit hash: 59c77b2385846cafbd45883e8502e631d32a21e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49c23777e9332e64887b77970cd7d9ac48c70ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:39 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Adding variable to disable the HECI communication in Wiifi/WiMAN driver.

    Fixing a HECI race condition in WiFi driver.

Hsd-es-id: 1308795432
Original commit date: Thu Jul 15 11:13:33 2021 -0700
Change-Id: I9be98a780b6cabe64cd4e84c6dd1035e9c65f892
Original commit hash: 2875163f6327d6cc2bf654f8f0d2d71a846861bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.inf

================================================================================ 
Commit: 065db983031c996d7e85a880a1db18902a38a28d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2363_00

Hsd-es-id: N/A
Original commit date: Wed Sep 1 04:46:59 2021 -0700
Change-Id: Ib37aceafe64e7d97e2b6efc4b7a2ef70dbb36827
Original commit hash: 07cc7c2567b19b58f12b921711f097ab3c09dd31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4f76bdb1c8f11182652f10124ae4d1338845c5e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] PART-4: Sync up ADL-P boardpkg to ADL-N boardpkg(WW36).

Sync AlderLakePBoards rev0-RVP's (the ADL-P LP5/DDR5/DDR4 board IDs) code in AlderLakeNBoards.

Changes taken from the below SHA IDs:

ClientOneSiliconPkg/Pmc: Set the retention value as per recommendation - d06373e665c7624e36e31bd0fc7fa03974b2a666

Hsd-es-id: N/A
Original commit date: Wed Sep 1 14:24:14 2021 +0530
Change-Id: If18ed6839d8faf68e52937218cae05ced5a52257
Original commit hash: bdda1ad5cef31ccf2ccc6821d6d4ec48d4e1c013

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: cffc140eb0cbf446411362d87389c0c6fb76308f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:29 2022 +0530 
-------------------------------------------------------------------------------- 
Enabling BiG SAF coexistency

remove big saf dependency
Update BiG module

Hsd-es-id: 16014475104
Original commit date: Mon Jul 19 16:39:22 2021 +0200
Change-Id: If4962298d86f9a77a52e33bb2bb2ac7aa84c10d6
Original commit hash: c19b993a3ae2080c3fc256cbe3c83f91e879d50b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: f405b9bd99361045dbc212f5c5b24924444c9cae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][FSP]: Optimizing the time consumed by PrepareMeBiosPayload

This commit reduces the overall FspMemoryInit time by 70ms by including MBP call in Post Mem instead of memory discovery callback like in TGL.

Hsd-es-id: 16013660924
Original commit date: Wed Aug 18 00:54:26 2021 -0700
Change-Id: Icb5e0895fe709e0d3fe5e7d10c6f8a7adbde0bf3
Original commit hash: fecefb2c60557a423d42b192b59f9dcfc3cf403d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 8e7c166072c7dd086ba7f05911212b90ab951933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 1 01:31:47 2021 -0700
Change-Id: I80851a1d1a5bda066818ada0c488259d4681a793
Original commit hash: a83e48170903559f2bee710549dbb34ff9c9fd8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9df071bd0e6707c794dd846b940729e2220844cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS workaround for games that use Denuvo DRM
BIOS W/A for games that use a specific DRM
Core Parking Hint based on Scroll Lock
When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.

Hsd-es-id: 22013741465
Original commit date: Mon Aug 30 15:17:46 2021 +0800
Change-Id: I73a9eb8fb04e77e893c2f342d4ba9476278844d2
Original commit hash: da1e78bba1d5be35eaa25249771a2ffd7c439a35

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: fffe792e6f42b735c63c7eb9700c804b5db5a340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.172

(cherry picked from commit 1f99c4244e9b8a4e780c28006c4767d19cf58cbe)

Tue Aug 31 16:17:37 2021 +0000
Original commit date: Tue Aug 31 16:17:37 2021 +0000
Original commit hash: 2938fdc09a3abfa5bdf0cd25091be4d06fce533d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bf8ff827e88ec1660bb2553c4bfbaae0224fcde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:13 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16014437202][ADL-P ADL-M | LP4 LP5] wrong mapping in the CR ddr_voltage_0_0_0_mchbar_pcu from BIOS

[Issue Description]
1. wrong mapping in the CR ddr_voltage_0_0_0_mchbar_pcu from BIOS

[Resolution]
1. Program the DDR_VOLTAGE as per below values.
  LP4: 6
  LP5: (Frequency <= 5400 MHz): 0
  LP5: (5400 MHz < Frequency <= 6400 MHz): 1

[Impacted Area]
ADL-P ADL-M | LP4 LP5

[Register Impacted]
PCU

Hsd-es-id: 16014437202
Original commit date: Wed Aug 18 11:35:08 2021 +0530
Change-Id: I9b91b834c35eef40d49551088012b863acddd21a
Original commit hash: 21a431dedbd5c8222a8f3010d87dbc3a292822fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: fcdf96e17f003a39c1555358640c2afd8f944004 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2362_00

Hsd-es-id: N/A
Original commit date: Tue Aug 31 08:48:07 2021 -0700
Change-Id: I7cf8631344965efaf300857b02b5d48b953a1d27
Original commit hash: 8d533658077e6f155efe9cde46722f70e5834439

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cbf2f4bd646fe2dedc02528c0f6dc8510ecc58f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 31 01:29:54 2021 -0700
Change-Id: I12cf7c36914e6cc82bcd06c22524048500396642
Original commit hash: 832f30a6a43208414d47b6cf65bb34c8fdd2301b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9b8e33179a31098276a962d659c1ee15ca1c81b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:06 2022 +0530 
-------------------------------------------------------------------------------- 
BIOS policy for PEI graphic display resolution
- Add VerticalResolution and HorizontalResolution policies in Graphics Pei ConfigBlock

Hsd-es-id: 14014476538
Original commit date: Wed Jul 28 15:08:12 2021 +0530
Change-Id: I5c67023fcc1200316b860d6b0088719ddfedce3a
Original commit hash: 7dea66cc829d1f8509325a5e28fbc89026d2a8c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c

================================================================================ 
Commit: 5e2428f2c1c4e300f5193bb940498759da38e8bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:03 2022 +0530 
-------------------------------------------------------------------------------- 
ADL: fix build issue when PcdEcEnable set to FALSE

1. Add 2 functions in BaseEcMiscLibNull
2. Define Scope(\_SB.PC00.LPCB.H_EC.LID0) only if PcdEcEnable is TRUE

Hsd-es-id: 1509744506
Original commit date: Thu Aug 12 16:41:21 2021 +0800
Change-Id: I299da4de6b47e22422cd6d16847f9aac906063f3
Original commit hash: 0b7f3839714aa1783e55e2f8bcb59ce030d3d985

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c

================================================================================ 
Commit: 2a8ae6a52d123012ab84d4f52af6229862f43300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:38:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PlatSamplePkg/CapsuleUpdate: Enable ME Capsule EDSS Key(Support Production Signed Capsule)

[Update]
1. Involve production EDSS key to verify standalone ME capsule.

Hsd-es-id: 16014552496
Original commit date: Thu Aug 5 17:12:12 2021 +0800
Change-Id: I6a444cd5e69bcb559fe13cbd6dfe2c42617d3ebe
Original commit hash: ae84d8d869f78f70e5443821627807338ae572b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc

================================================================================ 
Commit: f145ba0ca536d252bcffea9fe3bc0ebd6f9fc5af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:58 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: fix three minor issue in AdlSBRvpTbtRtd3.asl and AdlSBRvp3TbtRtd3.asl

1) Wwan wake event code is repeated twice in AdlSBRvpTbtRtd3.asl and AdlSBRvp3TbtRtd3.asl
2) For PEG1 device here, value to be passed to PCPA should be 3 in AdlSBRvpTbtRtd3.asl

Hsd-es-id: N/A
Original commit date: Mon Aug 30 16:18:50 2021 +0800
Change-Id: Iaee347f0e0e7998bff951ce048f1801aaf8ff689
Original commit hash: f6d3efd1519cee7260dbd730eb870cba2e3f5c9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl

================================================================================ 
Commit: c650f5d6b75acdc7c07c6b6b913e5822f354f5b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] FSP_Wrapper_SLE build fix.

Hsd-es-id: N/A
Original commit date: Mon Aug 30 21:30:33 2021 +0530
Change-Id: I5dba9f62f871c847239dc6b96def500f5f948b15
Original commit hash: 78f4768324a3fe9db09f047046e22258e1d66b74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c

================================================================================ 
Commit: b62bdcba49b65a7b107995fccc7df0a7c868dd76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2361_00

Hsd-es-id: N/A
Original commit date: Mon Aug 30 08:49:49 2021 -0700
Change-Id: Id51bcaddfce5d24d16b4f2e2dd6826690fb8f8ed
Original commit hash: 6f4854d7bd0a3c84e1c369263631058af9b859ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2de902ac57dcc04942e9b5b829626204f75dcc8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP]: Root port 08 wake capability.

Breif description
Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
from the device connected to X4 pcie slot with rework enabled on board.

Changes.
1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport as it used as master knob(used internally in code) to expose wake related rework/D3Cold capability for
Root port 08 in setup menu.

Hsd-es-id: 16014540133
Original commit date: Mon Aug 30 15:40:01 2021 +0530
Change-Id: Iefe28bdf5ef19497a17a26d0d32d817236fbc345
Original commit hash: 1c14e46abc1c11501436789198f68b8d09d1712c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: d324b3cf0c3445b78f67814e8a25b1b75b909877 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:45 2022 +0530 
-------------------------------------------------------------------------------- 
Board: correct TPM interrupt config

Fix APIC IRQ#41 conflict. GPP_E3 is used as TPM APIC interrupt on IRQ#41,
which conflict with using IRQ in ITSS, change IRQ#41 in ITSS to IRQ#43.
Change TPM interrupt to GpioIntApic in GPIO config.

Hsd-es-id: 16014477694
Original commit date: Thu Aug 26 15:36:48 2021 +0800
Change-Id: Ic704de298d8237f25cebb557c004b30793e9e78a
Original commit hash: f21ef9461eb79f33d88c9e4150efca50ac470556

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: dbf9c34201953188a87fc5477ada05490c6f9ff9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.171

(cherry picked from commit 937506d9177031b01b0cf8b0b9dac1204600ac61)

Mon Aug 30 10:33:30 2021 +0000
Original commit date: Mon Aug 30 10:33:30 2021 +0000
Original commit hash: 59895a5944ea6c6a087608a5f0369b2e9e92d8b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54c38f4fa762b050ed3a33ecbd9dc7c85513a25b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:39 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014546377][ADL-P | DDR5] Enable LP Mode"

Changes:
  This change is having dependency on another patch.
  Hence Reverting this change.

[Impacted Area]:
  ADL-P | DDR5

Register Impacted: None

Original commit date: Mon Aug 30 15:38:33 2021 +0530
Change-Id: Ic06906c475cf1ff64a83594297e6a5c104abfbbc
Original commit hash: e946d40460abcd13e014c5b0f6249993116f5605

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7eac38c3f90f762c924f6e59a51fa47a62b3bfa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:37 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLP]: Root port 08 wake capability."

This reverts commit 116dd379f4137389e54f4146b45a5214a1ab4ce6.

Hsd-es-id: 16014540133
Original commit date: Mon Aug 30 02:04:14 2021 -0700
Change-Id: I48c1ef52a759a2ec2fcdea36f320dee887b75214
Original commit hash: f7a77a0c4adaf3827a8b9836602e3bb7cb633d5c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: fa11c831b5e2ff35b173ebabebff3ed10fad910d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 30 01:31:08 2021 -0700
Change-Id: I7edda4ba4eb4afd82fae792868b6337e7008a1e2
Original commit hash: da1b72ab52ddb702bbadcfdfb99ec64881e0d777

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cec873a5f9d21da457691075881d0da7ece402bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.170

(cherry picked from commit d10f993cfe1ef006013ab9ac720c587c309abd7c)

Mon Aug 30 07:20:45 2021 +0000
Original commit date: Mon Aug 30 07:20:45 2021 +0000
Original commit hash: 1cc38affcd7cd3e0a8d5ccdfe6136960612a4a04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a8fbcefd1692a387309284376e82606511d08f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] GGMS and GMS register program correction.

Hsd-es-id: 1509633807
Original commit date: Tue Aug 24 23:31:37 2021 +0530
Change-Id: I1c4b7071ba1132dcea1e55d13fc85e21f4657eaf
Original commit hash: 7dcd0af38f8d97623df8e0edc109897d226c1dc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 1aa97ee16a2faa1d5534d65807d74138ae6314a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP]: Root port 08 wake capability.

Breif description
Since there is a single wake pin routed between peg slot wake(by default) and x4 pch pcie slot(after rework).So added Work Around in bios to suppoort wake
from the device connected to X4 pcie slot with rework enabled on board.

Changes.
1.Added Setup option "Rp08WakeReworkDone" to route wake pin to either x4 pch pcie slot/peg slot wake based on the rework enabled and user choice.
2.Changing gpio configuration of A20 pin from edge trigger(configured for peg wake) to level triggered(for x4 pcie slot wake) in rework case.
3.Exposing _PRW to enable wake framework from Sx.And _L14 method to handle wake from S0ix.
4.Changed name SDCardD3ColdSupport -> Rp08D3ColdSupport as it used as master knob(used internally in code) to expose wake related rework/D3Cold capability for
Root port 08 in setup menu.
5.Changed name from SdCardD3ColdDisable -> Rp08D3ColdDisable to hold generic name to disable/enable D3 cold capability on Rootport 08

Hsd-es-id: 16014540133
Original commit date: Mon Aug 23 11:08:54 2021 +0530
Change-Id: I4ed4b8a417786cd22170a58ecac3baaae914123b
Original commit hash: 263d4e43e7e7f4736b595dfd53061a2047432e96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 1ac26cdfb81f3eaaebbf487003c7e95f17eca85e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014546377][ADL-P | DDR5] Enable LP Mode

[Issue Description]
  Memory Corruption during LP mode in DDR5 is root caused.

[Resolution]
  Enabling the LPMode for DDR5.

[Impacted Area]
  ADL-P | DDR5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014546377
Original commit date: Mon Aug 30 09:18:04 2021 +0530
Change-Id: I869f8d580f0e84edc27530cebd880772d06a7039
Original commit hash: e5bc6eef93ddc212a8c07e7935b734610eb0e9f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 14148098640e4aed1a6ed7ee1ee53bc69c18bebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][ADL-M][Security][RPE] :Event logs are not getting generated for triggering erase actions

 -BiosRpeBootParameter was initialize as NULL which was breaking the RPE flow
 -Required Allocate Zeropool before passing parameter BiosRpeBootParamete instead of NULL

Hsd-es-id: 16014469896
Original commit date: Fri Aug 27 23:07:18 2021 +0530
Change-Id: Ib3b95d6948d793e2e4f007191b9399f886cb2700
Original commit hash: f700a856a5d9279e514a38ed00afa59b838f727f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 011ae85213bbc0922ca08efea86d1d4b6ba7d2ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][FSP][API] Pre-Mem GPIO is not being programmed

1. In API mode, AlderLakeFspPkg to add a library with constructor installing callback of gPeiBeforeGraphicsDetectionPpiGuid and do the second phase GPIO programming when callback notified.
2. AlderLakeFspPkg.dsc to hook new lib to SiInitPreMemFsp.inf.
3. In API mode, Pre-Mem Gpio table was stored in Upd.

Hsd-es-id: 22012269391
Original commit date: Tue Apr 20 15:28:47 2021 +0800
Change-Id: I8c6b434ae4e7492be79a7173a1803daaffabe655
Original commit hash: 95f87927aae00e98f7b896aa1c146221fdd59082

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 9fc44591bada03292a2eac1e16e58d19d2c7f429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PS2 Keyboard option must be disabled by default

Hsd-es-id: 22013741455
Original commit date: Sun Aug 29 19:38:32 2021 -0700
Change-Id: Ifc93a0dfe88983b4876ef7131404ad5b2d19b939
Original commit hash: 213f716208ab27eca2bfd9e22d99c556f0ca2f6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: f3d4d6a9be6b4525448f90eb8e494ae9b8731c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.169

(cherry picked from commit 2e9fd36c9a6c73d8152b60366ac9558522686635)

Mon Aug 30 02:21:04 2021 +0000
Original commit date: Mon Aug 30 02:21:04 2021 +0000
Original commit hash: 7e6c81cbd771cbe80d1ffb6d7d866c6a7fe866b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e1a4c1aef090861c5995ff17a042bfbc24d2726 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509828546][ADL-S | DDR5] Not run PerBit1DCentering before ReadVoltageCentering2D

[Feature Description]
1. Not run PerBit1DCentering in ReadVoltageCentering2D

[Resolution]
1. Don't run PerBit1DCentering in MrcReadVoltageCentering2D before ReadVoltageCentering2D.
2. It's to fix one issue that system will assert in BIOS phase after MRC with 2DPC full population 3600.

[Impacted Area]
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509828546
Original commit date: Mon Aug 30 07:59:27 2021 +0800
Change-Id: I4e91e392a3339faddbd416230d8548f7634918c2
Original commit hash: 84d8666c91d2b2b11d7ebf192e8d725ee58832cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 5b23a44ab159ff6252f71b3975719474ea3c9986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:37:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2357_00

Hsd-es-id: N/A
Original commit date: Sun Aug 29 08:48:35 2021 -0700
Change-Id: I1d3ae23ad1b7385e72af7c2dcf3f0d3bd8d1e203
Original commit hash: 7f33388dd443026883a68418ca0324eccd1f3a73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 84f318edc4632f26f6e3b04afc59a6d1c4c9e9ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:58 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.168

(cherry picked from commit 16f10c33fd10aeb4078fabdbef26886f654151b2)

Sun Aug 29 10:41:23 2021 +0000
Original commit date: Sun Aug 29 10:41:23 2021 +0000
Original commit hash: 419dfa36b4b8eaed7965a5cbb9ea1ef10589d7b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0463a21d5994635868f6d850dc057caedca97321 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509833255][ADL-S ADL-P ADL-M| DDR5] Enable Tx DQS DCC training for all vendors.

[Feature Description]
1. Enable Tx DQS DCC training for all vendors.
2. Average the EW when choosing the Tx DQS DCC value.

[Resolution]
1. Disable the RunTxDqsDcc check in function MrcTxDqsDccTraining.
2. Average the EW when choosing the Tx DQS DCC value.
3. Run PerBit1DCentering before ReadVoltageCentering2D

[Impacted Area]
DDR5 TX and RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509833255
Original commit date: Wed Aug 25 22:42:29 2021 +0800
Change-Id: I3521849adc676bb8ce4846192e669314730fa5ab
Original commit hash: ea0464d3ee789bd0b70db9bd9e0b15d124ccabd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 0bcc44df03a5ea6c77b82420386e5908257a6720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 29 01:24:04 2021 -0700
Change-Id: Ia048f31f22b63eb1cbaaa9ba2a9759be9c2ee734
Original commit hash: 5bee46ed6aff87fc4f972157bac471453aa030f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 53a6697fbc09dc1fd79692ec0279aace337ff685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Game Compatibility Mode
BIOS W/A for games that use a specific DRM
Core Parking Hint based on Scroll Lock
When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.

Hsd-es-id: 22013736422
Original commit date: Mon Aug 23 12:03:23 2021 -0700
Change-Id: I053b68292fe63ecc1cdbad4abd430c9035242043
Original commit hash: c997c4930cff8b1bbf84d7dc550f05afefbd1930

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: b729138ddaeee39b66b657725228216e131a5208 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:47 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.167

(cherry picked from commit 7839cde42d1fe79c1d674857ed784162f6b2ddf0)

Sat Aug 28 16:30:08 2021 +0000
Original commit date: Sat Aug 28 16:30:08 2021 +0000
Original commit hash: 146bf1edd741d151b0754e27103d7d6c806c1304

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34dd4cd05508f73ed9e649cfa1be8b9eb8cd95de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P ADL-M | DDR5 LP5 LP4 DDR4] Disable EnVttOdt, InternalClocksOn and ForceRxOn

[Resolution]
-> Program VttGenControl.EnVttOdt = 0 until VTT Mode is enabled
-> Program DataControl0.Bits.forcerxon = 0 for Lp5 Gear4
-> Set InternalClocksOn to 0 at the end of before moving to NormalMode

[Impacted Platform]
ADL-P ADL-M DDR-5 DDR-4 LP5 LP4

[Registers impacted]
  MC [ ] PHY [X] Both []

Hsd-es-id: 16014537175
Original commit date: Thu Aug 26 22:23:00 2021 +0530
Change-Id: I2aecc218eb300a2a2cba59b58bdb81da31f9be1e
Original commit hash: f79b6e2f305b037e6bb842bad0344dd3a37cec6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5d61d78c011432a672be20281032eef843dd9101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2356_00

Hsd-es-id: N/A
Original commit date: Sat Aug 28 08:49:42 2021 -0700
Change-Id: Icf15bc85c6279c64965e8e6d6870f0c3bffee1c8
Original commit hash: 6d66154d292e9c97c838f8f4009018ab54765bb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b61c5f4dab0711ff2e465bed5e589fb7a7d84eef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 28 01:23:15 2021 -0700
Change-Id: Ibbaca76630bfb20476f92cb4e7351864083e7e92
Original commit hash: 293fa787eb514e0f4bf142559ae650def7d6f399

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 41f320e5630bf7299e539915d157c8dfc40d01d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2355_00

Hsd-es-id: N/A
Original commit date: Fri Aug 27 08:47:47 2021 -0700
Change-Id: Idd8cda91f533c7c13863a7574ae5fb0e348e6648
Original commit hash: 140905aa68a9a592fbbbe0d64bd0fb07b93d654d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 967aa62ee0f4a3b630695189bf6a88ac8b3d8bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:32 2022 +0530 
-------------------------------------------------------------------------------- 
[1509684735] BIOS option to configure CSE data resilience on/off

Creat BIOS option to configure CSE data resilience on/off.

Hsd-es-id: 1509684735
Original commit date: Thu Aug 19 09:35:48 2021 +0800
Change-Id: I93cdf52b5f4d5f360068fab2a1848a16b2d25ac7
Original commit hash: 43d1e82dc5503ede6c695613dce3768c36b124d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 907469fff426f78bb718ec881f14a8135e944024 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 27 01:38:06 2021 -0700
Change-Id: Ib031821289418b4573d48a5100dbf7db324f3188
Original commit hash: 20406a745f5fcd548d04716fa9fbe335a93a19c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e0dd4d651939a99de42fe5709c39ae546c0ffdad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:26 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Fix incorrect tag usage

Hsd-es-id: 16014513415
Original commit date: Fri Aug 27 13:34:27 2021 +0800
Change-Id: I5430c1a59a9e218df94e6fe35c11a3ecb48a770d
Original commit hash: 2d4cacef0d77ea94b7aac73047375fe458417a31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 487420b979e9bbb311856a9c99be09c91b86cdae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Responsiveness cold boot delay due to PlatformVoltageInit Module

Hsd-es-id: 14014850166
Original commit date: Wed Aug 4 16:07:24 2021 -0700
Change-Id: Idfaa2ee2bb2116df44f02fe30dac787c903ce1e1
Original commit hash: 0a987775f81c07cde389092fd859a9d7ea352d18

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: f3a1ead5be7df2e3ce722701dbe4a7ffc5f734df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:21 2022 +0530 
-------------------------------------------------------------------------------- 
Platform VR POR update for WW33_2021

Updated Iccmax, TDC, Loadlines.
Device id2 check is added.

Hsd-es-id: 16014428591
Original commit date: Thu Aug 26 11:10:22 2021 +0530
Change-Id: I5daa5c6e76d8ff56ef6ff32e9ea3a86dc0eab704
Original commit hash: 10ab23be83e9820592fcca7e9704ff1909054617

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 3b2b095bd2b906351f8c2e99de267a7182f1c0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:18 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: KW issue:Array 'RootPort' of size 28 may use index value(s) 28..255

Adding check to avoid out of bound access

Hsd-es-id: N/A
Original commit date: Wed Aug 25 17:35:18 2021 +0530
Change-Id: I4ae067be9d6b794d994ff5e60c4cd3a63fff83e2
Original commit hash: 77d25af6857bdd75422692167fb724d3f58fc747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: db951dffa41a389009a78e8a5a897672962d762f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2354_00

Hsd-es-id: N/A
Original commit date: Thu Aug 26 08:48:44 2021 -0700
Change-Id: I824699fbfb1af35f970204adc8e557f9f7f486da
Original commit hash: ca4d9d48d9a48ae886ff652962a2e73b0af215c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c7d2cd1ce69db95aa855f8b2b851771196c30d6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Incorrect text in AlderLakeBoardPkg\bld.bat

Corrected the text from Tigerlake to Alderlake in bld.bat file

Hsd-es-id: NA
Original commit date: Thu Aug 26 16:25:20 2021 +0530
Change-Id: I42bc709d56eadbf28239cfe6d0a4734f2607125b
Original commit hash: 150320622c658752f222efa32c00d4544a2a6ab3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat

================================================================================ 
Commit: d176a582d4c41c98bd650d99204d22a9e1d6b7cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:09 2022 +0530 
-------------------------------------------------------------------------------- 
Pkg C-state hung at transient state: in C0 towards C2, verifying PM_RSP EA=1 received from PCH on last PkgC-exit

Hsd-es-id: 16014448956
Original commit date: Thu Aug 26 15:15:39 2021 +0530
Change-Id: I8f5e22e95121c0bfae711852bc08a2b4bec1e401
Original commit hash: b1266da9863d4f23cdf021350215bad5a378dbfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c

================================================================================ 
Commit: 98b1803b612cb2c991d491bfe468dfb4fdf8a747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:06 2022 +0530 
-------------------------------------------------------------------------------- 
After switch CPU PCIE M.2 port to disable, SUT can't boot

Hsd-es-id: 1509797831
Original commit date: Tue Aug 24 18:26:51 2021 +0530
Change-Id: I2d23eb0e3402fb448fa559d3bf54957a8ddf54b1
Original commit hash: 2257ed38e6ed8a17cdbdeb066aa55b53874211e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 37d44f6520ac53c04a8739ae774f539d6fbc4dd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 26 01:48:58 2021 -0700
Change-Id: Id8f6d4d26e0a188eee6bc244e966bf1c09a10a8c
Original commit hash: 3a67566c8ac5a1012499df646a2d415037661572

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: da6e971da860615979ee7f7b9c7abf25d57d915e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:36:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][DDR4 CRB]change GPP_F_22 to PlatformReset

As PERST pin of PCIe X4 Slot, change PadRstCfg from Default to PlatformReset.

Hsd-es-id: 1509757523
Original commit date: Mon Aug 16 11:29:10 2021 +0800
Change-Id: I71bc5d50a022db968fda0cdbd4f46a52e1d4164f
Original commit hash: 82cc4e8bbc597cb3dcdba32dfb93960932e1f829

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: f54cf41bf18f02aafc5dd279faa801f7879b7c7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:58 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI][RPL] WGDS Rev3

Added new elements for WGDS Rev3 configuration.

Hsd-es-id: 16014090858
Original commit date: Mon Aug 9 17:28:12 2021 +0800
Change-Id: I163b80f3dbb0c2436e18a08e80127edb734081fa
Original commit hash: ea0ec90873ee1c3a7d9ad852492b9846807b9a32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 7615252bbbfb48f783b5c051065b29237c80df47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Sync between Capsule SDK for retimer capsule update in SW-CM issue

Hsd-es-id: 1509798508
Original commit date: Mon Aug 23 16:53:59 2021 +0800
Change-Id: Ie0eb4b302276fbc8048534f0a15ec44a8e35a0e3
Original commit hash: 21a1766ba5ad3cbe2910ca3c2a8972f307cb1457

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: 6e8834f067d2acac4859e3137bd32ec7dc2249a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.166

(cherry picked from commit 471a9336c0440ca33ffb6d0e1ec8ba9516cf7cf5)

Thu Aug 26 04:02:44 2021 +0000
Original commit date: Thu Aug 26 04:02:44 2021 +0000
Original commit hash: 5fb7ddcc7809029c2f103a8498ac0da8625178e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 210baad7288966b52b79804f367c1c965db4146a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:45 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4"

Changes:
  Optimized ReadMpr pattern is causing regression in Gear4 sagv points on Dual Rank
  Reverting this changelist for now, will update after root causing the issue

[Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4

Register Impacted: None

Original commit date: Wed Aug 25 10:57:16 2021 +0530
Change-Id: I639b9db72778e2deacc667a0b61b0a6c97604680
Original commit hash: d5d2a3eee1b30b273d64b143adb7508e6bec352e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4f6dabce7d8b05a54d78aaa51bac205018cf2bb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:39 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2353_00

Hsd-es-id: N/A
Original commit date: Wed Aug 25 08:49:47 2021 -0700
Change-Id: Ia07dd77f795790cb4dd8ff39cb805776c547eb61
Original commit hash: 238ce7b5dcb6b43fa0b321f8da1034a2352af814

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9e65784fc9d574b88ec9ac8722dc8883a6dce166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.165

(cherry picked from commit edfbbd12858de0903ce9e2ecb01bbc3fbf46ffc7)

Wed Aug 25 13:45:20 2021 +0000
Original commit date: Wed Aug 25 13:45:20 2021 +0000
Original commit hash: ab10b9c9b41cdf434707d6f1ce1d44369f2022c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 574cb8148fef4e00be6385b7382e0ec74eae6bad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509818718][ADL | DDR4 DDR5] Don't check VccddqLimit if memory overclock is supported

[Feature Description]
McFrequencySet uses the smaller value of Outputs->VccddqLimit and
FinalVddq before sending command MC_BIOS_REQ_PCU_REG to PCU to change
freq and voltage.

As for OC case, by default, VccddqLimit is 1.2V and it blocks the OC
enabling at high freq.

[Resolution]
If memory overclock is supported, don't check VccddqLimit.

[Impacted Platform]
ADL DDR5 DDR4 OC.

Hsd-es-id: 1509818718
Original commit date: Thu Jul 22 22:33:40 2021 +0800
Change-Id: I37a67ce2580ee4c7b6863847f8401b68c0ab4976
Original commit hash: e6a91e63e77a984b9c8fccb803264ec8894e64e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 38d9e3584838e6c49137e7eaeaa9473de2d83631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Adding the missed data for Adln Lp5 gpio porting

Hsd-es-id: 16014419991
Original commit date: Tue Aug 17 12:44:12 2021 +0530
Change-Id: I1730060ea69bc5eca4e14b1bcc960e0524c72607
Original commit hash: 031d1a404d7d848410948a365514ae2eee3901b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: b9cf1cf975c23f6fc983aec3403bcaffe361c4e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:28 2022 +0530 
-------------------------------------------------------------------------------- 
AlderlakePlatPkg/Pmax: YB for Intel Dynamic Device Pak Power Manager

Updated the code to set enable as 1 and disable as 0.

Hsd-es-id: 1509802385
Original commit date: Wed Aug 25 14:43:43 2021 +0530
Change-Id: I7c01544f16380c4449ec035b53de0ea0afa44be3
Original commit hash: 78146bdc06a6fdaa19f8e56f8de05042eef8d6b1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtPmax/PmaxDev.asl
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 04cf09684d4998c6be4782d803b86df3fe00b18b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 25 01:34:45 2021 -0700
Change-Id: Ia329f830ce23dcd3eae702604b112b79fa04cd7c
Original commit hash: 56ffc54b6387ae43eea06d60d77829001d98b867

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a2a007bedef5e6025d4f4d3c467df8c7c367ecda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS to send right Timer Mode to EC
BIOS is supposed to send 4 counters(Timer Modes) as:
0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11

Hsd-es-id: 16014089391
Original commit date: Tue Aug 24 17:09:55 2021 +0530
Change-Id: Iae2c2299347bea9d87238fe498deb92a11496b70
Original commit hash: 256b278d76ba2c6e383a3b4acedf986e9b0a4442

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: f8ed0fd2ba42fb46300325c3cad87b55411237d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:21 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/Features/Rpe: Remote Platform Erase - Added support for RPLP

 -Added rplp support for RPE feature

Hsd-es-id: 22012119780,1509784279,1509784250
Original commit date: Mon Aug 23 11:06:05 2021 +0530
Change-Id: I02614ad85d30256ef6a11caa9a68cc951ff3581b
Original commit hash: a5ddc7e6bdd4612b2e6fe2bd9492f91e2d048e78

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 75d803de16e0d0b3c6f8cb337bcd7199d6215124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.164

(cherry picked from commit 468c9ad09213e1f9b6653a0726c48d89954f4b1c)

Wed Aug 25 04:07:25 2021 +0000
Original commit date: Wed Aug 25 04:07:25 2021 +0000
Original commit hash: db9be023d9cdf6f512a02564a842175bf391cddc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b73c1afdbcebfcf4e9bca248fbc403dd3761743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:15 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Fix incorrect tag usage

Hsd-es-id: 16014513415
Original commit date: Tue Aug 24 13:27:45 2021 +0800
Change-Id: I598223a6e926f7cd979286a66f4a375cff07dd1b
Original commit hash: fa4837b17334b309126f4ad2cc1caec3184e505e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: b6bcff3f1de73823016fb891f91422a329daf81f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:12 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\LibraryPrivate\PeiThcInitLib; SW Drips falls to ZERO when Wake On Touch Feature is Enabled

- Fixed by changing GPIO setting to become owned by the HOST thus allowing GPIO driver to reconfigure it

Hsd-es-id: 16014210556
Original commit date: Tue Aug 24 12:51:16 2021 -0700
Change-Id: Iae3ba117e7d4279b7e28b045964d057f31ba1883
Original commit hash: bff5e02b3e17adc4ec848086d2d0b9d9fbb2d60f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 08612679d8105d98d43a37eb04e98a264220ece6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2352_00

Hsd-es-id: N/A
Original commit date: Tue Aug 24 08:48:17 2021 -0700
Change-Id: I2e551022ec11425f7256b03df04e0bc7799b6336
Original commit hash: 029661419318ae364df1b119e1cd8c2e053bef46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 991ed717e87dd37f085b47d0a003329320a86870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 24 01:28:40 2021 -0700
Change-Id: I6fc00f948822f48f38273abb346c6e16f2548840
Original commit hash: 3a626cd2c68634d41c52cb715cc044b4d6e820a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6b7980f06f9dcb393e4c7d78018b45fbe05bdfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:35:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove SGOM revision 0 form Intel Sample code

Removed SGOM sample code.

Hsd-es-id: 22013468258
Original commit date: Mon Jul 26 15:17:17 2021 +0800
Change-Id: Id75f1d458dcd6e7442893c37ff88f9f00100de6c
Original commit hash: c67d00228efcc1d2f102523cffae2d6e25b08d8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 218533f940a17f2742c03117a60d255cc505cb8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP][AEP] CVF - Adding USB Port 8 for CVF on AEP boards

USB port 8 is used for CVF on ADLP AEP boards  - ADLP DG128 , ADLP DG384 and ADLP Marble Beach.
USB port 8 enumeration for CVF verified on DG 128.

Hsd-es-id: 16014054629
Original commit date: Fri Jul 9 21:38:41 2021 +0530
Change-Id: Ia96b42d6754432a63fdf4bb0862183bfad4fbc9e
Original commit hash: 2289e5fc764d52b10ddcc70befc0a9a86e0f0fb3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 703c2b07513e9fead04b32afd58cda7bb9cdc871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS] System assert with debug BIOS when Primary Display is HG mode and without dGPU inserted.

It should check dGPU present or not before doing hybrid graphics initiate in DXE phase.

Hsd-es-id: 1509753751
Original commit date: Tue Aug 17 16:16:58 2021 +0800
Change-Id: I7fd551e23f33a3738f1a079622d6d5a54742c27f
Original commit hash: 012343357549e87e5bd1e6635917c4ebaf452ecf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: a396e4679f84d783c3dc69a4022d3675674396d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2351_00

Hsd-es-id: N/A
Original commit date: Mon Aug 23 08:50:00 2021 -0700
Change-Id: I4424db111801cd9e65bcdf16abc1edc44ed2fefe
Original commit hash: 85d0cd8247ae4680dcf8cb1021e26b4a3b9bb055

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 15b13006e5ea091b1a954dd9ff60e7307d759b87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] PART-3: Sync up ADL-P boardpkg to ADL-N boardpkg.

Sync AlderLakePBoards rev0-RVP's (the ADL-P LP5/DDR5/DDR4 board IDs) code in AlderLakeNBoards.

Changes taken from the below SHA IDs:
SW Drips and HW drips are not showing in sleep study because of WWAN active - c4bc3024cca74654043cea98dd3345936886bd3d

Hsd-es-id: N/A
Original commit date: Thu Aug 19 12:03:48 2021 +0530
Change-Id: Ibbf86afa021ef0f80d5ba60f4a13aa22cf34dc6d
Original commit hash: 99b5f7cd6ddba0e21b140e95e30b679931a125dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc

================================================================================ 
Commit: 001d4cf3a2eebe670850800ac85717b1c50320f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.163

(cherry picked from commit 4c03fd27a860d44c11ffc513a41eb009881c9152)

Mon Aug 23 10:29:23 2021 +0000
Original commit date: Mon Aug 23 10:29:23 2021 +0000
Original commit hash: 2e8208104c64fb76eea476bcea64733c8c64c4a1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4bad67e1c4d35526264a227ebfe31388c0929a79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:46 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][1308996970][ADL-S ADL-P ADL-M| DDR4 DDR5] tCKSRX not satisfied

[Issue Description]
1. tCKSRX not satisfied

[Resolution]
1. Change tCKCKEH value to meet DDR4 spec that requires tCKSRX = MAX(5tCK, 10ns)
2. Change tCKCKEH value to meet DDR5 spec that requires tCKSRX = max(3.5ns, 8tCK)

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 DDR4 Self Refresh

[Register Impacted]
MC

Hsd-es-id: 1308996970
Original commit date: Fri Aug 13 15:10:02 2021 +0800
Change-Id: I05a8592a17029c0ba24b0d75453fdc392de14a63
Original commit hash: 5238143920a69e079ea78ab351f718ee5e65a830

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 51adbb1b0d5c3ca99f7b38da23b58759604da50e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:44 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030a"
Reverting this K0 ucode because SIV DPMO result is very bad with this patch
This reverts commit 534a6df0a6fc808858944844094d5c8775468bcd.

Hsd-es-id: NA
Original commit date: Sun Aug 22 23:00:01 2021 -0700
Change-Id: I92e2cfcebfca5e362b15971ef2043dbe878b9e40
Original commit hash: fe080c2cca9d0d8dc9b216d9fb5539319d60aea3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8fe144819c91768a2e1b6494f8d6867a10e06a83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 23 01:39:30 2021 -0700
Change-Id: I35a951d8db9738cebdfc3c18ba11b00d55e351fd
Original commit hash: 791524068c2173d68911e8a13f0d83948994ff5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1f668e417f2987cf5005e7e6bba369e7f9f3d5c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix incorrect PcdsiliconInitVersionMinor

Revert BiosIdEmb and FSP RC ID updated by commit ID 0341430dada, 7954dbdbff6, 2faf29d78dc caused by wrong Teamcity setup

Hsd-es-id: 16014424354
Original commit date: Tue Aug 17 12:34:58 2021 +0800
Change-Id: I35f0fe6ff31c0a8d0e90e5e31ae5b949028d1478
Original commit hash: 1ecf45940b26c1236bb927f592d27c5518101356

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosIdEmb.env
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bc214ed6c71418a42a057b46a24ba7637b0ad1cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:36 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-S: [AEP][SBGA AEP] Board support added

- Added BoardID, SkuID
- GPIO changes
- PCIe HSIO mapping changes
- Display Configuration
- USB OC

Hsd-es-id: 22013519375
Original commit date: Tue Jul 13 11:53:00 2021 +0530
Change-Id: I8e650a474e36bc1b53e0d1bb6924b9d4d883be6c
Original commit hash: ef5ff44fa40c13cbe75cdc4f913a1b0d5da2e0c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 6e0d147bec7ddb82ba8f1b3d90cc3203e56b2735 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Elarge the FSP-M FV Size for GCC release build

Elarge the FSP-M FV Size for GCC release build to fix build error:
GenFv: ERROR 3000: Invalid
  the required fv image size 0xb0388 exceeds the set fv image size 0xb0000

Hsd-es-id: 1509786768
Original commit date: Sat Aug 21 13:02:50 2021 +0800
Change-Id: I2311735f26416c6696f48992fee18bf9fb2351c6
Original commit hash: 68b8073ca031878a2ac7ff0b3775f78871cc588f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: de0b6abbae266af1c56db3c2bad5c7a1cc47bd69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.162

(cherry picked from commit 698968819a9c3a13eee4d79d2433d4272c8216f4)

Sun Aug 22 17:14:53 2021 +0000
Original commit date: Sun Aug 22 17:14:53 2021 +0000
Original commit hash: 9942da0225fd90f51f89e56019d01e412390a895

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1372360d5e23b712670b8a0af615382f123e9560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014427386][ADL-P/M LPDDR5 | LPDDR4 ] Optimize Read MPR pattern for Lpddr5 and Lpddr4

Changes:
  ReadMpr pattern needs to be updated for Lpddr protocols
  Update from Design is to use new Patterns
  0x55AA55AA, 0x6EDD6EDD, 0x91229122 (With and without inversion)

[Impacted Area]:
  ADL-P/ADL-M LPDDR5 LPDDR4

Register Impacted: None

Hsd-es-id: 16014427386
Original commit date: Thu Aug 12 10:44:30 2021 +0530
Change-Id: If988c96671c9c8dbd556d0072ad6f94384a4ffb4
Original commit hash: 613d8a115fe7b9159d7ea21405246a2acdf19531

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6f6cb4cf0ce19b53efc1328e5a2f766eea278356 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.161

(cherry picked from commit 5ea37c1e947f11bc75b1bed8cfaf98616b8c55aa)

Sun Aug 22 16:06:12 2021 +0000
Original commit date: Sun Aug 22 16:06:12 2021 +0000
Original commit hash: 19583addf000ff20f1ef60d48bb087e07e2d68ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f02327ca3f521b3c094b66b21a990bd855bc2e1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014473065][ADL-M ADL-P | LP5 LP4 DDR5 DDR4] Update in ReadODT Training Configs

[Issue/Feature Description]
  Update on Read ODT settings from EV to fix PKGC8 Memory Corruption Issue.
  Disabling DQSN Receive Enable Mode as per PHY Circuit Team recommendation for LP5/LP5.
  Update RxFIFO delay for LP5 Gear4 as per PHY Logic Team recommendation.

[Resolution]
  Update on Read ODT settings.

[Impacted Area]
  ADL-P ADL-M | LP5 LP4 DDR5 DDR4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014473065
Original commit date: Sun Aug 22 20:19:33 2021 +0530
Change-Id: Ie41f6ca9d383d2773d8a4e584843449d7f65fb3d
Original commit hash: b7c6b796f599132182fad0786711a10f49531b47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 81de30ddb978e3438c8fc93dd40fed6a2f47f4fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2347_00

Hsd-es-id: N/A
Original commit date: Sun Aug 22 08:50:01 2021 -0700
Change-Id: I39113f560d1bfbad16c044391f7acedf5879bf08
Original commit hash: 9fe5fa67c7864a6b33a9d05ba39615e86033ceb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bea68541ea21474289772d248195e4a643f61ee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.160

(cherry picked from commit 0d3643a46d39f91ef9f4fb76273d2ae13a0be4c9)

Sun Aug 22 14:15:54 2021 +0000
Original commit date: Sun Aug 22 14:15:54 2021 +0000
Original commit hash: 2463e52bd19ad70a2215cd8dc176a69452e7e6ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f403ad2e8fe79fca8f44105b6851ed2857bfc5c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014422598][ADL-P/M | LP5] Need MRC to detect the T3 or T4 board configuration and train LP5 POR speeds based on board type.

[Feature Description] - MRC shall train LP5 POR speeds based on board type.
 - Update MrcBoardType enum with new board types 'btUlxUltType3' and 'btUlxUltType4' for Type3 and Type4 boards and pass
   board type info to MRC using gPlatformFspPkgTokenSpaceGuid.UserBd UPD or SA_MISC_PEI_PREMEM_CONFIG.UserBd polices.
 - MRC to limit maximum DDR speed based on board type.
     Type3: 4800 MHz
     Type4: 5200 MHz

[Impacted Area]:
ADL-P/ADL-M/ADL-N LPDDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16014422598
Original commit date: Mon Aug 16 12:50:50 2021 +0530
Change-Id: Id8b195b7880cf472b8694403691d2589f5d8a30e
Original commit hash: 949a5e8318165113c4cf178ac7f11d497f33d529

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h

================================================================================ 
Commit: 28a856474b97d18d5348b1f7fc3f0b8d8a3e1bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 22 01:24:22 2021 -0700
Change-Id: Ib749c2a54010779793f0d673ab2cea43902916f2
Original commit hash: 206b50bc82142711371a576f6787c661a55fbb54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c9b3ae7d6046a0912f513ed035fe8fdbbe600365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:34:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2346_00

Hsd-es-id: N/A
Original commit date: Sat Aug 21 08:50:12 2021 -0700
Change-Id: Icbdc7cadd91a9602347e47f9488fda761595c007
Original commit hash: adcc2e6f7758d415f49832ca3778d510fdd0cede

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0c316c3fcfc35ab405df1216b60007cc1db0dda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 21 01:28:55 2021 -0700
Change-Id: I6825d748fd7474f1cd38b33a4a64a43a4d208cce
Original commit hash: 166c7b56f99d625a046a82764baa0d7038f73c7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 49ff95f058631027024721b0d17d8370a0bd400d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2345_00

Hsd-es-id: N/A
Original commit date: Fri Aug 20 08:50:26 2021 -0700
Change-Id: I886819c782007faef2613c2cb2bf278f84eb3f13
Original commit hash: b1f2198d180945555941f4dac0b50289b011d6d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d944c50c2c8882aa8217d0df60d308bdac569b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:49 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 20 01:29:44 2021 -0700
Change-Id: I4fbe454b2799cfa9c70e7bda8ea3e04662145c5b
Original commit hash: 045c229903028952d47a8f81ca197a4999086665

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1857a343ae1c1996692f34c021bf28d50dcc1846 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix KW issue in OneClickRecovery.c

1. Assign the device path to a variable, and then check if the variable is NULL.
Passing it onto the MatchHttpBootDevicePath if it is not NULL.
2. Add a check in MatchHttpBootDevicePath.

Hsd-es-id: 1509774195
Original commit date: Fri Aug 20 13:27:37 2021 +0800
Change-Id: Ia0a3e44ac23debc847ef1076dc552200a695268a
Original commit hash: 8d5ecc3550ea03cdf3b71f877c563a1bdf2a16db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 7ee69c1a70a4338af6fa5b6cb74c3b3aabc35178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:41 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000e
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Fri Aug 20 14:38:59 2021 +0800
Change-Id: Ib3df418caa9bd8526501e79975e349c8b185f063
Original commit hash: 16ad46c9b22626d17b6996d80b426c87790ba53a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3393d0bb833ca88193d20168da009e24d6b6a824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:38 2022 +0530 
-------------------------------------------------------------------------------- 
[C1S] Fix CPU Cache information error in setup Core Information

Hsd-es-id: 1509750660
Original commit date: Thu Aug 19 12:57:30 2021 +0800
Change-Id: I5dde3db567f3a47fbc64edfc323b65724e2d1e42
Original commit hash: 8c5f9236cd97e7816e3798db12b5d6c93bd5ccf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h

================================================================================ 
Commit: 1481272420f3452bc17bcf83f05943c31922e765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030a

Hsd-es-id: NA
Original commit date: Fri Aug 20 11:03:04 2021 +0530
Change-Id: I4d5637eefc3c2b8a429b9037052e3ef49fe71886
Original commit hash: d3e5cf7616d914b047c7d72869d002e76e75794b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0f31b1ecdf7c8dfff88e90cac8fd9d71015b87a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.159

(cherry picked from commit 5ce0edae32ad67b97fa72bca435fcdd1f2dd3a0f)

Fri Aug 20 05:03:05 2021 +0000
Original commit date: Fri Aug 20 05:03:05 2021 +0000
Original commit hash: 1b5de12677bdb71d9ecdb16382c53c8e0bdfe9c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 34a5ae1fff90708c9a6926abf764001bb59016d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509781972][ADL-S ADL-P ADL-M| DDR5 DDR4 LP5 LP4] Not do DS in MrcWriteEqDsTraining and stronger the initial DS.

[Feature Description]
1. Not do drive strength training in MrcWriteEqDsTraining

[Resolution]
1. Not do drive strength training in MrcWriteEqDsTraining by removing the parameter OptWrDS in MrcWriteEqDsTraining
2. Change the initial drive strength value from 25 to 16 for DDR5, 25 to 20 for DDR4.

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 1509781972
Original commit date: Fri Aug 20 00:10:55 2021 +0800
Change-Id: I70a72a8a0dc4805dd5b8b62f273bbcfdb0f4fad9
Original commit hash: a7c0697abd0840a9d4854e14c118839ff12937c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f78e26aa9a3d14329fb411808784391294aab4d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.158

(cherry picked from commit a5c038c2ece0b7bb33811420304bfcc608982a1f)

Fri Aug 20 03:43:08 2021 +0000
Original commit date: Fri Aug 20 03:43:08 2021 +0000
Original commit hash: 5b21fcd23cdb5550ce8d7d30966091a475b2c001

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 81e4a8d7a6c7c37dd329ca949b84126c3f4faeec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509781895][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Run MrcReadTimingCentering2D after MrcRoundTripLatency.

[Feature Description]
1. Run MrcReadTimingCentering2D after MrcRoundTripLatency.

[Resolution]
Move the MrcReadTimingCentering2D after MrcRoundTripLatency in the call table.

[Impacted Area]
DDR5 RX Timing Margin

[Register Impacted]
PHY

Hsd-es-id: 1509781895
Original commit date: Thu Aug 19 10:53:31 2021 +0800
Change-Id: I237545d6886c25dfa6ab768917fa3361b98e8514
Original commit hash: fceb96934028144e4c4238147290af9fc8fb71f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 5749c6ea00afe6554b4d701c9d41af29f1f8a6ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.157

(cherry picked from commit f9ff69dca0c7f823275cff78e4f7387399f739c3)

Fri Aug 20 03:06:51 2021 +0000
Original commit date: Fri Aug 20 03:06:51 2021 +0000
Original commit hash: aa637bc5bf8fc881a949655cfa4bc8fcab2cf76c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6add20f9750884c6fa22116c2db38c74b828e68f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509733889][ADL-S ADL-P ADL-M| DDR5] Tx DQS DCC Training

[Feature Description]
1. Enable Tx DQS DCC Training.

[Resolution]
1. Add the MrcTxDqsDccTraining in the call table.
2. Add the setup option "Tx Dqs Dcc Training" to enable/disable the Tx DQS DCC training. Default is enabled.

[Impacted Area]
DDR5 TxDq Margin

Registers impacted: PHY

Hsd-es-id: 1509733889
Original commit date: Tue Aug 17 15:48:17 2021 +0800
Change-Id: Ia3750665a57faf33b135b1f947898b1b5f43e71a
Original commit hash: 877e1e20c625b32a8a6d1ebf2241046ede6d28e6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: d1a9d2b53a7a2155a2b4b97c94c14790695e9817 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:15 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.156

(cherry picked from commit eb7a746dd8d498f47a5bd748ff470b695924ae12)

Fri Aug 20 02:03:44 2021 +0000
Original commit date: Fri Aug 20 02:03:44 2021 +0000
Original commit hash: e7268605f9c1069259a359015d30c6bf1403dfa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8dd957ef0d0f3cf9f4e36f545be0217c2179909a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509778837][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Rx Timing Centering at the VREF offset 0

[Feature Description]
1. Rx Timing Centering at the VREF offset 0

[Resolution]
Measure Eye Width at VREF offset 0 during Timing Centering

[Impacted Area]
Rx Timing Margin

[Register Impacted]
PHY

Hsd-es-id: 1509778837
Original commit date: Thu Aug 19 10:34:43 2021 +0800
Change-Id: Ia952e1fc185c33b9bef002f31ec3a1419b28dfbd
Original commit hash: a78094140cdf79c73a2fe388ef3cca4552a32ca8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 5c86cdf63b8f0dc0aa6bc905045a03ae273edc7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2344_01

Hsd-es-id: N/A
Original commit date: Thu Aug 19 08:49:18 2021 -0700
Change-Id: I91d388a8782677c8b86322532f32399e77b01744
Original commit hash: 60d859f33f3783f4d1caf43ac21e9b6a9e527ce1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dbd7de88ffde0ecf59128b6e4be17f14461e1486 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 19 01:31:29 2021 -0700
Change-Id: Id276c94752cd5341f8e2833873c30d8e993d998d
Original commit hash: 5cd04366da586191dee45cb96db78ebd021436eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fbab2489ad801aeecf03840e2db14c62d91c621c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:33:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] DDR RFIM BIOS enable/disable knob for discrete WiFi

Applied DDR RFIM knob to CNVd as well.

Hsd-es-id: 22013476373
Original commit date: Tue Jul 6 09:56:47 2021 +0800
Change-Id: Iffe54507b70d94577086b65403e350aeaefaa842
Original commit hash: 9a742c641e97cd82ffeab8e9233106e3d0401672

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: d2c5d956d6674693e94b0b25a0315c5ffb53cf8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2344_00

Hsd-es-id: N/A
Original commit date: Thu Aug 19 00:40:18 2021 -0700
Change-Id: Ib921d7373d0ce582c06a9657b4323afcc3b5921b
Original commit hash: 5126174409d47968ed1c8d95c373427e99e27e0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c03111293bd484a16d99a47a7e79cc7f830c163 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][PM] Add StorageD3 disable for all storage devices

1. Using the Setup Variable StorageRtd3Support (STD3 in GNVS)
to control the storage D3 control:
For Mobile platform:
  Option value + Option string + Option meaning
  | 0          | Disable       | D3 is disabled
  | 1          | D3Hot         | D3Hot setting
  | 2          | D3Clod        | D3Cold setting (hide if RTD3 disable)
For Desktop:
  Option value + Option string + Option meaning
  | 0          | Disable       | D3 is disabled
  | 1          | Enable        | D3Hot setting (hide if RTD3 enable)
  | 2          | Enable        | D3Cold setting (hide if RTD3 disable)
Note: when RTD3 is disable, if STD3 is 2 (D3Cold), it would
force be changed to 1 (D3Hot).

2. Remove EVMD and use STD3 instead.

3. Move the STD3 option from "ACPI D3Cold Setting" page to
"ACPI Settings" page. And update the item and its help descriptions.

Hsd-es-id: 22013484847
Original commit date: Thu Aug 12 14:35:09 2021 +0800
Change-Id: I4b3c142e35bfcee19b18c72e81db9ff1d9b937c5
Original commit hash: 3f05cdf4cc962de85384843791373f25f3d248a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: bfd6181e5923e7aa08dadee0e0d21022b8d9f529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL_P]updated microcode for ADL_L0 with patch
m_80_906a3_00000409.pdb

Hsd-es-id: N/A
Original commit date: Thu Aug 19 11:30:03 2021 +0530
Change-Id: I39561de31fe9dc1555ddfe342f99acfef7c2924d
Original commit hash: 10ee6a9bbd4c0619ce301ba8b8ca328e568216e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3b62858269dd33c85f54effe60bb00742478062b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:49 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUdpate: Potential NULL pointer usage issue

Potential NULL pointer usage issue

Hsd-es-id: 1509771383
Original commit date: Thu Aug 19 11:21:08 2021 +0800
Change-Id: Ic0e0cdae3a92b306afd0403b864b265e069f7040
Original commit hash: 2f2720b5b5736ebd6a1b86395f9f1f7cb4d9ef2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: 7b9d78da002a63990f0b2389b31735e222b8f657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:47 2022 +0530 
-------------------------------------------------------------------------------- 
SMBIOS Table 130 doesn't report SoL and SRoU capability for ISM platform - updated #2

Update comment to meet functionality.

Hsd-es-id: 18017344094
Original commit date: Thu Aug 19 12:46:57 2021 +0800
Change-Id: Ie8ade71d7893de180bf83b2190626c3f394da8bd
Original commit hash: a806bed0cf986c20bf2c6e487b38faf5b9f865f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf

================================================================================ 
Commit: 670872abb3984eea905695447e51c5abec20bcdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:44 2022 +0530 
-------------------------------------------------------------------------------- 
UUID re-creation process been invoked every boot

Hsd-es-id: 1509681961
Original commit date: Tue Aug 10 13:30:35 2021 +0800
Change-Id: Ifd2c985aef959d59d05bd75ef3f0e21885b99af8
Original commit hash: 7b21f4d6be5337ece882847fa5d062bb9e968d03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: 7ae5d0959f65798f8e0d7319d40bcf6bd2c0fead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][KW] Fix KW issue in OneClickRecovery.c

1. Function return directly if Handles is NULL
2. Check if DevicePathFromHandle (Handles[Index]) return NULL.

Hsd-es-id: 1509774195
Original commit date: Thu Aug 19 09:07:15 2021 +0800
Change-Id: I6b25cc8516e3eea8e9701c48658e332e9d2b014d
Original commit hash: fb136d706f237218f9875d4c1d8600fb8a50cdd2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c

================================================================================ 
Commit: 8c2a96b89920a939717a0752f2619979e01828eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:39 2022 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/SecuritySetup: potential NULL usage

Suspicious dereference of pointer before NULL check

Hsd-es-id: 14014629029
Original commit date: Thu Aug 19 08:41:11 2021 +0800
Change-Id: I0cc590d730c743373ef8c920e4c5c4bf6800ee14
Original commit hash: fa31232b449e993b37ecb56501e2e3f79dc4d883

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: 4928d4124bc227baee555065af47645d9e06d9fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS][BGA] Set several dTBT setup option enable by default - Onboard POR configuration

Enabled DiscreteTbtSupport by default
Enabled dTBT RTD3 and DTbtRtd3ClkReq by default
Enabled DTbtController 1 (one port only) by default
Enabled DTbtController 2 (one port only) by default
Enabled PCH Hotplug by default
Set MaxTolud to 1GB for extrac memory reservation for 2 Onboard dTBT MR design
Disabled PCH PSON by default -> not a POR for SBGA anymore

Hsd-es-id: 22013693013
Original commit date: Thu Jul 29 18:21:21 2021 -0700
Change-Id: I23992c63f6886e128aca27c4aba73984405d00be
Original commit hash: 2293a8b3cf3080d8c68324252533f5599714e524

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 3bb137a0efe180a7e164c188d86dd7bb4bb3e985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2343_00

Hsd-es-id: N/A
Original commit date: Wed Aug 18 08:48:00 2021 -0700
Change-Id: Id30cb7923936db3f586cab1bf6f771876999672c
Original commit hash: c23459b1b5f96fe8a6aeeb97ef91bff0c4b25753

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 11ea3adc8ba40b808ce527380ed7ad7e69c111c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.155

(cherry picked from commit 51ceb7a3cf0135f51f533517746232dba96fc716)

Wed Aug 18 11:35:04 2021 +0000
Original commit date: Wed Aug 18 11:35:04 2021 +0000
Original commit hash: 4e2ca98a9390378fd324dec4e63bf23b83d375e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2eefcd24db77c2979dfaafedd205ca9e449c1422 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:29 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014435667][ADL-P ADL-M | LP5] Enable DQSN Receive Enable Mode

[Issue/Feature Description]
  BSOD reported by Platform validation team after disabling the DQSN Receive Enable.

[Resolution]
  Revert "[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode"
  Enabled the DQSN Receive enable mode for LP5/LP4.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014435667
Original commit date: Wed Aug 18 14:15:25 2021 +0530
Change-Id: Ib8a53957c9dccc9039916b507b57806e1a112296
Original commit hash: 3298fa0a6d935aac1ede5754e9095ca9cc3dc765

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 961fa629c2b4943b0695e28ca89e856ef1102085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL_P]Added new microcode for ADL_L0 Production patchID 0x00000409

Hsd-es-id: N/A
Original commit date: Wed Aug 18 15:27:06 2021 +0530
Change-Id: I2653a51c1d3931ddfd58d57ffabf60c8bebe3984
Original commit hash: 569d62e2e196def591b6edc28e647bd893a0d258

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fb4e04c151571175b538da03e505504fa5a39b29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:23 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] BIOS to send right Timer Mode to EC   BIOS is supposed to send 4 counters(Timer Modes) as:   0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11"

Reverting this change as Pseudo G3 is not waking from S5 through ISCT Tools
This reverts commit 0b38e06b7a202e65dde62baf919052b48ea88590.

Hsd-es-id: 16014427861
Original commit date: Wed Aug 18 00:16:55 2021 -0700
Change-Id: Ic949ee251e1fbeb1623b3a3dcb4538c652935a02
Original commit hash: 70d7f531736738fa54fbb073988d20e05e162fc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 27e245b9f1e153d9c6459740a4b1dc55bba18a03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 18 01:31:41 2021 -0700
Change-Id: Icdc4d321c6babd41041f44cdb8b5f1b8bbe5afb6
Original commit hash: 618cb4caaf0969d1eb988aa1a81f2021278b95bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe63a9a261862c1f4c04aa35d456cac41f713713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: "Hybrid Storage Detection and Configuration Mode" option not available in PCH-IO configuration in BIOS setup

Hsd-es-id: 16014427331
Original commit date: Tue Aug 17 15:35:08 2021 +0530
Change-Id: I93557c49c63c6aa18fc65a0ead040c2659214720
Original commit hash: de5c2784db6d479b28cd9d5d15c3a4db4c523060

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 06eaa1f2d0c7ed392bf07e91eae12423e0724bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:16 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-P/ADL-M Update Bluetooth Driver to REL 3.4.4

Updated UEFI BT 3.4.4 to ADL-P/M

Hsd-es-id: 16014427403
Original commit date: Tue Aug 17 14:39:37 2021 +0800
Change-Id: I28fe4f054e4fafd26aaddc6333a22cc6fff94c38
Original commit hash: 4f146a49edd2571d0f905e2094690a5a7c1f9fe9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: c95c6171e500f91c42f3cec523355a1dd8674ea2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:13 2022 +0530 
-------------------------------------------------------------------------------- 
SMBIOS Table 130 doesn't report SoL and SRoU capability for ISM platform

Reworked the SMBIOS tables update routines.

Hsd-es-id: 18017344094
Original commit date: Thu Aug 12 18:30:20 2021 +0800
Change-Id: I80e96a6d026885bdd251386d86b25d537fa920de
Original commit hash: 6f9c5641e93ac2b5699a66f2c849f2b7dec9ba6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 6eca78fa200bd731d7489ea15f5be4dfc72a2e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL(C0)+ADP-S(B1)][CAVS][BSOD] Requesting BIOS to have setup options greyed out for certain audio configuration

If HDA is enabled, SNDW port 1 should be disabled(greyed out), SNDW port 1 enabled, HDA should be disabled(greyed out)

Hsd-es-id: 22013488875
Original commit date: Wed Jul 21 14:13:24 2021 -0700
Change-Id: Idd6e7d4b606c6730b2fbb5f128b629e0192b3be8
Original commit hash: 4befde9785167b9e6fd3f247d8eeca9454cffad4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: bc245f996af2946604f869a81b19dcf6860dd672 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2342_00

Hsd-es-id: N/A
Original commit date: Tue Aug 17 08:49:46 2021 -0700
Change-Id: If83ac63ca6a2262ee0942782e78d4e01e35fd054
Original commit hash: 17751e9ba745eca3ebde198ec734856b6d90d3c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ed9af173e8c71ee0f0e05fdc4542713b9483cdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:05 2022 +0530 
-------------------------------------------------------------------------------- 
PE bit in hotplug flow needs to be programmed only if speed is gen3 and higher
fixing portID in CDR relock flow

Hsd-es-id: 16014428201
Original commit date: Fri Aug 13 07:59:28 2021 +0530
Change-Id: I14a17883faea84035cd4c2460c4e3d51ab655453
Original commit hash: 5df65aa19b1ced7dc47e56a1ae751c86c99c21bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 28e06492cc1357392f34b33d1d9f51ed9214bb64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Correct the right BIOS device name for Audio controller
Changed BIOS device name from \\_SB.PC00.HDAS.RTKC to \\_SB.PC00.HDAS
to get the PMAX Values for Audio

Hsd-es-id: 16014039538
Original commit date: Mon Aug 16 13:12:53 2021 +0530
Change-Id: I3b1e79491730d46a8dbe14ee93ea3dea7339655c
Original commit hash: ca1e4f40d2b07ee4de3b3e91dc08e367a7b653a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PmaxDevDef.h

================================================================================ 
Commit: 5bf0012f8555628627bfab7e9bf4313eb1bac686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:32:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.154

(cherry picked from commit 0d383f6e30244a7e6c6237d4a443d0109b272b95)

Tue Aug 17 12:00:57 2021 +0000
Original commit date: Tue Aug 17 12:00:57 2021 +0000
Original commit hash: 89aecaa0fc2af80467fcc6d3d56f545969728e20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8576102d4cf8acd5d8cce03b4f7bfb9b02d4e92f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:57 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][1509747873][ADL-S ADL-P ADL-M | DDR5] wrong mapping in the CR ddr_voltage_0_0_0_mchbar_pcu from BIOS

Changes:
1. Program the DDR_VOLTAGE as 2 for DDR5 1.1V

 //  010   : DDR5   1.1V

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 Voltage

Register Impacted: PCU

Hsd-es-id: 1509747873
Original commit date: Thu Aug 12 16:53:08 2021 +0800
Change-Id: Ifea47abe2b7a4b161f1a9757e9357a391bc2cfdf
Original commit hash: 51e2b534c2d2d39b926c5c0e7ca4324d408d017f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: dd397900dcb38c1376e5982154b4165b383c1b95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 17 01:30:11 2021 -0700
Change-Id: I73bd88f395a4a5bfb4c8668a7669aaa6bf8593d3
Original commit hash: 9c398d5f5125ba485726b9126d075a38d22bbc0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 63a4188dbd1d98792a9736744ae499966e11d2c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.153

(cherry picked from commit bc73c17c274ac70f1e615bea140153b3d15f8dd0)

Tue Aug 17 07:49:48 2021 +0000
Original commit date: Tue Aug 17 07:49:48 2021 +0000
Original commit hash: f7ddf2d7dc767b2bdc5cd3c4c176f2d05b247aed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d40d578fbc1fdd121927606b0d543a651033550e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Coding error in AcpiPlatform.c and SecureMemoryMapConfiguration.c

1. In AcpiPlatform.c, "MpContext->StatusFlag | PROCESSOR_ENABLED_BIT" is always true regardless of the values of its operands.
It should be "MpContext->StatusFlag & PROCESSOR_ENABLED_BIT".
2. In SecureMemoryMapConfiguration.c, GetIgdMsacOffset() returns register which length is 32 bits, so we should use PciSegmentRead32 (McD2BaseAddress + GetIgdMsacOffset())
,so that AND operation with (BIT20|BIT19|BIT18|BIT17|BIT16)in the following line can get expected result.
3. In PchSmbus.c, we should pass structure size instead pointer size to Length arg in ZeroMem()
4. In SaLateInitSmm.c, Dereferencing "SaConfigHob", which may be known as "NULL", add NULL pointer check funciton to detect

Hsd-es-id: 1509697465
Original commit date: Mon Aug 9 13:41:36 2021 +0800
Change-Id: I9009320c08062a95bb6952ec4b60e00f2de258e9
Original commit hash: 6156fc955174af827dd00f75839b84437cc469c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 61db9718405010542997e6cabe4a4d67b260a3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Set PVD Ratio will issue warm reset loop.

Hsd-es-id: 1509759481
Original commit date: Mon Aug 16 05:39:12 2021 -0700
Change-Id: I40b46fe5e0a18cd8351bded23d5a1d3be29ab2de
Original commit hash: 1e917a1a9e7f154889a2a000791f40aec698d4e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 024dd1dba5f83ac681abe87b285106c1bc618059 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:42 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: Update configuration of Touch Pad & Panels

DDR5 ERB/CRB: 1 Touch Pad on I2C0, 2 Touch Panels on I2C1 & I2C3.
DDR4 CRB: 2 Touch Panels on I2C1 & I2C3.
Enable APIC interrupt of Touch Panels in GPIO setting.
Remap ITSS interrupt number to avoid confliction.

Hsd-es-id: N/A
Original commit date: Fri Jun 25 10:29:05 2021 +0800
Change-Id: I392cb16d8ca3abe6df82e60e1a7da7e67352654f
Original commit hash: 8139d8bfa9fdb9c94163bf28191aee4c50b01c6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c

================================================================================ 
Commit: c2cec25dc7528ba68b7b16876efb2e3c61b4c653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:39 2022 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Fix the error handling of router enumeration failure

Downstream router count is decremented incorrectly when the router enumeration failure happens.
This may cause assertion for unexpected downstream count in CM termination.
Fix the codes to avoid downstream router count error.

Hsd-es-id: 14014448301
Original commit date: Fri Aug 6 13:37:48 2021 +0800
Change-Id: I44b4fb0fa908e7f71f1fcb8622af2df5f39b6153
Original commit hash: afe898cbca0cf7297cd0a227e39282863e9f7207

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c

================================================================================ 
Commit: 4ed8c433490817e8fa4cda19f642ae79d9ba563a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:36 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; System halts at 109A when touch is connected

- Fixed by returning EFI_TIMEOUT when device did not respond on TCTL_GET_HID_REPORT_DESCRIPTOR

Hsd-es-id: 1509749050
Original commit date: Fri Aug 13 14:19:47 2021 -0700
Change-Id: I1b2cbae7457548da8b13ff07889616ad0940acea
Original commit hash: d6f90fe6c4cd5198f9ee848119a409fb33d3abbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c

================================================================================ 
Commit: 42e9057a02fccec7661565a9ccfd72cf0e328975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:34 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2341_00

Hsd-es-id: N/A
Original commit date: Mon Aug 16 08:48:53 2021 -0700
Change-Id: I6a7a16574c8faf80a492644c5c21919173642ae3
Original commit hash: e802a36605cfe510af3b40d9f811627cb3751c81

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e13cd1f0f8eb3405ec6306a736c0ce13fdaacfa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PCIe BWG 2.1 implementation.

Hsd-es-id: 16014313318
Original commit date: Thu Jul 29 22:06:13 2021 +0530
Change-Id: I466f4449a40f530fc84c4509fd364f30b9bd73e3
Original commit hash: e65bc1b55d5e6bebd6604ee55cd8325bc07dee4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 8036e6c16a21b2f6662f5d0905595cb2d9d4f59a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:28 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000d
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Mon Aug 16 17:30:10 2021 +0800
Change-Id: I6e4adbc1c16f7d1de2048571adb60ebb7c148acb
Original commit hash: 1163137248a0750386f914385f10daf6d093ed4b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b0a4877c2e3fd79ba4267880ccdcec1182de2bc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 16 01:25:19 2021 -0700
Change-Id: I853a5cdfdd94fcedcadcb89fa9eadf764869c035
Original commit hash: 49ed91aed3695225c422a49e4acbc9d1e2ef2448

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8453f1950ca394257ddcfe16d064f0b1c07aa68c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S B0][PCIe][IPSV] PTM Propagation Delay (T3-T2) is larger than the PTM Window (T4-T1)

Several lines of description for the change.

Hsd-es-id: 14014898280
Original commit date: Fri Aug 13 15:50:53 2021 +0530
Change-Id: I4401f10c804dbc5d3cb5f6d29d97e764d7928086
Original commit hash: c96826bbe9b5a6f2698b100e5e999c18eee5e9e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 803f271d6486ed636d5e114cbc2ce1f9a6b34da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:18 2022 +0530 
-------------------------------------------------------------------------------- 
[CML][RKL][ADL][RCR] Need to disable PCIe root port DPC capability for the non-iTBT supported SKUs

Several lines of description for the change.

Hsd-es-id: 1509349296
Original commit date: Thu Aug 12 16:48:46 2021 +0530
Change-Id: I398fdb27ac332894c8d064c4e276c2610e3fa67f
Original commit hash: e0f16a19f8e222bc7d82654887b868e3dcef7211

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 3dbd88e7f622e39bc11016cdfd6a95380903a01c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:13 2022 +0530 
-------------------------------------------------------------------------------- 
"[ADL][CVF] Add New ACPI HWID For IVSC".

Driver supports new HWID as such merging the changes back.

  INTC1094  SPFD - SPI OED Device (ADL SoC)
  INTC1095  CVFD - ADL Device (For FW download/CSI Config/Debug Channel)
  INTC1096  VGPO - Virtual GPIO Device for ADL
  INTC1097  VIC0/VIC1 - Virtual I2C Device for ADL
  INTC1098  VSPI - Virtual SPI over USB for ADL

Hsd-es-id: 16013620233
Original commit date: Sun Aug 15 22:31:45 2021 -0700
Change-Id: I362d3a1e8d07585aa4c0cc65865373dce19ef8b1
Original commit hash: 87aba440f133915c30d3f4ae3509f532a5bb8ab1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 10030913abc6040fb0ad638254d9fd1d987a0d6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:10 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [ADL] BIOS should forbid the option of 0 to disable all bigCore

Remove the 0 option for active bigcore count

Hsd-es-id: 14014830587
Original commit date: Mon Aug 9 21:29:32 2021 +0800
Change-Id: I79f47900c0932bd1ffd2dddbbba2c65c0b140861
Original commit hash: ac1391e4159fda7baf7528f7a31374423608616c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: abc4592e7f08044b629a9be152bf9b7a0cc107a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:08 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] USB4 BIOS SW CM Code Improvement

Fixed coding error to avoid used error pointer.

Hsd-es-id: 14014448301
Original commit date: Mon Aug 16 08:59:31 2021 +0800
Change-Id: I0739810551d1147cf0f0651be77efabb12ecf767
Original commit hash: 636ec282d5fc31352621bf5c7a8e9d3be3908914

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c

================================================================================ 
Commit: 8620578d29f46ed4e33b0520b13cd90560c8782f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADLIotg Auto-Commit BIOS ID update CI Increment BIOS Major Version (2297_00_3) and reset Minor Version to 0

(cherry picked from commit 0341430dadae4dfdc199d5e79cc789324a52f55d)

Sun Aug 15 20:53:48 2021 -0700
Original commit date: Sun Aug 15 20:53:48 2021 -0700
Original commit hash: 49b7e04c3bb4baa393ff0ade1ecc08e7bbd93ff2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: b8f8300ca25cd089fe2fb961a98e81b0a85d87a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2337_00

Hsd-es-id: N/A
Original commit date: Sun Aug 15 08:47:14 2021 -0700
Change-Id: Idd74fd811526e70c1670c82d724046ff3c38a276
Original commit hash: 362119fb009383cfc8e5efdc1f1dcbe72e8858a9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0f668d9f390ae84fc2054d46aa5cba9afdeadda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:31:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.152

(cherry picked from commit 5c69215b340f76f281080f0336f8158137e14ab3)

Sun Aug 15 12:43:41 2021 +0000
Original commit date: Sun Aug 15 12:43:41 2021 +0000
Original commit hash: e0fbf694b20515523d4e612d114a73380af911ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 35c40b55d94989cf61c1c9cb33dd9d6044d2c84d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509754008][ADL-S ADL-P/M | DDR5 ] Run jedec reset after using the DDR5 DRAM continuous burst mode.

Changes:
1. Run jedec reset after using continuous burst mode.
It's to fix the issue that early write timing centering fail during the reboot cycling test, the fail rate is about 1/50 with a specific vendor DIMM.

[Impacted Area]:
ADL-S ADL-P/ADL-M DDR5

Register Impacted: None

Hsd-es-id: 1509754008
Original commit date: Thu Aug 12 14:46:55 2021 +0800
Change-Id: I3afaf03575108e0a00f5e5c499706793cf7db9b8
Original commit hash: a08b5be1994f292abd403308035211dbc1f1a5dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: e8771cef7e4aa9c62a2f6b310f30bb7140e9a65a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 15 01:24:21 2021 -0700
Change-Id: Ie6c1656175c66c674168faf4627a4cfa3a8d40eb
Original commit hash: 7863e2a7e4dec41b4c435d7d14051c07399b517c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3929ac43e0971a1c86d8b0192eb9b28d42350613 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADLIotg Auto-Commit BIOS ID update CI Increment BIOS Major Version (2296_00_2) and reset Minor Version to 0

(cherry picked from commit 7954dbdbff626ed4555e925935a9c9f9c4a2ea1e)

Sat Aug 14 20:54:57 2021 -0700
Original commit date: Sat Aug 14 20:54:57 2021 -0700
Original commit hash: c1d21ad344166d37954925167743ad289ca1c8b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosIdEmb.env

================================================================================ 
Commit: 9b3fe2d884597bb48b04173421b8748f4f796a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2336_00

Hsd-es-id: N/A
Original commit date: Sat Aug 14 08:47:38 2021 -0700
Change-Id: Iee8429ef11eaafd6f1c950b26f8c39d6f00a766e
Original commit hash: 3481f71a5511dac7315139e376b7527f7f5608c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81e35340670af9c273f049690947d57654ba5053 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 14 01:31:51 2021 -0700
Change-Id: Ib883d9bd64d01d7561ac681cd86f6eed58ed9ee9
Original commit hash: a3a5bb69263f33330cfabad15c9b19d3efe594a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 28693a73476c985cbb3c4b1715bd5a87219729c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADLIotg Auto-Commit FSP/RC Version CI Update IOTG Embedded FSP/RC Build Version

(cherry picked from commit 2faf29d78dcc222170a21a11b6a1d0ce040ccd49)

Fri Aug 13 20:40:59 2021 -0700
Original commit date: Fri Aug 13 20:40:59 2021 -0700
Original commit hash: 4a2c9b0420df8da7727f2365fc6591a55a51010c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 69a16bb7ce1475ca928d2736d4908ae0642c4f01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2335_00

Hsd-es-id: N/A
Original commit date: Fri Aug 13 08:47:46 2021 -0700
Change-Id: I9194dff890ff00526bf05b3f3c9fab507589a5c9
Original commit hash: 8bac7c40b6a292f7d01cc7f2ffa77c20cd58d2be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5b6741cbe26f27a7bab2ea8bd079d866af7ee95f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.151

(cherry picked from commit 583600ad4846ecc7a545de5292a06860a6e0909a)

Fri Aug 13 14:40:36 2021 +0000
Original commit date: Fri Aug 13 14:40:36 2021 +0000
Original commit hash: 2bb0848a05cf8c30990b99adb1cd5882afee0cc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 32133fcac6e242f37fb743e3e89bad45259f94da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:35 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16014383564][ADL-M][LP5x][PM][S&S][DPMO][COBALT][CONS]:Observed BSOD PAGE_FAULT_IN_ NONPAGED_AREA with only 5% Completed in Sx Cycling
  Memory Corruption observerd with Pi Clock gating enable
changes:
  Revert "[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5."
  This reverts commit 7857c8ca2e238486b8a61eeca53a71e4e433171f.

[Impacted Platform]
  ADL-P/M LPDDR5

Registers impacted: PHY

Hsd-es-id: 16014383564
Original commit date: Fri Aug 13 18:20:14 2021 +0530
Change-Id: I9ab58556811d873b16c7427144730febaf4c05b2
Original commit hash: 570630b9c9d3c75fa830af8d28081ba76375d3b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 17338a721c40c8af7b15a8cdf4182b7540c10fbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][Cobalt][LP5][Q0/K0] PKG C States stuck at PC3 using PCH side & PEG62 side storage connected with latest IFWI

Several lines of description for the change.

Hsd-es-id: 16014407900
Original commit date: Fri Aug 13 07:37:02 2021 +0530
Change-Id: Ia23c7cb6ae62cca48e96bb18960fb585f784077c
Original commit hash: 4c3697ab753e7f62f3b8cf3cf128c08a93897fb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: fb7d05a1a110cac3e718e4d2cbfd1d1dfa407a88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:28 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV][WIFI] Wireless WAN/LAN Antenna Isolation

Added WAIS method in WiFi device scope. The method returns WAIY package which
includes low band isolation and high band isolation.

Hsd-es-id: 1509637975
Original commit date: Wed Jul 28 15:56:52 2021 +0800
Change-Id: I86f9c545b5721049094a07db8dc263d8b1ae94f9
Original commit hash: 08058abbcb088a1eee3fff5e7f5a1e6a37467c68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 20f9aa44c7cfa063493aeb3f128867c60bc546e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.150

(cherry picked from commit 01f45516a17b5fb1e364b19ff603fb2bcf01a88b)

Fri Aug 13 10:16:28 2021 +0000
Original commit date: Fri Aug 13 10:16:28 2021 +0000
Original commit hash: f8ce893ff3e47aefa80f8deb9f76fbcede862b7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc15a49d51134e706fed8570f44beb7b281b0129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16012822035]handle registers changes

No code change is performed externally

Hsd-es-id: 16012822035
Original commit date: Tue Feb 23 13:39:47 2021 +0800
Change-Id: Idf492bf4dae66c1551dc7e964feb61e6027e49cb
Original commit hash: 97c8835c5cc1d0d60b4229e1f95313ac281da915

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9a21188e0c0ec3002cca314481d5dc77c9f65fd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:18 2022 +0530 
-------------------------------------------------------------------------------- 
USB Exposed Port System Test failed with error "Failing Exposed Connector"
	-Reverted xhci portmaping for RPLS AEP as this causing issue.

Hsd-es-id: 16014386803
Original commit date: Fri Aug 13 11:10:36 2021 +0530
Change-Id: Iae306a639708de1f3add935514914ef0760a4eb7
Original commit hash: 06dfa1991c53a9f1d400e9a8338fc3f272d496f9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSAep.asl

================================================================================ 
Commit: 695511a33584eea364dfcf7059e19d7c4bea73b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 13 01:44:30 2021 -0700
Change-Id: If160c471c0dd264369e79d006194ac8ce04f2c25
Original commit hash: e5be8b68ec764e7023376fd6f1593fa47636bd91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e0f471a2c5d0c96e444d4e118b59d8660b0004ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:13 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000c
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Thu Aug 12 23:24:41 2021 +0800
Change-Id: I6dbd2fbe3c85d9f399dcfe66a34683bb7c64ba85
Original commit hash: d8e3ebe37e8ed41c63e440087ce253bf556f1a3b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3ef93ad3e1c06f41cf1e9c899f577146dfab5ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:11 2022 +0530 
-------------------------------------------------------------------------------- 
ADL S C0 HSPHY Gen 3 Invalid & zero FOM issue & ADL S C0 Gen 4 Low Margins

Several lines of description for the change.

Hsd-es-id: 22013678888 & 22013678920
Original commit date: Wed Aug 11 16:04:09 2021 +0530
Change-Id: I265da94b406cc9e6b9b6efe30e06ea37243067de
Original commit hash: 1ff4b90f52a753be3eed61fa986629380dc24837

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 9938e73f95178a1bb04b00879630a4892d3101e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.149

(cherry picked from commit 09ea16134b6da6731908415fc05ca370560235b5)

Fri Aug 13 01:26:34 2021 +0000
Original commit date: Fri Aug 13 01:26:34 2021 +0000
Original commit hash: 4bf48e79b536874440beb6d54446378fae17e4af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09ba9d6ada5404439b2b4f63ccb5efb6eed1ecd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509747350][ADL-S | DDR5 ] Command Voltage Centering Training--change the loop count back to 10

changes:
Change the loop count from 15 back to 10.
For now, it's to fix the command voltage centering fail.
Before, it's changed to 15 in MRC 2.83.

[Impacted Area]:
ADL-S DDR5 Command Voltage Centering Training.

Register Impacted: DDR5 MR11

Hsd-es-id: 1509747350
Original commit date: Fri Aug 6 23:15:21 2021 +0800
Change-Id: Ib084131c8e7abfa01c510732a8aaf8cfab986a37
Original commit hash: 2b6def1965d6769ed22e53efcb5e6bf76c6398bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: fe2ac675df14f59e9fc9bc1b7528d68b1caeb42e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:30:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2334_01

Hsd-es-id: N/A
Original commit date: Thu Aug 12 08:48:50 2021 -0700
Change-Id: I82709231fa9989f500486e734c76ca8271d0fd3b
Original commit hash: d62addf03449f147f820633d72a352eca7a30f3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee4829a7da946c88499530798ada2a1eccd52e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS][ADL] Sync from TGL, below two

1) TCCOLD duty cycle knobs for USB detection.
2) adding IomSetTcColdPowerSavingFactor function and IomSendMailBox function independent with ITBTInitLib.

Hsd-es-id: 1509397330, 1509016529
Original commit date: Mon Jul 26 11:33:14 2021 -0700
Change-Id: Ic3703e3a1403f8df49149b9e16148b3dab6d4260
Original commit hash: 35db0b9ae7ade7522ba2dce08f51124a09acf122

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: e271a46e4cbec2453d979b1c6b767d6656383145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN] USB port mapping for ADLN rev0 Platform

Changes made
1.Remove cpu xhci tcp2 and tcp3 ports in asl file
2.Mark pch xhci tcp2 and tcp3 ports in asl file as unused.

Hsd-es-id: 16014155232
Original commit date: Tue Aug 10 21:24:41 2021 +0530
Change-Id: If657c5efb3f859a841e01fb82e784087fca5f605
Original commit hash: 37cdaff21692c5e80d4243f2758e9be4ae88a7dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc

================================================================================ 
Commit: da818193a2aa2490fbe8735b8f1bcc13268c20d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.148

(cherry picked from commit 79ccadf129fe639deb3ac5ff5607fc899003b125)

Thu Aug 12 12:46:21 2021 +0000
Original commit date: Thu Aug 12 12:46:21 2021 +0000
Original commit hash: 7d0a21b80bdfb1258965404e0e9ce1b54d4ac7b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 95130216ef74c245a5f702054573cda5f69f9a52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014371715][ADL-P/M | DDR5 LPDDR5 LPDDR4 DDR4] Rerun Lock UI Calibration after Read MPR

Changes:
  1. Add code to detect the left edge in RDMPR and rerun MrcLockUiCalibration with trained offset to FwdClkOffsetPs,
     in order to see both edges of RdT eye. MrcLockUiCalibration will ask for the initial FwdClkOffsetPs value.
  2. Added changes to MrcLockUiCalibration so that it can be called after PhyInit
  3. DQTimeCentering1D: do not reset RxDqsP/N PI to 32 before the 1D sweep, use current centering from RDMPR.
     This allows seeing both edges in RDTC1D.
  4. Added sweep range limit on the left side in RDTC, to avoid RxDqsP/N PI underflow when we sweep using RxDqsOffset
     All these code changes are now enabled for ADL-P and ADL-M, it is already enabled for ADL-S

[Impacted Platform]
ADL-P/M DDR5 | LPDDR5 | LPDDR4 | DDR4

Registers impacted: PHY

Hsd-es-id: 16014371715
Original commit date: Wed Aug 4 22:40:34 2021 +0530
Change-Id: Ib2e7a273fd7e7b67c246e014927eba2626a303a4
Original commit hash: 4ee044ba9d129793d7e97f22c1080b7db0510de4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 98aba3a09b1428e670811cbfeb204393a8fbdd08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:46 2022 +0530 
-------------------------------------------------------------------------------- 
Fix Asserts in Pre Mem Resets

Change : Add Pre Mem PCH Config Hob to check Pre Mem Resets

Hsd-es-id: 16014343812
Original commit date: Thu Aug 12 16:42:41 2021 +0530
Change-Id: I9795164cb33e29f384ab72c932e4d6b655d9948b
Original commit hash: 152a9cff1c908de9d69a785b21a38352dc072314

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf

================================================================================ 
Commit: 51b98e47dd9dbcb81cbeddbfeb90596b69cbd5cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][HSTI] Optimize HSTI Driver NVRAM consumption

Minimize HSTI code reporting to just the status code
Prevent reporting duplicate codes

Hsd-es-id: 16013385392
Original commit date: Thu May 27 16:09:59 2021 +0200
Change-Id: I1b29110018e3c6281560cf01159d30083ff6fecf
Original commit hash: 8d1931b335c7fceeeba57b6dd7613a857267f29a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 042efb8b6db09fa63422cd751f29ffb94a9af716 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:41 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 12 01:34:48 2021 -0700
Change-Id: If9b9bea1aa18d1736a5d5c156b0f002b07f8f95e
Original commit hash: 4b4a5c7f8714223a89d6d7d830156664e33ef1e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 05e544803bc873e5cf64072eb5c5c36a8bb93cfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:38 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2334_00

Hsd-es-id: N/A
Original commit date: Thu Aug 12 00:40:44 2021 -0700
Change-Id: I9509a4fbb21d5bd6a317bf1e6c198135298cf772
Original commit hash: ca702ddfce2d20fda91084d75a2a06ee58d989dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 266d6c719fa01b7d044b5c129e9d7226ee260069 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.147

(cherry picked from commit 40438b40af00a5c443bd1253c98225e325ded1df)

Thu Aug 12 07:34:16 2021 +0000
Original commit date: Thu Aug 12 07:34:16 2021 +0000
Original commit hash: 6d6c1976d25c6e077bd233639e475931c60821d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cec2b00eda73a4ee76b79072b021142a028cbc42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:33 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Mrc: cause build error -Werror=unused-but-set-variable

Fix -Werror=unused-but-set-variable build error.

Hsd-es-id: N/A
Original commit date: Thu Aug 12 14:36:14 2021 +0800
Change-Id: Ib1ce42233bfc70f07cd7d3d396565326211ac860
Original commit hash: 48b21aa8e0296aa7bb3a4e5808856f2b5adcfd7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d622cdf0d78de13ab8f47dc7aa990040fc8d1034 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:30 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] GGC register lock fix for BDF:020.

Hsd-es-id: 16014383096
Original commit date: Wed Aug 11 18:09:19 2021 +0530
Change-Id: Icedaaf2abf4000ab137005aacfc0dc1d7bfaf542
Original commit hash: 6194196f54d7d93156f459eaa2b1719922b6bebb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 116cff2e25ade3872c6a71178f3b1fb19075589f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix Retimer TBT SDK integration bugs

Hsd-es-id: NA
Original commit date: Wed Aug 4 16:13:41 2021 +0800
Change-Id: I2d99a28de9e9df486ed9de4d92fa3f906be7974c
Original commit hash: 477053acd783a8bf9648db2d2544e14987875c75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 3ce7a68f6340c951b62add6876230c58279e0e45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:25 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Build: incorrect Simics folder name under RomImages

Unify Simics folder
From
  RomImages\Simics\
To
  RomImages\AlderLakeSimics\

Hsd-es-id: 1509743377
Original commit date: Thu Aug 12 11:57:12 2021 +0800
Change-Id: Ib1ee15e853434a5d41c98edc6732b2f08d3cbbc1
Original commit hash: e6a803018d6dfbe08e951086d3f08b59531aae62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/bld.bat
AlderLakeBoardPkg/cln.bat
AlderLakeBoardPkg/prebuild.bat
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: a15de91bf534595cd68a6fa22a3a1dd9cac00f4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:23 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Revert Limit MKTME's KEYIDs to 4 keys

Revert limit MKTME's KEYIDs to 4 keys

Hsd-es-id: 22013466031
Original commit date: Tue Jun 29 17:09:01 2021 -0700
Change-Id: Ida89e1dba33973d107689fd5f16d6779dde88d95
Original commit hash: d7b8c821ed9e2e09a397197677f00e43a3eaa462

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: ffa4234e8b7419c84689b270139da9688a96c820 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.146

(cherry picked from commit 6dbc6463db66b94b6e7d45be20b6f08993dc4b66)

Wed Aug 11 17:44:44 2021 +0000
Original commit date: Wed Aug 11 17:44:44 2021 +0000
Original commit hash: 7b1671e70f54c1d411552bf3d48ebfb8e89e1e40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a96625888d875f3bdc0d0da87b63aafd23441248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509738733][ADL-P ADL-M | LP5] Update DQSN Receive Enable Mode

[Issue/Feature Description]
   Disable the DQSN Receive Enable mode as per design team suggestion, to improve Rx Margin.
   Update ParkPreamble to 256

 [Resolution]
   cpu.ddrphy_env.data.sb.ddrdata_cr_sdlctl0.rxsdl_cmn_enabledqsnrcven = 0
   cpu.ddrphy_env.data.sb.ddrdata_cr_dqstxrxctl.dqsrx_cmn_rxendqsnrcven = 0

 [Impacted Area]
   ADL-P ADL-M | LP4

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 1509738733
Original commit date: Wed Aug 11 13:00:24 2021 +0530
Change-Id: I3b41d74c511ce4faf01a6a353142a8429c15fe78
Original commit hash: 68f689a3513773615f006081773cddf962394f38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 857c19bfc844f6072626f915b9662898857edea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2333_00

Hsd-es-id: N/A
Original commit date: Wed Aug 11 08:49:37 2021 -0700
Change-Id: I9af5e92cd4935cccb764245443163190b326e14b
Original commit hash: 0802da8ced07b24dda8b34fda6c9fb3194507a92

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 483daf50925eb1775cf96c4f03a26455cd2d07a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:12 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Add KVM provision check to IsSupported function.

WiFiProfileSync shall check whether KVM is enabled in the IsSupported function.
If KVM disabled, then don't load WifiProfileSyncdriver.

Hsd-es-id: 1308795432
Original commit date: Thu Jul 29 11:40:58 2021 -0700
Change-Id: I7ce435ebf127ef01fbf189b638284a85f7ff3110
Original commit hash: 2dc33549179ff687b799f72a24daa0d92fd23144

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.inf

================================================================================ 
Commit: e93201714698bef62741df47a1d7f23252caf00e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.145

(cherry picked from commit 17bcefd3f721130bd706f2eb489a75f24248cd91)

Wed Aug 11 11:37:40 2021 +0000
Original commit date: Wed Aug 11 11:37:40 2021 +0000
Original commit hash: 0ac0f8b6b2864e887b99377262cade5ec73fcf54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 563a596770969d58d3c2a6025f00e4092056400d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014371566][ADL-P ADL-M | LP4]  Set Lpddr4 Vddq to 0.9v

[Issue/Feature Description]
 Set Lpddr4 Vddq to 0.9v

[Resolution]
  Recommended by EV

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  Phy

Hsd-es-id: 16014371566
Original commit date: Tue Aug 10 13:50:52 2021 +0530
Change-Id: I207bc93f6289f51fda63cabbfc41af709a87fbc5
Original commit hash: 2424153585f9eb5d04a964176ac870da184d975b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8a7705aa12a883fc543acd2e34309fbe1071d086 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Hybrid storage is not POR for ADL-N

Removing the hybrid storage support for ADL-N as it is not POR.

Hsd-es-id: 16014233516
Original commit date: Mon Aug 9 14:36:57 2021 +0530
Change-Id: I1982fb556da942cd318642c2728aee97b0c1629e
Original commit hash: a0708626bf5752743da169f6cc562a313c82b1fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ea005c0bc95ed5699dbaf44919d32bdfb114fdc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:29:01 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pcie: Updating the Hybrid storage Clock usage

Clock usage for Hybrid storage not set correctly.

Hsd-es-id: 16014283615
Original commit date: Mon Aug 9 16:11:52 2021 +0530
Change-Id: I967de97e47e950891ca852f3e09e50ddcfe45b2b
Original commit hash: 41de4f121a591851f8eeb9d3437e866b58857461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: f80e69f618c2d5d219da37682431aa9f58d97834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL_P]Added new microcode for ADL_K0 Production patchID 0x00000309

Hsd-es-id: 1308987001
Original commit date: Wed Aug 11 11:55:33 2021 +0530
Change-Id: Ide7b0acc1ef8ae3f44608094ff29cd0bc0959219
Original commit hash: 98dab242da3d1a9e5cd605316bb76fb892067d55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b5814a35445d0ed937670734b7c7fd55871599ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 11 01:44:48 2021 -0700
Change-Id: Ia05c9eba6493be9cbdfc4f70806573c92404f7ad
Original commit hash: 6adb3f7cd19ca99ae656df9ae559779c7e9a14cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e21d8d9f09cbd3983a784d74a7c13f7a8b469365 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Hiding SDcardD3colddisable setup in Bios setup page via patch table

As in ADLN we have wake support for Root port where Sd card would be connected(according to schematics) We dont need this setup option in the bios setuppage.
Changes
1.Initializing SDCardD3ColdSupport value with 0x0.Platform/sku which needs the SDCardD3coldDisable feature can override the value with 1 in patch table.

Hsd-es-id: N/A
Original commit date: Wed Aug 4 08:51:07 2021 +0530
Change-Id: I8b988e92212b591dfd5ab74c1ae465f6e1952169
Original commit hash: 626fa4731fc61503428650ec10f81e1db768ff34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 751ec00582e14c1daf8dbed175d49cc8b34144ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:50 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru: Single Enable/Disable control for all Resets. ASSERT Fix

Change : Initialize PchConfigHob before device initialization.

Hsd-es-id: 16014343812
Original commit date: Tue Aug 10 16:29:05 2021 +0530
Change-Id: I5bc9335676f7f7e7d1e114ff33ab49f40a3a85dd
Original commit hash: 7ffb44b14ef67d4a0763cbc2e16581b77adfdf1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 102efcbc86976d45ce4138b82787f94113cda88e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2332_00

Hsd-es-id: N/A
Original commit date: Tue Aug 10 08:47:19 2021 -0700
Change-Id: Ia656dce74129da259dcb16b57d17675f2973e77f
Original commit hash: b40673f51f2286471d52f631d91af1e9a785e956

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b17d85c83d60627c0c2295f1ca00717d9ae12011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][z690] - BIOS setup fails to program CPU BCLK Override (Ver 2321)

Added back the correct default value of BclkSource policy which was removed from setup.

Hsd-es-id: 22013633562
Original commit date: Wed Aug 4 16:33:06 2021 -0700
Change-Id: I14b8c95488acd7b42cbeb28a9bb4e8f12bb26d77
Original commit hash: dd1cee630358828b245169b2e53fc5a4b0313e3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: aadaad204aef166a999fab316a70294a78a937c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:43 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000b
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Tue Aug 10 21:12:05 2021 +0800
Change-Id: I2ac824253e176ef5d4400cfe05a0b670db9fae6e
Original commit hash: 1867222a9e89b68bc382dd3920ca398aac5793eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6dea85b7548a1cabede0abc33da8ec37c25a47a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:40 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Support increase IPC1 command timeout for dGPU.

Prevent race condition when user connects Type_c monitor and hotplug it on PEG dGfx enabled platforms,
Increase IPC1 command timeout from 10 ms to 3 secs.

Hsd-es-id: 14013458665
Original commit date: Fri Jul 30 00:13:24 2021 +0530
Change-Id: I9e286337271f79bfa800022633fa9a3af0a360bf
Original commit hash: 29f7ae78b27b1380058cc5d2c2fda451081e0109

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/IsClkAdl.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 83f7ff6f99b4b8934b132fba0fb35fc562e9a517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 10 01:48:36 2021 -0700
Change-Id: I814a495c016cbaaf5bb4f131edb94bce0072e3cf
Original commit hash: abd574f43235a0823477b31924ba2e3b66b5f6c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 633f52281a81aa5b301efb48da7e11e8229e223e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] USB4 BIOS SW CM Code Improvement

1. Enhance usb4 query function.
2. Integrate parameters into "USB4_PLATFORM_INFO" for use, and update to nvs.
3. Remove unnecessary code.

Hsd-es-id: 14014448301
Original commit date: Wed Jul 28 14:20:14 2021 +0800
Change-Id: I460f3a3da11899523e25fbf2a9c2147bb13bae7f
Original commit hash: dc2315fc3b49e14ad828b0738b92f80ffa511a1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf

================================================================================ 
Commit: d04bb9e79aaf505c8233d5e2e3a2462f7f44ee26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:30 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Setup: [TPM]: TPM variables are not initialized

Having un-initialized variables could lead to un-intentional behaviors

Hsd-es-id: 14014629029
Original commit date: Tue Jul 27 11:47:00 2021 +0800
Change-Id: Id0588434b570dbea485cba30164e57c13ce4f183
Original commit hash: 840f5c16e41a4cd62fce5b7abc8e80578c13e603

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SecuritySetup.c

================================================================================ 
Commit: bac39b5c97cf3fdad65c8200df83e85f8eabff4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] PEG010 and PCH PCIE root ports SSVID cannot be overridden successfully via BIOS polices

Default value of D* controller PCIe ports gives wrong subsystem vendor Capability pointer. So SSVID should get program after BIOS override the correct capability

Hsd-es-id: 1509669538
Original commit date: Fri Aug 6 18:54:08 2021 +0530
Change-Id: I24eaa914203379bab92f5d1e3ca34754eaff0c45
Original commit hash: c5b7288415c92d5c93e9e06d6427abfd11b05b96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: c6df4b52c73d423530e329583129cf2083c82a33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:22 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/Features/Rpe: Remote Platform Erase - CSME Unconfigure with ConfigurationDataReset boot option
 -Removed the code to check Remote Platform Erase (RPE) boot parameters to trigger CSME Unconfigure
 -Triggering CSME Unconfigure when _ConfigurationDataReset_ boot option bit is set by AMT

Hsd-es-id: 16013366359
Original commit date: Mon May 24 14:12:55 2021 +0530
Change-Id: I5d4a77fa3a9eb86c76306fd4878510cde401a58e
Original commit hash: 6741298fbefb1ba0881eef55024cc25625905151

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 93469e31bd4c6bb0aff49c3bbd91ff593ae8b628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][IAFW][Crash Log] BERT gets collected for invalid Punit CL record

Added check to filter invalid PUNIT record

Hsd-es-id: 14014856880
Original commit date: Mon Aug 9 16:55:22 2021 +0800
Change-Id: Ic2a481fcfd5d4e04de8bd89a7c9fad5ab56de528
Original commit hash: 8576d01a82d1c523839b0eb8e1d12cd4af157026

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 278b94f031d6e73a2edfa04be7d263ec7fd78153 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] [ADL-M] Add Aux Ori Override support for Lp4x and Lp5 Board.

Hsd-es-id: 16014218701
Original commit date: Wed Aug 4 00:33:13 2021 +0530
Change-Id: I58bed59c4977ef288b57eca02dbec930afd52410
Original commit hash: fdb6b3349c1dee355817eaf6867ca293ebae3bab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc

================================================================================ 
Commit: 86931949f99302bcc94b9fb18bf619123c2481fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:14 2022 +0530 
-------------------------------------------------------------------------------- 
ClienOneSiliconPkg/IpBlock : Control all resets through DisbaleResets setup option.

Motivation : Single control for disabling all Resets which is required during PO Safe
             Settings Configuration.

Change     : Before scheduling reset check if resets are disabled if yes then skip resets

Hsd-es-id: 16014343812
Original commit date: Mon Aug 9 15:02:00 2021 +0530
Change-Id: Icb8e91fe4d460d62b3a73175c5fe47b3bfeb5894
Original commit hash: f4629dcf6e6f87b6e93c846c597019e268e2fbc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf

================================================================================ 
Commit: e81f64168085366651290af44df1ce1685ca9641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2331_00

Hsd-es-id: N/A
Original commit date: Mon Aug 9 08:48:18 2021 -0700
Change-Id: I0265c8a785d83e5f98f74d7547fa4303b24688e4
Original commit hash: eec9c81e92f2849291fec38fc83b53f02286b42b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4f44223d3f04a9034801d62ae4776f99f5e0a5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:07 2022 +0530 
-------------------------------------------------------------------------------- 
[Adl-N] Adding gpio mapping for Adl-N Lp5 Erb.

Hsd-es-id: 16014100661
Original commit date: Thu Aug 5 16:12:31 2021 +0530
Change-Id: I756567775baf1ead69cd714b2b26004beaa34743
Original commit hash: f986b67fe3632acfe3d631ae4b671a2b4e9764ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Erb.dsc
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc

================================================================================ 
Commit: fcc5e805acfc3116e9f8cbccc2c117cd706d0bfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:28:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 9 01:53:55 2021 -0700
Change-Id: Ibe2f733c7e73047f553838d542685babf041811f
Original commit hash: d97dd2592b5d666036fe608c379c0b5667676e47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 19f32a6ac4c8b997130ffd216a48bf0734d6fdd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.144

(cherry picked from commit 1259a398b9e1e126303bff93f84dbd32a06cba00)

Mon Aug 9 08:15:09 2021 +0000
Original commit date: Mon Aug 9 08:15:09 2021 +0000
Original commit hash: 0f5cc79cf77c91709ca98a33ba1492d17522051a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97470b8097fc741a94af3f74772a355c46fd58c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014325849][ADL-P ADL-M | LP4] PHY COMP Enable Weaklock Override during Timeout

[Issue/Feature Description]
  Failure in ADL-P K0 PROD Parts.
  Analyzed to Timeout in LdoFFCodeLockCalibration in very low frequencies in certain samples.

[Resolution]
  Recommended by design to weaklock override when the LdoFFCodeLockCalibration timeouts

[Impacted Area]
  ADL-P ADL-M | LP4

[Registers impacted]
  Phy

Hsd-es-id: 16014325849
Original commit date: Fri Aug 6 17:09:41 2021 +0530
Change-Id: I390413f0f1ed5345ff180ac2208ed149d6adf4f1
Original commit hash: ee1811d14c62dfdc074718e4ee49f7ff2e0e2979

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0f4906213bfb262854974d8d33cd1de35fa6c9db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP][ADLM][USB4] vPRO Enable/Disable notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 1509047286
Original commit date: Thu Jul 1 20:16:08 2021 +0800
Change-Id: I047b0055c09b5ef89794ab180a3251bf8757e50a
Original commit hash: ac9565319d190f13fa18e229ece282ede6aca93e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakePlatSamplePkg/Include/Library/EcMiscLib.h
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c

================================================================================ 
Commit: dad9b7753fd7b3899bfd47543893ac0b63f6c3be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:50 2022 +0530 
-------------------------------------------------------------------------------- 
Features/MEBx: [AMT] [MEBx] Remote Configuration and Activate Remote Configuration fields are not hidden on Lan-less image

Solution: Suppress some items if it is Lan-Less Platform.

Hsd-es-id: 1308933499
Original commit date: Tue Aug 3 19:42:48 2021 +0800
Change-Id: Ia2a12c808ede6914111ff9f8edc783c301a8582d
Original commit hash: 7d7a9a35c01fca920d168973c67c21040d225ba4

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetupVfr.vfr

================================================================================ 
Commit: 12761856df51fd3bb7534b8bcefb25f975f6a2f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.143

(cherry picked from commit af99ef3929cbf665cd2d9555386eced31c849ee3)

Sun Aug 8 15:48:34 2021 +0000
Original commit date: Sun Aug 8 15:48:34 2021 +0000
Original commit hash: d6372646a4c9552c70f910cc469c051ecd2287a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c82a910a62c2cbb35f0d3a2cfaa7fa0389ddff7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2327_00

Hsd-es-id: N/A
Original commit date: Sun Aug 8 08:47:16 2021 -0700
Change-Id: Ib09d2e20faec9747e2d37dd176389e909ec2ce71
Original commit hash: ac5bb4629efa2adb0a04689a3b49d3695ce5eb61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 31059ff9abe19424a565bca9edaec9b708530981 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014071105][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] DCC software FSM implementation

[Feature Description] - DCC code calibration algorithm implementation
  - MRC measures duty cycles for all DCD Groups and Lanes
  - Run Software DCC calibration algorithm for all failing DCD Groups/Lanes.
  - Repeat the calibration steps until DCC codes are converged within SpecLimit duty cycle values.

[Impacted Area]
  ADL-P/ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 16014071105
Original commit date: Sat Jun 26 11:20:12 2021 +0530
Change-Id: I52d5420cef6a403b614307780fa9d63accbae8c5
Original commit hash: 0cb6b0448c93b7f2b94ef625915179e7aafbec1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 89ed4c1afe31301ff657377efe2144f2434773e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 8 01:23:08 2021 -0700
Change-Id: Ie391c959ad001944d7abe1959d5370fb158a328c
Original commit hash: 71ce2c625deb1c6e386baab41afa6fb57b84a0d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e2801741682e7229512a1dbc5c1f9a2082865a67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2326_00

Hsd-es-id: N/A
Original commit date: Sat Aug 7 08:49:48 2021 -0700
Change-Id: I195f3dabbac928f008b1b2638ecd208e0cf4d39a
Original commit hash: 0cdfaf0f0f0183ecd0ee0bc9aa12eafbaf19a5d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 53fbe176d72a8701a0baa51f50a565329ebf6d9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Aug 7 01:24:19 2021 -0700
Change-Id: I76b0d9ac0b439d124422ab69466718cad7ca2356
Original commit hash: bc2b29c009641887f43da9d18d87148775a7f6b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2538cbc434a25ab2ab4730b9bd8daa0afe702c7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.142

(cherry picked from commit 92da44fa7ba4f539011aeb41721b1028de79426f)

Sat Aug 7 02:38:11 2021 +0000
Original commit date: Sat Aug 7 02:38:11 2021 +0000
Original commit hash: 74a210b4f7faa8e0df0a03d857d3f77e6c2a260d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c3383fa67fdc3f5e631b247fc24816202f40976 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509700847] Register Save Restore update

Changes:
1. Save and restore the register value for MC0_MC_RCH_STALL_PHASE_REG during S3, fast boot flow.

[Impacted Area]:
S3, Warm Reset, fast boot.

Register Impacted:MC

Hsd-es-id: 1509700847
Original commit date: Fri Aug 6 14:21:55 2021 +0800
Change-Id: Ibad9dbb4659c751e90bcb031f25ef5a5c1fdd20d
Original commit hash: 1ea024a41b63ee5ebca5c3a74a1fbb1f44497082

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 7bebc9ac2b01db12bbf1db64e5c6ff1686c22a66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:21 2022 +0530 
-------------------------------------------------------------------------------- 
For HSTI MMIO checks, adding condition check to detect if the port is mapped under VMD.

When specific PCIe (PCH/CPU) root port or the SATA controller is mapped under VMD, it config space will be read as all F.
And when the root port on func0 is mapped under VMD, dummy device will appear.
In both the above scinarios, HSTI check should be skipped.

Hsd-es-id: 22013529657, 16013911763
Original commit date: Fri Jul 30 15:51:36 2021 -0700
Change-Id: I565ba6b1344f6a92ce8dc70f2e462698c31cde06
Original commit hash: 006123b0bd50886b74a33471c944bafb855cdca1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 708f1703075ba4cd6d4a872374ae06a5fc32a1bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2325_00

Hsd-es-id: N/A
Original commit date: Fri Aug 6 08:48:14 2021 -0700
Change-Id: Idaaea575658a08cc664a88c5e8f06a745696b302
Original commit hash: b8cc002b7286377b09ef6c2da305d81cda082b42

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f75accb43419ab056db6849ae80a87683fd8289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:16 2022 +0530 
-------------------------------------------------------------------------------- 
Features/LPE: Platform Erase initiation from UEFI UX

 -Provision to perform SSD Erase, TPM Clear, NVM Clear and Reload BIOS default config from BIOS setup menu

Hsd-es-id: 16013793151
Original commit date: Mon Jul 26 21:12:46 2021 +0530
Change-Id: I7257d27c2b68382c78c7395ebf7e5ec118709409
Original commit hash: 6ecae3a9c6183d020210c93a3e59ad81d1076739

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: da29af487d19134b437c5bd237ad0eb9c59eb7a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.141

(cherry picked from commit 18946c63e00ebbb2d6dc610c99d0f57d1e8cd99f)

Fri Aug 6 14:13:44 2021 +0000
Original commit date: Fri Aug 6 14:13:44 2021 +0000
Original commit hash: 6f8305183e28560f590a7a4177d8a9dc97799bf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2123356ecd8ee3f10c9011cbe6b4ec952fde54a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014299823][ADL-M ADL-P | LP5] Print DIMM ODT Summary table for LP5

[Feature Description]
-> Added Print for DIMM ODT Summary for LPDDR-5
-> Added Print for LPDDR Vendor Details and DRAM Device Width

[Impacted Area]
LPDDR-5 MRC SPD

Registers Impacted: None

Hsd-es-id: 16014299823
Original commit date: Tue Aug 3 16:00:17 2021 +0530
Change-Id: I7dd30fbb0b6a6fa97e14fe5effb852da53dbe86d
Original commit hash: bc27b67162cfc0a9b12ec0918e5e955efdf044fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f81a7b8c0097c33b3a85cb494f513d891cb87d09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:06 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.140

(cherry picked from commit f08ae0a9c966ec96cdf385394d16e443dc3fd8bf)

Fri Aug 6 12:24:25 2021 +0000
Original commit date: Fri Aug 6 12:24:25 2021 +0000
Original commit hash: 71209d6b23b4189636ffb379452bdb81b2964fd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7b77d39f9f0ee89af17fc174f62333b494141c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P | LP5] Phy rxdqscomp settings update.

[Issue/Feature Description]
(1) Memory Phy Init (initial register blasting)
(2) Program Phy register initial value before training

[Resolution]
The following PHY register values need to be programmed
rxdqscomp_cmn_accoupfwdclkslope = 2
rxdqscomp_cmn_accoupselswing = 3
rxdqscomp_cmn_accoupvrefsel = 6
rxdqscomp_cmn_rxdqscompclkdistcben= 0
rxdqscomp_cmn_rxpbddlycoden= 16
rxdqscomp_cmn_rxpbddlycodep= 16

[Impacted Area]
LP5

Registers impacted: Phy

Hsd-es-id: 16014313717
Original commit date: Fri Aug 6 10:01:09 2021 +0530
Change-Id: I50a262a897b8d50741751e1e04d7ee826ab9c63e
Original commit hash: a2af2e30b5949bb8418a38f64fe82fc52440a1aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8314bd2a5f2db8e176c9869367bf55969ec94e19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:27:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP][ADLM][USB4] PCIe disabled notification from BIOS to PD

Notify EC to PD firmware for enabling or disabling PCIE.

Hsd-es-id: 16013023516
Original commit date: Thu Jul 1 17:13:29 2021 +0800
Change-Id: I4ef618e0e3f273653ce28d3ecf85a8a5da580a3f
Original commit hash: 72734484e044526619b25b09dd8ca298146e153f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Include/Library/EcMiscLib.h
AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c

================================================================================ 
Commit: eb09058d23bbca7f5fca219c600f3960844a313b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:58 2022 +0530 
-------------------------------------------------------------------------------- 
[vPro][PSR] Add Support HECI interfaces required

Added HECI commands to :
  1. Retrieve PSR from CSME and
  2. Inform CSME of Chassis Intrusion.

Hsd-es-id: 16012919673
Original commit date: Thu Jul 29 14:46:27 2021 +0530
Change-Id: I5fba46367caa5c3ee8bb3bd0d8d0612f6392d5f8
Original commit hash: 5b0ee2a796c13ae1a525839237f85e9611072f45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/PsrMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 9b6afecad404311ba0263a5c3639a666042e83a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][LP5][DDR5]BIOS setting for BT offload is not completely enabled in BIOS by default(Partially enabled)

Update default value of Bt settings for ADL-P.

Hsd-es-id: 16014284495
Original commit date: Thu Aug 5 12:22:46 2021 +0200
Change-Id: Id36c3037efa20a623c1d6dc6ab83b7ac8c902156
Original commit hash: 4d91a9a364fec9420b913f017330f051eaf00dcc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 2789b9870ccc6e248a252d3bb64ceab2578a4c6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:51 2022 +0530 
-------------------------------------------------------------------------------- 
Remove support for activating network access from USB provisioning flow

Removed support for "Manual Setup and Configuration" USB data record.
Displayed error in case an USB data record with this setting is detected.

Hsd-es-id: 18017360219
Original commit date: Fri Aug 6 10:49:17 2021 +0200
Change-Id: I8e1c8fd4d1c429b2e29de9c8662c21e14515358d
Original commit hash: 8bf5a758c3764920a93b95cdf796b1648adbc5a1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c

================================================================================ 
Commit: 0b55714a976a567d45545aa2078986e4ccdd4600 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Aug 6 01:54:17 2021 -0700
Change-Id: I1e51d3ac94da48501b807bcbf103041b1ff1f89b
Original commit hash: 7e64ab50472ac05ab30b44387939094682d2045b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4f85faf49299406e1bde4da05b2039ca18149664 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] OS gets invalid date/time sometimes during reboot cycle in DC mode from TimeAndAlarmDevice.asl

Check RTC data and Time update in progress and waits till it is over, and then retrieve the time from

Hsd-es-id: 22013478965
Original commit date: Fri Jul 23 13:20:23 2021 +0800
Change-Id: Ia5780b2cbfe71295b74e4b4f6b12d1a4f63e38ff
Original commit hash: 1be841fd245eae40c5f45c8244fd70bd08b6bdaf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: 9b2b83b55b0bafddd0ee892e87328f2e0f9b3fa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:43 2022 +0530 
-------------------------------------------------------------------------------- 
RPLS AEP Board Porting

	- Basic Board porting (Clk, USB overcurrent, GPIO)
	- DDR changes, Audio
 	- RTD3 Flow

Hsd-es-id: 16014207342
Original commit date: Tue Jul 27 07:40:38 2021 +0530
Change-Id: I235703b681ea21d27f24df09f82ee5b27aad3e23
Original commit hash: 099324cd934bae110bdd2ae36ce83881ca9d3631

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSAepTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplSAep.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: dfce7026dc78ddb6ff494403945f06a9b4b9890f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.139

(cherry picked from commit a31b69cdeb908c15c664987e5aacb3baf8ac85b5)

Fri Aug 6 05:22:53 2021 +0000
Original commit date: Fri Aug 6 05:22:53 2021 +0000
Original commit hash: db7db84f3053f9b820aa446b30adc1e341f28b24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f5e997d60302ec48b05655e14ce201fc6b48808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014300518] [ADL-M ADL-P | LP5 DDR5] Disable Read Amplifier Power for Rx Unmatched Mode

[Changes]
Disable Read Amplifier Power Training for Unmatched Mode in Mobile Platforms as per design recommendation.

[Impacted Area]
ADL-P/ADL-M LP5 and DDR5

[Registers impacted]
Phy

Hsd-es-id: 16014300518
Original commit date: Wed Aug 4 23:37:46 2021 +0530
Change-Id: I7a0cfe26b389f37bb52d2a317acb445e0d943b48
Original commit hash: 3860a7471007cd60616b0f655685c25826bb5569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 638ccb8ae151203b35ae478439a1572bce25efa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Correct wrong argument used for updating system slot info

There is a coding error in function UpdateSystemSlotInfo in SmbiosPlatformInfo.c, the variable DefSystemSlotInfo used as argument need to correct to DefSystemSlotStrings.

Hsd-es-id: 1509652094
Original commit date: Fri Jul 30 12:24:35 2021 +0800
Change-Id: I41a314efba070a1afb7673a4d2a0b32c16672a83
Original commit hash: fb25e26c9b936b71ee1351617fcea25b6fd029ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c

================================================================================ 
Commit: cb0086a31b001cf1ed2b3d07cdf69e5d21d5ba4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2324_00

Hsd-es-id: N/A
Original commit date: Thu Aug 5 08:49:08 2021 -0700
Change-Id: Ib2d4e97884b10be4f10815459975f281d2ae6ac9
Original commit hash: a0c91262d1dc133bf49d96af01263f1f5224ba70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 13589284ff02b8a70cb25884155e3fd430a82170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:26 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:xHCI HCRST isolation flow changes

This change includes modification of qualifiers that configure whether
BIOS shall disable HCRST flow isolation in xHCI. It now includes both
DBC enable status for USB2 and USB3 along with general Debug Enable
status.

Hsd-es-id: 18017426658
Original commit date: Tue Aug 3 13:46:48 2021 +0200
Change-Id: I1c7f11d14b016118c66723f18da4001941c255c2
Original commit hash: 9863070c77b6d76aed28b3bacec9c1efe991ded0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: d53f4cdf058e66b885132397741d3104f68a78c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL_Q0]New microcode add with production patchID 0x0000011d

Hsd-es-id: 1308963309
Original commit date: Thu Aug 5 12:33:21 2021 +0530
Change-Id: I9097a5e3a0f6c712de58b6f4aa4cab494cb0252e
Original commit hash: bac91ce5639df3ab127c666e1b658cb46c63b046

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 45ab3086463750f529225651ac9ca1d8158ce022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Aug 5 01:29:37 2021 -0700
Change-Id: Ib8b919b97397d13f0e36a7b9a2c55887e832ae88
Original commit hash: 4d0b18f82eeb431d195cacaedec9a86c2f217070

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d669cce93e1f72d47a28bcb29c763b7a08dedfb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TCSS] [ADL] BIOS should temporarily disable UCSI option for all ADL-P DDR SKU.

Hsd-es-id: 16014218690
Original commit date: Wed Jul 28 23:57:14 2021 +0530
Change-Id: I3e65679c5a3c18823dba048dfc5eb5153f0216f9
Original commit hash: 2fd8314d330db9389028cd00ecdbf07425a64d25

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: a3b65cf7a740952f5c0af4c42a9274f2f4163ee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:13 2022 +0530 
-------------------------------------------------------------------------------- 
Fix IPClean tag format

Hsd-es-id: NA
Original commit date: Wed Aug 4 15:30:06 2021 -0700
Change-Id: I6fdbfe05e7ca58ab93ee9a9dd7e4f88ec8072642
Original commit hash: 196815e5284a748e4c942d13f9567461c54aff5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/MeTypeLib.c

================================================================================ 
Commit: 1982c5c032af41b0868c21023327f70c6903b903 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:08 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Handle S3 TPM2_Startup (STATE) error.

If TPM2_Startup(STATE) is called when there is no saved state to restore,
the TPM returns TPM_RC_VALUE.

The SRTM should perform a host platform reset and send a
TPM2_Startup(CLEAR) before passing control to the
Operating System.

Hsd-es-id: 22012740984
Original commit date: Mon May 17 22:24:22 2021 -0700
Change-Id: Ibb04b05e8d6f0830783a6f39e2cebbcb7223cc03
Original commit hash: 49b67ed8326fa5a4fd545a418a0f6f576f68f757

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: a2bda50856420dc7c48a25ada95df33bdfbf7bf0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.138

(cherry picked from commit 127eb1fff7758350790c34ce64377fde7b954a13)

Wed Aug 4 16:47:05 2021 +0000
Original commit date: Wed Aug 4 16:47:05 2021 +0000
Original commit hash: 783c798d4bd2b39d4d734fcce35d1c4f2f0eca3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2aa21bfbf309745867963d6a6e974f3a4a336a71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:26:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014279884][ADL-P | ADL-M | DDR5] Enable Matched Mode receiver for DDR5

Changes:
  Set RxMode as Rx Matched mode for ADL-P/M DDR5.

Hsd-es-id: 16014279884
Original commit date: Tue Aug 3 13:16:11 2021 +0530
Change-Id: I9ef2f62402814b04ff9d4e7536431be2ff9e23e1
Original commit hash: a26dd2104019928de71a44a46ed0bd2273a02f60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7234bdfded0f27fb224178eff1fe839250794071 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2323_01

Hsd-es-id: N/A
Original commit date: Wed Aug 4 08:50:03 2021 -0700
Change-Id: If702dee61808a644253e96e9ff3fe280f40b4b94
Original commit hash: d6b2b13a87973431458c3fd842603565338ac1ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4dc88d4497b423ed20d4f592f79e569393ef25af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2323_00

Hsd-es-id: N/A
Original commit date: Wed Aug 4 04:00:08 2021 -0700
Change-Id: I3ef0f1e003ace01d9117c170911b548c76f11084
Original commit hash: 2a05bd2b7f1987fbf2abe206eec1ae341a542257

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb229e9828d55e7451e7abc7125c7b0c0c7ea055 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support HTTPS Additional PET Event Notifications

Install network callback protocols on oneClickRecovery to
receive the HTTPS events, transform HTTPS events to PET Events
and sent them to CSME.

Hsd-es-id: 22012129993
Original commit date: Thu Jul 8 08:33:45 2021 +0800
Change-Id: I5e96e9dfc28189efa580f3caeba896aa1e2fff9d
Original commit hash: 0c626820c68ee0f6a2b63e900d82387dcf2f363b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf

================================================================================ 
Commit: ded844937ade53ea311729604e9c0b84f3aff7d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Aug 4 01:59:04 2021 -0700
Change-Id: Ide11c54b1aedc0267503ba18b4b02e3944aec024
Original commit hash: 9e07ad5cd623fb25541a32f83e14ae26a0e85cd2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6cb478d76e3f96c8cf6d33e6f89d094fbe61966 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:48 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL S][S19] OC Discrete Renesas_RC26008 BCLK fails to be programmed from BIOS setup

Hsd-es-id: 1509675121
Original commit date: Tue Aug 3 02:45:17 2021 -0700
Change-Id: Id81da1631e4782ad076f65a69ec48a5daa7cc729
Original commit hash: 29f9f388a74d0b6a91139bb6684978d75d2d8419

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/IccSetup.c

================================================================================ 
Commit: 0d99ef60c8bd125bc26de77dfa825a411cfca662 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Board package refactor
Added VPD PCDs support for DDi and Display configuration

Hsd-es-id: 16013246886
Original commit date: Mon Jul 12 20:31:04 2021 +0530
Change-Id: Ie2da1876c62da7db0e124178a51f3e269b69a88b
Original commit hash: d848de48d686588fed2fdb771783f1c38452fe1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h

================================================================================ 
Commit: e369884f78afe2a768c5059c04ebba77ce10b89a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Include ChipsetInit Binary in BIOS

Hsd-es-id: 16014284451
Original commit date: Thu Jul 22 11:31:17 2021 -0700
Change-Id: Ib04cff8afa82c63527e2aa7c34ca9d2d91262793
Original commit hash: ebf4297671533c66274fb5cbb9b510b61e008f76

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 70a87ce83e3ab13e35eb150ff3ec242b7a80199d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.137

(cherry picked from commit 4d34f592b3498bd18f0a1ac851d62ce5f85e38ee)

Wed Aug 4 02:47:29 2021 +0000
Original commit date: Wed Aug 4 02:47:29 2021 +0000
Original commit hash: b3eb307314ccb9f289059f88f7b7cc093d4ec295

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a9ccbecea0afdec6677cbbd90693554d76ddbe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:33 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16014227024] [ADL-P ADL-M | LP5] WCK Config is not programmed correctly by MRC as per Design Requirement

Update of below WCK config as per design suggestion:
WCK_OFF_IDLE_TIMER, tWCKOFF, tCSLCK, tWckStop

Hsd-es-id: 16014227024
Original commit date: Wed Jul 28 20:19:21 2021 +0530
Change-Id: Ic2b1024b116b36d36dda3e504dee4f827245f6a9
Original commit hash: e5da00f6b49a75afbbc7bc67419e2e4d32f25c13

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: fb22751262e375688e0bbaf0d92f3de19f4b0650 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:31 2022 +0530 
-------------------------------------------------------------------------------- 
Adding AMT supported HTTPS programmable timeout value for remote image request and response.

  OCR TLV parameters request will contain the timeout value to provide to
  HTTP boot in EDK2 NetworkPkg

Hsd-es-id: 22012129994
Original commit date: Thu May 6 13:46:43 2021 -0700
Change-Id: Ifaaf032b06363a7295287958f6da4dc4e0d02898
Original commit hash: 5d8faa5eebdbf803fb57f502f5071f920d167dfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.inf
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: fc503bb89ab6625292def69b94f8cef3d7ece792 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2322_00

Hsd-es-id: N/A
Original commit date: Tue Aug 3 08:50:23 2021 -0700
Change-Id: I69106eabeae13aac36e2af365079782cb2ed491d
Original commit hash: 3d83ed4a4124bd31ab2ac948fdfaa3bcfa108e58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d0b3f2ab68671c804274fd0dd52798dc869de68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.136

(cherry picked from commit 4201d8be574dd0f1de01d47368433c38015e0c2e)

Tue Aug 3 15:27:47 2021 +0000
Original commit date: Tue Aug 3 15:27:47 2021 +0000
Original commit hash: b35077e116e720923ee5f80c5a52204ef74c5834

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 243b1756443542cce1793aacfbce152c825a661c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] IVD and VAMEN for BDF:000 are not set while DGPU connected PEG port.

Hsd-es-id: 1509633807
Original commit date: Wed Jul 28 10:42:57 2021 +0530
Change-Id: I567e5f3b935247e92357850d4610f9fd4fcc85c8
Original commit hash: 12c6750b5d13227f55e7c2a25d85737d12613599

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 24059729caab6ca37872d5d6e5d138d4b4a41d0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:19 2022 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW31_2021
 - Added ADL DT new segments 46W , 58W, 60W
 - Updated ADL DT 8+4 125W Baseline LL from 1.1mOhm to 1.7mOhm
 - Updated ADL DT 6+0 35W iRMS (TDC) value from 43A to 44A.
 - Updated ADL DT 6+0 35W PL2, PL4
 - Updated ADL DT 6+0 65W IA Iccmax + iRMS (TDC), PL2, PL2 and PL4

Hsd-es-id: 16014250566
Original commit date: Tue Jul 27 13:11:40 2021 +0530
Change-Id: I94ceaa3c2ea1fd1df1581c1f28df3be257396087
Original commit hash: 070e74fc1ec4dd999f5ad6055c3b6ccc427949d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ee8a2bd41d7063c63222798111c5eba916e28621 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 3 01:35:16 2021 -0700
Change-Id: I6d1d7185f7dc7348356246a58b365f4603114dac
Original commit hash: 686b4a729081836cee5fae11b0ab0fa0ad3c000a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c1863da73b975e128be45158d6e73301c0ddd2b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:13 2022 +0530 
-------------------------------------------------------------------------------- 
Exposing Legacy COM port for ADL-S PPV SKUs part3

Original HSD: 22012736781 disabled COM ports for all SKU. PPV SKUs are still using this COM interface.
hence enabling it only for PPV SKUs with Board ID 0x2C.0x3C and 0x2B.

Hsd-es-id: 22012736781
Original commit date: Tue Aug 3 10:36:27 2021 +0800
Change-Id: I3b5fce82295393f9e99ca51a0cb0a3ac879a8c30
Original commit hash: 210b1da511efd37ffdffb63c91b51ec0637270a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: cee8bb40b15c4c83f2107ef0f21a9d0f81df15ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Board package refactor
Added VPD PCDs support for GCS BoardID 0x1B

Hsd-es-id: 16013246886
Original commit date: Tue Jul 20 16:51:31 2021 +0530
Change-Id: Ieb169efe5f4769d8dbf62e61745f8081fb7c36d9
Original commit hash: 8aa3dcf04e6be5538f378bfc0f21880ea3613f91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Gcs.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c318c33411224706c2c7fef4c4f1084877877782 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:25:05 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Set the retention value as per recommendation

Set the retention value as per recommendation.

Hsd-es-id: 14014651741
Original commit date: Mon Aug 2 14:45:45 2021 +0530
Change-Id: Id2e6a2f96ad81c139d0208ab105c10e062db1fd8
Original commit hash: c3b82dcb8d59d6187f06ff5319d40482bff949c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: a96f8bb5f4512dfa5feeb898d172f5ea845ea8a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Board package refactor
Added VPD PCDs support for AdlPSbsDdr5Rvp 0x18

Hsd-es-id: 16013246886
Original commit date: Mon Jul 26 11:11:34 2021 +0530
Change-Id: I1a1a4cfb3eca1e1e7f12ebd4ad02b174807dfffe
Original commit hash: 12e12ecbe0f82aa1342a7e2adffef33574ee0bc1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: bd4280b263932fdf7cc109937d318e15838c1cd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2321_00

Hsd-es-id: N/A
Original commit date: Mon Aug 2 08:51:30 2021 -0700
Change-Id: Ib2870ca60aa2b2913099eff6234488cd19e416bb
Original commit hash: 007a87fde02b67638ef1596dce3b5bf5492434b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2e8e2e3acf96129a1b693e11227df1d2fde90fa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:52 2022 +0530 
-------------------------------------------------------------------------------- 
Exposing Legacy COM port for ADL-S PPV SKUs

Original HSD: 22012736781 disabled COM ports for all SKU. PPV SKUs are still using this COM interface.
hence enabling it only for PPV SKUs with Board ID 0x2C and 0x3C.

Hsd-es-id: 22012736781
Original commit date: Mon Aug 2 16:57:53 2021 +0530
Change-Id: I878887378a7605aced5950dcf53fecc985bf87da
Original commit hash: 051397ef88aa2f9e66f61e0ab82eb4c5bc840884

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 7b17dfb44b67de52f39ef420802e3e816b73d0ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]Removing m_02_90670_00000019.pdb
ADL-S Ax for ADLP

Hsd-es-id: N/A
Original commit date: Mon Aug 2 10:51:17 2021 +0530
Change-Id: If81414ad58f2c7f16a530568e4564ac0dbc6ad6c
Original commit hash: 05094fca8cbab66bf3deebe9904d4fc4e9715756

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f4cdaa14d6279a8b84fca75d0cfff876fd220fbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Aug 2 01:43:34 2021 -0700
Change-Id: I48947afaf6b24f83dc6216d3e733adcb09a606ed
Original commit hash: f67706178a3938b23d7cfe1630b64650180516cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8f5737991715be35f586e532c6661cfcd4af9cb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:41 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/AMT: Platform get stuck after ME Unconfigure, when TDS is enabled

Issue: No physical console in is connected when request user input.
       It is because when TDS is enabled, the connection sequence is different from normal boot flow.
Solution: 1. Remove requesting user input when doing ME unconfigure.
          2. Because UnConfigureMe was reset to 0 in EndOfDxe event every boot, and there was no guarantee graphic was connected after EndOfDxe event.
             So UnConfigureMe should be reset to 0 whenever write variable service is ready.

Hsd-es-id: 1308924679
Original commit date: Mon Jul 26 14:05:31 2021 +0800
Change-Id: Id7ed467d6728815f16c8dd3285dbc762089a0a83
Original commit hash: 94d8d104e89f8df3dce57c082f49e01db7b5bcc0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c

================================================================================ 
Commit: d24e8d179de919965ad59fd12d1c3285ac8995f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2317_00

Hsd-es-id: N/A
Original commit date: Sun Aug 1 08:49:46 2021 -0700
Change-Id: I7cb913638ebdb9591ad4bcd054a69259cbc451df
Original commit hash: ac61cf25b38ca89bd88406e53ba580163e7e8445

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 59b7219475cfdbbf6bbe5a60776d4e209e1ffaa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:31 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Aug 1 01:24:54 2021 -0700
Change-Id: I427531e06e28810551eba9dc7cb58372318d47cb
Original commit hash: 7e81f2afe4fd8e391e27ac0fc770508a6fac1a17

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 26bb8da9fc40e87daadb7beee6fe2d5699c1ff80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:28 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2316_00

Hsd-es-id: N/A
Original commit date: Sat Jul 31 08:47:40 2021 -0700
Change-Id: Ie3a7747eda0caaec35eabbfe34a0c6600c8a581c
Original commit hash: 340d8118edca06bf712d956d31a0d4a1d8d876a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ffe41af55a3ad4114cfe766fe1b42b5ea1444377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:26 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 31 01:22:49 2021 -0700
Change-Id: I24f98a767ccde35fb270510cc75cb45e21b026f6
Original commit hash: df485d4bd5fd8c6063c11e2a1a428009452ac33d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 013d51a3fed4ef48772ed3b63847e3bbedc91c8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:21 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: cln.bat and SetupRomDirs.bat leaving invalid files.

Fixed issue when cln.bat was not cleaning up all build files.
SetupRomDirs.bat was creating NULL by mistake.

Hsd-es-id: N/A
Original commit date: Wed Jul 21 17:12:34 2021 -0700
Change-Id: I3a234f14fa7dba35236d67c30d835c2b3d51d279
Original commit hash: 4f3a839c6355ffbd31b6437a313da592aec0e172

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/cln.bat

================================================================================ 
Commit: d3375cc3aa51f40a355bf5b08b55214722720fc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2315_00

Hsd-es-id: N/A
Original commit date: Fri Jul 30 08:50:03 2021 -0700
Change-Id: I239b961c092e53296aea654e8f1f012389ac3606
Original commit hash: 62c2e42b16b54e300cdb94fb291d6610706f4149

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fa3468150f1b91af2c0b0dd9366533bf53e57866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.135

(cherry picked from commit d115ba848d97440fb764007c70d4cdcb878f0a32)

Fri Jul 30 13:21:01 2021 +0000
Original commit date: Fri Jul 30 13:21:01 2021 +0000
Original commit hash: e5d42fa7b02bb7342563f0b550887c9318b1777b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f7fa2f2e9a10f2a75c313b32aa3e09f7183349da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL S][SR10] Discrete BCLK fail to update current frequency

Implement callback function to update the Discrete BCLK frequency.

Hsd-es-id: 14014592198
Original commit date: Wed Jul 28 20:57:08 2021 +0800
Change-Id: I6e844c975366579f1542310afd1b098fd051a028
Original commit hash: b8dbd728ef61cdd900a85ad017f499b123166ec7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/IccSetup.uni

================================================================================ 
Commit: 52cd3017fca58a9d2f4615d8872e38cd16c26d25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 30 01:27:20 2021 -0700
Change-Id: Ibb99679dd793ad835e465c2d9e70611aef078134
Original commit hash: 6637e757f2ec04b932832e622dfd328daff33fc3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e1c99603f516d727d0fdbcc291d6945f52daa795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:24:02 2022 +0530 
-------------------------------------------------------------------------------- 
[Adl-N]:Adding gpio mapping for ADL N Lp5 Rvp

Hsd-es-id: 16012822704
Original commit date: Fri Jul 23 00:44:50 2021 +0530
Change-Id: I95d7a190c197e87504e715621002de9507fb5ec9
Original commit hash: 0937a9332a4f85afee999c8a4cc7bb9045fde321

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPreMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 0ea081b396b66570d563d4a067a9e7e687102689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:57 2022 +0530 
-------------------------------------------------------------------------------- 
DGR: [RPL] Integrated PPAM 11.23r.1 Packages in BIOS to support DGR

Integrated PPAM 11.23r.1 Packages in RPL BIOS to support DGR.

Hsd-es-id: 16014203079
Original commit date: Wed Jul 28 20:21:57 2021 +0530
Change-Id: I24cf3e3ac5df240534e90069771521e6c08f9797
Original commit hash: ead6796d7aed7950150b6469b3c9b4552e2a7fd5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 65ff50d4fceea6a09ebe546ace3e01e195acca57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] PART-2: Sync up ADL-P boardpkg to ADL-N boardpkg.

Sync AlderLakePBoards rev0-RVP's (the ADL-P LP5/DDR5/DDR4 board IDs) code in AlderLakeNBoards.

Hsd-es-id: N/A
Original commit date: Tue Jul 27 12:16:51 2021 +0530
Change-Id: Iff4bb28d6796ec11481a62cea78aa613bd51e536
Original commit hash: 51c4bb75f66ab011aeccdc7c58d5d7fb756ba46f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr4Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 421449bb60932e1231e43329ae94af5dd92b1624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] TUID should be 1 for RP09

Hsd-es-id: 22013530261
Original commit date: Wed Jul 28 16:03:22 2021 -0700
Change-Id: I7e1ed9c7649a099f71146ee0c4300f9e3143d67c
Original commit hash: c4fd0859c784531651616b72d8867df35d28569f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl

================================================================================ 
Commit: 53599489c8a2a8eff44cd2f4c3f3262a196c6849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] Porting from ADLS

There is no requirement to wake dTBT (display) unconditionally via BIOS.
BIOS is not aware of the TBT tunneling is established or not. TBNF needs to be removed..

Hsd-es-id: 16012651246
Original commit date: Wed Jul 28 15:37:36 2021 -0700
Change-Id: Ie92720f3db118f467e42bc1e2c51b319e4e529dc
Original commit hash: e12dfb2c765d021f776b02eb5890a694ddbbdc0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl

================================================================================ 
Commit: 8e3d66a56897805572dd75a555d80ab00f526f98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS BGA] USB Port Mapping

Since it's onboard designed, PCH USB ports mapping can be removed

Hsd-es-id: 22013529816
Original commit date: Wed Jul 28 14:34:01 2021 -0700
Change-Id: I033ae9f303d50a393d8f6dff3093bfacceee19e2
Original commit hash: 3d7d9e450b852b47d909d61ba23389a8b7afe436

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: a5873f03d9fc0f7eb58bd5cb70d7b0a4c47b76e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2314_00

Hsd-es-id: N/A
Original commit date: Thu Jul 29 08:57:43 2021 -0700
Change-Id: I685136a1267cbb05a6f41569ba23923e6503f682
Original commit hash: ec54abfc9fc10769fcf976761f5c561673f880d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 564faa93d631354dfea87feb0418f128598c5b12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.134

(cherry picked from commit 70a6f19c291fd7cabb031b457ccde04656625d80)

Thu Jul 29 10:44:47 2021 +0000
Original commit date: Thu Jul 29 10:44:47 2021 +0000
Original commit hash: 2a1186f83cb14c06405d7a10efa1f02c65dbf5e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5677b5a41c5c8e60b428977605b47b3816132d83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:35 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][1509639484][ADL-S ADL-P ADL-M | DDR4] V2307 ADL and RPL DDR4 system boot to OS failed which will screen crash and pop CATERR, issue only reproduce with fully RTC reset(About 10 sec) and DDR5 can't reproduce.

[Issue Description]
DDR4 system boot to OS failed which will screen crash and pop CATERR, issue only reproduce with fully RTC reset(About 10 sec) and DDR5 can't reproduce.

The issue is caused by the code change :https://git-amr-7.devtools.intel.com/gerrit/#/c/134972/
It's checked in MRC 0.0.2.113.

[Resolution]
When calculating tREFImin, make sure there is no overflow. (without fix, the overflow only happens in DDR4)

[Impacted Platform]
ADL-S ADL-P ADL-M DDR4

Registers impacted: MC

Hsd-es-id: 1509639484
Original commit date: Thu Jul 29 17:00:18 2021 +0800
Change-Id: I98684e15706809ec8212ac4c541f3355f4154007
Original commit hash: 3dc633e910bd7dd7931e15018b98226bb73d992f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: aa311ab9a5b797684b2a003a47f9b9838077ef8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] WCCD yellow bang with WwanEnable enabled when using 4G WWAN - part2

Expose WCCD device node only when both WWAN and WCCD knobs are enabled.

Hsd-es-id: 14014645666
Original commit date: Thu Jul 29 16:07:07 2021 +0800
Change-Id: I8648a187a48113c7526f14a7c79659b370076402
Original commit hash: ee16d5c07793632b3cc1d6aa86bd7b4ed76e8733

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl

================================================================================ 
Commit: ad61ab219ecdf9f91218b2b9a880c52a8a3cfdae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 29 01:45:24 2021 -0700
Change-Id: I65e6008b1a2011f7255d2bc14c75482bf3564c96
Original commit hash: 6146092913cd1f27fece0116861d3f4edcf60ed5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 26f6eedf4f6799ced751eb41133afdbd1e994c8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] WCCD yellow bang with WwanEnable enabled when using 4G WWAN

Added a new BIOS knob to enable/disable WCCD device node.

Hsd-es-id: 14014645666
Original commit date: Wed Jul 28 17:31:32 2021 +0800
Change-Id: I1241627670caf602d07364c4a098c81010bf791b
Original commit hash: 4cd7f04e256a8d81aacc273104dece212189be35

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WirelessConfigDevice.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
AlderLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: 1b2d7d631bca52c5e11b1e23a229562be938dddd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:23 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add support for MKHI GET_BIOS_SEED message

Added definitions and function for sending GET_BIOS_SEED message.

Hsd-es-id: 18017292907
Original commit date: Mon Jul 26 12:17:39 2021 +0200
Change-Id: I6849040ff295331acaf9becafbfcfccbd8689120
Original commit hash: f046863b9f4f2aef5393a170667c4dfc61f05766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 6568aceb0c507c8854ce850c7ff324ad30bca53a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:20 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Use SendOcrPetEvent to send OCR event

1. Change OCR event data number to start with 1, align with ASF industry standard.
2. Add function SendOcrPetEvent() to support more event types.
3. Change OCR code to use SendOcrPetEvent() to send OCR event.
4. SendOcrPetAlert use SendOcrPetEvent() to send event, mark it as "deprecated".

Hsd-es-id: 22012129993
Original commit date: Mon Jul 26 10:57:30 2021 +0800
Change-Id: I28f2fa8c12be5e8cb388088b2908fe46e28dc45b
Original commit hash: be0e6cca85324ee692666f4e95a6f3d1449e389a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: 3752a4896b51fcdea9509e16539cfd2294dc946a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2313_01

Hsd-es-id: N/A
Original commit date: Wed Jul 28 08:49:43 2021 -0700
Change-Id: Id1f0276c327865a9ca46bf2baa743028221e47fb
Original commit hash: e34d464b1e67495e7ffdabbd29ca853941bb0de7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0150bd74901fab49b1974e36093b48fa354e40f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:15 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000a
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Wed Jul 28 21:05:55 2021 +0800
Change-Id: I76fa6403248709d8698c9508b089d1445f8fbf0a
Original commit hash: 304e9a114f2b5464744e0e93e09dd99988e264d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 79ec09ebe9aa01a666d4ba2d4552029f8917a43f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.133

(cherry picked from commit 824b8e42d5ab87303f302012a93733dde3377aa3)

Wed Jul 28 11:40:36 2021 +0000
Original commit date: Wed Jul 28 11:40:36 2021 +0000
Original commit hash: 9c593dfd1c8bde0cdd2561ef1ff7f1f91cb041fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 433b9511f329b00b89238d5fc9a39ea7c73fac17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update verb table for ALC245 and ALC711

Hsd-es-id: 16014223771
Original commit date: Wed Jul 28 10:57:15 2021 +0200
Change-Id: I06f698f43b9626675605621de7d9c35a3acd047a
Original commit hash: a56fec55b5c03c5595dda4bb24fb926c70877b19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: c8d86b5121daeeabbdd8c967212407f341f7715c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Board package refactor
Added VPD PCDs support for AdlPDdr5MRRvp 0x16
alignment changes and added vpdpcds to support the board.

Hsd-es-id: 16013246886
Original commit date: Thu Jul 22 10:28:22 2021 +0530
Change-Id: I3c64c94a061e518f458cff3f23fb571b80803a4d
Original commit hash: a6d7d9cf532ee941b7fccb87dc3cfd1669aad3ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPDdr5MRRvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 9b8c82af2606da6485db23f65e67ea9055a918bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2313_00

Hsd-es-id: N/A
Original commit date: Wed Jul 28 04:03:14 2021 -0700
Change-Id: Idaa279b7f2a957114e0622be7f2ed1795f3b6cbf
Original commit hash: df519f4ae4ddd7bbd5bc30d9f0450285a5856ea2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b658978807f98f3a331aff846842e35337e79e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:23:00 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS

SAGV points update for LP4 {f2667 G4, f3200 G2, f3733 G2, f4267 G2}
SAGV points update for LP5 Q0 {f2400 G4, f3600 G2, f4800 G2, f5200 G2}
SAGV points update for DDR4 {f2133 G2, f2933 G2, f3200 G2, f2667 G1}

Hsd-es-id: 16014200214
Original commit date: Wed Jul 28 18:14:08 2021 +0800
Change-Id: I2b3c9e735047c521efbf87b1c3e8f11b20b395cc
Original commit hash: 00382ac20452f80a3776a471f42912a5db39c81b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5ee57edf2422ff5ed9ba653ce74c09b7038905e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.132

(cherry picked from commit ca3ad07b05a093c0014495cc42f3bb798105e19b)

Wed Jul 28 09:22:04 2021 +0000
Original commit date: Wed Jul 28 09:22:04 2021 +0000
Original commit hash: 4e5f3184184300b227e5322b88a8c981f4de6f0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b727e8d982faae6007660d88e2086d8d38faa2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:53 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS"

This reverts commit b1b542de80a793b671b8ac03d252e8d91df324bd.

Hsd-es-id: 16014200214
Original commit date: Wed Jul 28 01:59:16 2021 -0700
Change-Id: I4eea465e524087e8d90b1a632e28f5480b6de0d2
Original commit hash: 6158f821f46036537008e8f7864ad0417d094a52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 12bc394565f355bce3bc85c4ef09e529fb0854bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014200214][ADL-M ADL-P | LP4 LP5 DDR4] SAGV Points update for QS

SAGV points update for LP4 {f2667 G4, f3200 G2, f3733 G2, f4267 G2}
SAGV points update for LP5 Q0 {f2400 G4, f3600 G2, f4800 G2, f5200 G2}
SAGV points update for DDR4 {f2133 G2, f2933 G2, f3200 G2, f2667 G1}

Hsd-es-id: 16014200214
Original commit date: Mon Jul 26 10:27:58 2021 +0530
Change-Id: Ie3cc71a8f3b78d18d8dbf987027c71609b529864
Original commit hash: 9d51a4fb93fec006db1f059d65f0f7e470902a8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 20961a9f3133662f469ed28aa09072bb6b9710d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509634202][ADL-S | DDR5] Enable Rx Matched Mode for DDR5 and update the maximum frequency for DDR5.

Changes:
1. Set RxMode as Rx Matched mode for ADL-S DDR5.
2. Set the DDR5 maximum frequency as the below table.
        //  BoardType        1R      2R
        //  =========       ====    ====
        //  1DPC            4800    4800
        //  2DPC (1DIMM)    4400    4400
        //  2DPC (2DIMM)    4000    3600

3. Update the SAGV frequency

Hsd-es-id: 1509634202
Original commit date: Wed Jul 21 22:04:34 2021 +0800
Change-Id: If633c8ec470dc438711bac5102d94b124492f4e0
Original commit hash: 60a77d92870c9410cd568d2272d40d89134d4649

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 65eadbe4432f1f93929186fb8c6e2020c52cb2bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:37 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeNBoardPkg: Setting Sensor hub type to I2C sensor hub.

As per recomendation setting Sensor hub type setup option to I2c sensor hub.

Hsd-es-id: 16014168006
Original commit date: Tue Jul 27 11:59:18 2021 +0530
Change-Id: Id9561ce5f8d843bf899314bef7dcc83554b5dd39
Original commit hash: fc7ec4fb3d1690c0197616c2b9dc1abfb05da3c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: d4cd6c2125ce917d6256cf96eb771bd737bcf069 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:34 2022 +0530 
-------------------------------------------------------------------------------- 
[BIOS RCR] Change default setting on ADL-S/RPL-S 125W K-SKUs for PL1 from 125W to PL2 value. (PL1=PL2)

Hsd-es-id: 22013505479
Original commit date: Tue Jul 27 00:19:20 2021 -0700
Change-Id: If8055c1edb679d542f416bcc2c58ee06282457d2
Original commit hash: 5138469ba3bfc29f0a2f36a156ea553c65864ff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 5a0416f6cccd3bb372f615b883aadcba45958742 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:31 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: set DDR5 RVPs as mobile platform

Since DDR5 board is a mobile centric platform so it has mobile-like
features: battery support, LID switch, etc.

Hsd-es-id: 16013616079
Original commit date: Tue Jul 20 14:57:51 2021 +0800
Change-Id: I06a1dd03611d0d28b4cba760e3c4a8b0a9e58c98
Original commit hash: cb855cc9b7a2af156b6139da4077c431e90a7c7c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: e5c9bb99efae4ffb0c833d9e4ca0a533c9ad775f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.131

(cherry picked from commit 2ed7244a05d5b1b7890d129db7bdbda1cdf28d9e)

Wed Jul 28 02:09:20 2021 +0000
Original commit date: Wed Jul 28 02:09:20 2021 +0000
Original commit hash: 68447f67f2380af6994d99d83c5a9aef826dcbd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ea43d7d7227ae7ea02da16ff31f9ab34a0c7386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:26 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509634095][ADL-S | DDR5 DDR4][Temperature Drift TF: Rerun Lock UI Calibration after Read MPR]

Changes:
2. Add code to detect the left edge in RDMPR and rerun MrcLockUiCalibration with trained offset to FwdClkOffsetPs,
  in order to see both edges of RdT eye. MrcLockUiCalibration will ask for the initial FwdClkOffsetPs value.
3. Added changes to MrcLockUiCalibration so that it can be called after PhyInit
4. DQTimeCentering1D: do not reset RxDqsP/N PI to 32 before the 1D sweep, use current centering from RDMPR.
  This allows seeing both edges in RDTC1D.
5. Added sweep range limit on the left side in RDTC, to avoid RxDqsP/N PI underflow when we sweep using RxDqsOffset

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509634095
Original commit date: Tue Jul 13 23:21:13 2021 -0700
Change-Id: I71f5fd3b866f4c401f0ef5e9a6ec85916eb2f911
Original commit hash: 51acad2587c42cd8f2944e106c7c297aa964b321

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ea47cd87f326a5497348d7d2f8dbc1c96e269085 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:20 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2312_00

Hsd-es-id: N/A
Original commit date: Tue Jul 27 08:50:29 2021 -0700
Change-Id: Iac008f213e303866cc57a3591c884ca71e1094a0
Original commit hash: 2825f7c5f17436f9b750ad7c7f71438c482cfa82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fdfdf278817ab3d13dde88a96891c157f4af793a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:17 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.130

(cherry picked from commit cfd301aa315b0a487b02745be6c4255e2069fc30)

Tue Jul 27 13:33:57 2021 +0000
Original commit date: Tue Jul 27 13:33:57 2021 +0000
Original commit hash: cd5c2838b51c29f3974ce10fe2143118b30d2cec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 147e2138f2c7fa87c45de03b7377a72de9bfc4e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509632834][ADL-S | DDR5 DDR4] Disable Read Amplifier Power

Changes:

Disable Read Amplifier Power training for ADL-S per design and EV recommendation.
It helps the RX margin.

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509632834
Original commit date: Tue Jul 27 16:52:46 2021 +0800
Change-Id: Ie2bba7efce5ce0e91da06526c64fca3adde01018
Original commit hash: 64da27ed0f4735b2a408671e402eddc7c84a49d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: becf540f365c7aced2e28dffb8db978c56e8ac38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.129

(cherry picked from commit 0b2aed370ce5d5e1a3567734aabb27c795349997)

Tue Jul 27 11:39:03 2021 +0000
Original commit date: Tue Jul 27 11:39:03 2021 +0000
Original commit hash: a96c33826066fd1ffd68cbcdcb28bd8beed690fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1dbbe6de91067d527061bf9bc78af0976cc5908e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509622225][ADL-S | DDR5 DDR4] Phy rxdqscomp settings update.

Changes:

rxdqscomp_cmn_accoupfwdclkslope = 1
rxdqscomp_cmn_accoupselswing = 3
rxdqscomp_cmn_accoupvrefsel = 0x16
rxdqscomp_cmn_rxdqscompclkdistcben= 0
rxdqscomp_cmn_rxpbddlycoden= 16
rxdqscomp_cmn_rxpbddlycodep= 16

[Impacted Platform]
ADL-S DDR5 and DDR4

Registers impacted: PHY

Hsd-es-id: 1509622225
Original commit date: Wed Jul 14 15:04:54 2021 +0800
Change-Id: I5c4f32f0aa209ec2f083b293387c39e232a873ca
Original commit hash: 658fadfa91db8e749f7e1b17d15fc90a43e72d61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: aca827f544f8ee4013fba5dbda3504349a10cdb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:22:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 27 01:38:58 2021 -0700
Change-Id: I5c3c20b889c774da2d3e49496625bb654a23b52b
Original commit hash: 1018155a79dffc452cbe32353d7cd4044ad1257f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 24cd5de31253095755fc95b8ad3e5ce7dcc76da4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove unnecessary CMOS references from inf and header files

Remove unnecessary lib

Hsd-es-id: 14014411949
Original commit date: Fri Jul 23 08:56:34 2021 +0800
Change-Id: Iaf9898e4877282610dc71868cbf6141e9743766f
Original commit hash: e604e3d98808f8d983c5ec00e5262356c599cf50

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf

================================================================================ 
Commit: 05e86585e36f5e3ee53f2799a6cc57b0ce78fed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS] Disable SaGv in FSP API mode

SaGv need to be disabled in FSP API mode

Hsd-es-id: 1509608703
Original commit date: Tue Jul 13 12:02:22 2021 +0800
Change-Id: Iead3f23a7af922b109f9397c2755f175f5f60a74
Original commit hash: 909a8cdc26b938d0fc14afce4ff4356bbb2ff140

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 6abe5fe300e97f7eddecc6bf578afa6946498f4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:51 2022 +0530 
-------------------------------------------------------------------------------- 
Expanding MMIO space reserved for graphics in case of discrete cards
which have SRIOV support.

Hsd-es-id: 22013468197
Original commit date: Sun Jun 27 16:13:38 2021 +0530
Change-Id: I0ba62dee64aa1b1b8e2b3e48fa7346703968ef17
Original commit hash: bcf9970cafcb5088d82a05c60548e587a31db75b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 7a2a3604daa255c98b2502a3989267eda46800f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS][B1][PEG10\11] Downplugging support for CPU PEGs

Hsd-es-id: 22013466484
Original commit date: Tue May 4 22:23:10 2021 +0530
Change-Id: I58a237ec0211f7fbaea8f74ba7ad0c2cfdb39f38
Original commit hash: 4992a7754b0e12f3cc400c4c14e8be046365a5b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: bee0afb88254da644ba7e8865997b6995e0a621a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2311_00

Hsd-es-id: N/A
Original commit date: Mon Jul 26 08:49:50 2021 -0700
Change-Id: I67c35ce2f3d65fe3c7bafa9917bbfc793c819b8f
Original commit hash: ba763984ed7a949c120cf7c6c119ac046c42f958

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 89b0e8c1ca88d746bf3cdf395595382f4411a99d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate ADLP GOP V1036

Hsd-es-id: 16014163228
Original commit date: Mon Jul 26 12:27:50 2021 +0530
Change-Id: I24306086f23d32d5bf83d1f935be126973396433
Original commit hash: 296b7932b668a301f9c686f247ce69cc7fee61a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 71b4dbfbc3f4acbb46aa1d5af8ec672471767a61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix for disabling VMD through build flag does not really disable VMD controller

Disabling VMD through build flag does not really disable VMD controller.
Hence implemented code changes in PeiVmdInit.c and SiInit.c file to fix the issue as per customer requirement.

Hsd-es-id: 14014561883
Original commit date: Fri Jul 16 03:41:50 2021 -0700
Change-Id: I9e8b21334eac725b5ce21912c07ce69230d71d89
Original commit hash: ae8330b358783ccd19bb981f348c60c5223769bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 1e3a35f7d8ed22d73bdd033b45f1681cf4fdf9f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jul 26 02:05:57 2021 -0700
Change-Id: I3bbd3c40b05ca1679fc82d08d144a7271e3d9f8a
Original commit hash: fcd2349b36b6ac9a880b6b3936f32acd42f0a38a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 40dfaa06cf91ce12cb52aa2de410db424e2b0865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Removing EnableGv and PkgCStateLimit BIOS Knobs

Removing EnableGv and PkgCStateLimit BIOS Knobs from ADLN.

Hsd-es-id: NA
Original commit date: Fri Jul 23 10:00:22 2021 -0700
Change-Id: Iafae787c607ab82840c95be796c03bb1b9ff1d99
Original commit hash: 34fccb224a7aed15fe6d6044076782123bec3223

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h

================================================================================ 
Commit: b606949dcf027fef36a85e654faf61b4a71b3a2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:30 2022 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW26_2021 and WW30_2021 - Take 2
 - Display only Seconds for IA TDC time window
 - Updated default value for TDC Time in Policy

Hsd-es-id: 22013466301, 22013474925
Original commit date: Thu Jul 22 12:01:17 2021 +0530
Change-Id: Ia5975e145188b64fa305f2519ec649788ab80897
Original commit hash: c8b558ffcc51272abfbe59c668fcd52e94bb3151

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: c6e31eee472d8ebc90400e1407b21815840986a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:RPE-Perform Global Reset and continue Normal Boot (vs System is Halted)

-Perform globalreset after completing all RPE actions

Hsd-es-id: 16013762073
Original commit date: Fri Jul 16 12:22:36 2021 +0530
Change-Id: Idaeb6b3e55a5ce76ee3e492c290c22f6b4f02e07
Original commit hash: fafcba1f0012fce8960ca88a45267e34a779bcfa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf

================================================================================ 
Commit: 0b84cb80f4dab9efdd4048ede17dc39d5fc2d5e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N MRC]Add spd dq/dqs data for Adl-N Lp5 ERB and RVP

Hsd-es-id: 16013676811 16012815510
Original commit date: Wed Jul 21 15:08:20 2021 +0800
Change-Id: Icb3fa4694b0073ee7c3c4f5a6acc65a83231fbc0
Original commit hash: fe410af42ca98fb0ca3038068d09692786761c8c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: b4964c8e28f844879dc04b0d5c761e9e8fa36c6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:21 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: CLK_REQ# not working on PG/TG topology with MUX solution

For the  Hybrid storage CPU feature, the clkreq condition in PCH should be updated to check for the CPU usage.

Hsd-es-id: 1509459439
Original commit date: Thu Jul 22 17:38:32 2021 +0530
Change-Id: Ifc95d3ef152e931e4d1c29df7254a8c2473a14fb
Original commit hash: 00c2df6acf0b4b0b43ef07d7745d0e7aafd4f526

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5282d1a6ed67be152fa9e60bf1b82dbe15ab1627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.128

(cherry picked from commit 0877ddf331b6b82939f5b7c4874e36febb2ad159)

Mon Jul 26 04:37:22 2021 +0000
Original commit date: Mon Jul 26 04:37:22 2021 +0000
Original commit hash: 507d51dc60dd41e3d189564493fff861ae6a78cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6825e55e593a00524fd39e43efb3904a23712177 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:13 2022 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Code improvements for software CM

Fixed coding error and follow coding rule

Hsd-es-id: 14014448301
Original commit date: Fri Jul 23 12:04:43 2021 +0800
Change-Id: Ia58708617cea2249103f85439b0858a0fd625bdb
Original commit hash: 996ced455003182affffbe662b4824ed90fb207b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 4cf4f1e6f891a148668244f14dbb9a4f91a0d8ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2307_00

Hsd-es-id: N/A
Original commit date: Sun Jul 25 08:49:55 2021 -0700
Change-Id: I82bdff2951d9b8dbf943001265a161f9cb5d4ef5
Original commit hash: 27782d091017fe11c99d1d8e9c64c915ab998847

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eb2ac3397f92c7e60849f6cbbdcddc7791889728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.127

(cherry picked from commit 0a6877df8c2f692d8a7cc8a638a01f09f7df28d2)

Sun Jul 25 12:19:11 2021 +0000
Original commit date: Sun Jul 25 12:19:11 2021 +0000
Original commit hash: 92a8fc91df8fb99e5d44cca03cdb9126e52bb990

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ccf2adcabd6620ebe72f0af0c2c861e5933b011c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509613677][ADL-S | DDR5] Remove the hook which disables SAGV when periodic retrain is enabled.

Changes:
1. Remove the hook which disables SAGV when periodic retrain is enabled.

Hsd-es-id: 1509613677
Original commit date: Wed Jul 21 14:24:50 2021 +0800
Change-Id: I82c76426a16ea64642336be86605e908565097dd
Original commit hash: 967b9fced31175047ff88583f55143ad355c6301

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: d8510f605928f7b249468f341396042d03c4d5e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:21:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jul 25 01:26:24 2021 -0700
Change-Id: Ice534e69ea49343726ce3fb5ef344ae02822c1cc
Original commit hash: 8599080d8a1be008438c3011d504d93b7718c36d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 486deed9b9d0e5cb93da093a88322ece02243c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:59 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2306_00

Hsd-es-id: N/A
Original commit date: Sat Jul 24 08:52:22 2021 -0700
Change-Id: I251a2bb8201515223b00204f0af93fd48bf8a10f
Original commit hash: e9ce1a179d8681324007fca908b1852cb416f6a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 56a3dd19f5980e1739f137f0b8971d237d83e1b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:56 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 24 01:23:12 2021 -0700
Change-Id: I57f092535586d77437aabdd70d52d4566b8227bd
Original commit hash: 034584a4b06bc79227acdca3c99e1216285bf54c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 67e491e6e773836c6b0e91999b331534de627083 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2305_00

Hsd-es-id: N/A
Original commit date: Fri Jul 23 08:50:31 2021 -0700
Change-Id: Ie672c187134c1348c3aad067bb9e82a4cbc654b2
Original commit hash: 374a97b0c6bb8c3ed10960feea5849442c395c04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b94904ec57cd8d6543dac222c2beede766c28618 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.126

(cherry picked from commit 2d562597d0f73421f69640164c89963a54980aa1)

Fri Jul 23 15:38:48 2021 +0000
Original commit date: Fri Jul 23 15:38:48 2021 +0000
Original commit hash: b70e89ff35d504d457051ae4afdb8e4edd502648

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a48a732481e170c0fafa41a98aa393aa386e5d37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:46 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014165627][ADL-P ADL-M | LP5]  Set Lp5 Vddq to 0.5v for frequency <=2400
  Set Lp5 Vddq to 0.5v for frequency <=2400
  New RcompTarget values for low vddq

Hsd-es-id: 16014165627
Original commit date: Thu Jul 22 13:15:08 2021 +0530
Change-Id: Ifc316666da32685f170a32993062206ca71716eb
Original commit hash: 4c3b084533a367868359cb7b5e8cf46623e2b55d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a6fbc4d61a82527a6bf66dff3afe6129f2cda117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M][Audio]: On-board Audio Codec config need to be changed to HDA as non-SDCA SNDW is not POR now
[ADL-P/M][Audio]: DMIC attached to HDA codec(ALC245) configuration enablement

Add option to select ALC245 verb tables.
Hda is enabled by default.
Soundwire link is disabled.
Change default value of SSID.

Hsd-es-id: 16013867625, 16014137316
Original commit date: Wed Jul 21 12:43:10 2021 +0200
Change-Id: I1204ee775c28fd979aaa05ecda3920e5c96d3997
Original commit hash: f431f1f8110a191195534722961d002e0518c8e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 6969da98867f437b1d636c04748586901edbd1c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.125

(cherry picked from commit 9d34a850424d61e294f0afd55ca81efba5f51fc4)

Fri Jul 23 13:53:11 2021 +0000
Original commit date: Fri Jul 23 13:53:11 2021 +0000
Original commit hash: a839373d5a57580afd813dc13f50bb97dee74dd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28d954d0d3ac42eb07e6d0b7522442ca36a6cd01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014170554][ADL-P ADL-M | LP5]  Enable Pi Clock gating on LP5.
     Set Below for LP5 also.
     Register                                                   POST              VAL
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable  0x1               0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable  0x1               0x0
     ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable        0x1               0x0
     The Reset default and recommend values are zero.

Hsd-es-id: 16014170554
Original commit date: Thu Jul 22 16:18:17 2021 +0530
Change-Id: Ia5219ff64dbcbfbc514a4ff28143250666a9baec
Original commit hash: 1002c48c8125a5b36a37b344edc840589f32b68d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 0606447f2111f1acf28880408e1cb2ba4bbfb517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:33 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Fix callback dispatch order for TPM events.

BIOS creates an event into the TCG log to reflect the TPM startup
locality, which can vary depending on the Boot Guard Profile and
TXT configuration.

For BIOS to properly generate the event data it needs to detect which
PCR banks are active and supported by reading the TPM's
capabilities; sending any command requires the TPM to have been
initialized.

When the Boot Guard ACM is the S-CRTM, the TPM has already
been initialized by the time BIOS begins execution and the events
would get generated accordingly regardless on when the callback function
gets executed.

If BIOS is the S-CRTM, the BIOS TPM initialization flows
need to have been executed before sending any TPM command.
To enforce this order of execution we tie the module's callback to the
gPeiTpmInitializationDonePpiGuid instead of gEfiTpmDeviceSelectedGuid.

Hsd-es-id: 16013046537
Original commit date: Wed Jul 21 17:55:48 2021 -0700
Change-Id: I2b70da2e3816f7d637d3a4a4b4d2a792ccebc855
Original commit hash: 1f1e5fa82d51d99b07751696cd252d9f15e8fe0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 14af773f8dcca674881a3304abc54eca6d0a819b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:30 2022 +0530 
-------------------------------------------------------------------------------- 
[Adl-N] Adding support for ADL-P LP5 T3 RVP with ADL-N bios

Unit Test:
Boot test on ADL-P LP5 T3 board

Hsd-es-id: NA
Original commit date: Tue Jul 20 18:45:47 2021 +0530
Change-Id: Iecb466258973026752f2435dd2226f15574fed1f
Original commit hash: 14317ca97d60f195399a1728770287a5043bccc1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlPT3Lp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: f41e54554c2cd2ce714a37196fc8f2ff05c360cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:27 2022 +0530 
-------------------------------------------------------------------------------- 
Add some board specific menu option for internal board test

Add some board specific menu option to ease internal board test

Hsd-es-id: 1509592800
Original commit date: Thu Jul 22 10:49:49 2021 +0800
Change-Id: I8638a083574cf3f6767d253459f880b2004ce45b
Original commit hash: 82230c0173e9a92c35a13cf0508cbcd59413c8cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf

================================================================================ 
Commit: c92ab21128ccf2a89544b1e8185681ca409368fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:22 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.124

(cherry picked from commit 3951405640ff52c9cb597aadff313c080b92ef4d)

Fri Jul 23 09:38:14 2021 +0000
Original commit date: Fri Jul 23 09:38:14 2021 +0000
Original commit hash: 3f1d7522089070f7225d4225b9a3ac0cb870097a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8fd3c94ebea9c87afec2e4c9426911085b005445 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:19 2022 +0530 
-------------------------------------------------------------------------------- 
Tracehub Reserved Memory allocation causes NullMemoryTestDxe to assert

Set TraceHub memory with "TESTED" attribute

Hsd-es-id: 22013418212
Original commit date: Mon Jul 12 13:47:36 2021 +0800
Change-Id: Ie54347ae3a6824301097ffad66c074407844900d
Original commit hash: 2a55a7526bbe778131db9dee37cf841d610e815e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 737092f6a4dd8643c60acc957a686dd52807f427 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 23 01:46:50 2021 -0700
Change-Id: I0fdc209deb8312dbfe9d9af007fa4eea297d96fe
Original commit hash: 7c79d9eb972a39116c2471abdf9dbe570dc94886

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8834ee5d6df7e7192dd6f1517a3cb6df85f4a4cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Platform VR POR update for WW28_2021.

Hsd-es-id: 16014024770
Original commit date: Thu Jul 22 19:50:23 2021 +0530
Change-Id: I2d0a920b17e4d0409a5ca91a5f2e6c34094ad73e
Original commit hash: deb7375ad30e6fc39568e7eb6c142dea2ef3422d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 2304c8aabb2c4fd521510935cdbae21cca5edc80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:11 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Overclocking:  Addition of OC TVB (Thermal Velocity Boost) feature. Part2

1. Align "GetNumberOfActiveBigCores" with function pointer "EFI_AP_PROCEDURE"
to provent issue.

2. 'Status' might be used uninitialized in this function "ProgramTvbThresholds".

Hsd-es-id: 22012896687
Original commit date: Fri Jul 23 09:10:03 2021 +0800
Change-Id: I1dd4f465b43ad7b1a5f059038f65b200f4ae7c94
Original commit hash: 6fd45f59cca1df725b37d08a3d1911af072713d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: b922f91c8cefbfb983fb27644e88fa3bbe2fdc3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:08 2022 +0530 
-------------------------------------------------------------------------------- 
[DMI] BIOS to change DMI L1PL to 0x4 to meet USB 3.x performance 
Hsd-es-id: 1509610528
Original commit date: Thu Jul 22 10:22:03 2021 -0700
Change-Id: I0c8aaead1eb0e063a91905289cd4f9ee58998c7a
Original commit hash: 00abc61975d3a69044c2ece649eed7dfbcf121a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 9b5c7c09f8e0b5511ee7baef2da79d018d48d9ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.123

(cherry picked from commit 56c3ecfc80d5d7e4453098c843c5d6deeab77439)

Fri Jul 23 02:02:10 2021 +0000
Original commit date: Fri Jul 23 02:02:10 2021 +0000
Original commit hash: e2b4c4566c84ae915f7c8c2317f2efa8436c9a1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 638b2accbad5102f3dc7503f43eaf119cee4e92d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:20:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509611262][ADL-S | DDR5 DDR4] Configure vdllhidaccode as 850 from 4000 and above

Changes:
1. Configure vdllhidaccode as 850 from 4000 and above by design recommendation.

Hsd-es-id: 1509611262
Original commit date: Thu Jul 22 23:48:04 2021 +0800
Change-Id: I990d9b351c4fa4d61c5a6b8744aad690e200ac8c
Original commit hash: ca7eaf8f0c8af1038fc37498830fe1066812a19e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6e52d35a4de6072aa108e3bf17caf83656a9c36c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.122

(cherry picked from commit 9357258d51655e2d29e618faf876916c9c1a6f3c)

Thu Jul 22 18:19:34 2021 +0000
Original commit date: Thu Jul 22 18:19:34 2021 +0000
Original commit hash: 382c89e141098690c510cd4b12ed4ecf4c16e452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47ef094ba929e96e588acb68cf814fd0465f93ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014508316][ADL-S | OC]Intel Dynamic Memory Boost technology Failed Training case

1. Allow any XMP profile with RMF and DMB.
2. Fix issue with DMB and the second call to MrcSetupMrcData by saving Sskpd status and passing into the function.
3. Add SaveData->DynamicMemoryBoostTrainingFailed, and check it on fast boot flow to maintain consistent DMB disable override if no configuration changes.

Hsd-es-id: 14014508316
Original commit date: Tue Jul 20 17:07:54 2021 -0700
Change-Id: I036f2a30dadfb30627828a8a95be346e3173a5cf
Original commit hash: 2ced68209fb2160aa7b5d8adb871be3aba2cef11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: b547330f548e7803af539527c72c468bfa03e770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][PCIe]AECR1G3.DCDCCTDT should be set to 0 for PCIe.

Updated the programing to be applied to all root ports.

Hsd-es-id: 16013371875
Original commit date: Mon Jul 19 12:02:32 2021 +0530
Change-Id: Id5d793e4f2274992a701475351c3e91085d606c3
Original commit hash: be0e7aa35f7554bed5f30f0bd1cc9ad9eb2420aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 97d47bdebd2ee39876f4d5f1bb36d5e5d057aefe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:45 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2304_01

Hsd-es-id: N/A
Original commit date: Thu Jul 22 08:52:02 2021 -0700
Change-Id: I1c2bd8d10d058b0f7a1b29fd4103a8fef6b123c7
Original commit hash: 05ffe8d474147272d93b825fcf49b9d20085b660

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5bb9bcb7d3fc9a91c198ea1f1e6c6bbb5ba4f20c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Fix for unknow USB device YB observed after setup TCSS xHCI Support = Disabled and plug Type-C USB to TCP3[J1F1]

Unknow USB device YB was observed after setup TCSS xHCI Support = Disabled and plug Type-C USB to TCP3.
With required fix, No YB observed after setup TCSS xHCI Support = Disabled and plug Type-C USB to TCP3

Hsd-es-id: 1509303826
Original commit date: Thu Jul 22 01:52:52 2021 -0700
Change-Id: Iff8c4b47dfe8b09abd1247fdb764a851e15d40ae
Original commit hash: 141f2ede8f26a08d4f2c678e1e6824da8bb44e0a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 5e3d4b2d8724eb8fcf71c31553a934cba62cc2fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:35 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: enable RTD3 for Foxville Lan

Power Enabled/Disabled through GPP_R_20.
Wake Enabled/Disabled through GPD_2 which should be configured as SCI Wake pin.
GPP_B_21 on DDR5 RVP and GPD_1 on DDR4 RVP is connected to LAN_DISABLE_N.

Hsd-es-id: 1509598130
Original commit date: Fri Jul 16 19:50:44 2021 +0800
Change-Id: I9cb2671c5a11777a35732706c8369ff533427721
Original commit hash: 15c12f18829e444a16e87992c8a26f67c639158c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: e1c14cbbffe5f642939098868a652e07319939ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2304_00

Hsd-es-id: N/A
Original commit date: Thu Jul 22 02:51:04 2021 -0700
Change-Id: I17563f66f7a8b7fc302ab9c072825588216efc7f
Original commit hash: 8feb805188d2bc6bb77496379fd40f6a6ed5bd89

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e744daf734194c67176996f8b227b4db50886997 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:24 2022 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/AMT: AMT_081 - Remote Secure Erase forces system into SE "Simulation" mode even when SE "Real" mode is set

Issue: Secure Erase is running in "Simulation" mode if it is triggered by PETS.
       It is because IsAmtSecureErase () condition is met before checking IsSetupSecureErase () and causes mSetupData is not initialized.
Solution: Intialize mSetupData when Secure Erase is performed.

Hsd-es-id: 22013479756
Original commit date: Thu Jul 22 10:44:31 2021 +0800
Change-Id: Ib5f8b3e4a1ed214489baca9f4a63c53af6a743f6
Original commit hash: b7530b1b07e5976a01f3d256fd466d82bf0f7c6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c

================================================================================ 
Commit: 0b3fff7d81c57960c1192d76a1092cd3ac704d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP][AEP] : Slot1 Root Port Gpios remapped to DG348 Gpios due to porting miss

Added break to prevent overriding of data.

Hsd-es-id: 16014162742
Original commit date: Thu Jul 22 12:47:29 2021 +0530
Change-Id: I61d7e99e22e01dff8f2d50393a74e8d59c9b1a6d
Original commit hash: 122e9c1ff048d33ba781621f0fbba61d99d4651d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 202710b4765febe038bf0cc3e0d262acbbe1bdec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 22 01:44:53 2021 -0700
Change-Id: I469da8cf3266429b6072714290ebd57d51c0fa5c
Original commit hash: eb9323fb5644853f365f48b068be45f9764f4dc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e84a7fd70ab78d7c9599003e393153e9c168019c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Integrate ADL-S GOP V1069
    - [GOP][ADL-S] : ZBB Static DRRS feature for ADL-S (#409)
    - [GOP][ADL-S] Vswing table update as per latest BUN (#404)

Hsd-es-id: N/A
Original commit date: Wed Jul 14 17:41:39 2021 +0530
Change-Id: I2f7a3d11af8ea5049d15a3cad554b33dd34f4632
Original commit hash: 4633d62c96de73346f683909389a5b3b6d728fb8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: f50b7d848460d69274e8d16c976bdfe903867cf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:13 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[Adl-N]: Adding gpio mapping for ADL N Lp5 Rvp"

This reverts commit 22451d1661cd6c33a0378b230a8cdd9df9edc397.

Hsd-es-id: NA
Original commit date: Tue Jul 20 04:02:01 2021 -0700
Change-Id: I0a12c1eb165d4b99b5af88297eb6715e0224eea0
Original commit hash: 9cce1eddf9cca828d4114eea38b9c3a3ca11d817

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc

================================================================================ 
Commit: 4a7df233a1f6f89058757384ef1953f5c629319c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][OC] Addition of OC TVB (Thermal Velocity Boost) feature.

If the TVB clipping is enabled (OCMB 0x18/0x19 bit 02 is zero), then show the rest of the OC TVB knobs for temperature thresholds and down bins.
Renaming TVB Ratio Clipping to Thermal Velocity Boost and changing default to Enabled.

Hsd-es-id: 22012896687
Original commit date: Thu Apr 15 15:58:34 2021 -0700
Change-Id: I97afbd7143e63b724411e8017e9de4db8f22ab96
Original commit hash: b888bfc168d3cdde55ea421b3a9f63d1fc931248

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/OcMailbox.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 86b90ef21d68ecde07cd891c196a859e41974813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:06 2022 +0530 
-------------------------------------------------------------------------------- 
PlatSamplePkg/AMT: [ADL-S][601][Automation]:SUT is getting hang at 1090 PC with FspVsWrapperSpecialPool_Release and Debug BIOS

Issue: XhciMmioBase value gets 0 if we try to access XHCI BAR address before PCI enumeration.
       It is a feature of Special Pool.
Solution: Move checking KVM port status after PCI enumeration

Hsd-es-id: 16013414269
Original commit date: Wed Jul 21 10:52:41 2021 +0800
Change-Id: I5f6c4e4982714f97720ca8ee821ae9485ad7049b
Original commit hash: c6ee9bdfc73b0867d636b9604e4f3f4fb2b01a53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 5c4a58614593f087f2ae439bd0df381ec95aa107 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:04 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Pmc\LibraryPrivate\PeiPmcPrivateLib\PeiPmcPrivateLibVer4.c BIOS to override ACRO force_on to '0'

When CS_ACRO_CRO_OVR_EN = 1, CSACRO_CRO_OVR_VAL will be driven on the FORCE_ON signal for clock source ACRO_CRO

Hsd-es-id: 14014610084
Original commit date: Wed Jul 21 12:06:29 2021 -0700
Change-Id: I48a6bec5621c5b7cc57e8b87ab6e10c08411f4a1
Original commit hash: eb8c9d72ff98b8d3a643d5b0fc78bffd60b5f672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 755fec3283893e9f4ec762196305e9406cb271ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:19:01 2022 +0530 
-------------------------------------------------------------------------------- 
IpBlock/Graphics: Update Display IOMMU values for HAW and GAW
- set GAW=39 and HAW=(MKTME_fuse_off) ? 39 : 46

Hsd-es-id: 16014085467
Original commit date: Tue Jul 13 16:35:55 2021 +0530
Change-Id: I4eaeed2145d7389c296966ecbbbac7884a3ab70a
Original commit hash: 18138d54011b4dbe42275818c96feaf0b2eef46d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 91e59cdcdcd5d26dcbd69293ace2463661437e95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Incorrect behavior when iTBT PCIe root port or iTBT DMA is disabled

1. TBT DMA controller is disable, skip all commands.
2. only iTBT is disable, commands should be executed.
3. Create iTbtInfoHob when either TBT DMA controller or iTBT rootport is enable.
4. Use TBT DMA controller disable/enable to decide SW CM mode is disable/enable.

Hsd-es-id: 1509128717
Original commit date: Thu Apr 29 16:17:03 2021 +0800
Change-Id: Ifd143a98bc1a6afce0bf24a3f880feb8529f7ef7
Original commit hash: dc1efd5ad7faedb10012f8c31377c07aefbfc7d5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 88216caeabf7f8666b751d4dad5526d36beee500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:55 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2303_00

Hsd-es-id: N/A
Original commit date: Wed Jul 21 08:49:51 2021 -0700
Change-Id: I13670c1ae67a96928d99ebc8453f7592ee672408
Original commit hash: 0cf7bad380c0219837a816dc2bbfc98dbe2583a3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f8f9f51545a56797f3c626bc28739cc4502162d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.121

(cherry picked from commit ef9f365af8c6ae1eeb074adcd722f2b78a4f42aa)

Wed Jul 21 13:19:04 2021 +0000
Original commit date: Wed Jul 21 13:19:04 2021 +0000
Original commit hash: 92464a2b90c79d414960b08d8c0bae8860eab8f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e296b6b8a4f4a0fea79b5010855a42bbe9006ae2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509605408][ADL-S | DDR5] Limit frequencies based on DIMM populations

  Limit the DDR5 DT board max freq according to the following table:
      BoardType        1R      2R
      =========       ====    ====
        1DPC            4800    4400
        2DPC (2DIMM)    3600    3600
        2DPC (1DIMM)    4000    4000

Hsd-es-id: 1509605408
Original commit date: Mon Jul 19 21:10:20 2021 +0300
Change-Id: I45e364b19de094a2f2ef4fbcaa1a4c1b44b9e7e0
Original commit hash: 9439c9b86a292fffa39e77fa3082967eb95281b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 3742d40665dcc7db840bc23742dcf91b91ae17f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jul 21 01:31:01 2021 -0700
Change-Id: I6e58a34c2d36313034e2bc69fbca3a966a68a460
Original commit hash: e1732236c1c642dda1320dd527035fa3364cb4c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 914fdc330e174d7c08c57371660886f809b94762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:39 2022 +0530 
-------------------------------------------------------------------------------- 
ADL [ADL-PCH] New ADL Platform VR POR file WW26_2021 and WW30_2021
  - Updated iRMS time for ADL S BGA, P, M Segments
  - Added BGA Support for 55/65W 4+4
  - Updated TDC time default to 1 Sec(In default case)
  - Updated POR Spec for DT Fused down 8+4 and 6+4
  - Added PD Spec support for ADL P 642.

Hsd-es-id: 22013466301, 22013474925
Original commit date: Mon Jul 19 11:55:53 2021 +0530
Change-Id: Id8052939524476570ed565c9ac66eded349a7003
Original commit hash: 98691a4abcbb065e14024471897afa9dd898e06d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: fd0eb4c54f734b574763d378487dc349be7bd002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:36 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Cpu: Debug & Release builds getting stopped at pc004F

Align function with EFI_AP_PROCEDURE, to prevent stack input order
to be broken cause unexpect system hang by memory broken

Hsd-es-id: 1509469075
Original commit date: Tue Jul 20 18:14:12 2021 +0800
Change-Id: I92ef59e6c734f240b6693a3ee29d4ee0b5257604
Original commit hash: 95895bce0eb8404433cef1fa46dd070ccc04d72d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: c1766872358c482875fd4381bcd5bf5df7c8608d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][Automation][DDR4][DDR5]:SUT is getting hang at 109A PC  with EXT_FspVsWrapperBkcVs_ DebugBuild BIOS

Add back and deprecate deleted member of MEMORY_INFO_DATA_HOB and MEMORY_INFO_DATA to preserve backward compatibility.

Hsd-es-id: 16014013993
Original commit date: Mon Jul 19 13:17:34 2021 -0700
Change-Id: I025c241c6f85a7f8a80169fc733f290c8f348e58
Original commit hash: 6c5b6b91264fb29603544ce9bdae89445fbf862a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 6ab75bc19bf1ee8f545d4dc20d3348e4610295bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2302_00

Hsd-es-id: N/A
Original commit date: Tue Jul 20 08:49:07 2021 -0700
Change-Id: I3d4291dd74f01cd31c1bb6bcc1e13bbdc5aea9ca
Original commit hash: 905579fcdda0ef2886c6a4a1a86650fb1491727d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 060a3c171cffc0f3bdec8c061fdbfc66f07d8ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:27 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.120

(cherry picked from commit dbb397dc9a42fff5afccf413a48a1d2489297766)

Tue Jul 20 15:32:21 2021 +0000
Original commit date: Tue Jul 20 15:32:21 2021 +0000
Original commit hash: 33e2df6b2411410cb8ab7cd77ac070174a5ca313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d396effcd792d86d5f98f0e4fa99190da87e8222 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014135624][ADL-P ADL-M | LP5 LP4 DDR5] Enable Write DQ DQS Retraining

Enabling the Retraining for LP5, LP4 & DDR5.

Additional Changes
Updated tMRR value to 32 for LP5 to resolve boot failures.
Update the QS SAGV Points for K0 LP5 {2400 G4, 3600 G2, 4800 G2, 5200 G2}

Hsd-es-id: 16014135624
Original commit date: Tue Jul 20 14:50:20 2021 +0530
Change-Id: I015b89146ab324d1f47593067a202e0e4e297ac8
Original commit hash: 6124cd491e4ab18a26e4aed6380596992a26dd97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 8b9250bc2989242a341958be1f9a41395a0a66e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Request to change WWAN 4G _ON, _OFF and _STA serialized

Made WWAN 4G _ON, _OFF and _STA methods serialized.

Hsd-es-id: 1509597702
Original commit date: Tue Jul 20 17:07:45 2021 +0800
Change-Id: I3bb9d496ffa96e515e9612236c4137853970d230
Original commit hash: a9ffddd442955ef6229a2063f1bc5297bfad13d2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie4GWwan.asl

================================================================================ 
Commit: b4e5e1fa694fdb4445f835ea3c77c71368522fc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] sync up ADL-P board pkg to ADL-N boardpkg.

Sync AlderLakePBoards rev0-RVP's (the ADL-P LP5/DDR5/DDR4 board IDs) code in AlderLakeNBoards.

Hsd-es-id: N/A
Original commit date: Wed Jul 14 23:39:04 2021 +0530
Change-Id: Ia5d5c9e4e1335a1c9416927854a64122ebe330cd
Original commit hash: 2ab9a126ceb6fa0282f8b2e88f951bc490b9489d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Include/AlderLakeNRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: a090cfb7c79334b8cae4f44cf072a653b7c55ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 20 01:34:21 2021 -0700
Change-Id: I366829a9a000d5898509b64ae25e29051a2e818f
Original commit hash: 3791471ee34d0cee4abc0e137c590f3bde56be45

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5ebb3d0ef2b9d1fccc16bfc72803a1a459007dff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:13 2022 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Move microcode and acm update back to bkc bios

1.Enabled ACM and microcode update in BKC bios and Res bios both.
2.Removed TopSwap control from biosguard, use bios to do TS control.
3.Fixed build ACM capsule issue.

Hsd-es-id: 1509486932
Original commit date: Fri Jul 16 15:55:55 2021 +0800
Change-Id: Icd057aa51ba70ef165ad5e0823c872fad8b6f33c
Original commit hash: 8c4264d0a56eb18127dbfb38f7839ad97166b500

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 919db2bec4e1797fcbe850555fe9781bab94e3da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2301_00

Hsd-es-id: N/A
Original commit date: Mon Jul 19 08:49:47 2021 -0700
Change-Id: Ie0aa54b007bc9871be3e0b6b549fd75cacee4faa
Original commit hash: 67466531d33d9eefe57bb03f6eb8e2ce36d5d331

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1f1474b9fcab6964771d86c82d6966cd737fcda8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][XmlCli] Copyright information updated

Updated Copyright information with Intel Confidential tag

Hsd-es-id: N/A
Original commit date: Mon Jul 12 11:55:46 2021 +0530
Change-Id: If2fac4358803c5afddafd5e7a4615088c9679693
Original commit hash: b90bd9ecdc84cd9e0cf3325616573ee4814f397d

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetupVfr.vfr

================================================================================ 
Commit: 9ba009f55a482cb117aea3548cbad4b6c17264ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:04 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch : Update Global Device IDs according to new Chap06_ADP_RegMaps_#23

Motivation : Earlier ADL PCH-S IDs were used. Latest Document has updated IDs.

Change : Updated Global Device IDs according to latest document.

Hsd-es-id: 1508501647
Original commit date: Fri Jul 16 19:08:10 2021 +0530
Change-Id: I58c35957a8dca8f8d646370b6a9dae556dd02371
Original commit hash: 34ceb3fec05b2f66b1c801bdb242cc5f49c36806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 5eb20a83f319526708f1eb5c2fc2e006988fbc01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:18:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jul 19 01:45:23 2021 -0700
Change-Id: I3572a8c6384aee0e728da0a3faec92b30d6a6c66
Original commit hash: db75a4dd5039680c5507ed0ee181457849bf6477

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 72880dd76fe576c4bb0dbe97ad702cb94d7da06a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:58 2022 +0530 
-------------------------------------------------------------------------------- 
[Adl-N]: Adding gpio mapping for ADL N Lp5 Rvp

Hsd-es-id: 16012822704
Original commit date: Mon Jun 28 09:24:38 2021 +0530
Change-Id: Ia5ba45c180113876d8e6fdd445f016fdadcec1d1
Original commit hash: 275695f5ace3d920968ed5f0416f767099dd2647

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcd.dec
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPostMem.h
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlNPreMem.dsc

================================================================================ 
Commit: 0199e39a2d3953531e1dcb14b591d1ff49bb5a37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] [LPDDR5]: Power meter solution porting

Hsd-es-id: 16013788000
Original commit date: Fri Jul 9 19:36:08 2021 +0530
Change-Id: I1d3a6ff0243cce40a3030dae9386f686477d05b4
Original commit hash: 284d0c125b64931351208aee5d355662eb3bd31f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: ca12f0429395b3d2c9b48ee4fdb5c1aa7ea2ce59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:53 2022 +0530 
-------------------------------------------------------------------------------- 
[VR] Update Platform VR POR file

BIOS must update VR Programming as per VR spec version.

Hsd-es-id: 1509417344
Original commit date: Wed Jul 14 16:30:56 2021 +0800
Change-Id: Iff7d7770b1f5b0632a5b0c63181b2a8b3ea188b4
Original commit hash: 81486522f5197fa478e3e25879677a98d8c983e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 8da65b8242dfa7e6eb7a23ff0fa37d841b21b8e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:50 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.119

(cherry picked from commit 2770ba83d9ecf2c1e387f9faff6dacdb8e8d45ac)

Mon Jul 19 05:28:15 2021 +0000
Original commit date: Mon Jul 19 05:28:15 2021 +0000
Original commit hash: f2c8e53aa3ef0eac1ec039fa4db5ad2d1bace993

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fba7ad4e4dbac51ede8d17ab42199942c4506c38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:47 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][14014591514][ADL-S][C1][S07][DDR5] mixed DIMM's on 2DPC system not booting, stuck on post code (0054)

Issue:
  With a mix of x8 and x16 DDR5 DIMMs on the same channel, MRC fails in WRVC.

Root cause:
  MRS FSM is configured incorrectly for a mixed x8/x16 case.
  This leads to last x8 device getting incorrect PDA value.
  Current code calculates device count per rank, so x8 rank gets 4 devices and x16 rank gets 2 devices.
  But if we have at least one x8 rank, then Generic MRS FSM will use 4 or 5 devices in a device loop (for all ranks), even if some ranks are x16
  Only if all ranks are x16 it will use 2 devices per loop.

Solution:
  Adjust code in MrFillPdaMrsDataDdr5 to use 4 or 5 devices in all ranks, if any rank is x8.

Hsd-es-id: 14014591514
Original commit date: Sun Jul 18 15:15:55 2021 -0700
Change-Id: I12c3ff409854fa588585ee9a7fa3b7d66c07645a
Original commit hash: 0e95e5043f5d914bafb85db785759dbd06626db7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ee7e687e57934b17933c96fe4789f39071750074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][LP4x - HSIO][DC6]SUT not entering to CS with grahics card connected.

HybridStorage Setup variable was throwing wrong value which hindered the PON flow which inturn affected  SUT to enter into Connected standby.

Hsd-es-id: 16014092593
Original commit date: Thu Jul 15 10:23:51 2021 +0530
Change-Id: Ia33bb7f293c77b452f7f2875bc09ac1afe3cf3ba
Original commit hash: a4ccd3cad6c8e037b030e66ce4a7ed4e9756f891

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 7e53174206c284304eeaec17c33f92566b8baa2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:40 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Update BIOS setup knob to support max 16 atom count.

This patch is for active Atom number changes.

Hsd-es-id: 1509429609
Original commit date: Tue Jul 13 15:26:41 2021 +0800
Change-Id: Id31c8d93bd7fd0884f24d52913022aecf7a5f96d
Original commit hash: 760b7ae6e5be2f9ac40686042bddef580689ea82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 36d90b16502e699f4ddd0f0a4f6448dc7b252d74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:38 2022 +0530 
-------------------------------------------------------------------------------- 
[VR][FVM]: IccMax data should not send to IccLimit mailbox

Hsd-es-id: 1509486077
Original commit date: Fri Jul 16 15:12:17 2021 +0800
Change-Id: If91f49fc0ebee2331b21d569d1ffbb6b7cc86fa1
Original commit hash: a48fa26efd1b01601ad2884e67c2c9774eb4979e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: f031f3414a8b70b8b90473c97d2aa9a8d41b5dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:35 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Update BIOS setup knob to support max 16 atom count.

This patch is for per-core atom disable.

Hsd-es-id: 1509429612
Original commit date: Tue Jul 13 15:27:54 2021 +0800
Change-Id: Icad88181c7774759310f04036c01a3c13eaa83a5
Original commit hash: 3c8a216680b4799e34b8a2574acbdcd5dc898a80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 2f35be291ec1c099fef934256b03d6eafbc4ba36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLM]:Porting Rtd3 changes for AdlMRvp2a sku

Hsd-es-id: 16014078640
Original commit date: Thu Jul 15 08:51:22 2021 +0530
Change-Id: Ia8c9897f238e9501d3dd11159aa9c1f433db41bf
Original commit hash: 9e9fecdb27e504dd40574d1f29830508136e5df2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: d94db8c3b48bf52abcaf8b66d75fa223df9f0926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2297_00

Hsd-es-id: N/A
Original commit date: Sun Jul 18 08:47:26 2021 -0700
Change-Id: Ic15d8ddb2e4e7ea1f8f00def800684efb9d76344
Original commit hash: d65357e1a35cd488ebd95ee6539436a4832b4f0b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f744db76b05f91cbc3db9043260fa604f0008ff6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]AECR1G3.DCDCCTDT should be set to 0 for PCIe

Updated the programing to be applied to all root ports.

Hsd-es-id: 1509224462
Original commit date: Tue Jul 13 19:33:07 2021 -0700
Change-Id: I56b03655b45d945b7169565f46bc3dd559cdd034
Original commit hash: 497ec81dfdb3a81e1c4dafdcf9f4c547090abe8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 7ddd7f5a9f707494cf7a58c3525c47425e532e14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jul 18 01:23:08 2021 -0700
Change-Id: I15fb377205a52e1306c2fb83b8aac23f2cc63963
Original commit hash: e58fd62f7f56e6a0b3b92dd549d85348b61fed64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b668907bf31ec18e057068eee98cc7f6650406b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 17 01:24:16 2021 -0700
Change-Id: Idb48a522f3da82404da7f7a842c866c971c9ef2a
Original commit hash: ef495ded22a79e60834802768fcabe70d7475c33

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f6f001e823ba4cf4c6db0d561316f38f83fe7230 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:Pmc]PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updated CPPM_CG_POL3A reg as per latest bios writers guide.

Hsd-es-id: 14014491432
Original commit date: Fri Jul 16 16:22:56 2021 -0700
Change-Id: Icb030635c7e28fe4863bf920fbd8fcfd7cf53069
Original commit hash: a78948729c97e437cb9cf8497214997b4a8bc2cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: ffa6d73b1f1b00fc613d61152f57e58b9919bf70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.118

(cherry picked from commit 3860276bd544bfed8da02501acf537b482529f03)

Sat Jul 17 00:07:49 2021 +0000
Original commit date: Sat Jul 17 00:07:49 2021 +0000
Original commit hash: a8f53f92c261fa0c9c52746497801c7e357c76d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7d01a77de83da83b0abc449a8ab98007483ee18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:13 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16013921932][ADL-P | ADL-M | LP5] MRC task Early Command Training fail on Samsung 1R

Issue:
  Readleveling fails on a specific memory modules, after fixing ECT issue

Root Cause:
  WCK leveling is not aligning WCK to CLK, specially at Gear4

Solution:
  Fix the final WCK PI trained at Gear4 considering difference in PI divider setting during and post training

Hsd-es-id: 16013921932
Original commit date: Fri Jul 16 13:39:39 2021 +0530
Change-Id: I1282936ef9d5731468a9592e9782f05a109ffc9e
Original commit hash: 06529f4fd9c2f6ca3afb122a26cfa7876ec67e63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: c3fa8adcec177af186ae309cfb091420a54977c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:11 2022 +0530 
-------------------------------------------------------------------------------- 
[DMI] BIOS to change DMI L1PL to 0x3 to meet USB 3.x performance

Hsd-es-id: 14014581339
Original commit date: Thu Jul 15 12:58:46 2021 -0700
Change-Id: I5c174b72035e793cf84bdd0d266b023ee36ebea0
Original commit hash: 212aca51405024c6bfde8c44f5f5a2819b161754

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 3df44573ec2bdf7cd8c8f27a98d20659db9e2494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.117

(cherry picked from commit 4b185392a3488ca690af408093597aeb47763b89)

Fri Jul 16 22:30:40 2021 +0000
Original commit date: Fri Jul 16 22:30:40 2021 +0000
Original commit hash: c3eef08c6b21b41a601b53b44cc3226593e37819

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cdfc3e7cbb431f200585544c73dd5bce911d19c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014085217][ADL-P ADL-M  | LP4 LP5 DDR4 DDR5][Add support for L0 and R0]

Added support for L0 and R0.
ADL-P L0 CPUID and ADL-P/M R0 CPUID
      L0: 0x906A3
      R0: 0x906A4

Register changes for L0:
Register                  Field                   Change
----------------------------------------------------------------------------------------
MCMISCS_SPINEGATING       dopgatingDis            New, Repurposed spare[0]
MCMISCS_SPINEGATING       ddr5dopgatingDis        New, Repurposed spare[1]
DDRSCRAM_CR_DDRLASTCR     StaticSouthSpineGateEn  New, Repurposed spare[0]

L0 Power-On Safe setting
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.spare[0]=1;         // DOP gating disabled
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.spare[1]=1;         // DDR5 DOP gating disabled
 MCMISCS_SPINEGATING_0_0_0_MCHBAR.enablespinegate=0;  // Spine gating disabled
 DDRSCRAM_CR_DDRLASTCR_0_0_0_MCHBAR.spare[0]=0        // Static south spine gating disabled

Added MCMISCS_SPINEGATING to save/restore table.
Additional change:
 Use formula for CompDllWl.vctldaccode = (((DataRate > f5200) ? 750 : 650) * 4 * 512) / Inputs->VccIomV / 5;

Hsd-es-id: 16014085217
Original commit date: Thu Jul 15 22:45:17 2021 +0530
Change-Id: I7ca0c3b3a457ce0221d3776665d9434be13bbb00
Original commit hash: 020193cada5cba1f6664b4753348b92ad6833360

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 44665a94600272cea5f890bf323a14950363bdb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:17:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2295_00

Hsd-es-id: N/A
Original commit date: Fri Jul 16 08:47:31 2021 -0700
Change-Id: Iebf2d4420f68af0e7a746b6db30cdc4d42d11fea
Original commit hash: ecf9629de70fe6d410e51e93caa0c6e2acffb893

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c170d1b53c187e2695f6f9b8eed13eb0725dfe69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:56 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] PEG display is not being set as Primary display instead it enables IGD as Primary display

Hsd-es-id: 22013373128
Original commit date: Fri Jul 9 15:58:08 2021 +0530
Change-Id: I76cac99ebc76e6bb8f4adfaf2b81456e288cbc5e
Original commit hash: fd827357323ad91faf759e6ab67eb908f51f5934

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: ed1895880ccb1e55945d64b8d15633550af6baa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] BIOS to send right Timer Mode to EC
  BIOS is supposed to send 4 counters(Timer Modes) as:
  0x00, 0x01 , 0x02, 0x03, instead BIOS is sending 0x00, 0x01, 0x10, 0x11

Hsd-es-id: 16014089391
Original commit date: Fri Jul 16 12:48:41 2021 +0530
Change-Id: If4efc819cc62816a7c45958a60a0a89e819c1d8f
Original commit hash: 5dc6d1c6e8c42780d69a830e4812a4c4e2b837b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: d7973cc34e2e813f64145907be29607abc3eaf91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 16 01:34:38 2021 -0700
Change-Id: I294a10854d99f9bc3ead5cb7ab63883db9d04aa9
Original commit hash: a81a0ffce589c803d3f3b5361f80db72364f0cac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f57d9a46a60da55235fadb3d1e6aa0131562dc1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:45 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:PCIe: Incorrect register polling for Lane Reversal status

This change fixes a bug on polling wrong register for LR (Lane Reversal) bit.
From SIP17 this bit is moved from PCIEDBG to STRPFUSECFG register.
It's a merge of I9bd67b2e53d8903dfcdc0ce81aabb8c7a85a0a21.

Hsd-es-id: 18017124240
Original commit date: Mon Jul 12 11:41:41 2021 +0200
Change-Id: Iebe8fd32949be7a9bb363f1509e85b4f74126d69
Original commit hash: 3c9119e18c07d6d088486554c2bae5c204d03f0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: f6c9960eedecbe6cb5a2c0b4a191d17c55a5a854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:40 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial FSP header

Hsd-es-id: 16014081521
Original commit date: Fri Jul 16 10:08:22 2021 +0530
Change-Id: I07b9292aeefa1f4b543364c7cff8bcf4f377d876
Original commit hash: 0dc4bebae905f8c12aa64dd66b6e2d8d7d3ed150

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: a5ed799f5d65d4261bd4e0c031af1d8908812a76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:37 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.116

(cherry picked from commit 550347f735320973d6b66fa735a8b02d9262898e)

Fri Jul 16 05:01:26 2021 +0000
Original commit date: Fri Jul 16 05:01:26 2021 +0000
Original commit hash: 3886663c2bcc773c9acf9e852a2650981d8a00a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24a88f185414c6ba3854717a2c59318684d0cd4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014578278][ADL-S | DDR5] Add DIMM ODT Training support for asymmetrical config

Current DDR5 DIMM ODT algorithm requires that both MC's will have 2DPC population.
This change enables DIMM ODT training in mixed config - when one MC has 2DPC (1R-1R or 2R-2R), and another MC has 1DPC population.
The 1DPC-populated controller won't be trained, only the 2DPC one will be trained.

Additional change:
 - DDR5 JWL: increase fine sweep range as some DRAMs require longer sweep.

Hsd-es-id: 14014578278
Original commit date: Sun Jun 13 16:21:05 2021 +0300
Change-Id: I4a2326cf85720b1f162aeb3b81a92ce55ea0aae6
Original commit hash: 9ea9c98ebe09139a316d14a35526efd89517cbf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: d85153337e556c6b349cfba771feff58a0d6e94c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.115

(cherry picked from commit 64885bcf4c421a79df7b9a5a8595f724117b0629)

Fri Jul 16 03:42:00 2021 +0000
Original commit date: Fri Jul 16 03:42:00 2021 +0000
Original commit hash: 3e5fd2bbb775706974f61e71c362ca2ba63304dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b75d589b6e8aa96adbd5c3a5ab87b5f86b89fb27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014568526][ADL-S | DDR4 DDR5][Configure VccDll to 750 from 4000 and up]

Per DE recommendation, set DllCompVdllCtrl.dllcomp_cmn_vdlltargdaccode to 750 at 4000 and above.

Additional change:
 - Remove hard-coded RMTBIT = 0 in MemoryInit.c, so that it can be controlled from input policy.

Hsd-es-id: 14014568526
Original commit date: Thu Jul 15 17:09:28 2021 -0700
Change-Id: Idd747404dc71e692be869981b6b10eb9f1a731d4
Original commit hash: e6625dec5b9653fd92b881b4d93b2947a888bf75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e8345a798a655c1b6b04e1d81c38f249fbd04eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:25 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.114

(cherry picked from commit 4ce055c0f3e65804240592ff8c83c7d4bd73c852)

Fri Jul 16 02:11:23 2021 +0000
Original commit date: Fri Jul 16 02:11:23 2021 +0000
Original commit hash: ed65a17581324e9db876fcb230735e8cd56e78bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01fec88c394a20f95c3790c123ed85cbffe14ec6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][1509375276][ADL | DDR5] Use new formula to calculate nCK

[Title]
Use new formula to calculate nCK

[Issue/Feature Description]
DDR5 SPD Release 0.9 Beta Level 26 and XMP3.0 Revision 1.1
define new formula for calculating various nCK. The correction
is 0.30%.

[Resolution]
Change function PicoSecondsToClocks to follow the new spec.

In addition, change a few BIOS menu option help strings around
voltage.

[Impacted Platform]
ADL DDR5 non-OC and OC.

Hsd-es-id: 1509375276
Original commit date: Thu Jun 24 18:56:02 2021 +0800
Change-Id: I468e1081d91b7a3484a9c29c0198d7d4cc2ec91d
Original commit hash: 4125077f78d320c560c965c1905fec0c61d68666

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 517169c736fb6d9a626ba9ff3f9f47f07c1dcfa0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.113

(cherry picked from commit 8ba4986885dc6510048a1d44c1275fed8de33c8e)

Thu Jul 15 17:36:47 2021 +0000
Original commit date: Thu Jul 15 17:36:47 2021 +0000
Original commit hash: 3133ca9851f24d1b02b75b5a0a5b313f300be154

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c1239ef7c6844dca3f667166ac64821bf4e8d7ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16013343386][ADL-M ADL-P | LP4] Incorrect Timing Registers Programming

Issue:
    LPDDR4 timing values tFAW, tREFI, tWRPRE, tRRD, tWRPDEN and tXPdll are programmed with incorrect values

Root cause:
    These LPDDR4 timing values are using an incorrect formula

Change:
    Update LPDDR4 timing formulas to match JEDEC spec values
 - LPDDR4:   tFAW spec is 30ns for 4267, 40ns for all other speeds
 - LPDDR4:   tRRD: max(7.5ns, 4nCK) for 4267, and max(10ns, 4nCK) for other speeds
 - LPDDR4:   tWRPDEN: add missing tDQSS_max + tDQS2DQ_max
 - LPDDR4/5: tXPDLL: use tXP value
Additional change:
 - Remove unused TGL code: MrcVccDLLBypassTraining

Hsd-es-id: 16013343386
Original commit date: Mon Apr 5 16:26:32 2021 +0530
Change-Id: I193ee136042c16bd8ded25f7bc92978a083e491b
Original commit hash: a4ea9788e11f0f4a5dc659b04ae178e9b0a9d253

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: e63011d7f0e9b1b7d137a056e8c0348d51d23c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2294_00

Hsd-es-id: N/A
Original commit date: Thu Jul 15 08:48:58 2021 -0700
Change-Id: I9b5716a48b256b5d80f40c8db68277f7b9ebe941
Original commit hash: c364be96d07f38fcdc0e067a3a1a4f1c1668ef82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4abeff694a04ac9c47933c25150f72dd5c2c045f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:RPE-Perform Global Reset and continue Normal Boot

- Perform systemreset after completing all RPE actions

Hsd-es-id: 16013762073
Original commit date: Wed Jul 7 13:09:28 2021 +0530
Change-Id: I7d8c39c74fe4498c9940eddd7e1530247ef03540
Original commit hash: 00355be84d8b087ccfc7923fbecac3f844d51cec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: ca2b73575463e3ff491e6b05de26c5df0aeb9eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:16:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 15 01:38:57 2021 -0700
Change-Id: I8c261d46fa2ec8d845f286e13fc04c0305f16352
Original commit hash: 3b838a83e7f9de870b6f719c6d440fef2aed59b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 633041091e0dc445a853b18af9cf848f4b8762ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:59 2022 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x00000009
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Thu Jul 15 14:58:16 2021 +0800
Change-Id: Ifb9dff17b9c35ff1e4d057d31576c15ecd378e59
Original commit hash: d6d0a1fffbadfac5227cff4fca2ff87bf39fa8dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: aba64cbb037215a326792e87efdc5b75cc1674f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.112

(cherry picked from commit 9a36b1e48dab0208ef7e8173ab6784be9dfe7579)

Thu Jul 15 07:06:44 2021 +0000
Original commit date: Thu Jul 15 07:06:44 2021 +0000
Original commit hash: 1bf6c62ec63bc2a8ce8372c983b48f81cd86151d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85bc3ea678e3a99af26e6e77c828426141a90627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014047165][ADLN|DDR5 LP5] IBECC: Enable Range0 when in Mode 2

Issue:
When IBECC is enabled for complete memory using
IBECC_CONTROL_0_0_0_MCHBAR/OPERATION_MODE =2, Read ECC Cache is not
automatically enabled to complete memory as well.
Instead, it is remaining enabled only for defined
ECC regions (IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR).

Solution:
Define complete memory in IBECC ranges
IBECC_PROTECT_ADDR_RANGE_i_0_0_0_MCHBAR

Note:
This patch only applies to ADLN. Please remove ADLN checking
if approved for other ADL skus.

Hsd-es-id: 16014047165
Original commit date: Fri Jul 9 17:34:56 2021 +0800
Change-Id: I38836429fd3bb85b5d8c4aba9b8a3d1a9daf4262
Original commit hash: b94e284ac8205c8fc0a9364d03ce4c181303d1ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 72660d560d3d725abce592ca737b893a9743edbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:50 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SerialIo:  Add support for I2C6  in LPSS

1.Setting GPPRVRW4 to select the gpio in LPSS.
2. Removing  Pin Mux policy for I2C4
3. Adding GPIO mapping for I2C6

Hsd-es-id: 16013995640
Original commit date: Wed Jul 14 16:59:08 2021 +0530
Change-Id: I2e7850327dfa024a8e830bccbc3b946e77dee26f
Original commit hash: 5c438e9dac370e5cfe02973d5fc5120f4786f97c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 4738e9cdbcd5996caf06d2d9213ec805796a6606 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:47 2022 +0530 
-------------------------------------------------------------------------------- 
VCCIN_AUX power connot turn off when enter Modern Standby

Provided a setup option allowing customers to skip FIVR configuration

Hsd-es-id: 14014250697
Original commit date: Wed Jun 30 14:25:45 2021 -0700
Change-Id: I65ccaff4bb972ed0f4ba8a039fc78a2a08de0392
Original commit hash: 9c4b287c7afda95eb16bb76b4de2495af63984db

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 05d9ac34e06ef47380bf7f36d705e01680526355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][RVP]: Fix for AuxOri value after enabling AuxOriOverride in BIOS setup menu on ADL-P LP5 RVP.

With the "AuxOriOverride" option enabled,  UpdatePeiSaPolicyBoardConfig - AuxOri is 0x0054.
With the required fix, getting expected values i.e  0x0010.

Hsd-es-id: 1509427561
Original commit date: Tue Jul 13 05:42:07 2021 -0700
Change-Id: I1cd52a781e89bda20d0465b074d174681a494bbd
Original commit hash: 4c866a7a18863970c8a612348ec3f22246c39d9c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c

================================================================================ 
Commit: abf0635cd254749a2c071dd8540394e79e2d2928 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:41 2022 +0530 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/PMC:  PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updating the CPPM register with recommended value.

Hsd-es-id: 14014562546
Original commit date: Wed Jul 14 10:38:08 2021 -0700
Change-Id: I3fb02f6f6a38e6de47bd91341a70da9208b37c0f
Original commit hash: cd5365a099baf606cea3f9e38101ba7d60d3ffc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 917c6d29247d4b702c7c9aa1f595dc62bcf8ca17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:38 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Switichng from NDE to LTR on xHCI

This change switches xHCI using v19.0 USB IP from NDE to LTR.
Changes include:
  * L0 LTV value is updated from 38us to 44us.

Hsd-es-id: 1509472327
Original commit date: Wed Jul 14 09:40:34 2021 -0700
Change-Id: I777fc4c568f69dd50fd352e5fcaffd4cb57613b8
Original commit hash: c0525a4f22a88361766fa18d09cdbf6b46644324

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 966f0d3b8a574f002d668646c89259ad19344dbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:33 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-S:SBGA RVP DG2 Hot Plug Detect support for D3cold

RTD3:
D3 Entry: Force Enable Wake GPIO. As OS will not call _DSW method,
because this device is not wake capable.
SCI Handler: Notify the RP with 0x00 to notify OS about bus check.
Device check will not work as this device is not wake capable
and no _PRW method is exposed for same.
D3 Exit: Disable Wake GPIO. Optional as It will be disable by
SCI Handler.

S0ix: DG2 should not be wake capable from S0ix.
Entry: Disable Wake GPIO and also don't allow to enable wake GPIO
in D3 entry of RP which is called during S0ix entry.
Exit: Allow to Enable wake GPIO in D3 entry of RP which is called
after S0ix Exit.

Sx: DG2 should not be wake capable from Sx.
Entry: Disable Wake GPIO
Exit: No Specific flow required to enable/disable wake support
for PCIE RP.

Hsd-es-id: 1509417167
Original commit date: Mon Jul 5 16:39:29 2021 +0800
Change-Id: I9f394418652ac001a012d01fffd7b4a0fb15926a
Original commit hash: 4934214f546fb3be19a51f779553a39430553079

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 4f8cc328a22b741a4903864c82d2fb2452e12164 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:30 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-S: Fix USB OC mapping error

Update USB OC mapping table of UDIMM & SODIMM RVPs.
Change port number in comment to coincide with document.

Hsd-es-id: N/A
Original commit date: Fri Jul 2 13:09:10 2021 +0800
Change-Id: I202567ac6307d9278f8d9b144c6254c561c2b556
Original commit hash: 7dd2880ebdf420008d458d2a2754aaa9bce4e9f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 12dc9cd4e44326ad7e6fecf3de92bc4367f8702f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:27 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Standalone CSME FW Update for different GUID

[Description]
To differentiate ME SKU/generation using different GUID.
Drop the support on using hardware instance method to identify.
Prevent the CSME update trigger from OS would cause unexpected issue.
To do the code sync from TGL to ADL

[Change]
1. Generate the four GUIDs for ADL.
   - Lp_Cons : 23192307-d667-4bdf-af1a-6059db171246
   - H-Cons  : 7aa69739-8f78-41cb-bf44-854e2cb516bd
   - Lp-Corp : 4e78ce68-5389-4a95-bf10-e3568c30caf8
   - H-Corp  : 347efe23-9f9a-4b26-b4db-e2414872dd14
2. Drop the support on CSME hardware instance
3. Update the copyright year to 2021.

[Impacted Platforms]
ADL

Hsd-es-id: 16011841522
Original commit date: Wed Jul 14 10:10:49 2021 +0800
Change-Id: I40d60fa253079ac11721bac43015eef4eb14f47b
Original commit hash: 896382d33cbd00785cdba76f3c2788dc753f6a46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 8a0f336989e388c3346473a3a63fff32bb325c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.111

(cherry picked from commit 1fce153ea65d106ac74caed3f0037bf9eed1f553)

Thu Jul 15 00:08:53 2021 +0000
Original commit date: Thu Jul 15 00:08:53 2021 +0000
Original commit hash: 4183c3fa72e8e8d5b446d3226873b029e1ca69ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b243609fb75b312ae90c03d4d788f758a3f2d15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014056542][ADL-M ADL-P | LP5] Turnaround Timing optimization from +6 to +2 in Gear2

Reduce TAT delta on LP5 Gear2 from +6 to +2

Hsd-es-id: 16014056542
Original commit date: Thu Jul 8 20:38:29 2021 +0530
Change-Id: I314edbf07db8a4a2cc5c0a7e01c80674c574a29d
Original commit hash: 408146dbc3431afc3301adabd6ff5a305b4cc08f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: b300a3517d81c0b0725aa63ec243d0fc855fd5a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.110

(cherry picked from commit 233ce922930f06547843c25569ed6a4b670d2258)

Wed Jul 14 23:10:09 2021 +0000
Original commit date: Wed Jul 14 23:10:09 2021 +0000
Original commit hash: 0a204a4440b7eb4b60f6061379b93591bfc8eae5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 685e52854ec49612cd343d8dc98cdc98257bfe37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014566816][ADL][Enable periodic CLK compensation]

Enable periodic clock comps on steppings above A0/B0/J0:
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkdn=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.en_clkup=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.scompclk=0x1
    ddrphy_comp_ddrcomp_cr_fsmskipctrl.vsshiffclk=0x1

Set Comp sync enable at the end of Init in Seq3
    ddrccc_cr_comp2.ccctx_rgrp3_compupdtsyncen=0x1
    ddrccc_cr_comp2.ccctx_rgrp4_compupdtsyncen=0x1

Hsd-es-id: 14014566816
Original commit date: Wed Jun 23 14:33:36 2021 -0700
Change-Id: Icbe6326c833755bdf4e47e63e40b9ea6cbeb3357
Original commit hash: b64f36e1d3d0855ecfe2c4557465e7ae38b056d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 45716ce6ed683adf72890e3d193b8498d89ce4cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:12 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.109

(cherry picked from commit 07341b40fc21f8714c9456bfbceadcb7e1afba63)

Wed Jul 14 21:34:27 2021 +0000
Original commit date: Wed Jul 14 21:34:27 2021 +0000
Original commit hash: 30afe54e137197bf93ab829b0a0a78fcd7e3ba22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f9028c003a32e6d088bdebb03c21c9975199e21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16013516123][ADL-M ADL-P | LP4 LP5 DDR5] RTL enabling for G4

Add Gear4 support to RoundTrip Latency optimization step.
Updated GetSet HAL for RxFifoRdEnFlybyDelay for Gear4.
Skip ClkShift when non-zero RT guardband is applied in Gear2/Gear4, as this guardband is big enough.

Hsd-es-id: 16013516123
Original commit date: Tue Jun 8 16:20:25 2021 +0530
Change-Id: I730eb19001a62ab70221565c0d42a6d1aae72fa9
Original commit hash: 327033c9e9355bb12727d05297e68b6c40f0afcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: f665022f4f122445e4416a37187206bc097aa37b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2293_00

Hsd-es-id: N/A
Original commit date: Wed Jul 14 08:50:52 2021 -0700
Change-Id: Ic74718173b04062ae35198dc0e5fbe5437411e67
Original commit hash: 54999e7ac0bc51a093d2eae20f9948c51285a29a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fdc7a01a897d9080499119c627c34f7cff154490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:15:02 2022 +0530 
-------------------------------------------------------------------------------- 
PSi3Enable Psi4Enable are skipped if Psi1Threshold Psi1Threshold Psi2Threshold Psi3Threshold are 0
 - PS3 and PS4 can be enable when PS thresholds are 0
 - PS3 threshold should be 0 when PS3 Enable is 0
 - Updated the default value of VccInAux

Hsd-es-id: 1308901624
Original commit date: Tue Jul 13 11:23:21 2021 +0530
Change-Id: I0ba3f0a6d7040724d5a94ff1214e1fce7e999366
Original commit hash: 574fcca7def67b5791a9ee4cd375b83b822c3d48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: eb72091ff15b625e7deaea7f6f8332124f7cc90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jul 14 01:28:11 2021 -0700
Change-Id: I0916b7ac584fd132e4eadc3e282b580d7b330b82
Original commit hash: 419aff460442b6efa508ca64eb88c56aaaaa118b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2916b396eaf2848adf35bef855c7c1c59d6f40d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] when S3 resuming MemoryInfo Hob is not present
    - when the Hob is not found dont assert, instead print the error message

Hsd-es-id: 1509464274
Original commit date: Wed Jul 14 12:52:21 2021 +0530
Change-Id: I41700bdba39b886d22dd82b0245c98063211ad55
Original commit hash: a72a5cf7ef1be9af0ed40e7b9170c4302a308ab6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c

================================================================================ 
Commit: af2a2cfba8d2c799495bc0bb6703f3b5e5ae2c3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:Updating comments for PG3 Issue

Hsd-es-id: 16012857533
Original commit date: Tue Jul 13 08:56:22 2021 +0530
Change-Id: I39a08f0b127cd49632db95377c3acfb89266e31e
Original commit hash: 0ae30ea6a9c372a14dd91c128738b1868c3124da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 5e1336bc86664e3bac59be497da7d5db2fabd60f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:47 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2292_00

Hsd-es-id: N/A
Original commit date: Tue Jul 13 08:51:44 2021 -0700
Change-Id: I24a791bd3be4b68db0ec685c8a58f8418119277c
Original commit hash: 6c6b9211a795dc7e6b59bf6605be50740db579e2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ad4f335e5bcd44fb0f5d5a20e6c88ec11f1c0b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLS] Fix issue with wake GPIO on Onboard Maple ridge

Create onboard Maple Ridge GPIO PCD.
Update board config with new PCD.
Update _PRW method for use of Maple Ridge wake GPIO.

Hsd-es-id: 1509463819
Original commit date: Thu Jul 8 20:14:24 2021 +0800
Change-Id: I5fff3bc1bfaa52270e65496c2066cd7a0befe0e5
Original commit hash: ec628dd67955aa057e4e096b41ddea92767463fd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 4341274ce5ba9bd59b9bf72851b29d18ea31d981 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] [K0][Q0][J0] - LTR enable bit is not prgrammed when booting to win NDA and later on preform hotplug event

Hsd-es-id: 16014051937
Original commit date: Fri Jul 9 15:36:32 2021 +0530
Change-Id: Id41ada775835a05a6dc9055ecf0329630d599b78
Original commit hash: 8ba953c433aae4360744d2b353c04b390e3c8a2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: 1ffcc1c61ba1f3092d158c16d0018185d2ec639e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:36 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 13 02:07:30 2021 -0700
Change-Id: I7fc896791468d9454b4450ba050cd43b279c81f5
Original commit hash: a09d14ecf5b5c78237d291096b546b05600694d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 87ea9e560a0dab8b0aed405636f35cca3d9f6e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL N] Adding USB OC mapping for ADL-N Lp5 Rvp Board.

Hsd-es-id: 16013619981
Original commit date: Mon Jun 28 17:38:36 2021 +0530
Change-Id: I776ed846e78ed5aca6e5939a9f485f638e3b97de
Original commit hash: 88dc0f3be3ca7d43742c490582485956f00846dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf

================================================================================ 
Commit: 175ee3b871bec20e8d2273aa1f9971861fcdf1c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.108

(cherry picked from commit 045c98b7186dca05a7e13309e37d744f18d70a56)

Tue Jul 13 08:01:43 2021 +0000
Original commit date: Tue Jul 13 08:01:43 2021 +0000
Original commit hash: d59a8d25317a5755cc3fb3aeb01cd184bcb14069

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 39389294152c5cf5dae3fb6a3cb5667af8862eea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:27 2022 +0530 
-------------------------------------------------------------------------------- 
NVMe based recovery: integrate RST new Protocol into NVMe based recovery.

Under VMD mode, bios is not able to get each device BDF and capabilities.
RST provide an new protocol to get this under VMD mode, this patch integrate
this change, also fixed one small issue.
Port number is an fixed value for each slot, on this RVP, the port number is 13.
So, this patch will compare with the PCD preset port number to decide this is
an right slot for image write.

Hsd-es-id: 1509460151
Original commit date: Mon Jun 28 15:52:44 2021 +0800
Change-Id: I8bd4b9bc2d08f1c27b60e5a743dce979a2395056
Original commit hash: 6ddc597def5b902027ac98ae732a8f117cb2cc31

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 61486eaed17fa88ca6d92fb551d896b15431b560 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:22 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: CLK_REQ# not working on PG/TG topology with MUX solution

For the  Hybrid storage CPU feature, the clkreq condition in PCH should be updated to check for the CPU usage.

Hsd-es-id: 1509459439
Original commit date: Fri Jul 9 18:48:09 2021 +0530
Change-Id: I1e20988ffa9ec84b7500df91c4ede1474b2178ba
Original commit hash: 449e5e41821a8574508e466e9cf30d7a28a946fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 75e4c2f2baf714a4d69aea30421ef5ed1f728766 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.107

(cherry picked from commit f29e8ec5d01b31fa47439092fdeba6b3c4e820c3)

Tue Jul 13 05:00:09 2021 +0000
Original commit date: Tue Jul 13 05:00:09 2021 +0000
Original commit hash: 0129d0824088b28d61b55fa02870c868cfc5ef03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c1a1142f6e96633413332c24e1b00a9e59e61ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16013311309][ADL][MC] transition to non-normal mode can result in a valid command w/o CA driven

Before transitioning to non-normal mode - set the clock Cbit
sched_third_cbit_0_0_0_mchbar.dis_scheds_clk_gate

Additional change:
 - Set SSKPD_PCU_SKPD_MRC_RUNNING after MrcSetupMrcData, otherwise it breaks DynamicMemoryBoost feature.

Hsd-es-id: 16013311309
Original commit date: Wed Jun 30 10:16:09 2021 +0530
Change-Id: I3f6d0c08ceb49fc3857394ac099056bc6b8cb756
Original commit hash: 260333b4f1ce410cadb85b8031ddeb7ffa757314

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: df483719af0dbdf97f314c1d9765d79c2eab0b5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][J0][Overclocking] Setting Favored core (per core ratio override) does not change ratio in windows.

Added ADL-P to support per core ratio oevrride functionality.

Hsd-es-id: 14014542073
Original commit date: Mon Jul 12 11:25:38 2021 -0700
Change-Id: I8c01c5a301928d567fb74ea945f032e0e78957d5
Original commit hash: 2ce38cff9066607fb6c2c278150b5b10f2e5bd9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 20ded882e2c0ce4766ed6ef89865395ad494005d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.106

(cherry picked from commit bf43056c1dd264986da3e8c3343ab449bd575fc9)

Mon Jul 12 22:07:31 2021 +0000
Original commit date: Mon Jul 12 22:07:31 2021 +0000
Original commit hash: d10eb2e5c444720704e6e225dbd8bc76fb18a9a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75982fee2fbfd789cb9d6ac4cf8106aa1c903c92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:08 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16013921932] [ADL-P ADL-M | LP5] MRC task Early Command Training failure on 1R

Issue reported by PPV team on failure certain DRAMs.
Issue is root caused to LPFrequency Switch which was causing MR Commands failure.
Disabled the LPFrequency Switch feature in LP5.

Hsd-es-id: 16013921932
Original commit date: Tue Jul 6 17:21:16 2021 +0530
Change-Id: I3d759a8b9a29826b19eda97df684764e3ca74e6c
Original commit hash: f397674f2c3330f5bc859d03ad2b96ce553c6da1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7b92032570f6f66419f040135d67903263f566cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:14:02 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2291_00

Hsd-es-id: N/A
Original commit date: Mon Jul 12 08:49:16 2021 -0700
Change-Id: I0585ab14e67b9987de1b4a40ea8df8ec52a3c5af
Original commit hash: 4ab97d9283be993427029c4d1d8153d2a6788fed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 62a24fa890451a096bad80384e103dc90c793e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:57 2022 +0530 
-------------------------------------------------------------------------------- 
ADL-S: Initialize PCIE slot's Power and Reset pin as ACPI mode

The change aims to address [Concurrency] PCIe storage devices getting
dropped with VMD enabled while running S3/S4 test. Issue is related to flow
sequence of S3/S4. Looks at following flow to see Why issue (unexpected link
drop after S3/S4 resume) happen in vmd case, but not happen in non-vmd case

VMD case flow
1) VMD driver puts SPA, SPC and SPG in D3hot
2) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
3) GPIO LPSS driver initiates context save
4) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
5) S4 entry completed
6) S4 resume
7) VMD driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved after _POFF for SPA, SPC and SPG the restored state
for these controllers is _POFF leading to link down

Non VMD case flow:
1) GPIO LPSS driver initiates context save
2) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
3) Inbox driver puts SPA, SPC and SPG in D3hot
4) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
5) S4 entry completed
6) S4 resume
7) Inbox driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved ahead of  _POFF for SPA, SPC and SPG the restored state
for these controllers is _PON which won't lead to link down

Solution is to change PWEN# and PERST# mode from driver mode to ACPI mode.
As GPIO driver will only save and restore the pins configured as GPIO driver mode.

Hsd-es-id: 1509460679
Original commit date: Thu Jul 1 13:34:36 2021 +0800
Change-Id: Ia7a85fd404bc4a616323ab2becccf71183800e6a
Original commit hash: cd5886ac69691f902440b6185d51c9b16915dca1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: b5f1cefa5fb86e923703783d975a9df7646a70e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.105

(cherry picked from commit 299d7333acb124216b3bda57519b08064921efe8)

Mon Jul 12 09:10:37 2021 +0000
Original commit date: Mon Jul 12 09:10:37 2021 +0000
Original commit hash: fe10b5a52199832174fd97d9dd2f8a6bfb624ae3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3708e7e25a6378fde83e35046d2645b8050a5fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:49 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][16014048018][ADL-P ADL-M | LP5]Disable Pi Clock gating on LP5
  Dyanamic Pi Clock Gating Enable Causing IBECC error on LP5
  Disable Pi Clock gating on LP5 using below settings
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:cavalidpigatedisable  0x1
  ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:ckeidlepigatedisable  0x1
  Ch2ccc_ddrccc_cr_ddrcrcccclkcontrols:clkgatedisable        0x1

Hsd-es-id: 16014048018
Original commit date: Mon Jul 12 12:28:26 2021 +0530
Change-Id: I18983876c98e6d60fad4be8b85eebd48bb68d0bf
Original commit hash: bd45d8024ff0b18cdc32661b02aeba8045fd7ff5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 89d76361d766d61ebb2fda2e654e8ec621316179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:46 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jul 12 01:47:00 2021 -0700
Change-Id: Ifad03484544adf0e1e13a919385fdd31c01e7cf9
Original commit hash: fb00231de4e9a43f7c926373631081c6c81bd97f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eeb3c158b11bfe9bb456d8111e5c6f0111a731ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:43 2022 +0530 
-------------------------------------------------------------------------------- 
Allow switching AMT support from onboard 1Gb LAN to discrete Foxville 2.5Gb LAN through BIOS

Solution: Add new AMT setup item to control the LAN interface.

Hsd-es-id: 1509248464
Original commit date: Mon May 31 15:47:19 2021 +0800
Change-Id: I5d8a241bb7eed2d6a4a4789de104099b9a23d430
Original commit hash: 2edd3d24180ca7198fb39765d8f26e794bfba86a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: c278f57e65b8e06dd2eb4cf00265dfa4f2336904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:40 2022 +0530 
-------------------------------------------------------------------------------- 
Chasm Falls: Handle corner case for res bios update to bkc bios

When this happen, there is no need to perform backup operation for this update.
So clear the progress status in bios and continue boot.

Hsd-es-id: 16013922414
Original commit date: Fri Jul 9 08:57:18 2021 +0800
Change-Id: I06039d7965a2d26d646ffd6e91c148de7a8414c2
Original commit hash: 3d335da570d2d9370114ea8fdbac05bf4b2400a0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: f2ee50a79fe6a89c4c5da076a6dee097494f30d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLM]:Porting _PRW changes for WWAN device

Hsd-es-id: 16014043420
Original commit date: Mon Jul 12 09:51:20 2021 +0530
Change-Id: Ic75ed2d658076dad97ca323f3d795142221f8ddc
Original commit hash: d808ad2c0dc7ef63d716eef3d4eb80e509ad5413

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: 9da284bfb279c61d1f6b69380508650784a4f863 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.104

(cherry picked from commit 6edcc600858ef515c52988c2e41f7975a5ca19c4)

Mon Jul 12 06:35:29 2021 +0000
Original commit date: Mon Jul 12 06:35:29 2021 +0000
Original commit hash: 55ccd17bcf45308d868a7afc9964911e771abfb3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52a62268274baa60c77acf81db1b35dfc23564e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:32 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][16014044820][ADL_P][J0|Q0|K0][LPDDR5]MRC task Wck training Fail on 4800G4 2R

  Early Command Training command pi code was converging to wrong value on x8 mode dram devices

  Additional changes
  -- ReadMpr training hangs at 5200 frequency on some parts, due to credit issue b/w MC and CPGC
     reduce loopcount and numCl

Original commit date: Mon Jul 12 10:23:08 2021 +0530
Change-Id: Ie5c3e253c2e176f9ab47b54f2f553245b8b3408f
Original commit hash: 0950a54b9ecc62d37ef95738292728da371fec3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4f6c811394e210033662b207a6c24c8695a6af5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.103

(cherry picked from commit 0e6081257534cda31620a9865c454adce6093132)

Mon Jul 12 05:47:38 2021 +0000
Original commit date: Mon Jul 12 05:47:38 2021 +0000
Original commit hash: e89a089a3ca1045e2f441d95058afe9b399c6d6d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e9ab4b0b17f142f04ec4a6d0950bf526fd375cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:27 2022 +0530 
-------------------------------------------------------------------------------- 
[CNV] Power Management on System Mode - part2

Updated help string to remind the WoWLAN knob only applies to CNVd.

Hsd-es-id: 22013227647
Original commit date: Tue Jul 6 20:53:20 2021 +0800
Change-Id: I2d0bf4b7705ae1f0d8aab9ce39a4bf9bc8b023bc
Original commit hash: 872036088ae7a651e7af9ba51dc53457f1f54cca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 79ba690b2b83063b219d8c895d4f5719db061b0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16014044296][ADL-P | DDR5] Disable LP Mode

Disabling LP Mode for DDR5 for ADL-P.

Hsd-es-id: 16014044296
Original commit date: Mon Jul 12 10:47:12 2021 +0530
Change-Id: I44a0a4510276c47cf5fe890df633ba94daad7f7f
Original commit hash: e20278819a5c3c216b693c0563235534bf9f706b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e5837110ce98deac4bcf9f7ed87dda2d16b4b0ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:21 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2287_00

Hsd-es-id: N/A
Original commit date: Sun Jul 11 08:49:42 2021 -0700
Change-Id: I49c953062145a14a9eefd51bc27cfd16ad268d28
Original commit hash: 7d03a8b719b6aa6e54371d925610a13795b1ffa2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c3377b50270f636b0cdf570982fb03089c810dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Jul 11 01:24:18 2021 -0700
Change-Id: If44c2a9cd1d1075ea8764e572af142e6cbcb122d
Original commit hash: e68d1c3f86dd219407f49f4024022faff9a643e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8442133c800aa565104229af54e857c052599312 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:16 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2286_00

Hsd-es-id: N/A
Original commit date: Sat Jul 10 08:49:16 2021 -0700
Change-Id: I9b3a5be9533313799f450c43eb7fd0eb2466f05b
Original commit hash: 0972179e343f4661c4388c6b5c119df0c9bea776

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 077484692d849c69d4041de4bf52ede14fc399a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Jul 10 01:25:17 2021 -0700
Change-Id: I46afd0b01cd93348bc4e6e5d2347a576122202c9
Original commit hash: 7c34a88f21357bc8e48a25e9e6f9c31de57e8f6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3091f3cb134b38f503d2463d5ef3e3df8885d4c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.102

(cherry picked from commit ba8f321990b95e6168ef569e22abb986e6282bf6)

Fri Jul 9 21:44:12 2021 +0000
Original commit date: Fri Jul 9 21:44:12 2021 +0000
Original commit hash: 8046cad13c054bea49ff8bd75458fd1701c61cf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e048eee7917cd30bf9b1041238e8eaa7dc47453 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:08 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16013871681][ADL-M ADL-P | LP5] Update tWR Write Recovery Timing based on Lp5 Jedec Spec

-> x16 Lp5 devices should use 34ns instead of 36ns in tWR calculation formula

Other Changes:
- Update EHASH_MASK value from 0x2090 to 0x830 for LP4/LP5
- Added missing nWR encodings per latest LP5 JEDEC spec:
 - x16: 32, 37
 - x8:  34, 39
- Update initial RCOMP table for ADL-S DDR4, per EV recommendation:
 from { 40, 30, 25, 40, 40 };
 to:  { 50, 25, 25, 25, 25 }

Hsd-es-id: 16013871681
Original commit date: Thu Jul 1 13:59:09 2021 +0530
Change-Id: Ice28a43de6d350bc75de974ae660a8596db1c437
Original commit hash: 67154dcf9df9d33b5a6dc543f8fe6467540d2de0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 2827ecbdf52a0cf5f08c17adbed020f88b10185a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.101

(cherry picked from commit d0246e2c8764715ed2edfb1eb3f8de35be0b4db5)

Fri Jul 9 19:44:45 2021 +0000
Original commit date: Fri Jul 9 19:44:45 2021 +0000
Original commit hash: 2f2fdeacd773253edb8ae9753654d9b905ab6f08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3963a48e804429a1d3f2ef12e7e77e61a71b31eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:13:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014514139][ADL-S] Adaptive PCIT and CKE  - MRC configuration change request

Change Adaptive PCIT and CKE config to improve performance on ADL-S, per PnP team recommendation.
The following changes are done on ADL-S only:

Register                                Old     New
----------------------------------------------------
sc_adaptive_pcit.ph_weight              3       0
sc_adaptive_pcit.early_weight           3       2
sc_adaptive_pcit.max_pcit               384     1023
sc_adaptive_pcit.adaptive_pcit_window   (tRC*4) 0x98
pm_adaptive_cke.max_pdwn_idle_counter   256     1023
pm_pdwn_config.ppd                      1       0

Hsd-es-id: 14014514139
Original commit date: Thu Jul 8 14:40:16 2021 +0300
Change-Id: Iabf4fdb79d4e23cafddb8decc6dd8b681d01276a
Original commit hash: 8260207fcbf0129a9af5348d9deba0d7ba75159f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: dd66fcdbc21f654c0bc2db60759e2bef2a43bd94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2285_00

Hsd-es-id: N/A
Original commit date: Fri Jul 9 08:48:45 2021 -0700
Change-Id: I765fcf364713343c10d2fdbe4fa33cde17872278
Original commit hash: 107a768a51d9be670153aa2fe1e73383853fccf3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d49304a69d6b7a9ce10c11ad9c9cff74c48cd3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:56 2022 +0530 
-------------------------------------------------------------------------------- 
NPK sets STA error during BIOS boot while NPK streaming to USB2.Dbc is active.

STA error caused by
1. access MTB_BAR before TH CMD.MSE set
 -- > Remvoe DEBUG () before setting TH CMD.MSE, because DEBUG implies MTB read to check TH readiness.
2. FW_BAR read. FW trace region is write only, reading is not allowed.
 --> Rewrite flag function with volatile qualifier declaration to the variable
     to disable compiler optimization (without it may result in AND operation instead of MOV, AND implies read modify write)
 --> Remove dump ADBG to TH, Store operation introduces read modify write.

Hsd-es-id: 14014296904
Original commit date: Fri Jul 9 10:57:31 2021 +0800
Change-Id: I99b651d33ec45e5ef41b775f4c649f14e35d6846
Original commit hash: be058ddc3a5cff7aba0e5ed10fe43b3b8f481e31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/Library/PeiDxeSmmTraceHubHookLib/PeiDxeSmmTraceHubHookLib.c

================================================================================ 
Commit: b1d2fd2a4fd959278a84ad66474b40ec8fc88293 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLM] : Adding _PRW method for root port 09 x1 slot

GPE_PCI_EXP (_L6F enable)bit is not being enabled  in bios due to which there is no _L6F  method being called by OS and eventually lead to hot plug issue .

Adding dedicated gpio wake pin under _PRW method is mitigating the issue.

Hsd-es-id: 16014000410
Original commit date: Fri Jul 9 07:52:12 2021 +0530
Change-Id: If7b9b7dbab54053157782f9ae5bc1c6917fbb2a3
Original commit hash: 904f0d2f2b706a4fe7ee9dd46e10eda7cde755c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl

================================================================================ 
Commit: a9acc8796aa785f5d757f8455581665f69f5a211 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Jul 9 01:57:55 2021 -0700
Change-Id: I410d8b29d6c3d4af057f22957ff9ec40138fc1ac
Original commit hash: 5d8178a4df7b9d73852b145ce0247bd25688d89e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0478d5047ad1130206bb6ce177bc7460d568d239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.100

(cherry picked from commit d6b70a221a39c2bba1d6cb375d2835d1389bc5a1)

Fri Jul 9 07:37:22 2021 +0000
Original commit date: Fri Jul 9 07:37:22 2021 +0000
Original commit hash: 775377b18089c56faeaa8e6786d6b537e7d24d48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41f64167d8d78a365e66e1cd8f2b1808648a9171 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014516479][ADL-S | DDR5] SPD Processing: add double size module support

Add MRC support for custom double-size DDR5 modules.
Reuse reserved Module Type encoding in SPD byte 3:
 - Module type 0x0E: 1DPC module
 - Module type 0x0F: 2DPC module
Detect such module using SPD Byte 3 (Module Type).
Apply SPD data to additional channels / DIMMs accordingly.
Report those as FormFactor = "Proprietary Card" in SMBIOS Type17 table.

Hsd-es-id: 14014516479
Original commit date: Wed Jul 7 16:22:07 2021 -0700
Change-Id: I5ffe08198aab4523fa77993f5a414a67240cc96e
Original commit hash: 14c9cb1f5ac154a064fe7adf8cc73ae0f64949a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: 16ab73144a514394b2cb4bbd6e04730b1056f5d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Fix Sporadically auto wake observed during CS cycle via power button on both consumer and corporate profile

Remove QD5/QD6 event only for desktop and PS_ON support system

Hsd-es-id: 16013891202
Original commit date: Fri Jul 9 13:06:13 2021 +0800
Change-Id: I61753306a7b664455d1a9dac924bb3e309a68b1e
Original commit hash: 80c7720bc682b3d1ffb01717ed6ecc2d13956cab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: 7a14d57e44dae5eb22e81af9ea6488fd9cee370c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:39 2022 +0530 
-------------------------------------------------------------------------------- 
[SW CM] Code improvements for DP tunneling support and router enumeration error handling

- Change DP stream array size from 2 to 8 for flexibility in maximum DP stream number CM can support.
- Don't terminate USB4 CM execution for DP hot plug event failure and USB3/PCIe tunneling configuration failure.
  One protocol tunneling failure should not cause CM termination.
  The other protocol tunneling should still work.
- Don't report failure for router enumeration when the failure happens in its downstream router enumerations.
- Keep enumerating the remaining downstream Lane adapters if the failure happens in enumerating the downstream Lane adapter.
- In Rx event process loop, processing all pending Rx events until no pending events or 256 events are processed.
  Event process failure won't stop the process loop.

Hsd-es-id: 14014448301
Original commit date: Mon Jul 5 15:41:17 2021 +0800
Change-Id: I448e6fe47fac5eba488e2588532dd6e31ff84281
Original commit hash: 20080acd5b30a60b31ef5a87aa0019426154944b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4RtEnumLib/Usb4Router.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c

================================================================================ 
Commit: 3ee7efe1e77908f77c128898230e9378e33a4af7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP] PCie SD Card RP D3 cold support removal

Hsd-es-id: 16013715579
Original commit date: Tue Jun 22 14:26:59 2021 +0530
Change-Id: Ifeec66deeab1f6526851a0a73542219eddd4d38d
Original commit hash: 287a8ae2adb9c426040810aef21efa23adbbf47b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 0c12664c77ee3381c4c88d1be499a7cef225e748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:33 2022 +0530 
-------------------------------------------------------------------------------- 
ADL S/P - Need Bios fix to address L0s Failures

Hsd-es-id: 16013770209
Original commit date: Wed Jun 30 00:39:21 2021 +0530
Change-Id: If9824a1f6a937f213753463034664ea75b616392
Original commit hash: a01ca317d8e586416eadffde9300c0c2dc0e4cd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: 686ad206c91b69b3352e3f444a2e1d2913f1b7c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.99

(cherry picked from commit 856db04186dda9eaa1ce5108ba0276d44ce98f0f)

Fri Jul 9 01:57:58 2021 +0000
Original commit date: Fri Jul 9 01:57:58 2021 +0000
Original commit hash: 9a14c1f60dc502f80c3e83a52abc29049ea620d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fee52ef49046a3ffe95ce1ae36af3efd6889e8a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014514141][ADL-S] Throttling rules  - MRC configuration change request

Change default configuration of Throttling rules according to PnP recommendataion.
These changes are for DDR4/DDR5 only; LP4/5 keep the previous values.

Register                                                 Old     New
---------------------------------------------------------------------
sc_wpq_threshold.phs_allowed_under_high_wm               0x4     0x5
sc_wpq_threshold.phs_allowed_under_med_wm                0x2     0x3
sc_wpq_threshold.phs_allowed_under_low_wm                0x1     0x2
sc_ph_throttling_0.unloaded_different_rank               0x6     0xc
sc_ph_throttling_0.loaded_different_rank                 0x16    0x18
sc_ph_throttling_0.unloaded_same_rank                    0x2     0x8
sc_ph_throttling_0.loaded_same_rank                      0x10    0x10
sc_ph_throttling_1.unloaded_different_rank               0x4     0x8
sc_ph_throttling_1.loaded_different_rank                 0x10    0x10
sc_ph_throttling_1.unloaded_same_rank                    0x2     0x4
sc_ph_throttling_1.loaded_same_rank                      0x8     0x8
sc_ph_throttling_2.unloaded_different_rank               0x2     0x4
sc_ph_throttling_2.loaded_different_rank                 0xc     0xc
sc_ph_throttling_2.unloaded_same_rank                    0x2     0x2
sc_ph_throttling_2.loaded_same_rank                      0x4     0x6
sc_ph_throttling_3.unloaded_different_rank               0x0     0x0
sc_ph_throttling_3.loaded_different_rank                 0x0     0x0
sc_ph_throttling_3.unloaded_same_rank                    0x0     0x0
sc_ph_throttling_3.loaded_same_rank                      0x0     0x0
sc_blocking_rules_cfg.high_wm_allowed_preempt_priorities 0x4     0x0
sc_blocking_rules_cfg.med_wm_allowed_preempt_priorities  0x6     0x4
sc_blocking_rules_cfg.low_wm_allowed_preempt_priorities  0x7     0x4

Additional change:
 - Disable LPMode by default on ADL-S; keep it enabled on ADL-P/M

Hsd-es-id: 14014514141
Original commit date: Thu Jul 8 11:35:48 2021 +0300
Change-Id: Ief4d69962cf241d924198370bf36266c2c405535
Original commit hash: 634ce18ca8e6f38e6447284d56e691485aefb659

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 219f8613babdbb87c65ed93efee9f05f1d513d23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.98

(cherry picked from commit 2f3e8f154868c88c55bd0d0423af85e978ee2a70)

Thu Jul 8 20:03:37 2021 +0000
Original commit date: Thu Jul 8 20:03:37 2021 +0000
Original commit hash: aa12bb11ded79b9249ee2dc0c6f503916ed75fec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c5b7bc43c1ccb3ff6aba72e89dbcbe43755c64c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014514134][ADL-S] Opportunistic refresh  - MRC configuration change request

Change the following setting on all ADL SKU's per PnP recommendation:
 - sc_pbr.pbr_idle_bank_condition_wr_dis = 1

Hsd-es-id: 14014514134
Original commit date: Thu Jul 8 12:22:36 2021 +0300
Change-Id: Id0c0a413071acb3b3aff56652dd5c4a896a415f3
Original commit hash: b2be6410eca60abc85571e4a5f9f0b237cf94461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: f22a3c9a321e29aff9f6b071bed8c9ed56086f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:18 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2284_00

Hsd-es-id: N/A
Original commit date: Thu Jul 8 08:48:30 2021 -0700
Change-Id: I3aaef0f48db427c5ddb401dcbfb026d321073b5c
Original commit hash: 2207dbb04b58391e343fb6b99e80deee37644124

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e18025d689bdfee42cf001a27b36026d285775e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][CPU]Correction in BIOS to set Core TRLR to 120 when OC Extension mode is enabled.

1. TRLR for Big Core can be set to 120 when Ext mode is enabled.
2. TRLR for Atom Cores will be limited to 85 irrespective of the Ext mode.
3. Legacy Big and Atom Core Disable option in CPU setup will be grayed out when Per Core Disable option in OC setup is enabled.

Hsd-es-id: 14014514793
Original commit date: Thu May 6 23:58:23 2021 -0700
Change-Id: I0c702f6014e281a66ec55e648db387eb3426bb6f
Original commit hash: 0d0bc46e6bfbe31ec821d672d10a8676208f8e03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 95e1a4fbf940e698ea7bbeb448580e5fa3a85b36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:13 2022 +0530 
-------------------------------------------------------------------------------- 
Enable c6dram for atom core.

Hsd-es-id: 16014009842
Original commit date: Wed Jul 7 09:37:24 2021 +0530
Change-Id: I691f27bdefcaa58e37fd2c70118574152cfd0cfc
Original commit hash: f08013f92869f86d60cc41062374a9535cbee766

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 6c806d21a7d9cb79432fd0a2e661f71700bd58a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][HLK]:Hardware Security Testability Interface Test failed with error "Unexpected Status 0x000A0005 Platform Security Specification - Secure PCH SMM Security Configurat

The Pcie port would be mapped to other place and all settings are protected.
That makes BIOS cannot read the correct settings.
BIOS should check if the device ID of the PCIE port, if it dummy device ID, skip this check.

Hsd-es-id: 22013201393
Original commit date: Tue Jun 29 14:13:25 2021 +0800
Change-Id: Ifbb81e125136a43df0c9702f87ee8cf9248ae5c5
Original commit hash: acda4210f1afeeb44069e9e9d15551c938e2e292

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePchConfiguration.c

================================================================================ 
Commit: 5979b371b0309852bd56dd9595a42260b6d708ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP]TCSS: retimer capsule update performance improvement

Hsd-es-id: 1509115096
Original commit date: Fri May 7 09:35:42 2021 +0800
Change-Id: I876307e1a76280e94606fc9b0d7c6ae9ee4448a0
Original commit hash: 6bf56290ca7b93bb9e847c717409b1888ceb1891

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c

================================================================================ 
Commit: 7a8ee58791522aa94950ff3f5ef0b48b4b0dc691 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:05 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Jul 8 01:34:41 2021 -0700
Change-Id: I9c22017c2565c25c5b28da56a8c3136cc776c7b9
Original commit hash: dfff0e381d7ffbe7e104d02d2933440654932ca8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 45ecf642d49681f35bdb0a069de92f2476de346e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:12:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][EC] Intialized EC CS debug light bit without enter Setup

The EC ram data would not keep when SUT enter D3. The setup
callback function only run when enter setup menu. Initialize
the EC ram data without enter setup menu.

Hsd-es-id: 22013227716
Original commit date: Wed Jun 30 13:23:19 2021 +0800
Change-Id: I0188d6bec3aa59e3d996742241a3722b530ac932
Original commit hash: 198046af0494129f33fabeafc7e4aa04b7e47ddd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 7d4a88e02f6d62f83ccfb53fc29deb5121b60610 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Windows PMAX Driver: Add textbox in BIOS to set device name and power

1. Install PMAX device ACPI table as independent SSDT.
2. Add driver to install table and update table values.
3. Add VPD PCD for SBC tool to change table value.

Hsd-es-id: 16013548321
Original commit date: Fri Jun 25 16:56:55 2021 +0800
Change-Id: I96e8433517a88c0f1cffdd5fa734004223c122a5
Original commit hash: a0c6ffb760a308391fcc2fecf651caaeff84ea1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtPmax/PmaxDev.asl
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Include/PmaxDevDef.h

================================================================================ 
Commit: 7f08918494fe2ff949db361ea80db532f2e808ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2283_01

Hsd-es-id: N/A
Original commit date: Wed Jul 7 08:48:15 2021 -0700
Change-Id: I31a53542802944b3eb087378df1f468f5c78b0a9
Original commit hash: b1bcd795ff2fcc3e94a86288ac4c720183d4bbd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 41ed6fd6272eec1e5e6f23102ef0866efe2abcdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.97

(cherry picked from commit aa40ad92c6c3cd77cd13b83c27c9178ad8ebda13)

Wed Jul 7 13:53:38 2021 +0000
Original commit date: Wed Jul 7 13:53:38 2021 +0000
Original commit hash: 1e1664fecd905661d60a7d299808c9f071b6c98d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 94bbdf7429d3558c7117aa0a5fabfa127dc90eaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:45 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Switichng from NDE to LTR on xHCI

This change switches xHCI using v19.0 USB IP from NDE to LTR.
Changes include:
  * enabling of using USB2 port L0 LTV regardless whether there is
    active async EPs being present or not
  * disabling of sending NDE sideband messages
  * enabling on feeding Periodic Scheduler idle time into LTR
  * changes to LTR Parameters: High, Medium and Low
  * changes to LTV Limit value to 282us

Hsd-es-id: 18017072446
Original commit date: Wed Jul 7 12:49:17 2021 +0200
Change-Id: Iad1a597ed0c1f979635e4d4a93f5282ed7ba241d
Original commit hash: 5a2be1948cbcac485ba384ce9d9ead7baee77fd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 1bd80658d4d3b9e274527e4d5b8a6c85baf5f5ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:41 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Inform Graphics Memory Config

Hsd-es-id: 22012740295
Original commit date: Fri May 7 12:00:29 2021 +0530
Change-Id: Id508c9e291e1f7f0d9ce32f9dfbaa887f46e0837
Original commit hash: 197379840753150363d2ccbc1bf08cf6b6c665b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h

================================================================================ 
Commit: 6b1dbd555fb5e0bf8e4a77f51255043fae9e54e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Support ADL-S C0 and ADL-P/M Q0 stepping on debug resiliency BIOS

[Description]
Due to the size limit, debug resiliency BIOS only support one microcode.
For the new CPU stepping need to modify the fdf file that include the
microcode for new stepping.

[Change]
1. Change the ADL-S use the C0 stepping microcode.
2. Change the ADL-P/M use the Q0 stepping microcode.

[Impacted Platforms]
ADL-S
ADL-P
ADL-M

Hsd-es-id: 16013857388
Original commit date: Mon Jul 5 13:16:14 2021 +0800
Change-Id: Ifadacbea9808fb2e2e9fdcdeff13a9bc88583f06
Original commit hash: c43a5c41e716e1d3d4267a0022545166fa0b6c9b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b477407fd82d4f8092c70aa68be87ffe2d3b6c34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:31 2022 +0530 
-------------------------------------------------------------------------------- 
Adl/Setup: BIOS Menu option updates for External Bypass config

0.7V VNN is not POR for ADL P.
External Vnn Rail Voltage Configuration is applicable only for S0 and S0ix mode.

Hsd-es-id: 1509370922
Original commit date: Wed Jul 7 10:33:07 2021 +0530
Change-Id: I4c25a73f501f5fa0af9d276671f9fa1bd5b93e51
Original commit hash: f499534f7338b9d316bf597879cf6b08894b192b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 408aaefbc34d2e13a9d306ec4dfe13565cf37b54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:27 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Jul 7 01:55:25 2021 -0700
Change-Id: I9dd745ee61fc7f3bf2a1e0d737cdf2d45fdfd13a
Original commit hash: 526c0e155ac03b6625aa8255163df4cf0fcfe2f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ba9139af0357d93dae74511a7629853ff91578fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:24 2022 +0530 
-------------------------------------------------------------------------------- 
When Skip Scaning External Gfx Card is Enable, save any setup item will show : Submit Fail For Form: VT-d Debug Settings
 --Programmed DPR lock and EPM irrespective of Skip Scanning External Gfx enabled or not

Hsd-es-id: 1509394862
Original commit date: Mon Jul 5 13:09:43 2021 +0530
Change-Id: I1653c99a8b066fd4914c09ed7e25ec795450a7de
Original commit hash: 07d0ac6a322b57454212ad15e5d676b6b951372c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 2976ebca68e29356f7447b09e3b13ea3d48e2e45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:22 2022 +0530 
-------------------------------------------------------------------------------- 
Change BIOS setup default setting to disable camera1 flash.

Hsd-es-id: 16013909342
Original commit date: Tue Jul 6 17:38:47 2021 +0800
Change-Id: I70d3bc48f12718182232e9116c4fec1449f1e91a
Original commit hash: bdea1354824297fb531fe93e77bfda5ee6b6fb44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 03a425ffad6506372e13ef3a729332c9f51f81df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:19 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2283_00

Hsd-es-id: N/A
Original commit date: Wed Jul 7 01:02:19 2021 -0700
Change-Id: I2cb90a26f12bc81d6b61b5aef676f27df150828f
Original commit hash: 47de8c9c8dead94effa35864a5739f78969046a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76c26a7b5ace6ca13b7433da4ad80dae853f0971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:16 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLake: Align GCC FSPM/FSPS Binary Sizes with other compiler

Hsd-es-id: N/A
Original commit date: Mon Jun 7 19:12:14 2021 +0530
Change-Id: I3474176f2b378faf264a1ce538f6da12b39faee6
Original commit hash: 9946ac62bffb1aab959a92d24d46bf2192b80afa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: f3c98c20ba893234fd6b537d943c5b2dc3a4e478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.96

(cherry picked from commit e03815cf658d0ee1d9cb775be70614f4b3b8049f)

Wed Jul 7 03:06:40 2021 +0000
Original commit date: Wed Jul 7 03:06:40 2021 +0000
Original commit hash: 41e98cbb323906f54dfb43aa699df625b8960193

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6912021bcedf9a9e7d13ac62fff8df52d2011f31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14014503458][ADL][Disable Periodic DCC by default]

Disable periodic DCC by default on all ADL SKU's and all DDR types, per DE recommendation.
Add Setup options for Periodic DCC and LPMode.

Hsd-es-id: 14014503458
Original commit date: Tue Jul 6 17:01:58 2021 -0700
Change-Id: I5fb93f102f3c7727aab3614bfee7bd0ad444d0c5
Original commit hash: 3c5afb81ebfe20493e24810c0e2b60f066f2f41e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f1efc1663f0f83e4197b3ad4cc65d08641dca624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.95

(cherry picked from commit 285326fdcd5fa0fbae7430b6ff14019433f23326)

Wed Jul 7 01:03:51 2021 +0000
Original commit date: Wed Jul 7 01:03:51 2021 +0000
Original commit hash: 90bc683a7e8db81e46c8e2062372649772c46ebd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fe9ac1283a961349769fbe9aaa2b8faf6ff7fdca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:11:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Realtime Memory Frequency support

Issue:
  1) Need Realtime Memory Frequency support
  2) Missing any restriction of policy inputs for Dynamic Memory Boost (DMB) and Realtime Memory Frequency (RMF)
  3) NeedDefaultMemoryProfile implementation impacts more broadly than intended.

Change:
  1) Add RealtimeMemoryFrequency policy and leverage and follow DMB implementation.
  2) Validate and restrict policy inputs in MemoryInit.c related to DMB and RMF
  3) Restrict NeedDefaultMemoryProfile to only impact DynamicMemoryBoost Enabled case, and refactor to move inside MrcSetupMrcData function.
  4) Refactor IsDMBRunning to IsXmpSagvEnabled, including either DMB or RMF
  5) Remove usage of IsDMBRunning in MemInfoHob

Hsd-es-id: 22012129963
Original commit date: Tue May 25 16:46:29 2021 -0700
Change-Id: Ibd468af928416d7e4405639613ce59c14a98d73f
Original commit hash: e03588647a2eee3b4f9a4a349cb874b123327ced

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 21f780bf430d1be5b21e286c9baddd0b71e8349b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2282_00

Hsd-es-id: N/A
Original commit date: Tue Jul 6 08:47:59 2021 -0700
Change-Id: I6701096f5b283a3f62d7f36251c068d4af50edcd
Original commit hash: b2332bab707bdd21cc0e2e67436f72df0aab03b9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c77dfa0ece87a6f18d6824e7e44e0029bada2419 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][K0] - System is booting with uncorrectable errors (malformed TLP and ANFES) on PEG60 with Intel SSD 760P

Hsd-es-id: 16013901199
Original commit date: Tue Jul 6 02:56:10 2021 +0530
Change-Id: Ic43d22918c11a7ceebab7d17ab7d2ddf15e33225
Original commit hash: 84fce62c4a1eecc910f033efbcc5cb3815f4c48c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 17b16c6935d5e9ce6c41fc3bd10f9921fb7d9909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Jul 6 01:41:25 2021 -0700
Change-Id: I365c5735d2455e2d0f70be1a8ed43acff2382ceb
Original commit hash: d0c8a5ee656b39980e235ed7f91ac431d5bb472b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ed872bcaad1d890ccdbd61e1c0a65599332c22a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Same FlashMap for ADLS and ADLP

- Removed FlashMapIncludeAdlp.fdf to use FlashMapInclude.fdf for both
ADLP and ADLS.
- Remove the ADLP specific change from AlderLakeFspPkg.fdf

Hsd-es-id: 22012222809
Original commit date: Fri Jul 2 09:01:47 2021 +0530
Change-Id: Icb5cb1ab043ad4894356ff0e90d8d9e96d3f790f
Original commit hash: 5fe96e946d3ed99fcbea9fbf9756d98cc4c3bdf7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BuildIafw.sh
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: cdb888f3099bd331fb34079779ecd7281aab90ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:45 2022 +0530 
-------------------------------------------------------------------------------- 
VCCINAUX VR SVID REPORT BUG - Power Report Risk
 - Updated Sec VccInAux formula for Mailbox

Several lines of description for the change.

Hsd-es-id: 1308645231
Original commit date: Thu Jul 1 13:56:27 2021 +0530
Change-Id: I21efe1b6dfb84849d6b3077823d2359a5499dae1
Original commit hash: f0d046b2ae5ce21f51d0c183af537bf8991c8653

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 19d37f04260df626410e1c6a0559f56c204eda46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2281_00

Hsd-es-id: N/A
Original commit date: Mon Jul 5 08:48:46 2021 -0700
Change-Id: Iefd02cb79d3d0877f004e4e03e0acbdf7325911a
Original commit hash: ffa2c1be15011416d721cca9f89dfbcd2e2f3174

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ae23c7dcfbc0718df3360207d517dc26af04fbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:39 2022 +0530 
-------------------------------------------------------------------------------- 
FSP Partial Header Update for ADL

-Added VccInAuxImonIccImax

Hsd-es-id: 16013874703
Original commit date: Mon Jul 5 15:57:31 2021 +0530
Change-Id: Id34456a7701f60a93a3e2571df87260e4df2219c
Original commit hash: 6b8774a700fbe902d72d05222715faa7037c3543

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: 17dac65b472d4f23ef04d8d58948e11525f93102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:37 2022 +0530 
-------------------------------------------------------------------------------- 
ClientoneSiliconPkg/PMC:  PMC BIOS Guide Update for ADP-S USB Camera Flicker Issue

Updating the CPPM register with recommended value.

Hsd-es-id: 14014491432
Original commit date: Mon Jul 5 14:38:26 2021 +0530
Change-Id: I5bfef6ecd852fe28960a042d89639c0347901abf
Original commit hash: f23f2ce15ca8c3760d44d622cef8d205de9e6adb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 46cb7897200b9db6a7243025759ed5dcd6ddcf51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Sync AlderLakePBoards to AlderLakeNBoards code for below patch to fix external PCIE display issue

Synced the source from ADL-P(https://git-amr-7.devtools.intel.com/gerrit/135751)

Hsd-es-id: N/A
Original commit date: Mon Jul 5 15:00:41 2021 +0530
Change-Id: Ibc804ec40644fbff1186451080d61a978945ebfe
Original commit hash: dcfd72b0cbc79f205ef2feae3d3d32469fe09967

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/GpioTableAdlNPreMem.h

================================================================================ 
Commit: 49b66993d8fd33def434f029bf588391590e32fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1388 (2.0.5000)

* Integrate BIOS Guard module 0x1388 (2.0.5000) - PV Signed
* Increased BIOS Guard SVN to 2271
* Module 0x1388 supports ADL-S/P/M CP

Hsd-es-id: N/A
Original commit date: Tue Jun 29 16:41:08 2021 +0200
Change-Id: Idf998eda47ff3409ce4c65608f00d644945893a8
Original commit hash: 0feced88d1a6523361517a591041ce1305087cf2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 92dc043622df30e36d7a1aeb5674cad6ead386aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Jul 5 01:32:42 2021 -0700
Change-Id: I4e12873762afc946f47ca845a8927610a6a2e1e4
Original commit hash: 8534c0b2914f610e0e92fdcf6790d6ae038ebfe5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4bd2dcd6538ef880feac61d68f9ff62d9091b3bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:26 2022 +0530 
-------------------------------------------------------------------------------- 
S14 board changes

1.Fixed inappropriate GPIO and CLK usage table loaded issue.
2.Updated USB2 and USB3 OC mapping table.

Hsd-es-id: N/A
Original commit date: Thu Jul 1 21:07:58 2021 +0800
Change-Id: Ife095bea687ba25b99f73d725c3a10ced189e8c2
Original commit hash: fd09edc9526b942577917393c1aa9bd379e1a79d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplSUsbOC.dsc

================================================================================ 
Commit: ea66b83e950248552810d3385b9f34551ccb7674 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:23 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add OV13858 camera sensor support in BIOS as default setting

Set OV138578 camera support as default.

Hsd-es-id: 1509372288
Original commit date: Mon Jun 28 10:46:10 2021 +0800
Change-Id: I0c20d1b305b29cfde230e14e1b9b86067956d80c
Original commit hash: 924f7e85a761f404bcfe136a793871a00aeb42b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f97ee3652305182806aeb66427d3244f6b7cbe08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Feb 23 19:10:20 2022 +0530 
-------------------------------------------------------------------------------- 
[Image][ADL] Deprecate the PPR interface

Deprecate the PPR interface in BIOS, since it isn't used by IPU camera driver or PMAX driver.

Hsd-es-id: 16013716001
Original commit date: Fri Jun 25 11:31:19 2021 +0800
Change-Id: Ie75ccf1ed540b04267bda16125ca5e9818cde063
Original commit hash: 2609cd8bd7d09f6b27221b04e681ba916836b719

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni