Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,11
design__inferred_latch__count,0
design__instance__count,2853
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00011016216740245
power__switching__total,0.000025644147171988152
power__leakage__total,0.0000014198988083080621
power__total,0.00013722621952183545
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25141231474956865
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2514569179608444
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.17731097647559468
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.589294518751057
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.177311
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25315344981275534
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.252837424819858
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7556904205180767
timing__setup__ws__corner:nom_slow_1p08V_125C,5.37406578893172
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.755690
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2520341506832479
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25189762100293334
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3888016130208736
timing__setup__ws__corner:nom_typ_1p20V_25C,5.510777767872121
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.388802
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25141231474956865
clock__skew__worst_setup,0.2514569179608444
timing__hold__ws,0.17731097647559468
timing__setup__ws,5.37406578893172
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.177311
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,840
design__instance__area__stdcell,6749.57
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.233214
design__instance__utilization__stdcell,0.233214
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,606
design__instance__area__class:inverter,3309.47
design__instance__count__class:sequential_cell,22
design__instance__area__class:sequential_cell,1095.9
design__instance__count__class:multi_input_combinational_cell,146
design__instance__area__class:multi_input_combinational_cell,1306.37
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,50
design__instance__area__class:timing_repair_buffer,794.707
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5919.99
design__violations,0
design__instance__count__class:clock_buffer,9
design__instance__area__class:clock_buffer,195.955
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,40
global_route__vias,2576
global_route__wirelength,9777
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,856
route__net__special,2
route__drc_errors__iter:0,52
route__wirelength__iter:0,5899
route__drc_errors__iter:1,12
route__wirelength__iter:1,5840
route__drc_errors__iter:2,8
route__wirelength__iter:2,5845
route__drc_errors__iter:3,0
route__wirelength__iter:3,5843
route__drc_errors,0
route__wirelength,5843
route__vias,2818
route__vias__singlecut,2818
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,131.66
design__instance__count__class:fill_cell,2013
design__instance__area__class:fill_cell,22191.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,16
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,16
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,16
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,16
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19988
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000116842
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000872572
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000204737
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000872572
design_powergrid__voltage__worst,0.0000872572
design_powergrid__voltage__worst__net:VPWR,1.19988
design_powergrid__drop__worst,0.000116842
design_powergrid__drop__worst__net:VPWR,0.000116842
design_powergrid__voltage__worst__net:VGND,0.0000872572
design_powergrid__drop__worst__net:VGND,0.0000872572
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002250000000000000141705223943855429524774081073701381683349609375
ir__drop__worst,0.00011699999999999999788190263583231853772304020822048187255859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
