{
  "module_name": "instruction.json",
  "hash_id": "f28bfa360e031fb6fe94da1ef162caa55f5baa473f68d3dd79055efd40119816",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/instruction.json",
  "human_readable_source": "[\n    {\n        \"ArchStdEvent\": \"LD_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"ST_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"INST_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"EXC_RETURN\"\n    },\n    {\n        \"ArchStdEvent\": \"CID_WRITE_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"PC_WRITE_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_IMMED_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_RETURN_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"INST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"TTBR_WRITE_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"BR_MIS_PRED_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"OP_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"OP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"LD_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"LDST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"DP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"VFP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"PC_WRITE_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"CRYPTO_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_INST_RETIRED\"\n    },\n    {\n        \"ArchStdEvent\": \"SVE_INST_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_HP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_SP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"FP_DP_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT8_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT16_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT32_SPEC\"\n    },\n    {\n        \"ArchStdEvent\": \"ASE_SVE_INT64_SPEC\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}