<stg><name>hls_object_green_classification_Pipeline_VITIS_LOOP_26_1</name>


<trans_list>

<trans id="28" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %root = alloca i32 1

]]></Node>
<StgValue><ssdm name="root"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %cur_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cur_9

]]></Node>
<StgValue><ssdm name="cur_9_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i16 %cur_9_read, i16 %root

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.cond.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
while.cond.i.i:0 %ra_1 = load i16 %root

]]></Node>
<StgValue><ssdm name="ra_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="16">
<![CDATA[
while.cond.i.i:2 %zext_ln26 = zext i16 %ra_1

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.cond.i.i:3 %parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="parent_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="9">
<![CDATA[
while.cond.i.i:4 %root_8 = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="root_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.cond.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="9">
<![CDATA[
while.cond.i.i:4 %root_8 = load i9 %parent_addr

]]></Node>
<StgValue><ssdm name="root_8"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
while.cond.i.i:5 %icmp_ln26 = icmp_eq  i16 %root_8, i16 %ra_1

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i.i:6 %br_ln26 = br i1 %icmp_ln26, void %while.body.i.i, void %while.cond4.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.i:0 %specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln26"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i.i:1 %store_ln26 = store i16 %root_8, i16 %root

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
while.body.i.i:2 %br_ln26 = br void %while.cond.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
while.cond4.i.i.preheader.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %ra_1_out, i16 %ra_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
while.cond4.i.i.preheader.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="cur_9" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="cur_9"/></StgValue>
</port>
<port id="32" name="ra_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ra_1_out"/></StgValue>
</port>
<port id="33" name="parent" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="parent"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="35" from="StgValue_34" to="root" fromId="34" toId="5">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="36" toId="6">
</dataflow>
<dataflow id="38" from="parent" to="specmemcore_ln0" fromId="33" toId="6">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specmemcore_ln0" fromId="39" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specmemcore_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i16" to="cur_9_read" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="cur_9" to="cur_9_read" fromId="31" toId="7">
</dataflow>
<dataflow id="48" from="cur_9_read" to="store_ln0" fromId="7" toId="8">
</dataflow>
<dataflow id="49" from="root" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="50" from="root" to="ra_1" fromId="5" toId="10">
</dataflow>
<dataflow id="51" from="ra_1" to="zext_ln26" fromId="10" toId="11">
</dataflow>
<dataflow id="52" from="parent" to="parent_addr" fromId="33" toId="12">
</dataflow>
<dataflow id="54" from="StgValue_53" to="parent_addr" fromId="53" toId="12">
</dataflow>
<dataflow id="55" from="zext_ln26" to="parent_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="56" from="parent_addr" to="root_8" fromId="12" toId="13">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="14">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="63" from="StgValue_34" to="specpipeline_ln0" fromId="34" toId="14">
</dataflow>
<dataflow id="64" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="66" from="p_str" to="specpipeline_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="67" from="parent_addr" to="root_8" fromId="12" toId="15">
</dataflow>
<dataflow id="68" from="root_8" to="icmp_ln26" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="ra_1" to="icmp_ln26" fromId="10" toId="16">
</dataflow>
<dataflow id="70" from="icmp_ln26" to="br_ln26" fromId="16" toId="17">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecLoopName" to="specloopname_ln26" fromId="71" toId="18">
</dataflow>
<dataflow id="74" from="empty_23" to="specloopname_ln26" fromId="73" toId="18">
</dataflow>
<dataflow id="75" from="root_8" to="store_ln26" fromId="15" toId="19">
</dataflow>
<dataflow id="76" from="root" to="store_ln26" fromId="5" toId="19">
</dataflow>
<dataflow id="78" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="77" toId="21">
</dataflow>
<dataflow id="79" from="ra_1_out" to="write_ln0" fromId="32" toId="21">
</dataflow>
<dataflow id="80" from="ra_1" to="write_ln0" fromId="10" toId="21">
</dataflow>
<dataflow id="81" from="icmp_ln26" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
