
vrs_cv5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001df8  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08001f38  08001f38  00011f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001f44  08001f44  00011f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001f48  08001f48  00011f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000001c  20000000  08001f4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000020  2000001c  08001f68  0002001c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2000003c  08001f68  0002003c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004aa8  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000e87  00000000  00000000  00024aed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000005f0  00000000  00000000  00025978  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000548  00000000  00000000  00025f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000020b5  00000000  00000000  000264b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000207c  00000000  00000000  00028565  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  0002a5e1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000186c  00000000  00000000  0002a660  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002becc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000001c 	.word	0x2000001c
 800015c:	00000000 	.word	0x00000000
 8000160:	08001f20 	.word	0x08001f20

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000020 	.word	0x20000020
 800017c:	08001f20 	.word	0x08001f20

08000180 <__aeabi_drsub>:
 8000180:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000184:	e002      	b.n	800018c <__adddf3>
 8000186:	bf00      	nop

08000188 <__aeabi_dsub>:
 8000188:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800018c <__adddf3>:
 800018c:	b530      	push	{r4, r5, lr}
 800018e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000192:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000196:	ea94 0f05 	teq	r4, r5
 800019a:	bf08      	it	eq
 800019c:	ea90 0f02 	teqeq	r0, r2
 80001a0:	bf1f      	itttt	ne
 80001a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001b2:	f000 80e2 	beq.w	800037a <__adddf3+0x1ee>
 80001b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001be:	bfb8      	it	lt
 80001c0:	426d      	neglt	r5, r5
 80001c2:	dd0c      	ble.n	80001de <__adddf3+0x52>
 80001c4:	442c      	add	r4, r5
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	ea82 0000 	eor.w	r0, r2, r0
 80001d2:	ea83 0101 	eor.w	r1, r3, r1
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	2d36      	cmp	r5, #54	; 0x36
 80001e0:	bf88      	it	hi
 80001e2:	bd30      	pophi	{r4, r5, pc}
 80001e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001f4:	d002      	beq.n	80001fc <__adddf3+0x70>
 80001f6:	4240      	negs	r0, r0
 80001f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000200:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000204:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000208:	d002      	beq.n	8000210 <__adddf3+0x84>
 800020a:	4252      	negs	r2, r2
 800020c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000210:	ea94 0f05 	teq	r4, r5
 8000214:	f000 80a7 	beq.w	8000366 <__adddf3+0x1da>
 8000218:	f1a4 0401 	sub.w	r4, r4, #1
 800021c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000220:	db0d      	blt.n	800023e <__adddf3+0xb2>
 8000222:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000226:	fa22 f205 	lsr.w	r2, r2, r5
 800022a:	1880      	adds	r0, r0, r2
 800022c:	f141 0100 	adc.w	r1, r1, #0
 8000230:	fa03 f20e 	lsl.w	r2, r3, lr
 8000234:	1880      	adds	r0, r0, r2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	4159      	adcs	r1, r3
 800023c:	e00e      	b.n	800025c <__adddf3+0xd0>
 800023e:	f1a5 0520 	sub.w	r5, r5, #32
 8000242:	f10e 0e20 	add.w	lr, lr, #32
 8000246:	2a01      	cmp	r2, #1
 8000248:	fa03 fc0e 	lsl.w	ip, r3, lr
 800024c:	bf28      	it	cs
 800024e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000252:	fa43 f305 	asr.w	r3, r3, r5
 8000256:	18c0      	adds	r0, r0, r3
 8000258:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800025c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000260:	d507      	bpl.n	8000272 <__adddf3+0xe6>
 8000262:	f04f 0e00 	mov.w	lr, #0
 8000266:	f1dc 0c00 	rsbs	ip, ip, #0
 800026a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800026e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000272:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000276:	d31b      	bcc.n	80002b0 <__adddf3+0x124>
 8000278:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800027c:	d30c      	bcc.n	8000298 <__adddf3+0x10c>
 800027e:	0849      	lsrs	r1, r1, #1
 8000280:	ea5f 0030 	movs.w	r0, r0, rrx
 8000284:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000288:	f104 0401 	add.w	r4, r4, #1
 800028c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000290:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000294:	f080 809a 	bcs.w	80003cc <__adddf3+0x240>
 8000298:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800029c:	bf08      	it	eq
 800029e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002a2:	f150 0000 	adcs.w	r0, r0, #0
 80002a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002aa:	ea41 0105 	orr.w	r1, r1, r5
 80002ae:	bd30      	pop	{r4, r5, pc}
 80002b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002b4:	4140      	adcs	r0, r0
 80002b6:	eb41 0101 	adc.w	r1, r1, r1
 80002ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002be:	f1a4 0401 	sub.w	r4, r4, #1
 80002c2:	d1e9      	bne.n	8000298 <__adddf3+0x10c>
 80002c4:	f091 0f00 	teq	r1, #0
 80002c8:	bf04      	itt	eq
 80002ca:	4601      	moveq	r1, r0
 80002cc:	2000      	moveq	r0, #0
 80002ce:	fab1 f381 	clz	r3, r1
 80002d2:	bf08      	it	eq
 80002d4:	3320      	addeq	r3, #32
 80002d6:	f1a3 030b 	sub.w	r3, r3, #11
 80002da:	f1b3 0220 	subs.w	r2, r3, #32
 80002de:	da0c      	bge.n	80002fa <__adddf3+0x16e>
 80002e0:	320c      	adds	r2, #12
 80002e2:	dd08      	ble.n	80002f6 <__adddf3+0x16a>
 80002e4:	f102 0c14 	add.w	ip, r2, #20
 80002e8:	f1c2 020c 	rsb	r2, r2, #12
 80002ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f0:	fa21 f102 	lsr.w	r1, r1, r2
 80002f4:	e00c      	b.n	8000310 <__adddf3+0x184>
 80002f6:	f102 0214 	add.w	r2, r2, #20
 80002fa:	bfd8      	it	le
 80002fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000300:	fa01 f102 	lsl.w	r1, r1, r2
 8000304:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000308:	bfdc      	itt	le
 800030a:	ea41 010c 	orrle.w	r1, r1, ip
 800030e:	4090      	lslle	r0, r2
 8000310:	1ae4      	subs	r4, r4, r3
 8000312:	bfa2      	ittt	ge
 8000314:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000318:	4329      	orrge	r1, r5
 800031a:	bd30      	popge	{r4, r5, pc}
 800031c:	ea6f 0404 	mvn.w	r4, r4
 8000320:	3c1f      	subs	r4, #31
 8000322:	da1c      	bge.n	800035e <__adddf3+0x1d2>
 8000324:	340c      	adds	r4, #12
 8000326:	dc0e      	bgt.n	8000346 <__adddf3+0x1ba>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0220 	rsb	r2, r4, #32
 8000330:	fa20 f004 	lsr.w	r0, r0, r4
 8000334:	fa01 f302 	lsl.w	r3, r1, r2
 8000338:	ea40 0003 	orr.w	r0, r0, r3
 800033c:	fa21 f304 	lsr.w	r3, r1, r4
 8000340:	ea45 0103 	orr.w	r1, r5, r3
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f1c4 040c 	rsb	r4, r4, #12
 800034a:	f1c4 0220 	rsb	r2, r4, #32
 800034e:	fa20 f002 	lsr.w	r0, r0, r2
 8000352:	fa01 f304 	lsl.w	r3, r1, r4
 8000356:	ea40 0003 	orr.w	r0, r0, r3
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	fa21 f004 	lsr.w	r0, r1, r4
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	f094 0f00 	teq	r4, #0
 800036a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800036e:	bf06      	itte	eq
 8000370:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000374:	3401      	addeq	r4, #1
 8000376:	3d01      	subne	r5, #1
 8000378:	e74e      	b.n	8000218 <__adddf3+0x8c>
 800037a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800037e:	bf18      	it	ne
 8000380:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000384:	d029      	beq.n	80003da <__adddf3+0x24e>
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	d005      	beq.n	800039e <__adddf3+0x212>
 8000392:	ea54 0c00 	orrs.w	ip, r4, r0
 8000396:	bf04      	itt	eq
 8000398:	4619      	moveq	r1, r3
 800039a:	4610      	moveq	r0, r2
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	ea91 0f03 	teq	r1, r3
 80003a2:	bf1e      	ittt	ne
 80003a4:	2100      	movne	r1, #0
 80003a6:	2000      	movne	r0, #0
 80003a8:	bd30      	popne	{r4, r5, pc}
 80003aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003ae:	d105      	bne.n	80003bc <__adddf3+0x230>
 80003b0:	0040      	lsls	r0, r0, #1
 80003b2:	4149      	adcs	r1, r1
 80003b4:	bf28      	it	cs
 80003b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ba:	bd30      	pop	{r4, r5, pc}
 80003bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c0:	bf3c      	itt	cc
 80003c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003c6:	bd30      	popcc	{r4, r5, pc}
 80003c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003d4:	f04f 0000 	mov.w	r0, #0
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf1a      	itte	ne
 80003e0:	4619      	movne	r1, r3
 80003e2:	4610      	movne	r0, r2
 80003e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e8:	bf1c      	itt	ne
 80003ea:	460b      	movne	r3, r1
 80003ec:	4602      	movne	r2, r0
 80003ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003f2:	bf06      	itte	eq
 80003f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f8:	ea91 0f03 	teqeq	r1, r3
 80003fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000400:	bd30      	pop	{r4, r5, pc}
 8000402:	bf00      	nop

08000404 <__aeabi_ui2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f04f 0500 	mov.w	r5, #0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e750      	b.n	80002c4 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_i2d>:
 8000424:	f090 0f00 	teq	r0, #0
 8000428:	bf04      	itt	eq
 800042a:	2100      	moveq	r1, #0
 800042c:	4770      	bxeq	lr
 800042e:	b530      	push	{r4, r5, lr}
 8000430:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000434:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000438:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800043c:	bf48      	it	mi
 800043e:	4240      	negmi	r0, r0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e73e      	b.n	80002c4 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_f2d>:
 8000448:	0042      	lsls	r2, r0, #1
 800044a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800044e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000452:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000456:	bf1f      	itttt	ne
 8000458:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800045c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000460:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000464:	4770      	bxne	lr
 8000466:	f092 0f00 	teq	r2, #0
 800046a:	bf14      	ite	ne
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	4770      	bxeq	lr
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e720      	b.n	80002c4 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_ul2d>:
 8000484:	ea50 0201 	orrs.w	r2, r0, r1
 8000488:	bf08      	it	eq
 800048a:	4770      	bxeq	lr
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	f04f 0500 	mov.w	r5, #0
 8000492:	e00a      	b.n	80004aa <__aeabi_l2d+0x16>

08000494 <__aeabi_l2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a2:	d502      	bpl.n	80004aa <__aeabi_l2d+0x16>
 80004a4:	4240      	negs	r0, r0
 80004a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b6:	f43f aedc 	beq.w	8000272 <__adddf3+0xe6>
 80004ba:	f04f 0203 	mov.w	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d2:	f1c2 0320 	rsb	r3, r2, #32
 80004d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004da:	fa20 f002 	lsr.w	r0, r0, r2
 80004de:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e2:	ea40 000e 	orr.w	r0, r0, lr
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	4414      	add	r4, r2
 80004ec:	e6c1      	b.n	8000272 <__adddf3+0xe6>
 80004ee:	bf00      	nop

080004f0 <__aeabi_dmul>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fe:	bf1d      	ittte	ne
 8000500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000504:	ea94 0f0c 	teqne	r4, ip
 8000508:	ea95 0f0c 	teqne	r5, ip
 800050c:	f000 f8de 	bleq	80006cc <__aeabi_dmul+0x1dc>
 8000510:	442c      	add	r4, r5
 8000512:	ea81 0603 	eor.w	r6, r1, r3
 8000516:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800051a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000522:	bf18      	it	ne
 8000524:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000528:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000530:	d038      	beq.n	80005a4 <__aeabi_dmul+0xb4>
 8000532:	fba0 ce02 	umull	ip, lr, r0, r2
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000542:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000546:	f04f 0600 	mov.w	r6, #0
 800054a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054e:	f09c 0f00 	teq	ip, #0
 8000552:	bf18      	it	ne
 8000554:	f04e 0e01 	orrne.w	lr, lr, #1
 8000558:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800055c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000560:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000564:	d204      	bcs.n	8000570 <__aeabi_dmul+0x80>
 8000566:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800056a:	416d      	adcs	r5, r5
 800056c:	eb46 0606 	adc.w	r6, r6, r6
 8000570:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000574:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000578:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800057c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000580:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000584:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000588:	bf88      	it	hi
 800058a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058e:	d81e      	bhi.n	80005ce <__aeabi_dmul+0xde>
 8000590:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a8:	ea46 0101 	orr.w	r1, r6, r1
 80005ac:	ea40 0002 	orr.w	r0, r0, r2
 80005b0:	ea81 0103 	eor.w	r1, r1, r3
 80005b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b8:	bfc2      	ittt	gt
 80005ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005c2:	bd70      	popgt	{r4, r5, r6, pc}
 80005c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c8:	f04f 0e00 	mov.w	lr, #0
 80005cc:	3c01      	subs	r4, #1
 80005ce:	f300 80ab 	bgt.w	8000728 <__aeabi_dmul+0x238>
 80005d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d6:	bfde      	ittt	le
 80005d8:	2000      	movle	r0, #0
 80005da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd70      	pople	{r4, r5, r6, pc}
 80005e0:	f1c4 0400 	rsb	r4, r4, #0
 80005e4:	3c20      	subs	r4, #32
 80005e6:	da35      	bge.n	8000654 <__aeabi_dmul+0x164>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc1b      	bgt.n	8000624 <__aeabi_dmul+0x134>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0520 	rsb	r5, r4, #32
 80005f4:	fa00 f305 	lsl.w	r3, r0, r5
 80005f8:	fa20 f004 	lsr.w	r0, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea40 0002 	orr.w	r0, r0, r2
 8000604:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	fa21 f604 	lsr.w	r6, r1, r4
 8000614:	eb42 0106 	adc.w	r1, r2, r6
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 040c 	rsb	r4, r4, #12
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f304 	lsl.w	r3, r0, r4
 8000630:	fa20 f005 	lsr.w	r0, r0, r5
 8000634:	fa01 f204 	lsl.w	r2, r1, r4
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000644:	f141 0100 	adc.w	r1, r1, #0
 8000648:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800064c:	bf08      	it	eq
 800064e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f205 	lsl.w	r2, r0, r5
 800065c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000660:	fa20 f304 	lsr.w	r3, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea43 0302 	orr.w	r3, r3, r2
 800066c:	fa21 f004 	lsr.w	r0, r1, r4
 8000670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000674:	fa21 f204 	lsr.w	r2, r1, r4
 8000678:	ea20 0002 	bic.w	r0, r0, r2
 800067c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f094 0f00 	teq	r4, #0
 8000690:	d10f      	bne.n	80006b2 <__aeabi_dmul+0x1c2>
 8000692:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000696:	0040      	lsls	r0, r0, #1
 8000698:	eb41 0101 	adc.w	r1, r1, r1
 800069c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3c01      	subeq	r4, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1a6>
 80006a6:	ea41 0106 	orr.w	r1, r1, r6
 80006aa:	f095 0f00 	teq	r5, #0
 80006ae:	bf18      	it	ne
 80006b0:	4770      	bxne	lr
 80006b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	eb43 0303 	adc.w	r3, r3, r3
 80006bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c0:	bf08      	it	eq
 80006c2:	3d01      	subeq	r5, #1
 80006c4:	d0f7      	beq.n	80006b6 <__aeabi_dmul+0x1c6>
 80006c6:	ea43 0306 	orr.w	r3, r3, r6
 80006ca:	4770      	bx	lr
 80006cc:	ea94 0f0c 	teq	r4, ip
 80006d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d4:	bf18      	it	ne
 80006d6:	ea95 0f0c 	teqne	r5, ip
 80006da:	d00c      	beq.n	80006f6 <__aeabi_dmul+0x206>
 80006dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e0:	bf18      	it	ne
 80006e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e6:	d1d1      	bne.n	800068c <__aeabi_dmul+0x19c>
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	f04f 0000 	mov.w	r0, #0
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fa:	bf06      	itte	eq
 80006fc:	4610      	moveq	r0, r2
 80006fe:	4619      	moveq	r1, r3
 8000700:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000704:	d019      	beq.n	800073a <__aeabi_dmul+0x24a>
 8000706:	ea94 0f0c 	teq	r4, ip
 800070a:	d102      	bne.n	8000712 <__aeabi_dmul+0x222>
 800070c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000710:	d113      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000712:	ea95 0f0c 	teq	r5, ip
 8000716:	d105      	bne.n	8000724 <__aeabi_dmul+0x234>
 8000718:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800071c:	bf1c      	itt	ne
 800071e:	4610      	movne	r0, r2
 8000720:	4619      	movne	r1, r3
 8000722:	d10a      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000724:	ea81 0103 	eor.w	r1, r1, r3
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000742:	bd70      	pop	{r4, r5, r6, pc}

08000744 <__aeabi_ddiv>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800074a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000752:	bf1d      	ittte	ne
 8000754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000758:	ea94 0f0c 	teqne	r4, ip
 800075c:	ea95 0f0c 	teqne	r5, ip
 8000760:	f000 f8a7 	bleq	80008b2 <__aeabi_ddiv+0x16e>
 8000764:	eba4 0405 	sub.w	r4, r4, r5
 8000768:	ea81 0e03 	eor.w	lr, r1, r3
 800076c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000770:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000774:	f000 8088 	beq.w	8000888 <__aeabi_ddiv+0x144>
 8000778:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800077c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000780:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000784:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000788:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800078c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000790:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000794:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000798:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800079c:	429d      	cmp	r5, r3
 800079e:	bf08      	it	eq
 80007a0:	4296      	cmpeq	r6, r2
 80007a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007aa:	d202      	bcs.n	80007b2 <__aeabi_ddiv+0x6e>
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	1ab6      	subs	r6, r6, r2
 80007b4:	eb65 0503 	sbc.w	r5, r5, r3
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000820:	ea55 0e06 	orrs.w	lr, r5, r6
 8000824:	d018      	beq.n	8000858 <__aeabi_ddiv+0x114>
 8000826:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800082a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800083a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000842:	d1c0      	bne.n	80007c6 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	d10b      	bne.n	8000862 <__aeabi_ddiv+0x11e>
 800084a:	ea41 0100 	orr.w	r1, r1, r0
 800084e:	f04f 0000 	mov.w	r0, #0
 8000852:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000856:	e7b6      	b.n	80007c6 <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	bf04      	itt	eq
 800085e:	4301      	orreq	r1, r0
 8000860:	2000      	moveq	r0, #0
 8000862:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000866:	bf88      	it	hi
 8000868:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800086c:	f63f aeaf 	bhi.w	80005ce <__aeabi_dmul+0xde>
 8000870:	ebb5 0c03 	subs.w	ip, r5, r3
 8000874:	bf04      	itt	eq
 8000876:	ebb6 0c02 	subseq.w	ip, r6, r2
 800087a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087e:	f150 0000 	adcs.w	r0, r0, #0
 8000882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800088c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000890:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000894:	bfc2      	ittt	gt
 8000896:	ebd4 050c 	rsbsgt	r5, r4, ip
 800089a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089e:	bd70      	popgt	{r4, r5, r6, pc}
 80008a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a4:	f04f 0e00 	mov.w	lr, #0
 80008a8:	3c01      	subs	r4, #1
 80008aa:	e690      	b.n	80005ce <__aeabi_dmul+0xde>
 80008ac:	ea45 0e06 	orr.w	lr, r5, r6
 80008b0:	e68d      	b.n	80005ce <__aeabi_dmul+0xde>
 80008b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b6:	ea94 0f0c 	teq	r4, ip
 80008ba:	bf08      	it	eq
 80008bc:	ea95 0f0c 	teqeq	r5, ip
 80008c0:	f43f af3b 	beq.w	800073a <__aeabi_dmul+0x24a>
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	d10a      	bne.n	80008e0 <__aeabi_ddiv+0x19c>
 80008ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ce:	f47f af34 	bne.w	800073a <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	f47f af25 	bne.w	8000724 <__aeabi_dmul+0x234>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e72c      	b.n	800073a <__aeabi_dmul+0x24a>
 80008e0:	ea95 0f0c 	teq	r5, ip
 80008e4:	d106      	bne.n	80008f4 <__aeabi_ddiv+0x1b0>
 80008e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ea:	f43f aefd 	beq.w	80006e8 <__aeabi_dmul+0x1f8>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e722      	b.n	800073a <__aeabi_dmul+0x24a>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	f47f aec5 	bne.w	800068c <__aeabi_dmul+0x19c>
 8000902:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000906:	f47f af0d 	bne.w	8000724 <__aeabi_dmul+0x234>
 800090a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090e:	f47f aeeb 	bne.w	80006e8 <__aeabi_dmul+0x1f8>
 8000912:	e712      	b.n	800073a <__aeabi_dmul+0x24a>

08000914 <__aeabi_frsub>:
 8000914:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000918:	e002      	b.n	8000920 <__addsf3>
 800091a:	bf00      	nop

0800091c <__aeabi_fsub>:
 800091c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000920 <__addsf3>:
 8000920:	0042      	lsls	r2, r0, #1
 8000922:	bf1f      	itttt	ne
 8000924:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000928:	ea92 0f03 	teqne	r2, r3
 800092c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000930:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000934:	d06a      	beq.n	8000a0c <__addsf3+0xec>
 8000936:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800093a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800093e:	bfc1      	itttt	gt
 8000940:	18d2      	addgt	r2, r2, r3
 8000942:	4041      	eorgt	r1, r0
 8000944:	4048      	eorgt	r0, r1
 8000946:	4041      	eorgt	r1, r0
 8000948:	bfb8      	it	lt
 800094a:	425b      	neglt	r3, r3
 800094c:	2b19      	cmp	r3, #25
 800094e:	bf88      	it	hi
 8000950:	4770      	bxhi	lr
 8000952:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000956:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800095a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800095e:	bf18      	it	ne
 8000960:	4240      	negne	r0, r0
 8000962:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000966:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800096a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800096e:	bf18      	it	ne
 8000970:	4249      	negne	r1, r1
 8000972:	ea92 0f03 	teq	r2, r3
 8000976:	d03f      	beq.n	80009f8 <__addsf3+0xd8>
 8000978:	f1a2 0201 	sub.w	r2, r2, #1
 800097c:	fa41 fc03 	asr.w	ip, r1, r3
 8000980:	eb10 000c 	adds.w	r0, r0, ip
 8000984:	f1c3 0320 	rsb	r3, r3, #32
 8000988:	fa01 f103 	lsl.w	r1, r1, r3
 800098c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000990:	d502      	bpl.n	8000998 <__addsf3+0x78>
 8000992:	4249      	negs	r1, r1
 8000994:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000998:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800099c:	d313      	bcc.n	80009c6 <__addsf3+0xa6>
 800099e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80009a2:	d306      	bcc.n	80009b2 <__addsf3+0x92>
 80009a4:	0840      	lsrs	r0, r0, #1
 80009a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80009aa:	f102 0201 	add.w	r2, r2, #1
 80009ae:	2afe      	cmp	r2, #254	; 0xfe
 80009b0:	d251      	bcs.n	8000a56 <__addsf3+0x136>
 80009b2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80009b6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80009ba:	bf08      	it	eq
 80009bc:	f020 0001 	biceq.w	r0, r0, #1
 80009c0:	ea40 0003 	orr.w	r0, r0, r3
 80009c4:	4770      	bx	lr
 80009c6:	0049      	lsls	r1, r1, #1
 80009c8:	eb40 0000 	adc.w	r0, r0, r0
 80009cc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80009d0:	f1a2 0201 	sub.w	r2, r2, #1
 80009d4:	d1ed      	bne.n	80009b2 <__addsf3+0x92>
 80009d6:	fab0 fc80 	clz	ip, r0
 80009da:	f1ac 0c08 	sub.w	ip, ip, #8
 80009de:	ebb2 020c 	subs.w	r2, r2, ip
 80009e2:	fa00 f00c 	lsl.w	r0, r0, ip
 80009e6:	bfaa      	itet	ge
 80009e8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80009ec:	4252      	neglt	r2, r2
 80009ee:	4318      	orrge	r0, r3
 80009f0:	bfbc      	itt	lt
 80009f2:	40d0      	lsrlt	r0, r2
 80009f4:	4318      	orrlt	r0, r3
 80009f6:	4770      	bx	lr
 80009f8:	f092 0f00 	teq	r2, #0
 80009fc:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a00:	bf06      	itte	eq
 8000a02:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a06:	3201      	addeq	r2, #1
 8000a08:	3b01      	subne	r3, #1
 8000a0a:	e7b5      	b.n	8000978 <__addsf3+0x58>
 8000a0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a14:	bf18      	it	ne
 8000a16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a1a:	d021      	beq.n	8000a60 <__addsf3+0x140>
 8000a1c:	ea92 0f03 	teq	r2, r3
 8000a20:	d004      	beq.n	8000a2c <__addsf3+0x10c>
 8000a22:	f092 0f00 	teq	r2, #0
 8000a26:	bf08      	it	eq
 8000a28:	4608      	moveq	r0, r1
 8000a2a:	4770      	bx	lr
 8000a2c:	ea90 0f01 	teq	r0, r1
 8000a30:	bf1c      	itt	ne
 8000a32:	2000      	movne	r0, #0
 8000a34:	4770      	bxne	lr
 8000a36:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a3a:	d104      	bne.n	8000a46 <__addsf3+0x126>
 8000a3c:	0040      	lsls	r0, r0, #1
 8000a3e:	bf28      	it	cs
 8000a40:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000a44:	4770      	bx	lr
 8000a46:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000a4a:	bf3c      	itt	cc
 8000a4c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000a50:	4770      	bxcc	lr
 8000a52:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a56:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000a5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5e:	4770      	bx	lr
 8000a60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000a64:	bf16      	itet	ne
 8000a66:	4608      	movne	r0, r1
 8000a68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000a6c:	4601      	movne	r1, r0
 8000a6e:	0242      	lsls	r2, r0, #9
 8000a70:	bf06      	itte	eq
 8000a72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000a76:	ea90 0f01 	teqeq	r0, r1
 8000a7a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000a7e:	4770      	bx	lr

08000a80 <__aeabi_ui2f>:
 8000a80:	f04f 0300 	mov.w	r3, #0
 8000a84:	e004      	b.n	8000a90 <__aeabi_i2f+0x8>
 8000a86:	bf00      	nop

08000a88 <__aeabi_i2f>:
 8000a88:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000a8c:	bf48      	it	mi
 8000a8e:	4240      	negmi	r0, r0
 8000a90:	ea5f 0c00 	movs.w	ip, r0
 8000a94:	bf08      	it	eq
 8000a96:	4770      	bxeq	lr
 8000a98:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000a9c:	4601      	mov	r1, r0
 8000a9e:	f04f 0000 	mov.w	r0, #0
 8000aa2:	e01c      	b.n	8000ade <__aeabi_l2f+0x2a>

08000aa4 <__aeabi_ul2f>:
 8000aa4:	ea50 0201 	orrs.w	r2, r0, r1
 8000aa8:	bf08      	it	eq
 8000aaa:	4770      	bxeq	lr
 8000aac:	f04f 0300 	mov.w	r3, #0
 8000ab0:	e00a      	b.n	8000ac8 <__aeabi_l2f+0x14>
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_l2f>:
 8000ab4:	ea50 0201 	orrs.w	r2, r0, r1
 8000ab8:	bf08      	it	eq
 8000aba:	4770      	bxeq	lr
 8000abc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ac0:	d502      	bpl.n	8000ac8 <__aeabi_l2f+0x14>
 8000ac2:	4240      	negs	r0, r0
 8000ac4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ac8:	ea5f 0c01 	movs.w	ip, r1
 8000acc:	bf02      	ittt	eq
 8000ace:	4684      	moveq	ip, r0
 8000ad0:	4601      	moveq	r1, r0
 8000ad2:	2000      	moveq	r0, #0
 8000ad4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ad8:	bf08      	it	eq
 8000ada:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ade:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ae2:	fabc f28c 	clz	r2, ip
 8000ae6:	3a08      	subs	r2, #8
 8000ae8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000aec:	db10      	blt.n	8000b10 <__aeabi_l2f+0x5c>
 8000aee:	fa01 fc02 	lsl.w	ip, r1, r2
 8000af2:	4463      	add	r3, ip
 8000af4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000af8:	f1c2 0220 	rsb	r2, r2, #32
 8000afc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b00:	fa20 f202 	lsr.w	r2, r0, r2
 8000b04:	eb43 0002 	adc.w	r0, r3, r2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f102 0220 	add.w	r2, r2, #32
 8000b14:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b18:	f1c2 0220 	rsb	r2, r2, #32
 8000b1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b20:	fa21 f202 	lsr.w	r2, r1, r2
 8000b24:	eb43 0002 	adc.w	r0, r3, r2
 8000b28:	bf08      	it	eq
 8000b2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b2e:	4770      	bx	lr

08000b30 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000b38:	4a05      	ldr	r2, [pc, #20]	; (8000b50 <NVIC_PriorityGroupConfig+0x20>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b44:	60d3      	str	r3, [r2, #12]
}
 8000b46:	bf00      	nop
 8000b48:	370c      	adds	r7, #12
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	73fb      	strb	r3, [r7, #15]
 8000b60:	2300      	movs	r3, #0
 8000b62:	73bb      	strb	r3, [r7, #14]
 8000b64:	230f      	movs	r3, #15
 8000b66:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	78db      	ldrb	r3, [r3, #3]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d038      	beq.n	8000be2 <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000b70:	4b26      	ldr	r3, [pc, #152]	; (8000c0c <NVIC_Init+0xb8>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	43db      	mvns	r3, r3
 8000b76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000b7a:	0a1b      	lsrs	r3, r3, #8
 8000b7c:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	f1c3 0304 	rsb	r3, r3, #4
 8000b84:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000b86:	7b7a      	ldrb	r2, [r7, #13]
 8000b88:	7bfb      	ldrb	r3, [r7, #15]
 8000b8a:	fa42 f303 	asr.w	r3, r2, r3
 8000b8e:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	785b      	ldrb	r3, [r3, #1]
 8000b94:	461a      	mov	r2, r3
 8000b96:	7bbb      	ldrb	r3, [r7, #14]
 8000b98:	fa02 f303 	lsl.w	r3, r2, r3
 8000b9c:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	789a      	ldrb	r2, [r3, #2]
 8000ba2:	7b7b      	ldrb	r3, [r7, #13]
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	b2da      	uxtb	r2, r3
 8000ba8:	7bfb      	ldrb	r3, [r7, #15]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 8000bae:	7bfb      	ldrb	r3, [r7, #15]
 8000bb0:	011b      	lsls	r3, r3, #4
 8000bb2:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000bb4:	4a16      	ldr	r2, [pc, #88]	; (8000c10 <NVIC_Init+0xbc>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	4413      	add	r3, r2
 8000bbc:	7bfa      	ldrb	r2, [r7, #15]
 8000bbe:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bc2:	4a13      	ldr	r2, [pc, #76]	; (8000c10 <NVIC_Init+0xbc>)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	095b      	lsrs	r3, r3, #5
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	f003 031f 	and.w	r3, r3, #31
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bdc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000be0:	e00f      	b.n	8000c02 <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000be2:	490b      	ldr	r1, [pc, #44]	; (8000c10 <NVIC_Init+0xbc>)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	095b      	lsrs	r3, r3, #5
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	f003 031f 	and.w	r3, r3, #31
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000bfa:	f100 0320 	add.w	r3, r0, #32
 8000bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000c02:	bf00      	nop
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00
 8000c10:	e000e100 	.word	0xe000e100

08000c14 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000c22:	2300      	movs	r3, #0
 8000c24:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000c32:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c36:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	791b      	ldrb	r3, [r3, #4]
 8000c3c:	021a      	lsls	r2, r3, #8
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4313      	orrs	r3, r2
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	68fa      	ldr	r2, [r7, #12]
 8000c4e:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	689b      	ldr	r3, [r3, #8]
 8000c54:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	4b17      	ldr	r3, [pc, #92]	; (8000cb8 <ADC_Init+0xa4>)
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	691a      	ldr	r2, [r3, #16]
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	68db      	ldr	r3, [r3, #12]
 8000c66:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c6c:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	795b      	ldrb	r3, [r3, #5]
 8000c72:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 8000c74:	4313      	orrs	r3, r2
 8000c76:	68fa      	ldr	r2, [r7, #12]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	68fa      	ldr	r2, [r7, #12]
 8000c80:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 8000c8e:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	7d1b      	ldrb	r3, [r3, #20]
 8000c94:	3b01      	subs	r3, #1
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	7afb      	ldrb	r3, [r7, #11]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000c9e:	7afb      	ldrb	r3, [r7, #11]
 8000ca0:	051b      	lsls	r3, r3, #20
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000cae:	bf00      	nop
 8000cb0:	3714      	adds	r7, #20
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bc80      	pop	{r7}
 8000cb6:	4770      	bx	lr
 8000cb8:	c0fff7fd 	.word	0xc0fff7fd

08000cbc <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 8000ce2:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2201      	movs	r2, #1
 8000cee:	751a      	strb	r2, [r3, #20]
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bc80      	pop	{r7}
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop

08000cfc <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
 8000d04:	460b      	mov	r3, r1
 8000d06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d08:	78fb      	ldrb	r3, [r7, #3]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d006      	beq.n	8000d1c <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	689b      	ldr	r3, [r3, #8]
 8000d12:	f043 0201 	orr.w	r2, r3, #1
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000d1a:	e005      	b.n	8000d28 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	f023 0201 	bic.w	r2, r3, #1
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	609a      	str	r2, [r3, #8]
  }
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bc80      	pop	{r7}
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop

08000d34 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	4611      	mov	r1, r2
 8000d40:	461a      	mov	r2, r3
 8000d42:	4603      	mov	r3, r0
 8000d44:	70fb      	strb	r3, [r7, #3]
 8000d46:	460b      	mov	r3, r1
 8000d48:	70bb      	strb	r3, [r7, #2]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	60fb      	str	r3, [r7, #12]
 8000d52:	2300      	movs	r3, #0
 8000d54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 8000d56:	78fb      	ldrb	r3, [r7, #3]
 8000d58:	2b1d      	cmp	r3, #29
 8000d5a:	d923      	bls.n	8000da4 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d60:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 8000d62:	78fb      	ldrb	r3, [r7, #3]
 8000d64:	f1a3 021e 	sub.w	r2, r3, #30
 8000d68:	4613      	mov	r3, r2
 8000d6a:	005b      	lsls	r3, r3, #1
 8000d6c:	4413      	add	r3, r2
 8000d6e:	2207      	movs	r2, #7
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	43db      	mvns	r3, r3
 8000d7a:	68fa      	ldr	r2, [r7, #12]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 8000d80:	7879      	ldrb	r1, [r7, #1]
 8000d82:	78fb      	ldrb	r3, [r7, #3]
 8000d84:	f1a3 021e 	sub.w	r2, r3, #30
 8000d88:	4613      	mov	r3, r2
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	4413      	add	r3, r2
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000d94:	68fa      	ldr	r2, [r7, #12]
 8000d96:	68bb      	ldr	r3, [r7, #8]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	68fa      	ldr	r2, [r7, #12]
 8000da0:	65da      	str	r2, [r3, #92]	; 0x5c
 8000da2:	e06c      	b.n	8000e7e <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 8000da4:	78fb      	ldrb	r3, [r7, #3]
 8000da6:	2b13      	cmp	r3, #19
 8000da8:	d923      	bls.n	8000df2 <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 8000db0:	78fb      	ldrb	r3, [r7, #3]
 8000db2:	f1a3 0214 	sub.w	r2, r3, #20
 8000db6:	4613      	mov	r3, r2
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	4413      	add	r3, r2
 8000dbc:	2207      	movs	r2, #7
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	43db      	mvns	r3, r3
 8000dc8:	68fa      	ldr	r2, [r7, #12]
 8000dca:	4013      	ands	r3, r2
 8000dcc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 8000dce:	7879      	ldrb	r1, [r7, #1]
 8000dd0:	78fb      	ldrb	r3, [r7, #3]
 8000dd2:	f1a3 0214 	sub.w	r2, r3, #20
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	4413      	add	r3, r2
 8000ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8000de0:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	e045      	b.n	8000e7e <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 8000df2:	78fb      	ldrb	r3, [r7, #3]
 8000df4:	2b09      	cmp	r3, #9
 8000df6:	d923      	bls.n	8000e40 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	691b      	ldr	r3, [r3, #16]
 8000dfc:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 8000dfe:	78fb      	ldrb	r3, [r7, #3]
 8000e00:	f1a3 020a 	sub.w	r2, r3, #10
 8000e04:	4613      	mov	r3, r2
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	4413      	add	r3, r2
 8000e0a:	2207      	movs	r2, #7
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	43db      	mvns	r3, r3
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000e1c:	7879      	ldrb	r1, [r7, #1]
 8000e1e:	78fb      	ldrb	r3, [r7, #3]
 8000e20:	f1a3 020a 	sub.w	r2, r3, #10
 8000e24:	4613      	mov	r3, r2
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	4413      	add	r3, r2
 8000e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	68bb      	ldr	r3, [r7, #8]
 8000e34:	4313      	orrs	r3, r2
 8000e36:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	611a      	str	r2, [r3, #16]
 8000e3e:	e01e      	b.n	8000e7e <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	695b      	ldr	r3, [r3, #20]
 8000e44:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 8000e46:	78fa      	ldrb	r2, [r7, #3]
 8000e48:	4613      	mov	r3, r2
 8000e4a:	005b      	lsls	r3, r3, #1
 8000e4c:	4413      	add	r3, r2
 8000e4e:	2207      	movs	r2, #7
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	43db      	mvns	r3, r3
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000e60:	7879      	ldrb	r1, [r7, #1]
 8000e62:	78fa      	ldrb	r2, [r7, #3]
 8000e64:	4613      	mov	r3, r2
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	4413      	add	r3, r2
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000e70:	68fa      	ldr	r2, [r7, #12]
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	68fa      	ldr	r2, [r7, #12]
 8000e7c:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000e7e:	78bb      	ldrb	r3, [r7, #2]
 8000e80:	2b06      	cmp	r3, #6
 8000e82:	d821      	bhi.n	8000ec8 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e88:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8000e8a:	78bb      	ldrb	r3, [r7, #2]
 8000e8c:	1e5a      	subs	r2, r3, #1
 8000e8e:	4613      	mov	r3, r2
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	4413      	add	r3, r2
 8000e94:	221f      	movs	r2, #31
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	43db      	mvns	r3, r3
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	4013      	ands	r3, r2
 8000ea4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000ea6:	78f9      	ldrb	r1, [r7, #3]
 8000ea8:	78bb      	ldrb	r3, [r7, #2]
 8000eaa:	1e5a      	subs	r2, r3, #1
 8000eac:	4613      	mov	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	4413      	add	r3, r2
 8000eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000eb8:	68fa      	ldr	r2, [r7, #12]
 8000eba:	68bb      	ldr	r3, [r7, #8]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000ec6:	e095      	b.n	8000ff4 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000ec8:	78bb      	ldrb	r3, [r7, #2]
 8000eca:	2b0c      	cmp	r3, #12
 8000ecc:	d821      	bhi.n	8000f12 <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ed2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000ed4:	78bb      	ldrb	r3, [r7, #2]
 8000ed6:	1fda      	subs	r2, r3, #7
 8000ed8:	4613      	mov	r3, r2
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	4413      	add	r3, r2
 8000ede:	221f      	movs	r2, #31
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ee6:	68bb      	ldr	r3, [r7, #8]
 8000ee8:	43db      	mvns	r3, r3
 8000eea:	68fa      	ldr	r2, [r7, #12]
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000ef0:	78f9      	ldrb	r1, [r7, #3]
 8000ef2:	78bb      	ldrb	r3, [r7, #2]
 8000ef4:	1fda      	subs	r2, r3, #7
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	009b      	lsls	r3, r3, #2
 8000efa:	4413      	add	r3, r2
 8000efc:	fa01 f303 	lsl.w	r3, r1, r3
 8000f00:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f02:	68fa      	ldr	r2, [r7, #12]
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	4313      	orrs	r3, r2
 8000f08:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000f10:	e070      	b.n	8000ff4 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 8000f12:	78bb      	ldrb	r3, [r7, #2]
 8000f14:	2b12      	cmp	r3, #18
 8000f16:	d823      	bhi.n	8000f60 <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f1c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 8000f1e:	78bb      	ldrb	r3, [r7, #2]
 8000f20:	f1a3 020d 	sub.w	r2, r3, #13
 8000f24:	4613      	mov	r3, r2
 8000f26:	009b      	lsls	r3, r3, #2
 8000f28:	4413      	add	r3, r2
 8000f2a:	221f      	movs	r2, #31
 8000f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f30:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	43db      	mvns	r3, r3
 8000f36:	68fa      	ldr	r2, [r7, #12]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000f3c:	78f9      	ldrb	r1, [r7, #3]
 8000f3e:	78bb      	ldrb	r3, [r7, #2]
 8000f40:	f1a3 020d 	sub.w	r2, r3, #13
 8000f44:	4613      	mov	r3, r2
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	4413      	add	r3, r2
 8000f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4e:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f50:	68fa      	ldr	r2, [r7, #12]
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000f5e:	e049      	b.n	8000ff4 <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 8000f60:	78bb      	ldrb	r3, [r7, #2]
 8000f62:	2b18      	cmp	r3, #24
 8000f64:	d823      	bhi.n	8000fae <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f6a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 8000f6c:	78bb      	ldrb	r3, [r7, #2]
 8000f6e:	f1a3 0213 	sub.w	r2, r3, #19
 8000f72:	4613      	mov	r3, r2
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	4413      	add	r3, r2
 8000f78:	221f      	movs	r2, #31
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	43db      	mvns	r3, r3
 8000f84:	68fa      	ldr	r2, [r7, #12]
 8000f86:	4013      	ands	r3, r2
 8000f88:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 8000f8a:	78f9      	ldrb	r1, [r7, #3]
 8000f8c:	78bb      	ldrb	r3, [r7, #2]
 8000f8e:	f1a3 0213 	sub.w	r2, r3, #19
 8000f92:	4613      	mov	r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	4413      	add	r3, r2
 8000f98:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f9e:	68fa      	ldr	r2, [r7, #12]
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	68fa      	ldr	r2, [r7, #12]
 8000faa:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000fac:	e022      	b.n	8000ff4 <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000fb4:	78bb      	ldrb	r3, [r7, #2]
 8000fb6:	f1a3 0219 	sub.w	r2, r3, #25
 8000fba:	4613      	mov	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	221f      	movs	r2, #31
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 8000fd2:	78f9      	ldrb	r1, [r7, #3]
 8000fd4:	78bb      	ldrb	r3, [r7, #2]
 8000fd6:	f1a3 0219 	sub.w	r2, r3, #25
 8000fda:	4613      	mov	r3, r2
 8000fdc:	009b      	lsls	r3, r3, #2
 8000fde:	4413      	add	r3, r2
 8000fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe4:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000fe6:	68fa      	ldr	r2, [r7, #12]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	68fa      	ldr	r2, [r7, #12]
 8000ff2:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	3714      	adds	r7, #20
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	689b      	ldr	r3, [r3, #8]
 800100c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	609a      	str	r2, [r3, #8]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	807b      	strh	r3, [r7, #2]
 800102c:	4613      	mov	r3, r2
 800102e:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8001034:	887b      	ldrh	r3, [r7, #2]
 8001036:	b2db      	uxtb	r3, r3
 8001038:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 800103a:	2201      	movs	r2, #1
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 8001044:	787b      	ldrb	r3, [r7, #1]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d006      	beq.n	8001058 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	431a      	orrs	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
  }
}
 8001056:	e006      	b.n	8001066 <ADC_ITConfig+0x46>
    ADCx->CR1 |= itmask;
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	43db      	mvns	r3, r3
 8001060:	401a      	ands	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	605a      	str	r2, [r3, #4]
  }
}
 8001066:	bf00      	nop
 8001068:	3714      	adds	r7, #20
 800106a:	46bd      	mov	sp, r7
 800106c:	bc80      	pop	{r7}
 800106e:	4770      	bx	lr

08001070 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	460b      	mov	r3, r1
 800107a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800107c:	2300      	movs	r3, #0
 800107e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	887b      	ldrh	r3, [r7, #2]
 8001086:	4013      	ands	r3, r2
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 800108c:	2301      	movs	r3, #1
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	e001      	b.n	8001096 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8001092:	2300      	movs	r3, #0
 8001094:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8001096:	7bfb      	ldrb	r3, [r7, #15]
}
 8001098:	4618      	mov	r0, r3
 800109a:	3714      	adds	r7, #20
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop

080010a4 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b087      	sub	sp, #28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	e07e      	b.n	80011be <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80010c0:	2201      	movs	r2, #1
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	4013      	ands	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80010d4:	68fa      	ldr	r2, [r7, #12]
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d16d      	bne.n	80011b8 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	2103      	movs	r1, #3
 80010e6:	fa01 f303 	lsl.w	r3, r1, r3
 80010ea:	43db      	mvns	r3, r3
 80010ec:	401a      	ands	r2, r3
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	791b      	ldrb	r3, [r3, #4]
 80010fa:	4619      	mov	r1, r3
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	005b      	lsls	r3, r3, #1
 8001100:	fa01 f303 	lsl.w	r3, r1, r3
 8001104:	431a      	orrs	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	791b      	ldrb	r3, [r3, #4]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d003      	beq.n	800111a <GPIO_Init+0x76>
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	791b      	ldrb	r3, [r3, #4]
 8001116:	2b02      	cmp	r3, #2
 8001118:	d136      	bne.n	8001188 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	689a      	ldr	r2, [r3, #8]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	2103      	movs	r1, #3
 8001124:	fa01 f303 	lsl.w	r3, r1, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	401a      	ands	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689a      	ldr	r2, [r3, #8]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	795b      	ldrb	r3, [r3, #5]
 8001138:	4619      	mov	r1, r3
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	fa01 f303 	lsl.w	r3, r1, r3
 8001142:	431a      	orrs	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	889b      	ldrh	r3, [r3, #4]
 800114c:	b29a      	uxth	r2, r3
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	b29b      	uxth	r3, r3
 8001152:	2101      	movs	r1, #1
 8001154:	fa01 f303 	lsl.w	r3, r1, r3
 8001158:	b29b      	uxth	r3, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	b29b      	uxth	r3, r3
 800115e:	4013      	ands	r3, r2
 8001160:	b29a      	uxth	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	889b      	ldrh	r3, [r3, #4]
 800116a:	b29b      	uxth	r3, r3
 800116c:	b21a      	sxth	r2, r3
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	799b      	ldrb	r3, [r3, #6]
 8001172:	4619      	mov	r1, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	b29b      	uxth	r3, r3
 8001178:	fa01 f303 	lsl.w	r3, r1, r3
 800117c:	b21b      	sxth	r3, r3
 800117e:	4313      	orrs	r3, r2
 8001180:	b21b      	sxth	r3, r3
 8001182:	b29a      	uxth	r2, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	68da      	ldr	r2, [r3, #12]
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	b29b      	uxth	r3, r3
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	2103      	movs	r1, #3
 8001194:	fa01 f303 	lsl.w	r3, r1, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	401a      	ands	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	79db      	ldrb	r3, [r3, #7]
 80011a8:	4619      	mov	r1, r3
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	fa01 f303 	lsl.w	r3, r1, r3
 80011b2:	431a      	orrs	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	3301      	adds	r3, #1
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	2b0f      	cmp	r3, #15
 80011c2:	f67f af7d 	bls.w	80010c0 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80011c6:	bf00      	nop
 80011c8:	371c      	adds	r7, #28
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	807b      	strh	r3, [r7, #2]
 80011dc:	4613      	mov	r3, r2
 80011de:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80011e8:	787a      	ldrb	r2, [r7, #1]
 80011ea:	887b      	ldrh	r3, [r7, #2]
 80011ec:	f003 0307 	and.w	r3, r3, #7
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	fa02 f303 	lsl.w	r3, r2, r3
 80011f6:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80011f8:	887b      	ldrh	r3, [r7, #2]
 80011fa:	08db      	lsrs	r3, r3, #3
 80011fc:	b29b      	uxth	r3, r3
 80011fe:	4618      	mov	r0, r3
 8001200:	887b      	ldrh	r3, [r7, #2]
 8001202:	08db      	lsrs	r3, r3, #3
 8001204:	b29b      	uxth	r3, r3
 8001206:	461a      	mov	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3208      	adds	r2, #8
 800120c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001210:	887b      	ldrh	r3, [r7, #2]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	210f      	movs	r1, #15
 800121a:	fa01 f303 	lsl.w	r3, r1, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	ea02 0103 	and.w	r1, r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	f100 0208 	add.w	r2, r0, #8
 800122a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800122e:	887b      	ldrh	r3, [r7, #2]
 8001230:	08db      	lsrs	r3, r3, #3
 8001232:	b29b      	uxth	r3, r3
 8001234:	461a      	mov	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3208      	adds	r2, #8
 800123a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4313      	orrs	r3, r2
 8001242:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8001244:	887b      	ldrh	r3, [r7, #2]
 8001246:	08db      	lsrs	r3, r3, #3
 8001248:	b29b      	uxth	r3, r3
 800124a:	461a      	mov	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	3208      	adds	r2, #8
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001256:	bf00      	nop
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr

08001260 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800126a:	4a04      	ldr	r2, [pc, #16]	; (800127c <RCC_HSICmd+0x1c>)
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	6013      	str	r3, [r2, #0]
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	42470000 	.word	0x42470000

08001280 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001280:	b480      	push	{r7}
 8001282:	b089      	sub	sp, #36	; 0x24
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80012a0:	4b5f      	ldr	r3, [pc, #380]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	f003 030c 	and.w	r3, r3, #12
 80012a8:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	2b0c      	cmp	r3, #12
 80012ae:	d865      	bhi.n	800137c <RCC_GetClocksFreq+0xfc>
 80012b0:	a201      	add	r2, pc, #4	; (adr r2, 80012b8 <RCC_GetClocksFreq+0x38>)
 80012b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012b6:	bf00      	nop
 80012b8:	080012ed 	.word	0x080012ed
 80012bc:	0800137d 	.word	0x0800137d
 80012c0:	0800137d 	.word	0x0800137d
 80012c4:	0800137d 	.word	0x0800137d
 80012c8:	0800130d 	.word	0x0800130d
 80012cc:	0800137d 	.word	0x0800137d
 80012d0:	0800137d 	.word	0x0800137d
 80012d4:	0800137d 	.word	0x0800137d
 80012d8:	08001315 	.word	0x08001315
 80012dc:	0800137d 	.word	0x0800137d
 80012e0:	0800137d 	.word	0x0800137d
 80012e4:	0800137d 	.word	0x0800137d
 80012e8:	0800131d 	.word	0x0800131d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80012ec:	4b4c      	ldr	r3, [pc, #304]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80012f4:	0b5b      	lsrs	r3, r3, #13
 80012f6:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	3301      	adds	r3, #1
 80012fc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	461a      	mov	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	601a      	str	r2, [r3, #0]
      break;
 800130a:	e047      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	4a45      	ldr	r2, [pc, #276]	; (8001424 <RCC_GetClocksFreq+0x1a4>)
 8001310:	601a      	str	r2, [r3, #0]
      break;
 8001312:	e043      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a44      	ldr	r2, [pc, #272]	; (8001428 <RCC_GetClocksFreq+0x1a8>)
 8001318:	601a      	str	r2, [r3, #0]
      break;
 800131a:	e03f      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800131c:	4b40      	ldr	r3, [pc, #256]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001324:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001326:	4b3e      	ldr	r3, [pc, #248]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800132e:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	0c9b      	lsrs	r3, r3, #18
 8001334:	4a3d      	ldr	r2, [pc, #244]	; (800142c <RCC_GetClocksFreq+0x1ac>)
 8001336:	5cd3      	ldrb	r3, [r2, r3]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	0d9b      	lsrs	r3, r3, #22
 8001340:	3301      	adds	r3, #1
 8001342:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001344:	4b36      	ldr	r3, [pc, #216]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800134c:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d109      	bne.n	8001368 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8001354:	69bb      	ldr	r3, [r7, #24]
 8001356:	4a33      	ldr	r2, [pc, #204]	; (8001424 <RCC_GetClocksFreq+0x1a4>)
 8001358:	fb02 f203 	mul.w	r2, r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001366:	e019      	b.n	800139c <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	4a2f      	ldr	r2, [pc, #188]	; (8001428 <RCC_GetClocksFreq+0x1a8>)
 800136c:	fb02 f203 	mul.w	r2, r2, r3
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	fbb2 f2f3 	udiv	r2, r2, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	601a      	str	r2, [r3, #0]
      }
      break;
 800137a:	e00f      	b.n	800139c <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 800137c:	4b28      	ldr	r3, [pc, #160]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001384:	0b5b      	lsrs	r3, r3, #13
 8001386:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	3301      	adds	r3, #1
 800138c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001390:	fa02 f303 	lsl.w	r3, r2, r3
 8001394:	461a      	mov	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	601a      	str	r2, [r3, #0]
      break;
 800139a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800139c:	4b20      	ldr	r3, [pc, #128]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013a4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	091b      	lsrs	r3, r3, #4
 80013aa:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 80013ac:	4a20      	ldr	r2, [pc, #128]	; (8001430 <RCC_GetClocksFreq+0x1b0>)
 80013ae:	69fb      	ldr	r3, [r7, #28]
 80013b0:	4413      	add	r3, r2
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	40da      	lsrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013cc:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 80013ce:	69fb      	ldr	r3, [r7, #28]
 80013d0:	0a1b      	lsrs	r3, r3, #8
 80013d2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80013d4:	4a16      	ldr	r2, [pc, #88]	; (8001430 <RCC_GetClocksFreq+0x1b0>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	4413      	add	r3, r2
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685a      	ldr	r2, [r3, #4]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	40da      	lsrs	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <RCC_GetClocksFreq+0x1a0>)
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80013f4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	0adb      	lsrs	r3, r3, #11
 80013fa:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80013fc:	4a0c      	ldr	r2, [pc, #48]	; (8001430 <RCC_GetClocksFreq+0x1b0>)
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	4413      	add	r3, r2
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	b2db      	uxtb	r3, r3
 8001406:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	40da      	lsrs	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	60da      	str	r2, [r3, #12]
}
 8001414:	bf00      	nop
 8001416:	3724      	adds	r7, #36	; 0x24
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800
 8001424:	00f42400 	.word	0x00f42400
 8001428:	007a1200 	.word	0x007a1200
 800142c:	20000000 	.word	0x20000000
 8001430:	2000000c 	.word	0x2000000c

08001434 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	460b      	mov	r3, r1
 800143e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d006      	beq.n	8001454 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001446:	4909      	ldr	r1, [pc, #36]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 8001448:	4b08      	ldr	r3, [pc, #32]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 800144a:	69da      	ldr	r2, [r3, #28]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4313      	orrs	r3, r2
 8001450:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001452:	e006      	b.n	8001462 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001454:	4905      	ldr	r1, [pc, #20]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 8001456:	4b05      	ldr	r3, [pc, #20]	; (800146c <RCC_AHBPeriphClockCmd+0x38>)
 8001458:	69da      	ldr	r2, [r3, #28]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	43db      	mvns	r3, r3
 800145e:	4013      	ands	r3, r2
 8001460:	61cb      	str	r3, [r1, #28]
  }
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	bc80      	pop	{r7}
 800146a:	4770      	bx	lr
 800146c:	40023800 	.word	0x40023800

08001470 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	460b      	mov	r3, r1
 800147a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800147c:	78fb      	ldrb	r3, [r7, #3]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d006      	beq.n	8001490 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001482:	4909      	ldr	r1, [pc, #36]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001484:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001486:	6a1a      	ldr	r2, [r3, #32]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4313      	orrs	r3, r2
 800148c:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800148e:	e006      	b.n	800149e <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001490:	4905      	ldr	r1, [pc, #20]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <RCC_APB2PeriphClockCmd+0x38>)
 8001494:	6a1a      	ldr	r2, [r3, #32]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	43db      	mvns	r3, r3
 800149a:	4013      	ands	r3, r2
 800149c:	620b      	str	r3, [r1, #32]
  }
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr
 80014a8:	40023800 	.word	0x40023800

080014ac <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	460b      	mov	r3, r1
 80014b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80014b8:	78fb      	ldrb	r3, [r7, #3]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d006      	beq.n	80014cc <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80014be:	4909      	ldr	r1, [pc, #36]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80014ca:	e006      	b.n	80014da <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80014cc:	4905      	ldr	r1, [pc, #20]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014ce:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <RCC_APB1PeriphClockCmd+0x38>)
 80014d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	4013      	ands	r3, r2
 80014d8:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	bc80      	pop	{r7}
 80014e2:	4770      	bx	lr
 80014e4:	40023800 	.word	0x40023800

080014e8 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b087      	sub	sp, #28
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80014f6:	2300      	movs	r3, #0
 80014f8:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80014fa:	2300      	movs	r3, #0
 80014fc:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	095b      	lsrs	r3, r3, #5
 8001502:	b2db      	uxtb	r3, r3
 8001504:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d103      	bne.n	8001514 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 800150c:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <RCC_GetFlagStatus+0x60>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e002      	b.n	800151a <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <RCC_GetFlagStatus+0x60>)
 8001516:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001518:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	f003 031f 	and.w	r3, r3, #31
 8001520:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8001522:	697a      	ldr	r2, [r7, #20]
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	fa22 f303 	lsr.w	r3, r2, r3
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	2b00      	cmp	r3, #0
 8001530:	d002      	beq.n	8001538 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8001532:	2301      	movs	r3, #1
 8001534:	74fb      	strb	r3, [r7, #19]
 8001536:	e001      	b.n	800153c <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8001538:	2300      	movs	r3, #0
 800153a:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800153c:	7cfb      	ldrb	r3, [r7, #19]
}
 800153e:	4618      	mov	r0, r3
 8001540:	371c      	adds	r7, #28
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr
 8001548:	40023800 	.word	0x40023800

0800154c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	; 0x28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001556:	2300      	movs	r3, #0
 8001558:	627b      	str	r3, [r7, #36]	; 0x24
 800155a:	2300      	movs	r3, #0
 800155c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001562:	2300      	movs	r3, #0
 8001564:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	8a1b      	ldrh	r3, [r3, #16]
 800156a:	b29b      	uxth	r3, r3
 800156c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800156e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001570:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001574:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	88db      	ldrh	r3, [r3, #6]
 800157a:	461a      	mov	r2, r3
 800157c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157e:	4313      	orrs	r3, r2
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001584:	b29a      	uxth	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	899b      	ldrh	r3, [r3, #12]
 800158e:	b29b      	uxth	r3, r3
 8001590:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001594:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001598:	f023 030c 	bic.w	r3, r3, #12
 800159c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	889a      	ldrh	r2, [r3, #4]
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	891b      	ldrh	r3, [r3, #8]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	461a      	mov	r2, r3
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	4313      	orrs	r3, r2
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80015ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015bc:	b29a      	uxth	r2, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	8a9b      	ldrh	r3, [r3, #20]
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80015ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	899b      	ldrh	r3, [r3, #12]
 80015d6:	461a      	mov	r2, r3
 80015d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015da:	4313      	orrs	r3, r2
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80015de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80015e6:	f107 0308 	add.w	r3, r7, #8
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fe48 	bl	8001280 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a2e      	ldr	r2, [pc, #184]	; (80016ac <USART_Init+0x160>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d102      	bne.n	80015fe <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	623b      	str	r3, [r7, #32]
 80015fc:	e001      	b.n	8001602 <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	899b      	ldrh	r3, [r3, #12]
 8001606:	b29b      	uxth	r3, r3
 8001608:	b21b      	sxth	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	da0c      	bge.n	8001628 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800160e:	6a3a      	ldr	r2, [r7, #32]
 8001610:	4613      	mov	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	009a      	lsls	r2, r3, #2
 8001618:	441a      	add	r2, r3
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	fbb2 f3f3 	udiv	r3, r2, r3
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	e00b      	b.n	8001640 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001628:	6a3a      	ldr	r2, [r7, #32]
 800162a:	4613      	mov	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	009a      	lsls	r2, r3, #2
 8001632:	441a      	add	r2, r3
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	fbb2 f3f3 	udiv	r3, r2, r3
 800163e:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	4a1b      	ldr	r2, [pc, #108]	; (80016b0 <USART_Init+0x164>)
 8001644:	fba2 2303 	umull	r2, r3, r2, r3
 8001648:	095b      	lsrs	r3, r3, #5
 800164a:	011b      	lsls	r3, r3, #4
 800164c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800164e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001650:	091b      	lsrs	r3, r3, #4
 8001652:	2264      	movs	r2, #100	; 0x64
 8001654:	fb02 f303 	mul.w	r3, r2, r3
 8001658:	69fa      	ldr	r2, [r7, #28]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	899b      	ldrh	r3, [r3, #12]
 8001662:	b29b      	uxth	r3, r3
 8001664:	b21b      	sxth	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	da0c      	bge.n	8001684 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	00db      	lsls	r3, r3, #3
 800166e:	3332      	adds	r3, #50	; 0x32
 8001670:	4a0f      	ldr	r2, [pc, #60]	; (80016b0 <USART_Init+0x164>)
 8001672:	fba2 2303 	umull	r2, r3, r2, r3
 8001676:	095b      	lsrs	r3, r3, #5
 8001678:	f003 0307 	and.w	r3, r3, #7
 800167c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800167e:	4313      	orrs	r3, r2
 8001680:	627b      	str	r3, [r7, #36]	; 0x24
 8001682:	e00b      	b.n	800169c <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	3332      	adds	r3, #50	; 0x32
 800168a:	4a09      	ldr	r2, [pc, #36]	; (80016b0 <USART_Init+0x164>)
 800168c:	fba2 2303 	umull	r2, r3, r2, r3
 8001690:	095b      	lsrs	r3, r3, #5
 8001692:	f003 030f 	and.w	r3, r3, #15
 8001696:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001698:	4313      	orrs	r3, r2
 800169a:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	b29a      	uxth	r2, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	811a      	strh	r2, [r3, #8]
}
 80016a4:	bf00      	nop
 80016a6:	3728      	adds	r7, #40	; 0x28
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40013800 	.word	0x40013800
 80016b0:	51eb851f 	.word	0x51eb851f

080016b4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	460b      	mov	r3, r1
 80016be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016c0:	78fb      	ldrb	r3, [r7, #3]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d008      	beq.n	80016d8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	899b      	ldrh	r3, [r3, #12]
 80016ca:	b29b      	uxth	r3, r3
 80016cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80016d6:	e007      	b.n	80016e8 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	899b      	ldrh	r3, [r3, #12]
 80016dc:	b29b      	uxth	r3, r3
 80016de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	819a      	strh	r2, [r3, #12]
  }
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bc80      	pop	{r7}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop

080016f4 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001700:	887b      	ldrh	r3, [r7, #2]
 8001702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001706:	b29a      	uxth	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	809a      	strh	r2, [r3, #4]
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	bc80      	pop	{r7}
 8001714:	4770      	bx	lr
 8001716:	bf00      	nop

08001718 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	889b      	ldrh	r3, [r3, #4]
 8001724:	b29b      	uxth	r3, r3
 8001726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800172a:	b29b      	uxth	r3, r3
}
 800172c:	4618      	mov	r0, r3
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop

08001738 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001738:	b480      	push	{r7}
 800173a:	b087      	sub	sp, #28
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	460b      	mov	r3, r1
 8001742:	807b      	strh	r3, [r7, #2]
 8001744:	4613      	mov	r3, r2
 8001746:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001748:	2300      	movs	r3, #0
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	2300      	movs	r3, #0
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800175c:	887b      	ldrh	r3, [r7, #2]
 800175e:	b2db      	uxtb	r3, r3
 8001760:	095b      	lsrs	r3, r3, #5
 8001762:	b2db      	uxtb	r3, r3
 8001764:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001766:	887b      	ldrh	r3, [r7, #2]
 8001768:	f003 031f 	and.w	r3, r3, #31
 800176c:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800176e:	2201      	movs	r2, #1
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	2b01      	cmp	r3, #1
 800177c:	d103      	bne.n	8001786 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	330c      	adds	r3, #12
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	e009      	b.n	800179a <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	2b02      	cmp	r3, #2
 800178a:	d103      	bne.n	8001794 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	3310      	adds	r3, #16
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	e002      	b.n	800179a <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	3314      	adds	r3, #20
 8001798:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800179a:	787b      	ldrb	r3, [r7, #1]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d006      	beq.n	80017ae <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	697a      	ldr	r2, [r7, #20]
 80017a4:	6811      	ldr	r1, [r2, #0]
 80017a6:	68ba      	ldr	r2, [r7, #8]
 80017a8:	430a      	orrs	r2, r1
 80017aa:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80017ac:	e006      	b.n	80017bc <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	697a      	ldr	r2, [r7, #20]
 80017b2:	6811      	ldr	r1, [r2, #0]
 80017b4:	68ba      	ldr	r2, [r7, #8]
 80017b6:	43d2      	mvns	r2, r2
 80017b8:	400a      	ands	r2, r1
 80017ba:	601a      	str	r2, [r3, #0]
  }
}
 80017bc:	bf00      	nop
 80017be:	371c      	adds	r7, #28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop

080017c8 <main>:
 }
 }
 return 0;
 }*/

int main(void) {
 80017c8:	b590      	push	{r4, r7, lr}
 80017ca:	b085      	sub	sp, #20
 80017cc:	af00      	add	r7, sp, #0

	nvic_init();
 80017ce:	f000 fb1b 	bl	8001e08 <nvic_init>
	usart_init();
 80017d2:	f000 faef 	bl	8001db4 <usart_init>
	gpio_init();
 80017d6:	f000 fab1 	bl	8001d3c <gpio_init>
	adc_init();
 80017da:	f000 fb35 	bl	8001e48 <adc_init>
	USART_SendData(USART1, '\n');
 80017de:	210a      	movs	r1, #10
 80017e0:	4831      	ldr	r0, [pc, #196]	; (80018a8 <main+0xe0>)
 80017e2:	f7ff ff87 	bl	80016f4 <USART_SendData>
	//Infinite loop
	char buff[10];
	uint16_t i = 10;
 80017e6:	230a      	movs	r3, #10
 80017e8:	81fb      	strh	r3, [r7, #14]
	while (1) {
		if (i >= 10) {
 80017ea:	89fb      	ldrh	r3, [r7, #14]
 80017ec:	2b09      	cmp	r3, #9
 80017ee:	d930      	bls.n	8001852 <main+0x8a>
			if (printmode) {
 80017f0:	4b2e      	ldr	r3, [pc, #184]	; (80018ac <main+0xe4>)
 80017f2:	881b      	ldrh	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d022      	beq.n	800183e <main+0x76>
				sprintf(buff, "%f", ((float) adc_value) / (1241.21));
 80017f8:	4b2d      	ldr	r3, [pc, #180]	; (80018b0 <main+0xe8>)
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff f93f 	bl	8000a80 <__aeabi_ui2f>
 8001802:	4603      	mov	r3, r0
 8001804:	4618      	mov	r0, r3
 8001806:	f7fe fe1f 	bl	8000448 <__aeabi_f2d>
 800180a:	a325      	add	r3, pc, #148	; (adr r3, 80018a0 <main+0xd8>)
 800180c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001810:	f7fe ff98 	bl	8000744 <__aeabi_ddiv>
 8001814:	4603      	mov	r3, r0
 8001816:	460c      	mov	r4, r1
 8001818:	1d38      	adds	r0, r7, #4
 800181a:	461a      	mov	r2, r3
 800181c:	4623      	mov	r3, r4
 800181e:	4925      	ldr	r1, [pc, #148]	; (80018b4 <main+0xec>)
 8001820:	f000 fa48 	bl	8001cb4 <siprintf>
				buff[4] = 'V';
 8001824:	2356      	movs	r3, #86	; 0x56
 8001826:	723b      	strb	r3, [r7, #8]
				buff[5] = ' ';
 8001828:	2320      	movs	r3, #32
 800182a:	727b      	strb	r3, [r7, #9]
				buff[6] = ' ';
 800182c:	2320      	movs	r3, #32
 800182e:	72bb      	strb	r3, [r7, #10]
				buff[7] = '\n';
 8001830:	230a      	movs	r3, #10
 8001832:	72fb      	strb	r3, [r7, #11]
				buff[8] = '\r';
 8001834:	230d      	movs	r3, #13
 8001836:	733b      	strb	r3, [r7, #12]
				buff[9] = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	737b      	strb	r3, [r7, #13]
 800183c:	e007      	b.n	800184e <main+0x86>
			} else
				sprintf(buff, "%d\n\r", adc_value);
 800183e:	4b1c      	ldr	r3, [pc, #112]	; (80018b0 <main+0xe8>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	461a      	mov	r2, r3
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	491c      	ldr	r1, [pc, #112]	; (80018b8 <main+0xf0>)
 8001848:	4618      	mov	r0, r3
 800184a:	f000 fa33 	bl	8001cb4 <siprintf>

			i = 0;
 800184e:	2300      	movs	r3, #0
 8001850:	81fb      	strh	r3, [r7, #14]
		}

		if (USART1->SR & USART_FLAG_TC) {
 8001852:	4b15      	ldr	r3, [pc, #84]	; (80018a8 <main+0xe0>)
 8001854:	881b      	ldrh	r3, [r3, #0]
 8001856:	b29b      	uxth	r3, r3
 8001858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0c4      	beq.n	80017ea <main+0x22>
			if (i < 10) {
 8001860:	89fb      	ldrh	r3, [r7, #14]
 8001862:	2b09      	cmp	r3, #9
 8001864:	d8c1      	bhi.n	80017ea <main+0x22>

				USART_SendData(USART1, buff[i]);
 8001866:	89fb      	ldrh	r3, [r7, #14]
 8001868:	f107 0210 	add.w	r2, r7, #16
 800186c:	4413      	add	r3, r2
 800186e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001872:	b29b      	uxth	r3, r3
 8001874:	4619      	mov	r1, r3
 8001876:	480c      	ldr	r0, [pc, #48]	; (80018a8 <main+0xe0>)
 8001878:	f7ff ff3c 	bl	80016f4 <USART_SendData>
				if (buff[i] == 0) {
 800187c:	89fb      	ldrh	r3, [r7, #14]
 800187e:	f107 0210 	add.w	r2, r7, #16
 8001882:	4413      	add	r3, r2
 8001884:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d102      	bne.n	8001892 <main+0xca>
					i = 10;
 800188c:	230a      	movs	r3, #10
 800188e:	81fb      	strh	r3, [r7, #14]
 8001890:	e7ab      	b.n	80017ea <main+0x22>
				} else
					i++;
 8001892:	89fb      	ldrh	r3, [r7, #14]
 8001894:	3301      	adds	r3, #1
 8001896:	81fb      	strh	r3, [r7, #14]
			}
		}
	}
 8001898:	e7a7      	b.n	80017ea <main+0x22>
 800189a:	bf00      	nop
 800189c:	f3af 8000 	nop.w
 80018a0:	0a3d70a4 	.word	0x0a3d70a4
 80018a4:	409364d7 	.word	0x409364d7
 80018a8:	40013800 	.word	0x40013800
 80018ac:	2000003a 	.word	0x2000003a
 80018b0:	20000038 	.word	0x20000038
 80018b4:	08001f38 	.word	0x08001f38
 80018b8:	08001f3c 	.word	0x08001f3c

080018bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80018c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80018c2:	e003      	b.n	80018cc <LoopCopyDataInit>

080018c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80018c4:	4b0c      	ldr	r3, [pc, #48]	; (80018f8 <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80018c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80018c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80018ca:	3104      	adds	r1, #4

080018cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80018cc:	480b      	ldr	r0, [pc, #44]	; (80018fc <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80018ce:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80018d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80018d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80018d4:	d3f6      	bcc.n	80018c4 <CopyDataInit>
  ldr r2, =_sbss
 80018d6:	4a0b      	ldr	r2, [pc, #44]	; (8001904 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80018d8:	e002      	b.n	80018e0 <LoopFillZerobss>

080018da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80018dc:	f842 3b04 	str.w	r3, [r2], #4

080018e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80018e0:	4b09      	ldr	r3, [pc, #36]	; (8001908 <LoopFillZerobss+0x28>)
  cmp r2, r3
 80018e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80018e4:	d3f9      	bcc.n	80018da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018e6:	f000 f841 	bl	800196c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018ea:	f000 faf3 	bl	8001ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ee:	f7ff ff6b 	bl	80017c8 <main>
  bx lr
 80018f2:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018f4:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80018f8:	08001f4c 	.word	0x08001f4c
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80018fc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001900:	2000001c 	.word	0x2000001c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8001904:	2000001c 	.word	0x2000001c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001908:	2000003c 	.word	0x2000003c

0800190c <AES_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800190c:	e7fe      	b.n	800190c <AES_IRQHandler>
	...

08001910 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
}
 8001914:	bf00      	nop
 8001916:	46bd      	mov	sp, r7
 8001918:	bc80      	pop	{r7}
 800191a:	4770      	bx	lr

0800191c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001920:	e7fe      	b.n	8001920 <HardFault_Handler+0x4>
 8001922:	bf00      	nop

08001924 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001928:	e7fe      	b.n	8001928 <MemManage_Handler+0x4>
 800192a:	bf00      	nop

0800192c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001930:	e7fe      	b.n	8001930 <BusFault_Handler+0x4>
 8001932:	bf00      	nop

08001934 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001938:	e7fe      	b.n	8001938 <UsageFault_Handler+0x4>
 800193a:	bf00      	nop

0800193c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr

08001948 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
}
 8001958:	bf00      	nop
 800195a:	46bd      	mov	sp, r7
 800195c:	bc80      	pop	{r7}
 800195e:	4770      	bx	lr

08001960 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr

0800196c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001970:	4a15      	ldr	r2, [pc, #84]	; (80019c8 <SystemInit+0x5c>)
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <SystemInit+0x5c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800197a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800197c:	4912      	ldr	r1, [pc, #72]	; (80019c8 <SystemInit+0x5c>)
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <SystemInit+0x5c>)
 8001980:	689a      	ldr	r2, [r3, #8]
 8001982:	4b12      	ldr	r3, [pc, #72]	; (80019cc <SystemInit+0x60>)
 8001984:	4013      	ands	r3, r2
 8001986:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001988:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <SystemInit+0x5c>)
 800198a:	4b0f      	ldr	r3, [pc, #60]	; (80019c8 <SystemInit+0x5c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001992:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001996:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001998:	4a0b      	ldr	r2, [pc, #44]	; (80019c8 <SystemInit+0x5c>)
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <SystemInit+0x5c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019a2:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80019a4:	4a08      	ldr	r2, [pc, #32]	; (80019c8 <SystemInit+0x5c>)
 80019a6:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <SystemInit+0x5c>)
 80019a8:	689b      	ldr	r3, [r3, #8]
 80019aa:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80019ae:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80019b0:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <SystemInit+0x5c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 80019b6:	f000 f80d 	bl	80019d4 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80019ba:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <SystemInit+0x64>)
 80019bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80019c0:	609a      	str	r2, [r3, #8]
#endif
}
 80019c2:	bf00      	nop
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800
 80019cc:	88ffc00c 	.word	0x88ffc00c
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	607b      	str	r3, [r7, #4]
 80019de:	2300      	movs	r3, #0
 80019e0:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80019e2:	4a41      	ldr	r2, [pc, #260]	; (8001ae8 <SetSysClock+0x114>)
 80019e4:	4b40      	ldr	r3, [pc, #256]	; (8001ae8 <SetSysClock+0x114>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ec:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80019ee:	4b3e      	ldr	r3, [pc, #248]	; (8001ae8 <SetSysClock+0x114>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	3301      	adds	r3, #1
 80019fc:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d103      	bne.n	8001a0c <SetSysClock+0x38>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001a0a:	d1f0      	bne.n	80019ee <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001a0c:	4b36      	ldr	r3, [pc, #216]	; (8001ae8 <SetSysClock+0x114>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d002      	beq.n	8001a1e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	603b      	str	r3, [r7, #0]
 8001a1c:	e001      	b.n	8001a22 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d15a      	bne.n	8001ade <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001a28:	4a30      	ldr	r2, [pc, #192]	; (8001aec <SetSysClock+0x118>)
 8001a2a:	4b30      	ldr	r3, [pc, #192]	; (8001aec <SetSysClock+0x118>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f043 0304 	orr.w	r3, r3, #4
 8001a32:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001a34:	4a2d      	ldr	r2, [pc, #180]	; (8001aec <SetSysClock+0x118>)
 8001a36:	4b2d      	ldr	r3, [pc, #180]	; (8001aec <SetSysClock+0x118>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f043 0302 	orr.w	r3, r3, #2
 8001a3e:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8001a40:	4a2a      	ldr	r2, [pc, #168]	; (8001aec <SetSysClock+0x118>)
 8001a42:	4b2a      	ldr	r3, [pc, #168]	; (8001aec <SetSysClock+0x118>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001a4c:	4a26      	ldr	r2, [pc, #152]	; (8001ae8 <SetSysClock+0x114>)
 8001a4e:	4b26      	ldr	r3, [pc, #152]	; (8001ae8 <SetSysClock+0x114>)
 8001a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a52:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a56:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001a58:	4b25      	ldr	r3, [pc, #148]	; (8001af0 <SetSysClock+0x11c>)
 8001a5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a5e:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8001a60:	bf00      	nop
 8001a62:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <SetSysClock+0x11c>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f003 0310 	and.w	r3, r3, #16
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1f9      	bne.n	8001a62 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001a6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ae8 <SetSysClock+0x114>)
 8001a70:	4b1d      	ldr	r3, [pc, #116]	; (8001ae8 <SetSysClock+0x114>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001a76:	4a1c      	ldr	r2, [pc, #112]	; (8001ae8 <SetSysClock+0x114>)
 8001a78:	4b1b      	ldr	r3, [pc, #108]	; (8001ae8 <SetSysClock+0x114>)
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8001a7e:	4a1a      	ldr	r2, [pc, #104]	; (8001ae8 <SetSysClock+0x114>)
 8001a80:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <SetSysClock+0x114>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8001a86:	4a18      	ldr	r2, [pc, #96]	; (8001ae8 <SetSysClock+0x114>)
 8001a88:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <SetSysClock+0x114>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001a90:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8001a92:	4a15      	ldr	r2, [pc, #84]	; (8001ae8 <SetSysClock+0x114>)
 8001a94:	4b14      	ldr	r3, [pc, #80]	; (8001ae8 <SetSysClock+0x114>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8001a9c:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001a9e:	4a12      	ldr	r2, [pc, #72]	; (8001ae8 <SetSysClock+0x114>)
 8001aa0:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <SetSysClock+0x114>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aa8:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001aaa:	bf00      	nop
 8001aac:	4b0e      	ldr	r3, [pc, #56]	; (8001ae8 <SetSysClock+0x114>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f9      	beq.n	8001aac <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001ab8:	4a0b      	ldr	r2, [pc, #44]	; (8001ae8 <SetSysClock+0x114>)
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <SetSysClock+0x114>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f023 0303 	bic.w	r3, r3, #3
 8001ac2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001ac4:	4a08      	ldr	r2, [pc, #32]	; (8001ae8 <SetSysClock+0x114>)
 8001ac6:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <SetSysClock+0x114>)
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f043 0303 	orr.w	r3, r3, #3
 8001ace:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001ad0:	bf00      	nop
 8001ad2:	4b05      	ldr	r3, [pc, #20]	; (8001ae8 <SetSysClock+0x114>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 030c 	and.w	r3, r3, #12
 8001ada:	2b0c      	cmp	r3, #12
 8001adc:	d1f9      	bne.n	8001ad2 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8001ade:	bf00      	nop
 8001ae0:	370c      	adds	r7, #12
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr
 8001ae8:	40023800 	.word	0x40023800
 8001aec:	40023c00 	.word	0x40023c00
 8001af0:	40007000 	.word	0x40007000

08001af4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b087      	sub	sp, #28
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	60f8      	str	r0, [r7, #12]
 8001afc:	60b9      	str	r1, [r7, #8]
 8001afe:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001b00:	2301      	movs	r3, #1
 8001b02:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001b04:	e004      	b.n	8001b10 <ts_itoa+0x1c>
		div *= base;
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	fb02 f303 	mul.w	r3, r2, r3
 8001b0e:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	68ba      	ldr	r2, [r7, #8]
 8001b14:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d2f3      	bcs.n	8001b06 <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 8001b1e:	e029      	b.n	8001b74 <ts_itoa+0x80>
	{
		int num = d/div;
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	68ba      	ldr	r2, [r7, #8]
 8001b24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b28:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001b2a:	697a      	ldr	r2, [r7, #20]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001b32:	fb02 f201 	mul.w	r2, r2, r1
 8001b36:	1a9b      	subs	r3, r3, r2
 8001b38:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001b3a:	697a      	ldr	r2, [r7, #20]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b42:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	2b09      	cmp	r3, #9
 8001b48:	dd0a      	ble.n	8001b60 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	1c59      	adds	r1, r3, #1
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	6011      	str	r1, [r2, #0]
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	b2d2      	uxtb	r2, r2
 8001b58:	3237      	adds	r2, #55	; 0x37
 8001b5a:	b2d2      	uxtb	r2, r2
 8001b5c:	701a      	strb	r2, [r3, #0]
 8001b5e:	e009      	b.n	8001b74 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	1c59      	adds	r1, r3, #1
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	6011      	str	r1, [r2, #0]
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	b2d2      	uxtb	r2, r2
 8001b6e:	3230      	adds	r2, #48	; 0x30
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d1d2      	bne.n	8001b20 <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 8001b7a:	bf00      	nop
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bc80      	pop	{r7}
 8001b82:	4770      	bx	lr

08001b84 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001b94:	e07d      	b.n	8001c92 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	2b25      	cmp	r3, #37	; 0x25
 8001b9c:	d171      	bne.n	8001c82 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	60bb      	str	r3, [r7, #8]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b64      	cmp	r3, #100	; 0x64
 8001baa:	d01e      	beq.n	8001bea <ts_formatstring+0x66>
 8001bac:	2b64      	cmp	r3, #100	; 0x64
 8001bae:	dc06      	bgt.n	8001bbe <ts_formatstring+0x3a>
 8001bb0:	2b58      	cmp	r3, #88	; 0x58
 8001bb2:	d050      	beq.n	8001c56 <ts_formatstring+0xd2>
 8001bb4:	2b63      	cmp	r3, #99	; 0x63
 8001bb6:	d00e      	beq.n	8001bd6 <ts_formatstring+0x52>
 8001bb8:	2b25      	cmp	r3, #37	; 0x25
 8001bba:	d058      	beq.n	8001c6e <ts_formatstring+0xea>
 8001bbc:	e05d      	b.n	8001c7a <ts_formatstring+0xf6>
 8001bbe:	2b73      	cmp	r3, #115	; 0x73
 8001bc0:	d02b      	beq.n	8001c1a <ts_formatstring+0x96>
 8001bc2:	2b73      	cmp	r3, #115	; 0x73
 8001bc4:	dc02      	bgt.n	8001bcc <ts_formatstring+0x48>
 8001bc6:	2b69      	cmp	r3, #105	; 0x69
 8001bc8:	d00f      	beq.n	8001bea <ts_formatstring+0x66>
 8001bca:	e056      	b.n	8001c7a <ts_formatstring+0xf6>
 8001bcc:	2b75      	cmp	r3, #117	; 0x75
 8001bce:	d037      	beq.n	8001c40 <ts_formatstring+0xbc>
 8001bd0:	2b78      	cmp	r3, #120	; 0x78
 8001bd2:	d040      	beq.n	8001c56 <ts_formatstring+0xd2>
 8001bd4:	e051      	b.n	8001c7a <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	1c5a      	adds	r2, r3, #1
 8001bda:	60fa      	str	r2, [r7, #12]
 8001bdc:	687a      	ldr	r2, [r7, #4]
 8001bde:	1d11      	adds	r1, r2, #4
 8001be0:	6079      	str	r1, [r7, #4]
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	701a      	strb	r2, [r3, #0]
				break;
 8001be8:	e047      	b.n	8001c7a <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	1d1a      	adds	r2, r3, #4
 8001bee:	607a      	str	r2, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	da07      	bge.n	8001c0a <ts_formatstring+0x86>
					{
						val *= -1;
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	425b      	negs	r3, r3
 8001bfe:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	1c5a      	adds	r2, r3, #1
 8001c04:	60fa      	str	r2, [r7, #12]
 8001c06:	222d      	movs	r2, #45	; 0x2d
 8001c08:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001c0a:	69f9      	ldr	r1, [r7, #28]
 8001c0c:	f107 030c 	add.w	r3, r7, #12
 8001c10:	220a      	movs	r2, #10
 8001c12:	4618      	mov	r0, r3
 8001c14:	f7ff ff6e 	bl	8001af4 <ts_itoa>
				}
				break;
 8001c18:	e02f      	b.n	8001c7a <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	1d1a      	adds	r2, r3, #4
 8001c1e:	607a      	str	r2, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001c24:	e007      	b.n	8001c36 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	1c5a      	adds	r2, r3, #1
 8001c2a:	60fa      	str	r2, [r7, #12]
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	1c51      	adds	r1, r2, #1
 8001c30:	61b9      	str	r1, [r7, #24]
 8001c32:	7812      	ldrb	r2, [r2, #0]
 8001c34:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d1f3      	bne.n	8001c26 <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 8001c3e:	e01c      	b.n	8001c7a <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	1d1a      	adds	r2, r3, #4
 8001c44:	607a      	str	r2, [r7, #4]
 8001c46:	6819      	ldr	r1, [r3, #0]
 8001c48:	f107 030c 	add.w	r3, r7, #12
 8001c4c:	220a      	movs	r2, #10
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff ff50 	bl	8001af4 <ts_itoa>
				break;
 8001c54:	e011      	b.n	8001c7a <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	1d1a      	adds	r2, r3, #4
 8001c5a:	607a      	str	r2, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	f107 030c 	add.w	r3, r7, #12
 8001c64:	2210      	movs	r2, #16
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff ff44 	bl	8001af4 <ts_itoa>
				break;
 8001c6c:	e005      	b.n	8001c7a <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	1c5a      	adds	r2, r3, #1
 8001c72:	60fa      	str	r2, [r7, #12]
 8001c74:	2225      	movs	r2, #37	; 0x25
 8001c76:	701a      	strb	r2, [r3, #0]
				  break;
 8001c78:	bf00      	nop
			}
			fmt++;
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
 8001c80:	e007      	b.n	8001c92 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	1c5a      	adds	r2, r3, #1
 8001c86:	60fa      	str	r2, [r7, #12]
 8001c88:	68ba      	ldr	r2, [r7, #8]
 8001c8a:	1c51      	adds	r1, r2, #1
 8001c8c:	60b9      	str	r1, [r7, #8]
 8001c8e:	7812      	ldrb	r2, [r2, #0]
 8001c90:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f47f af7d 	bne.w	8001b96 <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	1ad3      	subs	r3, r2, r3
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3720      	adds	r7, #32
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop

08001cb4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001cb4:	b40e      	push	{r1, r2, r3}
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b085      	sub	sp, #20
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001cbe:	f107 0320 	add.w	r3, r7, #32
 8001cc2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001cc4:	68ba      	ldr	r2, [r7, #8]
 8001cc6:	69f9      	ldr	r1, [r7, #28]
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff ff5b 	bl	8001b84 <ts_formatstring>
 8001cce:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001cdc:	b003      	add	sp, #12
 8001cde:	4770      	bx	lr

08001ce0 <ADC1_IRQHandler>:
#include "stm32l1xx.h"
#include "vrs_cv5.h"
#include <stm32l1xx_gpio.h>

//fukncia prerusenia
void ADC1_IRQHandler(void) {
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
	if (ADC1->SR & ADC_SR_EOC) {
 8001ce4:	4b07      	ldr	r3, [pc, #28]	; (8001d04 <ADC1_IRQHandler+0x24>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d004      	beq.n	8001cfa <ADC1_IRQHandler+0x1a>
		adc_value = ADC1->DR;
 8001cf0:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <ADC1_IRQHandler+0x24>)
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	4b04      	ldr	r3, [pc, #16]	; (8001d08 <ADC1_IRQHandler+0x28>)
 8001cf8:	801a      	strh	r2, [r3, #0]
	}
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	40012400 	.word	0x40012400
 8001d08:	20000038 	.word	0x20000038

08001d0c <USART1_IRQHandler>:

void USART1_IRQHandler(void) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	if (USART_ReceiveData(USART1) == 'm') {
 8001d10:	4808      	ldr	r0, [pc, #32]	; (8001d34 <USART1_IRQHandler+0x28>)
 8001d12:	f7ff fd01 	bl	8001718 <USART_ReceiveData>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b6d      	cmp	r3, #109	; 0x6d
 8001d1a:	d109      	bne.n	8001d30 <USART1_IRQHandler+0x24>
		printmode = !printmode;
 8001d1c:	4b06      	ldr	r3, [pc, #24]	; (8001d38 <USART1_IRQHandler+0x2c>)
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	bf0c      	ite	eq
 8001d24:	2301      	moveq	r3, #1
 8001d26:	2300      	movne	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	4b02      	ldr	r3, [pc, #8]	; (8001d38 <USART1_IRQHandler+0x2c>)
 8001d2e:	801a      	strh	r2, [r3, #0]
	}
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40013800 	.word	0x40013800
 8001d38:	2000003a 	.word	0x2000003a

08001d3c <gpio_init>:
{
	for (; i; i--)
		;
}

void gpio_init(void) {
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001d42:	2101      	movs	r1, #1
 8001d44:	2001      	movs	r0, #1
 8001d46:	f7ff fb75 	bl	8001434 <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001d52:	2300      	movs	r3, #0
 8001d54:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001d5e:	463b      	mov	r3, r7
 8001d60:	4619      	mov	r1, r3
 8001d62:	4813      	ldr	r0, [pc, #76]	; (8001db0 <gpio_init+0x74>)
 8001d64:	f7ff f99e 	bl	80010a4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8001d70:	2320      	movs	r3, #32
 8001d72:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001d74:	463b      	mov	r3, r7
 8001d76:	4619      	mov	r1, r3
 8001d78:	480d      	ldr	r0, [pc, #52]	; (8001db0 <gpio_init+0x74>)
 8001d7a:	f7ff f993 	bl	80010a4 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9;
 8001d7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d82:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001d84:	2302      	movs	r3, #2
 8001d86:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001d88:	463b      	mov	r3, r7
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4808      	ldr	r0, [pc, #32]	; (8001db0 <gpio_init+0x74>)
 8001d8e:	f7ff f989 	bl	80010a4 <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource8, GPIO_AF_USART1);
 8001d92:	2207      	movs	r2, #7
 8001d94:	2108      	movs	r1, #8
 8001d96:	4806      	ldr	r0, [pc, #24]	; (8001db0 <gpio_init+0x74>)
 8001d98:	f7ff fa1a 	bl	80011d0 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	2109      	movs	r1, #9
 8001da0:	4803      	ldr	r0, [pc, #12]	; (8001db0 <gpio_init+0x74>)
 8001da2:	f7ff fa15 	bl	80011d0 <GPIO_PinAFConfig>
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40020000 	.word	0x40020000

08001db4 <usart_init>:

void usart_init(void) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
	USART_InitTypeDef USART_InitStructure;

	RCC_APB1PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8001dba:	2101      	movs	r1, #1
 8001dbc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001dc0:	f7ff fb74 	bl	80014ac <RCC_APB1PeriphClockCmd>

	USART_InitStructure.USART_BaudRate = 9600;
 8001dc4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001dc8:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl =
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	81bb      	strh	r3, [r7, #12]
			USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001dda:	230c      	movs	r3, #12
 8001ddc:	817b      	strh	r3, [r7, #10]
	USART_Init(USART1, &USART_InitStructure);
 8001dde:	463b      	mov	r3, r7
 8001de0:	4619      	mov	r1, r3
 8001de2:	4808      	ldr	r0, [pc, #32]	; (8001e04 <usart_init+0x50>)
 8001de4:	f7ff fbb2 	bl	800154c <USART_Init>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8001de8:	2201      	movs	r2, #1
 8001dea:	f240 5125 	movw	r1, #1317	; 0x525
 8001dee:	4805      	ldr	r0, [pc, #20]	; (8001e04 <usart_init+0x50>)
 8001df0:	f7ff fca2 	bl	8001738 <USART_ITConfig>
	USART_Cmd(USART1, ENABLE);
 8001df4:	2101      	movs	r1, #1
 8001df6:	4803      	ldr	r0, [pc, #12]	; (8001e04 <usart_init+0x50>)
 8001df8:	f7ff fc5c 	bl	80016b4 <USART_Cmd>
}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40013800 	.word	0x40013800

08001e08 <nvic_init>:

void nvic_init(void) {
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8001e0e:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8001e12:	f7fe fe8d 	bl	8000b30 <NVIC_PriorityGroupConfig>

	NVIC_InitStructure.NVIC_IRQChannel = ADC1_IRQn; //zoznam preruen njdete v sbore stm32l1xx.h
 8001e16:	2312      	movs	r3, #18
 8001e18:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001e22:	2301      	movs	r3, #1
 8001e24:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7fe fe93 	bl	8000b54 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 8001e2e:	2325      	movs	r3, #37	; 0x25
 8001e30:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8001e32:	2302      	movs	r3, #2
 8001e34:	717b      	strb	r3, [r7, #5]
	NVIC_Init(&NVIC_InitStructure);
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe fe8b 	bl	8000b54 <NVIC_Init>
}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop

08001e48 <adc_init>:

void adc_init(void) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
	ADC_InitTypeDef ADC_InitStructure;

	/* Enable ADC clock */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8001e4e:	2101      	movs	r1, #1
 8001e50:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001e54:	f7ff fb0c 	bl	8001470 <RCC_APB2PeriphClockCmd>

	/* Enable the HSI oscillator */
	RCC_HSICmd(ENABLE);
 8001e58:	2001      	movs	r0, #1
 8001e5a:	f7ff fa01 	bl	8001260 <RCC_HSICmd>
	/* Check that HSI oscillator is ready */
	while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET)
 8001e5e:	bf00      	nop
 8001e60:	2021      	movs	r0, #33	; 0x21
 8001e62:	f7ff fb41 	bl	80014e8 <RCC_GetFlagStatus>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0f9      	beq.n	8001e60 <adc_init+0x18>
		;

	/* Initialize ADC structure */
	ADC_StructInit(&ADC_InitStructure);
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7fe ff24 	bl	8000cbc <ADC_StructInit>
	/* ADC1 configuration */
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001e74:	2300      	movs	r3, #0
 8001e76:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	717b      	strb	r3, [r7, #5]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001e80:	2300      	movs	r3, #0
 8001e82:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfConversion = 1;
 8001e84:	2301      	movs	r3, #1
 8001e86:	753b      	strb	r3, [r7, #20]
	ADC_Init(ADC1, &ADC_InitStructure);
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4810      	ldr	r0, [pc, #64]	; (8001ed0 <adc_init+0x88>)
 8001e8e:	f7fe fec1 	bl	8000c14 <ADC_Init>
	/* ADCx regular channel8 configuration */
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1, 1, ADC_SampleTime_16Cycles); // pinu 1 zodpoveda kanal 1
 8001e92:	2302      	movs	r3, #2
 8001e94:	2201      	movs	r2, #1
 8001e96:	2101      	movs	r1, #1
 8001e98:	480d      	ldr	r0, [pc, #52]	; (8001ed0 <adc_init+0x88>)
 8001e9a:	f7fe ff4b 	bl	8000d34 <ADC_RegularChannelConfig>
			/* Enable the ADC */
	ADC_Cmd(ADC1, ENABLE);
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	480b      	ldr	r0, [pc, #44]	; (8001ed0 <adc_init+0x88>)
 8001ea2:	f7fe ff2b 	bl	8000cfc <ADC_Cmd>
	/* Wait until the ADC1 is ready */
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET) {
 8001ea6:	bf00      	nop
 8001ea8:	2140      	movs	r1, #64	; 0x40
 8001eaa:	4809      	ldr	r0, [pc, #36]	; (8001ed0 <adc_init+0x88>)
 8001eac:	f7ff f8e0 	bl	8001070 <ADC_GetFlagStatus>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0f8      	beq.n	8001ea8 <adc_init+0x60>
	}
	/* Start ADC Software Conversion */
	ADC_SoftwareStartConv(ADC1);
 8001eb6:	4806      	ldr	r0, [pc, #24]	; (8001ed0 <adc_init+0x88>)
 8001eb8:	f7ff f8a2 	bl	8001000 <ADC_SoftwareStartConv>

	ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	f240 2105 	movw	r1, #517	; 0x205
 8001ec2:	4803      	ldr	r0, [pc, #12]	; (8001ed0 <adc_init+0x88>)
 8001ec4:	f7ff f8ac 	bl	8001020 <ADC_ITConfig>
//ADC_ITConfig(ADC1, ADC_IT_OVR, ENABLE);
}
 8001ec8:	bf00      	nop
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40012400 	.word	0x40012400

08001ed4 <__libc_init_array>:
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	; (8001f10 <__libc_init_array+0x3c>)
 8001ed6:	b570      	push	{r4, r5, r6, lr}
 8001ed8:	461e      	mov	r6, r3
 8001eda:	4c0e      	ldr	r4, [pc, #56]	; (8001f14 <__libc_init_array+0x40>)
 8001edc:	2500      	movs	r5, #0
 8001ede:	1ae4      	subs	r4, r4, r3
 8001ee0:	10a4      	asrs	r4, r4, #2
 8001ee2:	42a5      	cmp	r5, r4
 8001ee4:	d004      	beq.n	8001ef0 <__libc_init_array+0x1c>
 8001ee6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001eea:	4798      	blx	r3
 8001eec:	3501      	adds	r5, #1
 8001eee:	e7f8      	b.n	8001ee2 <__libc_init_array+0xe>
 8001ef0:	f000 f816 	bl	8001f20 <_init>
 8001ef4:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <__libc_init_array+0x44>)
 8001ef6:	4c09      	ldr	r4, [pc, #36]	; (8001f1c <__libc_init_array+0x48>)
 8001ef8:	461e      	mov	r6, r3
 8001efa:	1ae4      	subs	r4, r4, r3
 8001efc:	10a4      	asrs	r4, r4, #2
 8001efe:	2500      	movs	r5, #0
 8001f00:	42a5      	cmp	r5, r4
 8001f02:	d004      	beq.n	8001f0e <__libc_init_array+0x3a>
 8001f04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f08:	4798      	blx	r3
 8001f0a:	3501      	adds	r5, #1
 8001f0c:	e7f8      	b.n	8001f00 <__libc_init_array+0x2c>
 8001f0e:	bd70      	pop	{r4, r5, r6, pc}
 8001f10:	08001f44 	.word	0x08001f44
 8001f14:	08001f44 	.word	0x08001f44
 8001f18:	08001f44 	.word	0x08001f44
 8001f1c:	08001f48 	.word	0x08001f48

08001f20 <_init>:
 8001f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f22:	bf00      	nop
 8001f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f26:	bc08      	pop	{r3}
 8001f28:	469e      	mov	lr, r3
 8001f2a:	4770      	bx	lr

08001f2c <_fini>:
 8001f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f2e:	bf00      	nop
 8001f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f32:	bc08      	pop	{r3}
 8001f34:	469e      	mov	lr, r3
 8001f36:	4770      	bx	lr
