// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_pp0_stage0 = 24'd16;
parameter    ap_ST_fsm_state9 = 24'd32;
parameter    ap_ST_fsm_state10 = 24'd64;
parameter    ap_ST_fsm_state11 = 24'd128;
parameter    ap_ST_fsm_state12 = 24'd256;
parameter    ap_ST_fsm_state13 = 24'd512;
parameter    ap_ST_fsm_state14 = 24'd1024;
parameter    ap_ST_fsm_state15 = 24'd2048;
parameter    ap_ST_fsm_state16 = 24'd4096;
parameter    ap_ST_fsm_state17 = 24'd8192;
parameter    ap_ST_fsm_state18 = 24'd16384;
parameter    ap_ST_fsm_state19 = 24'd32768;
parameter    ap_ST_fsm_state20 = 24'd65536;
parameter    ap_ST_fsm_state21 = 24'd131072;
parameter    ap_ST_fsm_state22 = 24'd262144;
parameter    ap_ST_fsm_state23 = 24'd524288;
parameter    ap_ST_fsm_state24 = 24'd1048576;
parameter    ap_ST_fsm_state25 = 24'd2097152;
parameter    ap_ST_fsm_state26 = 24'd4194304;
parameter    ap_ST_fsm_state27 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] sX_4;
reg   [31:0] sY_4;
reg   [31:0] pY_4;
reg   [31:0] pX_4;
reg   [4:0] layer_in_V_9_address0;
reg    layer_in_V_9_ce0;
reg    layer_in_V_9_we0;
wire   [15:0] layer_in_V_9_q0;
wire   [4:0] w2_V_address0;
reg    w2_V_ce0;
wire   [190:0] w2_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln208_fu_1416_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state26;
reg   [15:0] acc_V_31_0_reg_707;
reg   [15:0] acc_V_30_0_reg_720;
reg   [15:0] acc_V_29_0_reg_733;
reg   [15:0] acc_V_28_0_reg_746;
reg   [15:0] acc_V_27_0_reg_759;
reg   [15:0] acc_V_26_0_reg_772;
reg   [15:0] acc_V_25_0_reg_785;
reg   [15:0] acc_V_24_0_reg_798;
reg   [15:0] acc_V_23_0_reg_811;
reg   [15:0] acc_V_22_0_reg_824;
reg   [15:0] acc_V_21_0_reg_837;
reg   [15:0] acc_V_20_0_reg_850;
reg   [15:0] acc_V_19_0_reg_863;
reg   [15:0] acc_V_18_0_reg_876;
reg   [15:0] acc_V_17_0_reg_889;
reg   [15:0] acc_V_16_0_reg_902;
reg   [15:0] acc_V_15_0_reg_915;
reg   [15:0] acc_V_14_0_reg_928;
reg   [15:0] acc_V_13_0_reg_941;
reg   [15:0] acc_V_12_0_reg_954;
reg   [15:0] acc_V_11_0_reg_967;
reg   [15:0] acc_V_10_0_reg_980;
reg   [15:0] acc_V_9_0_reg_993;
reg   [15:0] acc_V_8_0_reg_1006;
reg   [15:0] acc_V_7_0_reg_1019;
reg   [15:0] acc_V_6_0_reg_1032;
reg   [15:0] acc_V_5_0_reg_1045;
reg   [15:0] acc_V_4_0_reg_1058;
reg   [15:0] acc_V_3_0_reg_1071;
reg   [15:0] acc_V_2_0_reg_1084;
reg   [15:0] acc_V_1_0_reg_1097;
reg   [15:0] acc_V_0_0_reg_1110;
reg   [4:0] in_index_reg_1123;
reg    ap_block_state1;
wire   [10:0] i_fu_1410_p2;
reg   [10:0] i_reg_2367;
wire    ap_CS_fsm_state2;
wire   [1:0] i1_fu_1422_p2;
reg    ap_block_state3;
wire   [0:0] icmp_ln215_fu_1433_p2;
reg   [0:0] icmp_ln215_reg_2380;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done;
wire   [0:0] icmp_ln215_7_fu_1439_p2;
reg   [0:0] icmp_ln215_7_reg_2385;
wire   [0:0] and_ln215_6_fu_1489_p2;
reg   [0:0] and_ln215_6_reg_2390;
wire   [0:0] icmp_ln336_fu_1495_p2;
reg   [0:0] icmp_ln336_reg_2394;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln336_reg_2394_pp0_iter1_reg;
reg   [0:0] icmp_ln336_reg_2394_pp0_iter2_reg;
wire   [4:0] ir_fu_1501_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] layer_in_V_9_load_reg_2413;
wire   [5:0] trunc_ln344_fu_1513_p1;
reg   [5:0] trunc_ln344_reg_2449;
reg   [5:0] tmp_96_reg_2454;
reg   [5:0] tmp_97_reg_2459;
reg   [5:0] tmp_98_reg_2464;
reg   [5:0] tmp_99_reg_2469;
reg   [5:0] tmp_100_reg_2474;
reg   [5:0] tmp_101_reg_2479;
reg   [5:0] tmp_102_reg_2484;
reg   [5:0] tmp_103_reg_2489;
reg   [5:0] tmp_104_reg_2494;
reg   [5:0] tmp_105_reg_2499;
reg   [5:0] tmp_106_reg_2504;
reg   [5:0] tmp_107_reg_2509;
reg   [5:0] tmp_108_reg_2514;
reg   [5:0] tmp_109_reg_2519;
reg   [5:0] tmp_110_reg_2524;
reg   [5:0] tmp_111_reg_2529;
reg   [5:0] tmp_112_reg_2534;
reg   [5:0] tmp_113_reg_2539;
reg   [5:0] tmp_114_reg_2544;
reg   [5:0] tmp_115_reg_2549;
reg   [5:0] tmp_116_reg_2554;
reg   [5:0] tmp_117_reg_2559;
reg   [5:0] tmp_118_reg_2564;
reg   [5:0] tmp_119_reg_2569;
reg   [5:0] tmp_120_reg_2574;
reg   [5:0] tmp_121_reg_2579;
reg   [5:0] tmp_122_reg_2584;
reg   [5:0] tmp_123_reg_2589;
reg   [5:0] tmp_124_reg_2594;
reg   [5:0] tmp_125_reg_2599;
reg   [4:0] tmp_126_reg_2604;
wire   [15:0] acc_0_V_fu_1831_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] acc_1_V_fu_1837_p2;
wire   [15:0] acc_2_V_fu_1843_p2;
wire   [15:0] acc_3_V_fu_1849_p2;
wire   [15:0] acc_4_V_fu_1855_p2;
wire   [15:0] acc_5_V_fu_1861_p2;
wire   [15:0] acc_6_V_fu_1867_p2;
wire   [15:0] acc_7_V_fu_1873_p2;
wire   [15:0] acc_8_V_fu_1879_p2;
wire   [15:0] acc_9_V_fu_1885_p2;
wire   [15:0] acc_10_V_fu_1891_p2;
wire   [15:0] acc_11_V_fu_1897_p2;
wire   [15:0] acc_12_V_fu_1903_p2;
wire   [15:0] acc_13_V_fu_1909_p2;
wire   [15:0] acc_14_V_fu_1915_p2;
wire   [15:0] acc_15_V_fu_1921_p2;
wire   [15:0] acc_16_V_fu_1927_p2;
wire   [15:0] acc_17_V_fu_1933_p2;
wire   [15:0] acc_18_V_fu_1939_p2;
wire   [15:0] acc_19_V_fu_1945_p2;
wire   [15:0] acc_20_V_fu_1951_p2;
wire   [15:0] acc_21_V_fu_1957_p2;
wire   [15:0] acc_22_V_fu_1963_p2;
wire   [15:0] acc_23_V_fu_1969_p2;
wire   [15:0] acc_24_V_fu_1975_p2;
wire   [15:0] acc_25_V_fu_1981_p2;
wire   [15:0] acc_26_V_fu_1987_p2;
wire   [15:0] acc_27_V_fu_1993_p2;
wire   [15:0] acc_28_V_fu_1999_p2;
wire   [15:0] acc_29_V_fu_2005_p2;
wire   [15:0] acc_30_V_fu_2011_p2;
wire   [15:0] acc_31_V_fu_2017_p2;
wire   [5:0] i_ic_fu_2029_p2;
reg   [5:0] i_ic_reg_2772;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln226_fu_2023_p2;
wire   [0:0] icmp_ln237_fu_2040_p2;
reg   [0:0] icmp_ln237_reg_2782;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg   [1:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [4:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [4:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_idle;
wire   [1:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_data_V_ce0;
wire   [4:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_d0;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call8;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call8;
wire    ap_block_pp0_stage0_11001_ignoreCallOp189;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call10;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call10;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call10;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call10;
wire    ap_block_pp0_stage0_11001_ignoreCallOp190;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call12;
wire    ap_block_pp0_stage0_11001_ignoreCallOp191;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call14;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call14;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call14;
wire    ap_block_pp0_stage0_11001_ignoreCallOp192;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call16;
wire    ap_block_pp0_stage0_11001_ignoreCallOp193;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call18;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call18;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call18;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call18;
wire    ap_block_pp0_stage0_11001_ignoreCallOp194;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp195;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call22;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call22;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call22;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call22;
wire    ap_block_pp0_stage0_11001_ignoreCallOp196;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call24;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call24;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call24;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call24;
wire    ap_block_pp0_stage0_11001_ignoreCallOp197;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call26;
wire    ap_block_pp0_stage0_11001_ignoreCallOp198;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call28;
wire    ap_block_pp0_stage0_11001_ignoreCallOp199;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call30;
wire    ap_block_pp0_stage0_11001_ignoreCallOp200;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call32;
wire    ap_block_pp0_stage0_11001_ignoreCallOp201;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call34;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call34;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call34;
wire    ap_block_pp0_stage0_11001_ignoreCallOp202;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call36;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call36;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call36;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call36;
wire    ap_block_pp0_stage0_11001_ignoreCallOp203;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call38;
wire    ap_block_pp0_stage0_11001_ignoreCallOp204;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call40;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call40;
wire    ap_block_pp0_stage0_11001_ignoreCallOp205;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call42;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call42;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call42;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call42;
wire    ap_block_pp0_stage0_11001_ignoreCallOp206;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call44;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call44;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call44;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call44;
wire    ap_block_pp0_stage0_11001_ignoreCallOp207;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call46;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call46;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call46;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call46;
wire    ap_block_pp0_stage0_11001_ignoreCallOp208;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call48;
wire    ap_block_pp0_stage0_11001_ignoreCallOp209;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call50;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call50;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call50;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call50;
wire    ap_block_pp0_stage0_11001_ignoreCallOp210;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call52;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call52;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call52;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call52;
wire    ap_block_pp0_stage0_11001_ignoreCallOp211;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call54;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call54;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call54;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call54;
wire    ap_block_pp0_stage0_11001_ignoreCallOp212;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call56;
wire    ap_block_pp0_stage0_11001_ignoreCallOp213;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call58;
wire    ap_block_pp0_stage0_11001_ignoreCallOp214;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call60;
wire    ap_block_pp0_stage0_11001_ignoreCallOp215;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call62;
wire    ap_block_pp0_stage0_11001_ignoreCallOp216;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call64;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call64;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call64;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call64;
wire    ap_block_pp0_stage0_11001_ignoreCallOp217;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call66;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call66;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call66;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call66;
wire    ap_block_pp0_stage0_11001_ignoreCallOp218;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call68;
wire    ap_block_pp0_stage0_11001_ignoreCallOp219;
wire   [5:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_w_V;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call71;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call71;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call71;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call71;
wire    ap_block_pp0_stage0_11001_ignoreCallOp221;
reg   [10:0] i_0_i_reg_685;
wire    ap_CS_fsm_state27;
reg   [1:0] i1_0_i_reg_696;
wire   [0:0] icmp_ln206_fu_1404_p2;
reg   [5:0] i_ic_0_i_reg_1134;
wire    ap_CS_fsm_state24;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start_reg;
reg    ap_block_state3_ignore_call4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln210_fu_1428_p1;
wire   [63:0] zext_ln344_fu_1507_p1;
wire   [63:0] zext_ln228_fu_2035_p1;
wire   [31:0] select_ln252_fu_2064_p3;
wire   [31:0] add_ln245_fu_2105_p2;
wire   [0:0] icmp_ln241_fu_2099_p2;
wire   [31:0] add_ln250_fu_2046_p2;
reg   [31:0] pX_6_loc_0_fu_336;
reg   [31:0] sX_6_loc_0_fu_340;
reg   [31:0] pY_6_loc_0_fu_344;
reg   [31:0] sY_6_loc_0_fu_348;
wire   [31:0] select_ln247_fu_2123_p3;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire   [30:0] tmp_127_fu_1445_p4;
wire   [30:0] tmp_128_fu_1461_p4;
wire   [0:0] icmp_ln215_8_fu_1455_p2;
wire   [0:0] icmp_ln215_9_fu_1471_p2;
wire   [0:0] and_ln215_5_fu_1483_p2;
wire   [0:0] and_ln215_fu_1477_p2;
wire   [31:0] add_ln252_fu_2058_p2;
wire   [31:0] add_ln247_fu_2117_p2;
reg   [23:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1123;
reg    ap_condition_1128;
reg    ap_condition_1142;
reg    ap_condition_1147;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 sX_4 = 32'd0;
#0 sY_4 = 32'd0;
#0 pY_4 = 32'd0;
#0 pX_4 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start_reg = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layeibs #(
    .DataWidth( 16 ),
    .AddressRange( 27 ),
    .AddressWidth( 5 ))
layer_in_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_9_address0),
    .ce0(layer_in_V_9_ce0),
    .we0(layer_in_V_9_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_d0),
    .q0(layer_in_V_9_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_w2_V #(
    .DataWidth( 191 ),
    .AddressRange( 27 ),
    .AddressWidth( 5 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_tmpdjbC #(
    .DataWidth( 16 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_d0),
    .output_V_q0(layer_in_V_9_q0)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(trunc_ln344_reg_2449),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_96_reg_2454),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_97_reg_2459),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_98_reg_2464),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_99_reg_2469),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_100_reg_2474),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_101_reg_2479),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_102_reg_2484),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_103_reg_2489),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_104_reg_2494),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_105_reg_2499),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_106_reg_2504),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_107_reg_2509),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_108_reg_2514),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_109_reg_2519),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_110_reg_2524),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_111_reg_2529),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_112_reg_2534),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_113_reg_2539),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_114_reg_2544),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_115_reg_2549),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_116_reg_2554),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_117_reg_2559),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_118_reg_2564),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_119_reg_2569),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_120_reg_2574),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_121_reg_2579),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_122_reg_2584),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_123_reg_2589),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_124_reg_2594),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(tmp_125_reg_2599),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_9_load_reg_2413),
    .w_V(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_w_V),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln206_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_0_0_reg_1110 <= acc_0_V_fu_1831_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1110 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_10_0_reg_980 <= acc_10_V_fu_1891_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_980 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_11_0_reg_967 <= acc_11_V_fu_1897_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_967 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_12_0_reg_954 <= acc_12_V_fu_1903_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_954 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_13_0_reg_941 <= acc_13_V_fu_1909_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_941 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_14_0_reg_928 <= acc_14_V_fu_1915_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_928 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_15_0_reg_915 <= acc_15_V_fu_1921_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_915 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_16_0_reg_902 <= acc_16_V_fu_1927_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_902 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_17_0_reg_889 <= acc_17_V_fu_1933_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_889 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_18_0_reg_876 <= acc_18_V_fu_1939_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_876 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_19_0_reg_863 <= acc_19_V_fu_1945_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_863 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_1_0_reg_1097 <= acc_1_V_fu_1837_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1097 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_20_0_reg_850 <= acc_20_V_fu_1951_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_850 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_21_0_reg_837 <= acc_21_V_fu_1957_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_837 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_22_0_reg_824 <= acc_22_V_fu_1963_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_824 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_23_0_reg_811 <= acc_23_V_fu_1969_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_811 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_24_0_reg_798 <= acc_24_V_fu_1975_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_798 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_25_0_reg_785 <= acc_25_V_fu_1981_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_785 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_26_0_reg_772 <= acc_26_V_fu_1987_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_772 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_27_0_reg_759 <= acc_27_V_fu_1993_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_759 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_28_0_reg_746 <= acc_28_V_fu_1999_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_746 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_29_0_reg_733 <= acc_29_V_fu_2005_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_733 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_2_0_reg_1084 <= acc_2_V_fu_1843_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1084 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_30_0_reg_720 <= acc_30_V_fu_2011_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_720 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_31_0_reg_707 <= acc_31_V_fu_2017_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_707 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_3_0_reg_1071 <= acc_3_V_fu_1849_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1071 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_4_0_reg_1058 <= acc_4_V_fu_1855_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1058 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_5_0_reg_1045 <= acc_5_V_fu_1861_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1045 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_6_0_reg_1032 <= acc_6_V_fu_1867_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1032 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_7_0_reg_1019 <= acc_7_V_fu_1873_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1019 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_8_0_reg_1006 <= acc_8_V_fu_1879_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1006 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_9_0_reg_993 <= acc_9_V_fu_1885_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_993 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln206_fu_1404_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_0_i_reg_696 <= 2'd0;
    end else if ((~((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_0_i_reg_696 <= i1_fu_1422_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_0_i_reg_685 <= i_reg_2367;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_685 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        i_ic_0_i_reg_1134 <= i_ic_reg_2772;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        i_ic_0_i_reg_1134 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_fu_1495_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_1123 <= ir_fu_1501_p2;
    end else if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1123 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((1'b1 == ap_condition_1128)) begin
            pX_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_1123)) begin
            pX_4 <= add_ln250_fu_2046_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_2782 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        pX_6_loc_0_fu_336 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((icmp_ln237_fu_2040_p2 == 1'd0) & (1'd0 == and_ln215_6_reg_2390)) | ((icmp_ln237_fu_2040_p2 == 1'd0) & (icmp_ln226_fu_2023_p2 == 1'd1))))) begin
        pX_6_loc_0_fu_336 <= add_ln250_fu_2046_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pX_6_loc_0_fu_336 <= pX_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((1'b1 == ap_condition_1147)) begin
            pY_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_1142)) begin
            pY_4 <= add_ln245_fu_2105_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_6_reg_2390) & (icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln241_fu_2099_p2 == 1'd1)) | ((icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln226_fu_2023_p2 == 1'd1) & (icmp_ln241_fu_2099_p2 == 1'd1))))) begin
        pY_6_loc_0_fu_344 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_6_reg_2390) & (icmp_ln241_fu_2099_p2 == 1'd0) & (icmp_ln237_fu_2040_p2 == 1'd1)) | ((icmp_ln241_fu_2099_p2 == 1'd0) & (icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln226_fu_2023_p2 == 1'd1))))) begin
        pY_6_loc_0_fu_344 <= add_ln245_fu_2105_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pY_6_loc_0_fu_344 <= pY_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((1'b1 == ap_condition_1128)) begin
            sX_4 <= 32'd0;
        end else if ((1'b1 == ap_condition_1123)) begin
            sX_4 <= select_ln252_fu_2064_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_2782 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        sX_6_loc_0_fu_340 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((icmp_ln237_fu_2040_p2 == 1'd0) & (1'd0 == and_ln215_6_reg_2390)) | ((icmp_ln237_fu_2040_p2 == 1'd0) & (icmp_ln226_fu_2023_p2 == 1'd1))))) begin
        sX_6_loc_0_fu_340 <= select_ln252_fu_2064_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sX_6_loc_0_fu_340 <= sX_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_6_reg_2390) & (icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln241_fu_2099_p2 == 1'd1)) | ((icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln226_fu_2023_p2 == 1'd1) & (icmp_ln241_fu_2099_p2 == 1'd1))))) begin
        sY_6_loc_0_fu_348 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_6_reg_2390) & (icmp_ln241_fu_2099_p2 == 1'd0) & (icmp_ln237_fu_2040_p2 == 1'd1)) | ((icmp_ln241_fu_2099_p2 == 1'd0) & (icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln226_fu_2023_p2 == 1'd1))))) begin
        sY_6_loc_0_fu_348 <= select_ln247_fu_2123_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sY_6_loc_0_fu_348 <= sY_4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln215_6_reg_2390 <= and_ln215_6_fu_1489_p2;
        icmp_ln215_7_reg_2385 <= icmp_ln215_7_fu_1439_p2;
        icmp_ln215_reg_2380 <= icmp_ln215_fu_1433_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln215_6_reg_2390) & (1'b1 == ap_CS_fsm_state25))) begin
        i_ic_reg_2772 <= i_ic_fu_2029_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2367 <= i_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & ((1'd0 == and_ln215_6_reg_2390) | (icmp_ln226_fu_2023_p2 == 1'd1)))) begin
        icmp_ln237_reg_2782 <= icmp_ln237_fu_2040_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln336_reg_2394 <= icmp_ln336_fu_1495_p2;
        icmp_ln336_reg_2394_pp0_iter1_reg <= icmp_ln336_reg_2394;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln336_reg_2394_pp0_iter2_reg <= icmp_ln336_reg_2394_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2394 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_9_load_reg_2413 <= layer_in_V_9_q0;
        tmp_100_reg_2474 <= {{w2_V_q0[35:30]}};
        tmp_101_reg_2479 <= {{w2_V_q0[41:36]}};
        tmp_102_reg_2484 <= {{w2_V_q0[47:42]}};
        tmp_103_reg_2489 <= {{w2_V_q0[53:48]}};
        tmp_104_reg_2494 <= {{w2_V_q0[59:54]}};
        tmp_105_reg_2499 <= {{w2_V_q0[65:60]}};
        tmp_106_reg_2504 <= {{w2_V_q0[71:66]}};
        tmp_107_reg_2509 <= {{w2_V_q0[77:72]}};
        tmp_108_reg_2514 <= {{w2_V_q0[83:78]}};
        tmp_109_reg_2519 <= {{w2_V_q0[89:84]}};
        tmp_110_reg_2524 <= {{w2_V_q0[95:90]}};
        tmp_111_reg_2529 <= {{w2_V_q0[101:96]}};
        tmp_112_reg_2534 <= {{w2_V_q0[107:102]}};
        tmp_113_reg_2539 <= {{w2_V_q0[113:108]}};
        tmp_114_reg_2544 <= {{w2_V_q0[119:114]}};
        tmp_115_reg_2549 <= {{w2_V_q0[125:120]}};
        tmp_116_reg_2554 <= {{w2_V_q0[131:126]}};
        tmp_117_reg_2559 <= {{w2_V_q0[137:132]}};
        tmp_118_reg_2564 <= {{w2_V_q0[143:138]}};
        tmp_119_reg_2569 <= {{w2_V_q0[149:144]}};
        tmp_120_reg_2574 <= {{w2_V_q0[155:150]}};
        tmp_121_reg_2579 <= {{w2_V_q0[161:156]}};
        tmp_122_reg_2584 <= {{w2_V_q0[167:162]}};
        tmp_123_reg_2589 <= {{w2_V_q0[173:168]}};
        tmp_124_reg_2594 <= {{w2_V_q0[179:174]}};
        tmp_125_reg_2599 <= {{w2_V_q0[185:180]}};
        tmp_126_reg_2604 <= {{w2_V_q0[190:186]}};
        tmp_96_reg_2454 <= {{w2_V_q0[11:6]}};
        tmp_97_reg_2459 <= {{w2_V_q0[17:12]}};
        tmp_98_reg_2464 <= {{w2_V_q0[23:18]}};
        tmp_99_reg_2469 <= {{w2_V_q0[29:24]}};
        trunc_ln344_reg_2449 <= trunc_ln344_fu_1513_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_2782 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        sY_4 <= sY_6_loc_0_fu_348;
    end
end

always @ (*) begin
    if ((icmp_ln336_fu_1495_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln208_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp189) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp190) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp191) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp192) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp193) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp194) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp195) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp196) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp197) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp198) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp199) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp200) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp201) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp202) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp203) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp204) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp205) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp206) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp207) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp208) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp209) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp210) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp211) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp212) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp213) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp214) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp215) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp216) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp217) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp218) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp219) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp221) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        layer_in_V_9_address0 = zext_ln344_fu_1507_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_address0;
    end else begin
        layer_in_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_ce0;
    end else begin
        layer_in_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_9_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_output_V_we0;
    end else begin
        layer_in_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = zext_ln228_fu_2035_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_30_0_reg_720;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_28_0_reg_746;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_26_0_reg_772;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_24_0_reg_798;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_22_0_reg_824;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_20_0_reg_850;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_18_0_reg_876;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_16_0_reg_902;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_14_0_reg_928;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_12_0_reg_954;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_10_0_reg_980;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1006;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1032;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1058;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1084;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1110;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_31_0_reg_707;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_29_0_reg_733;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_27_0_reg_759;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_25_0_reg_785;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_23_0_reg_811;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_21_0_reg_837;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_19_0_reg_863;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_17_0_reg_889;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_15_0_reg_915;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_13_0_reg_941;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_11_0_reg_967;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_9_0_reg_993;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1019;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1045;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1071;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1097;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln208_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_address0 = zext_ln210_fu_1428_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln206_fu_1404_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'd0 == and_ln215_6_fu_1489_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_1495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_1495_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & ((1'd0 == and_ln215_6_reg_2390) | (icmp_ln226_fu_2023_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1831_p2 = (acc_V_0_0_reg_1110 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1164_ap_return);

assign acc_10_V_fu_1891_p2 = (acc_V_10_0_reg_980 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1224_ap_return);

assign acc_11_V_fu_1897_p2 = (acc_V_11_0_reg_967 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1230_ap_return);

assign acc_12_V_fu_1903_p2 = (acc_V_12_0_reg_954 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1236_ap_return);

assign acc_13_V_fu_1909_p2 = (acc_V_13_0_reg_941 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1242_ap_return);

assign acc_14_V_fu_1915_p2 = (acc_V_14_0_reg_928 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1248_ap_return);

assign acc_15_V_fu_1921_p2 = (acc_V_15_0_reg_915 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1254_ap_return);

assign acc_16_V_fu_1927_p2 = (acc_V_16_0_reg_902 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1260_ap_return);

assign acc_17_V_fu_1933_p2 = (acc_V_17_0_reg_889 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1266_ap_return);

assign acc_18_V_fu_1939_p2 = (acc_V_18_0_reg_876 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1272_ap_return);

assign acc_19_V_fu_1945_p2 = (acc_V_19_0_reg_863 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1278_ap_return);

assign acc_1_V_fu_1837_p2 = (acc_V_1_0_reg_1097 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1170_ap_return);

assign acc_20_V_fu_1951_p2 = (acc_V_20_0_reg_850 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1284_ap_return);

assign acc_21_V_fu_1957_p2 = (acc_V_21_0_reg_837 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1290_ap_return);

assign acc_22_V_fu_1963_p2 = (acc_V_22_0_reg_824 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1296_ap_return);

assign acc_23_V_fu_1969_p2 = (acc_V_23_0_reg_811 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1302_ap_return);

assign acc_24_V_fu_1975_p2 = (acc_V_24_0_reg_798 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1308_ap_return);

assign acc_25_V_fu_1981_p2 = (acc_V_25_0_reg_785 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1314_ap_return);

assign acc_26_V_fu_1987_p2 = (acc_V_26_0_reg_772 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1320_ap_return);

assign acc_27_V_fu_1993_p2 = (acc_V_27_0_reg_759 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1326_ap_return);

assign acc_28_V_fu_1999_p2 = (acc_V_28_0_reg_746 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1332_ap_return);

assign acc_29_V_fu_2005_p2 = (acc_V_29_0_reg_733 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1338_ap_return);

assign acc_2_V_fu_1843_p2 = (acc_V_2_0_reg_1084 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1176_ap_return);

assign acc_30_V_fu_2011_p2 = (acc_V_30_0_reg_720 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1344_ap_return);

assign acc_31_V_fu_2017_p2 = (acc_V_31_0_reg_707 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_ap_return);

assign acc_3_V_fu_1849_p2 = (acc_V_3_0_reg_1071 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1182_ap_return);

assign acc_4_V_fu_1855_p2 = (acc_V_4_0_reg_1058 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1188_ap_return);

assign acc_5_V_fu_1861_p2 = (acc_V_5_0_reg_1045 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1194_ap_return);

assign acc_6_V_fu_1867_p2 = (acc_V_6_0_reg_1032 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1200_ap_return);

assign acc_7_V_fu_1873_p2 = (acc_V_7_0_reg_1019 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1206_ap_return);

assign acc_8_V_fu_1879_p2 = (acc_V_8_0_reg_1006 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1212_ap_return);

assign acc_9_V_fu_1885_p2 = (acc_V_9_0_reg_993 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1218_ap_return);

assign add_ln245_fu_2105_p2 = (pY_6_loc_0_fu_344 + 32'd1);

assign add_ln247_fu_2117_p2 = (sY_6_loc_0_fu_348 + 32'd1);

assign add_ln250_fu_2046_p2 = (pX_6_loc_0_fu_336 + 32'd1);

assign add_ln252_fu_2058_p2 = (sX_6_loc_0_fu_340 + 32'd1);

assign and_ln215_5_fu_1483_p2 = (icmp_ln215_9_fu_1471_p2 & icmp_ln215_8_fu_1455_p2);

assign and_ln215_6_fu_1489_p2 = (and_ln215_fu_1477_p2 & and_ln215_5_fu_1483_p2);

assign and_ln215_fu_1477_p2 = (icmp_ln215_fu_1433_p2 & icmp_ln215_7_fu_1439_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp189 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp190 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp191 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp192 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp193 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp194 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp195 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp196 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp197 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp198 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp199 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp200 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp201 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp202 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp203 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp204 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp205 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp206 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp207 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp208 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp209 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp210 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp211 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp212 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp213 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp214 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp215 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp216 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp217 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp218 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp219 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp221 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_ignore_call4 = ((icmp_ln208_fu_1416_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1123 = (((icmp_ln237_fu_2040_p2 == 1'd0) & (1'd0 == and_ln215_6_reg_2390)) | ((icmp_ln237_fu_2040_p2 == 1'd0) & (icmp_ln226_fu_2023_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1128 = (((1'd0 == and_ln215_6_reg_2390) & (icmp_ln237_fu_2040_p2 == 1'd1)) | ((icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln226_fu_2023_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1142 = (((1'd0 == and_ln215_6_reg_2390) & (icmp_ln241_fu_2099_p2 == 1'd0) & (icmp_ln237_fu_2040_p2 == 1'd1)) | ((icmp_ln241_fu_2099_p2 == 1'd0) & (icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln226_fu_2023_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1147 = (((1'd0 == and_ln215_6_reg_2390) & (icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln241_fu_2099_p2 == 1'd1)) | ((icmp_ln237_fu_2040_p2 == 1'd1) & (icmp_ln226_fu_2023_p2 == 1'd1) & (icmp_ln241_fu_2099_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_fu_1145_ap_start_reg;

assign grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1350_w_V = $signed(tmp_126_reg_2604);

assign i1_fu_1422_p2 = (i1_0_i_reg_696 + 2'd1);

assign i_fu_1410_p2 = (i_0_i_reg_685 + 11'd1);

assign i_ic_fu_2029_p2 = (i_ic_0_i_reg_1134 + 6'd1);

assign icmp_ln206_fu_1404_p2 = ((i_0_i_reg_685 == 11'd1156) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_1416_p2 = ((i1_0_i_reg_696 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln215_7_fu_1439_p2 = ((sY_6_loc_0_fu_348 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_8_fu_1455_p2 = (($signed(tmp_127_fu_1445_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_9_fu_1471_p2 = (($signed(tmp_128_fu_1461_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_1433_p2 = ((sX_6_loc_0_fu_340 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_2023_p2 = ((i_ic_0_i_reg_1134 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_2040_p2 = ((pX_6_loc_0_fu_336 == 32'd33) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_2099_p2 = ((pY_6_loc_0_fu_344 == 32'd33) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_1495_p2 = ((in_index_reg_1123 == 5'd27) ? 1'b1 : 1'b0);

assign ir_fu_1501_p2 = (in_index_reg_1123 + 5'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln247_fu_2123_p3 = ((icmp_ln215_7_reg_2385[0:0] === 1'b1) ? 32'd2 : add_ln247_fu_2117_p2);

assign select_ln252_fu_2064_p3 = ((icmp_ln215_reg_2380[0:0] === 1'b1) ? 32'd2 : add_ln252_fu_2058_p2);

assign start_out = real_start;

assign tmp_127_fu_1445_p4 = {{pY_6_loc_0_fu_344[31:1]}};

assign tmp_128_fu_1461_p4 = {{pX_6_loc_0_fu_336[31:1]}};

assign trunc_ln344_fu_1513_p1 = w2_V_q0[5:0];

assign w2_V_address0 = zext_ln344_fu_1507_p1;

assign zext_ln210_fu_1428_p1 = i1_0_i_reg_696;

assign zext_ln228_fu_2035_p1 = i_ic_0_i_reg_1134;

assign zext_ln344_fu_1507_p1 = in_index_reg_1123;

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s
