// Seed: 3832171376
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output wire id_2,
    input tri0 id_3,
    input supply1 module_0,
    output wor id_5,
    input wand id_6,
    input uwire id_7
);
  logic [-1 : -1] id_9;
  assign module_1.id_22 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd90,
    parameter id_15 = 32'd39
) (
    output uwire id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    output wor id_5,
    input wire id_6,
    output uwire id_7
    , id_20,
    input supply1 id_8,
    output tri id_9,
    output wire _id_10,
    input supply0 id_11,
    input uwire id_12,
    output wor id_13,
    input tri id_14,
    input tri _id_15,
    input wand id_16,
    input tri0 id_17,
    output tri id_18
);
  logic [id_15 : id_10] id_21, id_22 = 'b0;
  assign id_18 = 1;
  wire  id_23;
  logic id_24;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_1,
      id_8,
      id_16,
      id_0,
      id_2,
      id_12
  );
endmodule
