
*** Running vivado
    with args -log design_1_zynq_ultra_ps_e_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zynq_ultra_ps_e_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_zynq_ultra_ps_e_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1478.449 ; gain = 547.973 ; free physical = 3348 ; free virtual = 15766
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'zynq_ultra_ps_e_v2_0_1_zynq_ultra_ps_e' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v2_0_1.v:325]
INFO: [Synth 8-638] synthesizing module 'BUFG_PS' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFG_PS' (1#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-638] synthesizing module 'PS8' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:34428]
INFO: [Synth 8-256] done synthesizing module 'PS8' (2#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:34428]
INFO: [Synth 8-256] done synthesizing module 'zynq_ultra_ps_e_v2_0_1_zynq_ultra_ps_e' (3#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v2_0_1.v:325]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (4#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1519.918 ; gain = 589.441 ; free physical = 3185 ; free virtual = 15606
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1519.918 ; gain = 589.441 ; free physical = 3174 ; free virtual = 15596
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2136.004 ; gain = 1.000 ; free physical = 1477 ; free virtual = 13916
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2136.004 ; gain = 1205.527 ; free physical = 1475 ; free virtual = 13915
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2136.004 ; gain = 1205.527 ; free physical = 1475 ; free virtual = 13915
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2136.004 ; gain = 1205.527 ; free physical = 1475 ; free virtual = 13915
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2136.004 ; gain = 1205.527 ; free physical = 1468 ; free virtual = 13909
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2136.004 ; gain = 1205.527 ; free physical = 1457 ; free virtual = 13898
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 3933.574 ; gain = 3003.098 ; free physical = 154 ; free virtual = 11255
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 3959.582 ; gain = 3029.105 ; free physical = 164 ; free virtual = 11224
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3978 ; free virtual = 14939
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3690 ; free virtual = 14657
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3690 ; free virtual = 14657
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3688 ; free virtual = 14655
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3688 ; free virtual = 14655
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3680 ; free virtual = 14655
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3680 ; free virtual = 14655

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     2|
|2     |LUT1    |   394|
|3     |PS8     |     1|
|4     |FDRE    |     1|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3979.754 ; gain = 3049.277 ; free physical = 3680 ; free virtual = 14655
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 3998.754 ; gain = 2650.812 ; free physical = 3388 ; free virtual = 14385
