Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 28 15:50:24 2021
| Host         : LAPTOP-FM4V0FMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file button_test_board_timing_summary_routed.rpt -pb button_test_board_timing_summary_routed.pb -rpx button_test_board_timing_summary_routed.rpx -warn_on_violation
| Design       : button_test_board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.108        0.000                      0                   28        0.265        0.000                      0                   28        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.108        0.000                      0                   28        0.265        0.000                      0                   28        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.108ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.064ns (29.314%)  route 2.566ns (70.686%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.581     8.768    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X63Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    BUTTON/STICKY_CNT/CLK
    SLICE_X63Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.876    BUTTON/STICKY_CNT/internal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  6.108    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.064ns (30.927%)  route 2.376ns (69.073%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.392     8.578    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X62Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.898    BUTTON/STICKY_CNT/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.064ns (30.927%)  route 2.376ns (69.073%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.392     8.578    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[2]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X62Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.898    BUTTON/STICKY_CNT/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.064ns (30.927%)  route 2.376ns (69.073%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.392     8.578    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X62Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.898    BUTTON/STICKY_CNT/internal_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 1.064ns (30.927%)  route 2.376ns (69.073%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.392     8.578    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.501    14.842    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X62Y82         FDCE (Setup_fdce_C_CE)      -0.205    14.898    BUTTON/STICKY_CNT/internal_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.064ns (31.377%)  route 2.327ns (68.623%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.342     8.529    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y83         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y83         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[5]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.875    BUTTON/STICKY_CNT/internal_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.064ns (31.377%)  route 2.327ns (68.623%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.342     8.529    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y83         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y83         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[6]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.875    BUTTON/STICKY_CNT/internal_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.064ns (31.377%)  route 2.327ns (68.623%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.426     8.063    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y82         LUT4 (Prop_lut4_I0_O)        0.124     8.187 r  BUTTON/STICKY_CNT/internal_counter[7]_i_1/O
                         net (fo=8, routed)           0.342     8.529    BUTTON/STICKY_CNT/internal_counter[7]_i_1_n_0
    SLICE_X62Y83         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y83         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[7]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y83         FDCE (Setup_fdce_C_CE)      -0.205    14.875    BUTTON/STICKY_CNT/internal_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  6.346    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 1.064ns (32.119%)  route 2.249ns (67.881%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 r  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 f  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 r  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.690     8.327    BUTTON/STICKY_CNT/overflow__6
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.124     8.451 r  BUTTON/STICKY_CNT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.451    BUTTON/CONTROLLER/D[0]
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    BUTTON/CONTROLLER/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.031    15.111    BUTTON/CONTROLLER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 1.064ns (32.139%)  route 2.247ns (67.861%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.617     5.138    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  BUTTON/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=5, routed)           1.152     6.746    BUTTON/STICKY_CNT/state[3]
    SLICE_X63Y82         LUT4 (Prop_lut4_I1_O)        0.152     6.898 r  BUTTON/STICKY_CNT/state[2]_i_5/O
                         net (fo=1, routed)           0.407     7.305    BUTTON/STICKY_CNT/state[2]_i_5_n_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.332     7.637 f  BUTTON/STICKY_CNT/state[2]_i_3/O
                         net (fo=4, routed)           0.688     8.325    BUTTON/CONTROLLER/overflow__6
    SLICE_X63Y83         LUT4 (Prop_lut4_I3_O)        0.124     8.449 r  BUTTON/CONTROLLER/state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.449    BUTTON/CONTROLLER/new_state[2]
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.502    14.843    BUTTON/CONTROLLER/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.029    15.109    BUTTON/CONTROLLER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  6.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 BCDCOUNTER/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDCOUNTER/internal_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    BCDCOUNTER/CLK
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  BCDCOUNTER/internal_counter_reg[2]/Q
                         net (fo=10, routed)          0.185     1.794    BCDCOUNTER/internal_counter_reg_n_0_[2]
    SLICE_X62Y80         LUT5 (Prop_lut5_I2_O)        0.043     1.837 r  BCDCOUNTER/internal_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    BCDCOUNTER/internal_counter[1]_i_1_n_0
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.981    BCDCOUNTER/CLK
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.104     1.572    BCDCOUNTER/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 BCDCOUNTER/internal_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDCOUNTER/internal_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    BCDCOUNTER/CLK
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  BCDCOUNTER/internal_counter_reg[2]/Q
                         net (fo=10, routed)          0.196     1.805    BCDCOUNTER/internal_counter_reg_n_0_[2]
    SLICE_X62Y80         LUT5 (Prop_lut5_I4_O)        0.042     1.847 r  BCDCOUNTER/internal_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.847    BCDCOUNTER/internal_counter[3]_i_2_n_0
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.981    BCDCOUNTER/CLK
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.107     1.575    BCDCOUNTER/internal_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.470    BUTTON/STICKY_CNT/CLK
    SLICE_X63Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  BUTTON/STICKY_CNT/internal_counter_reg[0]/Q
                         net (fo=4, routed)           0.178     1.789    BUTTON/STICKY_CNT/state[0]
    SLICE_X63Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  BUTTON/STICKY_CNT/internal_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    BUTTON/STICKY_CNT/internal_counter[0]_i_1_n_0
    SLICE_X63Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.983    BUTTON/STICKY_CNT/CLK
    SLICE_X63Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDCE (Hold_fdce_C_D)         0.091     1.561    BUTTON/STICKY_CNT/internal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 BUTTON/CONTROLLER/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.471    BUTTON/CONTROLLER/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  BUTTON/CONTROLLER/state_reg[2]/Q
                         net (fo=3, routed)           0.179     1.792    BUTTON/CONTROLLER/Q[2]
    SLICE_X63Y83         LUT4 (Prop_lut4_I0_O)        0.045     1.837 r  BUTTON/CONTROLLER/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    BUTTON/CONTROLLER/new_state[2]
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.984    BUTTON/CONTROLLER/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.091     1.562    BUTTON/CONTROLLER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 BUTTON/CONTROLLER/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/CONTROLLER/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.471    BUTTON/CONTROLLER/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  BUTTON/CONTROLLER/state_reg[2]/Q
                         net (fo=3, routed)           0.181     1.794    BUTTON/STICKY_CNT/state_reg[0][2]
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  BUTTON/STICKY_CNT/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    BUTTON/CONTROLLER/D[0]
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.984    BUTTON/CONTROLLER/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/CONTROLLER/state_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.092     1.563    BUTTON/CONTROLLER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 BCDCOUNTER/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDCOUNTER/internal_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.337%)  route 0.207ns (52.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    BCDCOUNTER/CLK
    SLICE_X62Y81         FDCE                                         r  BCDCOUNTER/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  BCDCOUNTER/internal_counter_reg[0]/Q
                         net (fo=11, routed)          0.207     1.817    BCDCOUNTER/internal_counter_reg_n_0_[0]
    SLICE_X62Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  BCDCOUNTER/internal_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    BCDCOUNTER/internal_counter[2]_i_1_n_0
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.981    BCDCOUNTER/CLK
    SLICE_X62Y80         FDCE                                         r  BCDCOUNTER/internal_counter_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.091     1.573    BCDCOUNTER/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 BUTTON/FF_0/internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/FF_1/internal_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.471    BUTTON/FF_0/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/FF_0/internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  BUTTON/FF_0/internal_value_reg[0]/Q
                         net (fo=1, routed)           0.180     1.779    BUTTON/FF_1/internal_value_reg[0]_0
    SLICE_X63Y83         FDCE                                         r  BUTTON/FF_1/internal_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.984    BUTTON/FF_1/CLK
    SLICE_X63Y83         FDCE                                         r  BUTTON/FF_1/internal_value_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.016     1.487    BUTTON/FF_1/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 BCDCOUNTER/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDCOUNTER/internal_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    BCDCOUNTER/CLK
    SLICE_X62Y81         FDCE                                         r  BCDCOUNTER/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  BCDCOUNTER/internal_counter_reg[0]/Q
                         net (fo=11, routed)          0.208     1.818    BCDCOUNTER/internal_counter_reg_n_0_[0]
    SLICE_X62Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.863 r  BCDCOUNTER/internal_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    BCDCOUNTER/internal_counter[0]_i_1__0_n_0
    SLICE_X62Y81         FDCE                                         r  BCDCOUNTER/internal_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.982    BCDCOUNTER/CLK
    SLICE_X62Y81         FDCE                                         r  BCDCOUNTER/internal_counter_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y81         FDCE (Hold_fdce_C_D)         0.091     1.560    BCDCOUNTER/internal_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.288ns (66.631%)  route 0.144ns (33.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.470    BUTTON/STICKY_CNT/CLK
    SLICE_X63Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  BUTTON/STICKY_CNT/internal_counter_reg[0]/Q
                         net (fo=4, routed)           0.144     1.755    BUTTON/STICKY_CNT/state[0]
    SLICE_X62Y82         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.902 r  BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1_n_7
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.983    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.105     1.588    BUTTON/STICKY_CNT/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 BUTTON/STICKY_CNT/internal_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BUTTON/STICKY_CNT/internal_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.996%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.470    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  BUTTON/STICKY_CNT/internal_counter_reg[4]/Q
                         net (fo=5, routed)           0.173     1.784    BUTTON/STICKY_CNT/state[4]
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  BUTTON/STICKY_CNT/internal_counter[4]_i_3/O
                         net (fo=1, routed)           0.000     1.829    BUTTON/STICKY_CNT/internal_counter[4]_i_3_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    BUTTON/STICKY_CNT/internal_counter_reg[4]_i_1_n_4
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.983    BUTTON/STICKY_CNT/CLK
    SLICE_X62Y82         FDCE                                         r  BUTTON/STICKY_CNT/internal_counter_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.105     1.575    BUTTON/STICKY_CNT/internal_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y81   BCDCOUNTER/internal_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   BUTTON/FF_0/internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   BUTTON/FF_1/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   BUTTON/FF_0/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   BUTTON/FF_1/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   BUTTON/STICKY_CNT/internal_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   BUTTON/STICKY_CNT/internal_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   BUTTON/STICKY_CNT/internal_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   BUTTON/STICKY_CNT/internal_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y82   BUTTON/STICKY_CNT/internal_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   BCDCOUNTER/internal_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   BCDCOUNTER/internal_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   BCDCOUNTER/internal_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   BUTTON/CONTROLLER/state_reg[1]/C



