Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 145186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 145188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 145188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk170_8087 at time 145255 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 165237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 165237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 185237 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 205186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk168_8085 at time 205255 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 225186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk170_8087 at time 225255 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk168_8085 at time 225265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 245186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 285235 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 285237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[1]/TChk170_8087 at time 305056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 305243 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 325186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 325188 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 365245 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk170_8087 at time 385265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 405188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk168_8085 at time 405265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[1]/TChk168_8085 at time 425056 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 445186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 445188 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 445188 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk170_8087 at time 445255 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk168_8085 at time 445265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 465186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 465188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 465188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk168_8085 at time 465255 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 485237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 485237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 505237 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 505237 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 525235 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 525237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 545186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 545188 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk168_8085 at time 545255 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 565235 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 565237 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 565237 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 585186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 605188 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 605188 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk168_8085 at time 605255 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[1]/TChk170_8087 at time 625056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 625243 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 645186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk170_8087 at time 645265 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 665186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 665188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk168_8085 at time 665255 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk168_8085 at time 665265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[1]/TChk170_8087 at time 685056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 685243 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 705245 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 725186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 745186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk168_8085 at time 745265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[1]/TChk168_8085 at time 765050 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 765235 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 765237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 765237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 785186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 785188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 785188 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk170_8087 at time 785255 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 805237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 805237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk170_8087 at time 825237 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 845186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk168_8085 at time 845255 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 865186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[10]/TChk170_8087 at time 865255 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[4]/TChk168_8085 at time 865265 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 885186 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk168_8085 at time 925235 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[2]/TChk168_8085 at time 925237 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[1]/TChk170_8087 at time 945056 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk170_8087 at time 945243 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[7]/TChk170_8087 at time 965186 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2019.1\data/verilog/src/unisims/FDCE.v" Line 168: Timing violation in scope /top_tb/dft1/dft32/LI_imag_in_reg[3]/TChk168_8085 at time 965188 ps $setuphold (posedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly) 
