# VSD_SoC_Design
Here I have added notes for the Workshop on SoC design planning using the Google-SkyWater 130nm process node within the OpenLANE flow. 

Day1
- [Theory](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day1/Theory.md)
- [Lab](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day1/Lab.md)

Day2
- [Theory](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day2/Theory.md)
- [Lab](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day2/Lab.md)

Day3
- [Theory](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day3/Theory.md)
- [Lab](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day3/Lab.md)

Day4
- [Theory](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day4/Theory.md)
- [Lab](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day4/Lab.md)

Day5
- [Theory](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day5/Theory.md)
- [Lab](https://github.com/Thamirawaran/VSD_SoC_Design/blob/main/Day5/Lab.md)



