{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port pcie_ref -pg 1 -y 460 -defaultsOSRD
preplace port perstn -pg 1 -y 480 -defaultsOSRD
preplace port clkbuf -pg 1 -y 170 -defaultsOSRD
preplace port user_clk -pg 1 -y 400 -defaultsOSRD
preplace port pcie_mgt -pg 1 -y 410 -defaultsOSRD
preplace port sfp -pg 1 -y 280 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -y 400 -defaultsOSRD
preplace inst hier_0 -pg 1 -lvl 2 -y 320 -defaultsOSRD
preplace inst timer_0 -pg 1 -lvl 2 -y 630 -defaultsOSRD
preplace inst concat_0 -pg 1 -lvl 2 -y 110 -defaultsOSRD
preplace inst mm_interconnect_0 -pg 1 -lvl 1 -y 270 -defaultsOSRD
preplace inst pcie_0 -pg 1 -lvl 3 -y 430 -defaultsOSRD
preplace netloc pcie_PCIE_MGT 1 3 1 NJ
preplace netloc timer_0_irq_timer_0 1 1 2 390 430 700
preplace netloc mm_interconnect_0_M04_AXI 1 1 1 N
preplace netloc s_axi_aclk_1 1 0 4 30 160 360 540 NJ 540 1160
preplace netloc msi_irq_1 1 2 1 740
preplace netloc hier_0_irq_dma_mm2s 1 1 2 400 200 700
preplace netloc hier_0_sfp 1 2 2 NJ 280 NJ
preplace netloc user_clk_1 1 1 1 370J
preplace netloc mm_interconnect_M03_AXI 1 1 1 N
preplace netloc user_clk_2 1 0 1 NJ
preplace netloc pcie_0_interconnect_aresetn 1 0 4 30 520 NJ 520 NJ 520 1150
preplace netloc hier_0_M_AXI_DMA_PCIE 1 2 1 720
preplace netloc clkbuf_1 1 0 2 NJ 170 370J
preplace netloc mm_interconnect_M00_AXI 1 1 1 340
preplace netloc pcie_ref_1 1 0 3 NJ 460 NJ 460 710J
preplace netloc mm_interconnect_M04_AXI1 1 1 2 350 210 730J
preplace netloc pcie_M_AXI 1 0 4 20 10 NJ 10 NJ 10 1160
preplace netloc hier_0_irq_fifo 1 1 2 390 20 710
preplace netloc pcie_0_peripheral_aresetn 1 1 3 400 530 NJ 530 1140
preplace netloc hier_0_irq_dma_s2mm 1 1 2 380 420 700
preplace netloc perstn_1 1 0 3 NJ 480 NJ 480 720J
levelinfo -pg 1 0 200 550 960 1210 -top 0 -bot 700
"
}
0
