
AVRASM ver. 2.1.30  C:\Users\Amiri\Documents\semester6\Micro Lab\last years exams\Mahdi\terminal_7seg\Debug\List\terminal_7seg.asm Sat May 28 15:37:51 2022

C:\Users\Amiri\Documents\semester6\Micro Lab\last years exams\Mahdi\terminal_7seg\Debug\List\terminal_7seg.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\Amiri\Documents\semester6\Micro Lab\last years exams\Mahdi\terminal_7seg\Debug\List\terminal_7seg.asm(1089): warning: Register r5 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _i=R4
                 	.DEF _i_msb=R5
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0047 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 00a8 	JMP  _timer1_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _segplace:
00002a 007d
00002b 007b
00002c 0077
00002d 006f      	.DB  0x7D,0x0,0x7B,0x0,0x77,0x0,0x6F,0x0
00002e 005f
00002f 003f      	.DB  0x5F,0x0,0x3F,0x0
                 _tbl10_G100:
000030 2710
000031 03e8
000032 0064
000033 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000034 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000035 1000
000036 0100
000037 0010
000038 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000039 0000      	.DB  0x0,0x0
                 
                 _0x3:
00003a ffff
00003b ffff
00003c ffff
00003d ffff      	.DB  0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF
00003e ffff
00003f ffff      	.DB  0xFF,0xFF,0xFF,0xFF
                 
                 __GLOBAL_INI_TBL:
000040 0002      	.DW  0x02
000041 0004      	.DW  0x04
000042 0072      	.DW  __REG_VARS*2
                 
000043 000c      	.DW  0x0C
000044 0260      	.DW  _arr
000045 0074      	.DW  _0x3*2
                 
                 _0xFFFFFFFF:
000046 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000047 94f8      	CLI
000048 27ee      	CLR  R30
000049 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004a e0f1      	LDI  R31,1
00004b bffb      	OUT  GICR,R31
00004c bfeb      	OUT  GICR,R30
00004d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00004e e08d      	LDI  R24,(14-2)+1
00004f e0a2      	LDI  R26,2
000050 27bb      	CLR  R27
                 __CLEAR_REG:
000051 93ed      	ST   X+,R30
000052 958a      	DEC  R24
000053 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000054 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000055 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000056 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000057 93ed      	ST   X+,R30
000058 9701      	SBIW R24,1
000059 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005a e8e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00005c 9185      	LPM  R24,Z+
00005d 9195      	LPM  R25,Z+
00005e 9700      	SBIW R24,0
00005f f061      	BREQ __GLOBAL_INI_END
000060 91a5      	LPM  R26,Z+
000061 91b5      	LPM  R27,Z+
000062 9005      	LPM  R0,Z+
000063 9015      	LPM  R1,Z+
000064 01bf      	MOVW R22,R30
000065 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000066 9005      	LPM  R0,Z+
000067 920d      	ST   X+,R0
000068 9701      	SBIW R24,1
000069 f7e1      	BRNE __GLOBAL_INI_LOOP
00006a 01fb      	MOVW R30,R22
00006b cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00006c e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00006d bfed      	OUT  SPL,R30
00006e e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00006f bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000070 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000071 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000072 940c 00e4 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 5/27/2022
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;int i = 0;
                 ;const unsigned int segplace[6] = {0b1111101, 0b1111011, 0b1110111, 0b1101111, 0b1011111, 0b0111111};
                 ;int arr[6] = {-1, -1, -1, -1, -1, -1};
                 
                 	.DSEG
                 ;
                 ;unsigned char bcdequ(unsigned char digit) {
                 ; 0000 0025 unsigned char bcdequ(unsigned char digit) {
                 
                 	.CSEG
                 _bcdequ:
                 ; .FSTART _bcdequ
                 ; 0000 0026     if (digit == 0) {
000074 93aa      	ST   -Y,R26
                 ;	digit -> Y+0
000075 81e8      	LD   R30,Y
000076 30e0      	CPI  R30,0
000077 f411      	BRNE _0x4
                 ; 0000 0027         return 0x3F;
000078 e3ef      	LDI  R30,LOW(63)
000079 c02c      	RJMP _0x2060001
                 ; 0000 0028     }
                 ; 0000 0029     if (digit == 1) {
                 _0x4:
00007a 81a8      	LD   R26,Y
00007b 30a1      	CPI  R26,LOW(0x1)
00007c f411      	BRNE _0x5
                 ; 0000 002A         return 0x06;
00007d e0e6      	LDI  R30,LOW(6)
00007e c027      	RJMP _0x2060001
                 ; 0000 002B     }
                 ; 0000 002C     if (digit == 2) {
                 _0x5:
00007f 81a8      	LD   R26,Y
000080 30a2      	CPI  R26,LOW(0x2)
000081 f411      	BRNE _0x6
                 ; 0000 002D         return 0x5B;
000082 e5eb      	LDI  R30,LOW(91)
000083 c022      	RJMP _0x2060001
                 ; 0000 002E     }
                 ; 0000 002F     if (digit == 3) {
                 _0x6:
000084 81a8      	LD   R26,Y
000085 30a3      	CPI  R26,LOW(0x3)
000086 f411      	BRNE _0x7
                 ; 0000 0030         return 0x4F;
000087 e4ef      	LDI  R30,LOW(79)
000088 c01d      	RJMP _0x2060001
                 ; 0000 0031     }
                 ; 0000 0032     if (digit == 4) {
                 _0x7:
000089 81a8      	LD   R26,Y
00008a 30a4      	CPI  R26,LOW(0x4)
00008b f411      	BRNE _0x8
                 ; 0000 0033         return 0x66;
00008c e6e6      	LDI  R30,LOW(102)
00008d c018      	RJMP _0x2060001
                 ; 0000 0034     }
                 ; 0000 0035     if (digit == 5) {
                 _0x8:
00008e 81a8      	LD   R26,Y
00008f 30a5      	CPI  R26,LOW(0x5)
000090 f411      	BRNE _0x9
                 ; 0000 0036         return 0x6D;
000091 e6ed      	LDI  R30,LOW(109)
000092 c013      	RJMP _0x2060001
                 ; 0000 0037     }
                 ; 0000 0038     if (digit == 6) {
                 _0x9:
000093 81a8      	LD   R26,Y
000094 30a6      	CPI  R26,LOW(0x6)
000095 f411      	BRNE _0xA
                 ; 0000 0039         return 0x7D;
000096 e7ed      	LDI  R30,LOW(125)
000097 c00e      	RJMP _0x2060001
                 ; 0000 003A     }
                 ; 0000 003B     if (digit == 7) {
                 _0xA:
000098 81a8      	LD   R26,Y
000099 30a7      	CPI  R26,LOW(0x7)
00009a f411      	BRNE _0xB
                 ; 0000 003C         return 0x07;
00009b e0e7      	LDI  R30,LOW(7)
00009c c009      	RJMP _0x2060001
                 ; 0000 003D     }
                 ; 0000 003E     if (digit == 8) {
                 _0xB:
00009d 81a8      	LD   R26,Y
00009e 30a8      	CPI  R26,LOW(0x8)
00009f f411      	BRNE _0xC
                 ; 0000 003F         return 0x7F;
0000a0 e7ef      	LDI  R30,LOW(127)
0000a1 c004      	RJMP _0x2060001
                 ; 0000 0040     }
                 ; 0000 0041     if (digit == 9) {
                 _0xC:
0000a2 81a8      	LD   R26,Y
0000a3 30a9      	CPI  R26,LOW(0x9)
0000a4 f409      	BRNE _0xD
                 ; 0000 0042         return 0x6F;
0000a5 e6ef      	LDI  R30,LOW(111)
                 ; 0000 0043     }
                 ; 0000 0044 }
                 _0xD:
                 _0x2060001:
0000a6 9621      	ADIW R28,1
0000a7 9508      	RET
                 ; .FEND
                 ;
                 ;// Timer1 overflow interrupt service routine
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 0048 {
                 _timer1_ovf_isr:
                 ; .FSTART _timer1_ovf_isr
0000a8 920a      	ST   -Y,R0
0000a9 921a      	ST   -Y,R1
0000aa 92fa      	ST   -Y,R15
0000ab 936a      	ST   -Y,R22
0000ac 937a      	ST   -Y,R23
0000ad 938a      	ST   -Y,R24
0000ae 939a      	ST   -Y,R25
0000af 93aa      	ST   -Y,R26
0000b0 93ba      	ST   -Y,R27
0000b1 93ea      	ST   -Y,R30
0000b2 93fa      	ST   -Y,R31
0000b3 b7ef      	IN   R30,SREG
0000b4 93ea      	ST   -Y,R30
                 ; 0000 0049 // Reinitialize Timer1 value
                 ; 0000 004A TCNT1H=0x3CB0 >> 8;
0000b5 e3ec      	LDI  R30,LOW(60)
0000b6 bded      	OUT  0x2D,R30
                 ; 0000 004B TCNT1L=0x3CB0 & 0xff;
0000b7 ebe0      	LDI  R30,LOW(176)
0000b8 bdec      	OUT  0x2C,R30
                 ; 0000 004C if (arr[i] != -1) {
0000b9 940e 0170 	CALL SUBOPT_0x0
0000bb 940e 01a2 	CALL __GETW1P
0000bd 3fef      	CPI  R30,LOW(0xFFFF)
0000be efaf      	LDI  R26,HIGH(0xFFFF)
0000bf 07fa      	CPC  R31,R26
0000c0 f071      	BREQ _0xE
                 ; 0000 004D     PORTC = bcdequ(arr[i]);
0000c1 940e 0170 	CALL SUBOPT_0x0
0000c3 91ac      	LD   R26,X
0000c4 dfaf      	RCALL _bcdequ
0000c5 bbe5      	OUT  0x15,R30
                 ; 0000 004E     PORTB = segplace[i];
0000c6 01f2      	MOVW R30,R4
0000c7 e5a4      	LDI  R26,LOW(_segplace*2)
0000c8 e0b0      	LDI  R27,HIGH(_segplace*2)
0000c9 0fee      	LSL  R30
0000ca 1fff      	ROL  R31
0000cb 0fea      	ADD  R30,R26
0000cc 1ffb      	ADC  R31,R27
0000cd 9004      	LPM  R0,Z
0000ce ba08      	OUT  0x18,R0
                 ; 0000 004F }
                 ; 0000 0050 i = (i + 1) % 6;
                 _0xE:
0000cf 01d2      	MOVW R26,R4
0000d0 9611      	ADIW R26,1
0000d1 e0e6      	LDI  R30,LOW(6)
0000d2 e0f0      	LDI  R31,HIGH(6)
0000d3 940e 0194 	CALL __MODW21
0000d5 012f      	MOVW R4,R30
                 ; 0000 0051 
                 ; 0000 0052 }
0000d6 91e9      	LD   R30,Y+
0000d7 bfef      	OUT  SREG,R30
0000d8 91f9      	LD   R31,Y+
0000d9 91e9      	LD   R30,Y+
0000da 91b9      	LD   R27,Y+
0000db 91a9      	LD   R26,Y+
0000dc 9199      	LD   R25,Y+
0000dd 9189      	LD   R24,Y+
0000de 9179      	LD   R23,Y+
0000df 9169      	LD   R22,Y+
0000e0 90f9      	LD   R15,Y+
0000e1 9019      	LD   R1,Y+
0000e2 9009      	LD   R0,Y+
0000e3 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0055 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0056 int ind = 5;
                 ; 0000 0057 // Port B initialization
                 ; 0000 0058 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0059 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
                 ;	ind -> R16,R17
                +
0000e4 e005     +LDI R16 , LOW ( 5 )
0000e5 e010     +LDI R17 , HIGH ( 5 )
                 	__GETWRN 16,17,5
0000e6 efef      	LDI  R30,LOW(255)
0000e7 bbe7      	OUT  0x17,R30
                 ; 0000 005A // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 005B PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000e8 e0e0      	LDI  R30,LOW(0)
0000e9 bbe8      	OUT  0x18,R30
                 ; 0000 005C 
                 ; 0000 005D // Port C initialization
                 ; 0000 005E // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 005F DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000ea efef      	LDI  R30,LOW(255)
0000eb bbe4      	OUT  0x14,R30
                 ; 0000 0060 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0061 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000ec e0e0      	LDI  R30,LOW(0)
0000ed bbe5      	OUT  0x15,R30
                 ; 0000 0062 
                 ; 0000 0063 // USART initialization
                 ; 0000 0064 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0065 // USART Receiver: On
                 ; 0000 0066 // USART Transmitter: On
                 ; 0000 0067 // USART Mode: Asynchronous
                 ; 0000 0068 // USART Baud Rate: 9600
                 ; 0000 0069 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000ee b9eb      	OUT  0xB,R30
                 ; 0000 006A UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000ef e1e8      	LDI  R30,LOW(24)
0000f0 b9ea      	OUT  0xA,R30
                 ; 0000 006B UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
0000f1 e8e6      	LDI  R30,LOW(134)
0000f2 bde0      	OUT  0x20,R30
                 ; 0000 006C UBRRH=0x00;
0000f3 e0e0      	LDI  R30,LOW(0)
0000f4 bde0      	OUT  0x20,R30
                 ; 0000 006D UBRRL=0x33;
0000f5 e3e3      	LDI  R30,LOW(51)
0000f6 b9e9      	OUT  0x9,R30
                 ; 0000 006E 
                 ; 0000 006F // Timer/Counter 1 initialization
                 ; 0000 0070 // Clock source: System Clock
                 ; 0000 0071 // Clock value: 1000.000 kHz
                 ; 0000 0072 // Mode: Normal top=0xFFFF
                 ; 0000 0073 // OC1A output: Disconnected
                 ; 0000 0074 // OC1B output: Disconnected
                 ; 0000 0075 // Noise Canceler: Off
                 ; 0000 0076 // Input Capture on Falling Edge
                 ; 0000 0077 // Timer Period: 50 ms
                 ; 0000 0078 // Timer1 Overflow Interrupt: On
                 ; 0000 0079 // Input Capture Interrupt: Off
                 ; 0000 007A // Compare A Match Interrupt: Off
                 ; 0000 007B // Compare B Match Interrupt: Off
                 ; 0000 007C TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f7 e0e0      	LDI  R30,LOW(0)
0000f8 bdef      	OUT  0x2F,R30
                 ; 0000 007D TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (1<<CS11) | (0<<CS10);
0000f9 e0e2      	LDI  R30,LOW(2)
0000fa bdee      	OUT  0x2E,R30
                 ; 0000 007E TCNT1H=0x3C;
0000fb e3ec      	LDI  R30,LOW(60)
0000fc bded      	OUT  0x2D,R30
                 ; 0000 007F TCNT1L=0xB0;
0000fd ebe0      	LDI  R30,LOW(176)
0000fe bdec      	OUT  0x2C,R30
                 ; 0000 0080 ICR1H=0x00;
0000ff e0e0      	LDI  R30,LOW(0)
000100 bde7      	OUT  0x27,R30
                 ; 0000 0081 ICR1L=0x00;
000101 bde6      	OUT  0x26,R30
                 ; 0000 0082 OCR1AH=0x00;
000102 bdeb      	OUT  0x2B,R30
                 ; 0000 0083 OCR1AL=0x00;
000103 bdea      	OUT  0x2A,R30
                 ; 0000 0084 OCR1BH=0x00;
000104 bde9      	OUT  0x29,R30
                 ; 0000 0085 OCR1BL=0x00;
000105 bde8      	OUT  0x28,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0088 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (1<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000106 e0e4      	LDI  R30,LOW(4)
000107 bfe9      	OUT  0x39,R30
                 ; 0000 0089 
                 ; 0000 008A // Global enable interrupts
                 ; 0000 008B #asm("sei")
000108 9478      	sei
                 ; 0000 008C 
                 ; 0000 008D while (1)
                 _0xF:
                 ; 0000 008E       {
                 ; 0000 008F       char ch = getchar();
                 ; 0000 0090       if (ch >= '0' && ch <= '9') {
000109 9721      	SBIW R28,1
                 ;	ch -> Y+0
00010a d061      	RCALL _getchar
00010b 83e8      	ST   Y,R30
00010c 81a8      	LD   R26,Y
00010d 33a0      	CPI  R26,LOW(0x30)
00010e f010      	BRLO _0x13
00010f 33aa      	CPI  R26,LOW(0x3A)
000110 f008      	BRLO _0x14
                 _0x13:
000111 c057      	RJMP _0x12
                 _0x14:
                 ; 0000 0091             if (ind == 5) {
000112 e0e5      	LDI  R30,LOW(5)
000113 e0f0      	LDI  R31,HIGH(5)
000114 17e0      	CP   R30,R16
000115 07f1      	CPC  R31,R17
000116 f4d1      	BRNE _0x15
                 ; 0000 0092                 arr[0] = -1; arr[1] = -1; arr[2] = -1; arr[3] = -1; arr[4] = -1; arr[5] = -1;
000117 efef      	LDI  R30,LOW(65535)
000118 efff      	LDI  R31,HIGH(65535)
000119 93e0 0260 	STS  _arr,R30
00011b 93f0 0261 	STS  _arr+1,R31
                +
00011d e6e2     +LDI R30 , LOW ( _arr + ( 2 ) )
00011e e0f2     +LDI R31 , HIGH ( _arr + ( 2 ) )
                 	__POINTW1MN _arr,2
00011f 940e 0178 	CALL SUBOPT_0x1
                +
000121 e6e4     +LDI R30 , LOW ( _arr + ( 4 ) )
000122 e0f2     +LDI R31 , HIGH ( _arr + ( 4 ) )
                 	__POINTW1MN _arr,4
000123 940e 0178 	CALL SUBOPT_0x1
                +
000125 e6e6     +LDI R30 , LOW ( _arr + ( 6 ) )
000126 e0f2     +LDI R31 , HIGH ( _arr + ( 6 ) )
                 	__POINTW1MN _arr,6
000127 940e 0178 	CALL SUBOPT_0x1
                +
000129 e6e8     +LDI R30 , LOW ( _arr + ( 8 ) )
00012a e0f2     +LDI R31 , HIGH ( _arr + ( 8 ) )
                 	__POINTW1MN _arr,8
00012b 940e 0178 	CALL SUBOPT_0x1
                +
00012d e6ea     +LDI R30 , LOW ( _arr + ( 10 ) )
00012e e0f2     +LDI R31 , HIGH ( _arr + ( 10 ) )
                 	__POINTW1MN _arr,10
00012f 940e 0178 	CALL SUBOPT_0x1
                 ; 0000 0093             }
                 ; 0000 0094             arr[5] = arr[4];
                 _0x15:
                +
000131 91e0 0268+LDS R30 , _arr + ( 8 )
000133 91f0 0269+LDS R31 , _arr + ( 8 ) + 1
                 	__GETW1MN _arr,8
                +
000135 93e0 026a+STS _arr + ( 10 ) , R30
000137 93f0 026b+STS _arr + ( 10 ) + 1 , R31
                 	__PUTW1MN _arr,10
                 ; 0000 0095             arr[4] = arr[3];
                +
000139 91e0 0266+LDS R30 , _arr + ( 6 )
00013b 91f0 0267+LDS R31 , _arr + ( 6 ) + 1
                 	__GETW1MN _arr,6
                +
00013d 93e0 0268+STS _arr + ( 8 ) , R30
00013f 93f0 0269+STS _arr + ( 8 ) + 1 , R31
                 	__PUTW1MN _arr,8
                 ; 0000 0096             arr[3] = arr[2];
                +
000141 91e0 0264+LDS R30 , _arr + ( 4 )
000143 91f0 0265+LDS R31 , _arr + ( 4 ) + 1
                 	__GETW1MN _arr,4
                +
000145 93e0 0266+STS _arr + ( 6 ) , R30
000147 93f0 0267+STS _arr + ( 6 ) + 1 , R31
                 	__PUTW1MN _arr,6
                 ; 0000 0097             arr[2] = arr[1];
                +
000149 91e0 0262+LDS R30 , _arr + ( 2 )
00014b 91f0 0263+LDS R31 , _arr + ( 2 ) + 1
                 	__GETW1MN _arr,2
                +
00014d 93e0 0264+STS _arr + ( 4 ) , R30
00014f 93f0 0265+STS _arr + ( 4 ) + 1 , R31
                 	__PUTW1MN _arr,4
                 ; 0000 0098             arr[1] = arr[0];
000151 91e0 0260 	LDS  R30,_arr
000153 91f0 0261 	LDS  R31,_arr+1
                +
000155 93e0 0262+STS _arr + ( 2 ) , R30
000157 93f0 0263+STS _arr + ( 2 ) + 1 , R31
                 	__PUTW1MN _arr,2
                 ; 0000 0099             arr[0] = ch - '0';
000159 81e8      	LD   R30,Y
00015a e0f0      	LDI  R31,0
00015b 97f0      	SBIW R30,48
00015c 93e0 0260 	STS  _arr,R30
00015e 93f0 0261 	STS  _arr+1,R31
                 ; 0000 009A             ind--;
                +
000160 5001     +SUBI R16 , LOW ( 1 )
000161 4010     +SBCI R17 , HIGH ( 1 )
                 	__SUBWRN 16,17,1
                 ; 0000 009B             if (ind == -1) {
000162 efef      	LDI  R30,LOW(65535)
000163 efff      	LDI  R31,HIGH(65535)
000164 17e0      	CP   R30,R16
000165 07f1      	CPC  R31,R17
000166 f411      	BRNE _0x16
                 ; 0000 009C                 ind = 5;
                +
000167 e005     +LDI R16 , LOW ( 5 )
000168 e010     +LDI R17 , HIGH ( 5 )
                 	__GETWRN 16,17,5
                 ; 0000 009D             }
                 ; 0000 009E       }
                 _0x16:
                 ; 0000 009F       }
                 _0x12:
000169 9621      	ADIW R28,1
00016a cf9e      	RJMP _0xF
                 ; 0000 00A0 }
                 _0x17:
00016b cfff      	RJMP _0x17
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _getchar:
                 ; .FSTART _getchar
                 getchar0:
00016c 9b5f           sbis usr,rxc
00016d cffe           rjmp getchar0
00016e b1ec           in   r30,udr
00016f 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _arr:
000260           	.BYTE 0xC
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x0:
000170 01f2      	MOVW R30,R4
000171 e6a0      	LDI  R26,LOW(_arr)
000172 e0b2      	LDI  R27,HIGH(_arr)
000173 0fee      	LSL  R30
000174 1fff      	ROL  R31
000175 0fae      	ADD  R26,R30
000176 1fbf      	ADC  R27,R31
000177 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x1:
000178 efaf      	LDI  R26,LOW(65535)
000179 efbf      	LDI  R27,HIGH(65535)
00017a 83a0      	STD  Z+0,R26
00017b 83b1      	STD  Z+1,R27
00017c 9508      	RET
                 
                 
                 	.CSEG
                 __ANEGW1:
00017d 95f1      	NEG  R31
00017e 95e1      	NEG  R30
00017f 40f0      	SBCI R31,0
000180 9508      	RET
                 
                 __DIVW21U:
000181 2400      	CLR  R0
000182 2411      	CLR  R1
000183 e190      	LDI  R25,16
                 __DIVW21U1:
000184 0faa      	LSL  R26
000185 1fbb      	ROL  R27
000186 1c00      	ROL  R0
000187 1c11      	ROL  R1
000188 1a0e      	SUB  R0,R30
000189 0a1f      	SBC  R1,R31
00018a f418      	BRCC __DIVW21U2
00018b 0e0e      	ADD  R0,R30
00018c 1e1f      	ADC  R1,R31
00018d c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00018e 60a1      	SBR  R26,1
                 __DIVW21U3:
00018f 959a      	DEC  R25
000190 f799      	BRNE __DIVW21U1
000191 01fd      	MOVW R30,R26
000192 01d0      	MOVW R26,R0
000193 9508      	RET
                 
                 __MODW21:
000194 94e8      	CLT
000195 ffb7      	SBRS R27,7
000196 c004      	RJMP __MODW211
000197 95a0      	COM  R26
000198 95b0      	COM  R27
000199 9611      	ADIW R26,1
00019a 9468      	SET
                 __MODW211:
00019b fdf7      	SBRC R31,7
00019c dfe0      	RCALL __ANEGW1
00019d dfe3      	RCALL __DIVW21U
00019e 01fd      	MOVW R30,R26
00019f f40e      	BRTC __MODW212
0001a0 dfdc      	RCALL __ANEGW1
                 __MODW212:
0001a1 9508      	RET
                 
                 __GETW1P:
0001a2 91ed      	LD   R30,X+
0001a3 91fc      	LD   R31,X
0001a4 9711      	SBIW R26,1
0001a5 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  13 r1 :   7 r2 :   0 r3 :   0 r4 :   4 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   5 r17:   5 r18:   0 r19:   0 r20:   0 r21:   0 r22:   4 r23:   2 
r24:   9 r25:   6 r26:  46 r27:  13 r28:   4 r29:   1 r30: 112 r31:  40 
x  :   6 y  :  38 z  :  10 
Registers used: 19 out of 35 (54.3%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   3 add   :   3 
adiw  :   4 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :  16 brpl  :   0 brsh  :   0 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   9 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   4 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :   2 cpc   :   3 cpi   :  13 cpse  :   0 dec   :   2 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   2 inc   :   0 jmp   :  22 ld    :  27 ldd   :   0 ldi   :  69 
lds   :  10 lpm   :   9 lsl   :   3 lsr   :   0 mov   :   0 movw  :  10 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   0 out   :  31 pop   :   0 push  :   0 rcall :   5 ret   :   8 
reti  :   1 rjmp  :  16 rol   :   5 ror   :   0 sbc   :   1 sbci  :   2 
sbi   :   0 sbic  :   0 sbis  :   1 sbiw  :   6 sbr   :   1 sbrc  :   1 
sbrs  :   1 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  17 std   :   2 sts   :  14 sub   :   1 subi  :   1 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 46 out of 116 (39.7%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00034c    786     58    844   32768   2.6%
[.dseg] 0x000060 0x00026c      0     12     12    2048   0.6%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 2 warnings
