#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep  5 19:43:52 2023
# Process ID: 17932
# Current directory: C:/Users/blessing software/Desktop/single_cycle/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14076 C:\Users\blessing software\Desktop\single_cycle\single_cycle\single_cycle.xpr
# Log file: C:/Users/blessing software/Desktop/single_cycle/single_cycle/vivado.log
# Journal file: C:/Users/blessing software/Desktop/single_cycle/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/ZZZ/lab3/single_cycle/single_cycle.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_param general.maxThreads 1
1
reset_run synth_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: single_cycle
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1243.469 ; gain = 229.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_cycle' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_D' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:23]
WARNING: [Synth 8-5788] Register opcode_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:66]
WARNING: [Synth 8-5788] Register funct3_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:71]
WARNING: [Synth 8-5788] Register funct7_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:72]
WARNING: [Synth 8-5788] Register reg_ra1_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:73]
