{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1502101542887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1502101542889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 07 18:25:42 2017 " "Processing started: Mon Aug 07 18:25:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1502101542889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101542889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101542889 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1502101543131 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543338 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543806 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543880 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502101543883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg " "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502101543883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg " "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502101543883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232_rx rs232_rx " "create_clock -period 1.000 -name rs232_rx rs232_rx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502101543883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502101543883 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " "create_clock -period 1.000 -name I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1502101543883 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543883 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1502101543888 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1502101543918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.550 " "Worst-case setup slack is -12.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.550            -673.863 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "  -12.550            -673.863 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.493           -1032.221 clk  " "   -8.493           -1032.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.136             -93.226 speed_select:speed_select\|buad_clk_rx_reg  " "   -5.136             -93.226 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.568             -33.360 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "   -4.568             -33.360 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.259              -1.259 my_uart_rx:my_uart_rx\|rx_enable_reg  " "   -1.259              -1.259 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.283 " "Worst-case hold slack is -2.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.283             -18.264 speed_select:speed_select\|buad_clk_rx_reg  " "   -2.283             -18.264 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835              -1.835 clk  " "   -1.835              -1.835 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348              -1.348 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "   -1.348              -1.348 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    1.705               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.152               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "    2.152               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.227 " "Worst-case recovery slack is -5.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.227              -5.227 rs232_rx  " "   -5.227              -5.227 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221            -403.218 clk  " "   -4.221            -403.218 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033            -139.069 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "   -3.033            -139.069 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.890             -22.854 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "   -2.890             -22.854 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.404               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    2.404               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.458 " "Worst-case removal slack is -2.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.458              -2.458 speed_select:speed_select\|buad_clk_rx_reg  " "   -2.458              -2.458 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.477               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "    2.477               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.962               0.000 clk  " "    2.962               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.298               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "    3.298               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.673               0.000 rs232_rx  " "    5.673               0.000 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 rs232_rx  " "   -2.289              -2.289 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack  " "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|ack " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk  " "    0.234               0.000 I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|scl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1502101543956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101543956 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101544123 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101544165 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101544165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1502101544253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 07 18:25:44 2017 " "Processing ended: Mon Aug 07 18:25:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1502101544253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1502101544253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1502101544253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1502101544253 ""}
