There are some verilog code I can refer.