FIRRTL version 1.2.0
circuit PlicCore :
  module PlicGateway :
    input clock : Clock
    input reset : UInt<1>
    input io_rst_n : UInt<1> @[src/main/scala/plic/PlicGateway.scala 17:14]
    input io_src : UInt<1> @[src/main/scala/plic/PlicGateway.scala 17:14]
    input io_edge_lvl : UInt<1> @[src/main/scala/plic/PlicGateway.scala 17:14]
    output io_ip : UInt<1> @[src/main/scala/plic/PlicGateway.scala 17:14]
    input io_claim : UInt<1> @[src/main/scala/plic/PlicGateway.scala 17:14]
    input io_complete : UInt<1> @[src/main/scala/plic/PlicGateway.scala 17:14]

    node _asyncReset_T = eq(io_rst_n, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 19:21]
    node asyncReset = asAsyncReset(_asyncReset_T) @[src/main/scala/plic/PlicGateway.scala 19:32]
    reg src_dly : UInt<1>, clock with :
      reset => (asyncReset, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 22:21]
    reg src_edge : UInt<1>, clock with :
      reset => (asyncReset, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 23:21]
    reg pending_cnt : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicGateway.scala 24:21]
    reg decr_pending : UInt<1>, clock with :
      reset => (asyncReset, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 25:21]
    reg ip_state : UInt<2>, clock with :
      reset => (asyncReset, UInt<2>("h0")) @[src/main/scala/plic/PlicGateway.scala 27:21]
    node _src_edge_T = eq(src_dly, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 35:25]
    node _src_edge_T_1 = and(io_src, _src_edge_T) @[src/main/scala/plic/PlicGateway.scala 35:22]
    node _T = eq(src_edge, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 38:24]
    node _T_1 = and(decr_pending, _T) @[src/main/scala/plic/PlicGateway.scala 38:21]
    node _T_2 = gt(pending_cnt, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 39:22]
    node _nxt_pending_cnt_T = sub(pending_cnt, UInt<1>("h1")) @[src/main/scala/plic/PlicGateway.scala 39:62]
    node _nxt_pending_cnt_T_1 = tail(_nxt_pending_cnt_T, 1) @[src/main/scala/plic/PlicGateway.scala 39:62]
    node _GEN_0 = mux(_T_2, _nxt_pending_cnt_T_1, pending_cnt) @[src/main/scala/plic/PlicGateway.scala 39:{29,47} 40:34]
    node _T_3 = eq(decr_pending, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 41:15]
    node _T_4 = and(_T_3, src_edge) @[src/main/scala/plic/PlicGateway.scala 41:29]
    node _T_5 = lt(pending_cnt, UInt<3>("h4")) @[src/main/scala/plic/PlicGateway.scala 42:22]
    node _nxt_pending_cnt_T_2 = add(pending_cnt, UInt<1>("h1")) @[src/main/scala/plic/PlicGateway.scala 42:76]
    node _nxt_pending_cnt_T_3 = tail(_nxt_pending_cnt_T_2, 1) @[src/main/scala/plic/PlicGateway.scala 42:76]
    node _GEN_1 = mux(_T_5, _nxt_pending_cnt_T_3, pending_cnt) @[src/main/scala/plic/PlicGateway.scala 42:{43,61} 43:34]
    node _GEN_2 = mux(_T_4, _GEN_1, pending_cnt) @[src/main/scala/plic/PlicGateway.scala 41:42 45:21]
    node _GEN_3 = mux(_T_1, _GEN_0, _GEN_2) @[src/main/scala/plic/PlicGateway.scala 38:35]
    node _T_6 = eq(io_edge_lvl, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 48:8]
    node nxt_pending_cnt = _GEN_3 @[src/main/scala/plic/PlicGateway.scala 31:29]
    node _GEN_4 = mux(_T_6, UInt<1>("h0"), nxt_pending_cnt) @[src/main/scala/plic/PlicGateway.scala 48:22 49:17 51:17]
    node _T_7 = eq(UInt<1>("h0"), ip_state) @[src/main/scala/plic/PlicGateway.scala 56:20]
    node _T_8 = neq(nxt_pending_cnt, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 58:45]
    node _T_9 = and(io_edge_lvl, _T_8) @[src/main/scala/plic/PlicGateway.scala 58:25]
    node _T_10 = eq(io_edge_lvl, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 58:59]
    node _T_11 = and(_T_10, io_src) @[src/main/scala/plic/PlicGateway.scala 58:72]
    node _T_12 = or(_T_9, _T_11) @[src/main/scala/plic/PlicGateway.scala 58:55]
    node _GEN_5 = mux(_T_12, UInt<1>("h1"), ip_state) @[src/main/scala/plic/PlicGateway.scala 58:84 59:18 27:21]
    node _GEN_6 = mux(_T_12, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 55:16 58:84 60:22]
    node _T_13 = eq(UInt<1>("h1"), ip_state) @[src/main/scala/plic/PlicGateway.scala 56:20]
    node _GEN_7 = mux(io_claim, UInt<2>("h2"), ip_state) @[src/main/scala/plic/PlicGateway.scala 27:21 64:{22,33}]
    node _T_14 = eq(UInt<2>("h2"), ip_state) @[src/main/scala/plic/PlicGateway.scala 56:20]
    node _GEN_8 = mux(io_complete, UInt<1>("h0"), ip_state) @[src/main/scala/plic/PlicGateway.scala 27:21 67:{25,36}]
    node _GEN_9 = mux(_T_14, _GEN_8, ip_state) @[src/main/scala/plic/PlicGateway.scala 56:20 27:21]
    node _GEN_10 = mux(_T_13, _GEN_7, _GEN_9) @[src/main/scala/plic/PlicGateway.scala 56:20]
    node _GEN_11 = mux(_T_7, _GEN_5, _GEN_10) @[src/main/scala/plic/PlicGateway.scala 56:20]
    node _GEN_12 = mux(_T_7, _GEN_6, UInt<1>("h0")) @[src/main/scala/plic/PlicGateway.scala 55:16 56:20]
    node _io_ip_T = eq(ip_state, UInt<1>("h1")) @[src/main/scala/plic/PlicGateway.scala 71:21]
    io_ip <= _io_ip_T @[src/main/scala/plic/PlicGateway.scala 71:9]
    src_dly <= io_src @[src/main/scala/plic/PlicGateway.scala 22:{21,21} 34:11]
    src_edge <= _src_edge_T_1 @[src/main/scala/plic/PlicGateway.scala 23:{21,21} 35:12]
    pending_cnt <= _GEN_4 @[src/main/scala/plic/PlicGateway.scala 24:{21,21}]
    decr_pending <= _GEN_12 @[src/main/scala/plic/PlicGateway.scala 25:{21,21}]
    ip_state <= _GEN_11 @[src/main/scala/plic/PlicGateway.scala 27:{21,21}]

  module PlicCell :
    input clock : Clock
    input reset : UInt<1>
    input io_rst_n : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ip : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ie : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_priority : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_id : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_priorityOut : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]

    node _asyncReset_T = eq(io_rst_n, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 20:21]
    node asyncReset = asAsyncReset(_asyncReset_T) @[src/main/scala/plic/PlicCell.scala 20:32]
    reg priorityReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 23:20]
    reg idReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 24:20]
    node _T = and(io_ip, io_ie) @[src/main/scala/plic/PlicCell.scala 28:14]
    node _GEN_0 = mux(_T, io_priority, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 29:17 32:17]
    node _GEN_1 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 30:11 33:11]
    io_id <= idReg @[src/main/scala/plic/PlicCell.scala 37:9]
    io_priorityOut <= priorityReg @[src/main/scala/plic/PlicCell.scala 36:18]
    priorityReg <= _GEN_0 @[src/main/scala/plic/PlicCell.scala 23:{20,20}]
    idReg <= pad(_GEN_1, 3) @[src/main/scala/plic/PlicCell.scala 24:{20,20}]

  module PlicCell_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_rst_n : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ip : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ie : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_priority : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_id : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_priorityOut : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]

    node _asyncReset_T = eq(io_rst_n, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 20:21]
    node asyncReset = asAsyncReset(_asyncReset_T) @[src/main/scala/plic/PlicCell.scala 20:32]
    reg priorityReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 23:20]
    reg idReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 24:20]
    node _T = and(io_ip, io_ie) @[src/main/scala/plic/PlicCell.scala 28:14]
    node _GEN_0 = mux(_T, io_priority, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 29:17 32:17]
    node _GEN_1 = mux(_T, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 30:11 33:11]
    io_id <= idReg @[src/main/scala/plic/PlicCell.scala 37:9]
    io_priorityOut <= priorityReg @[src/main/scala/plic/PlicCell.scala 36:18]
    priorityReg <= _GEN_0 @[src/main/scala/plic/PlicCell.scala 23:{20,20}]
    idReg <= pad(_GEN_1, 3) @[src/main/scala/plic/PlicCell.scala 24:{20,20}]

  module PlicCell_2 :
    input clock : Clock
    input reset : UInt<1>
    input io_rst_n : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ip : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ie : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_priority : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_id : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_priorityOut : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]

    node _asyncReset_T = eq(io_rst_n, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 20:21]
    node asyncReset = asAsyncReset(_asyncReset_T) @[src/main/scala/plic/PlicCell.scala 20:32]
    reg priorityReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 23:20]
    reg idReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 24:20]
    node _T = and(io_ip, io_ie) @[src/main/scala/plic/PlicCell.scala 28:14]
    node _GEN_0 = mux(_T, io_priority, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 29:17 32:17]
    node _GEN_1 = mux(_T, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 30:11 33:11]
    io_id <= idReg @[src/main/scala/plic/PlicCell.scala 37:9]
    io_priorityOut <= priorityReg @[src/main/scala/plic/PlicCell.scala 36:18]
    priorityReg <= _GEN_0 @[src/main/scala/plic/PlicCell.scala 23:{20,20}]
    idReg <= pad(_GEN_1, 3) @[src/main/scala/plic/PlicCell.scala 24:{20,20}]

  module PlicCell_3 :
    input clock : Clock
    input reset : UInt<1>
    input io_rst_n : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ip : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_ie : UInt<1> @[src/main/scala/plic/PlicCell.scala 18:14]
    input io_priority : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_id : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]
    output io_priorityOut : UInt<3> @[src/main/scala/plic/PlicCell.scala 18:14]

    node _asyncReset_T = eq(io_rst_n, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 20:21]
    node asyncReset = asAsyncReset(_asyncReset_T) @[src/main/scala/plic/PlicCell.scala 20:32]
    reg priorityReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 23:20]
    reg idReg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicCell.scala 24:20]
    node _T = and(io_ip, io_ie) @[src/main/scala/plic/PlicCell.scala 28:14]
    node _GEN_0 = mux(_T, io_priority, UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 29:17 32:17]
    node _GEN_1 = mux(_T, UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/plic/PlicCell.scala 28:24 30:11 33:11]
    io_id <= idReg @[src/main/scala/plic/PlicCell.scala 37:9]
    io_priorityOut <= priorityReg @[src/main/scala/plic/PlicCell.scala 36:18]
    priorityReg <= _GEN_0 @[src/main/scala/plic/PlicCell.scala 23:{20,20}]
    idReg <= _GEN_1 @[src/main/scala/plic/PlicCell.scala 24:{20,20}]

  module PlicTarget :
    input clock : Clock
    input reset : UInt<1>
    input io_rst_n : UInt<1> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_id_i_0 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_id_i_1 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_id_i_2 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_id_i_3 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_priority_i_0 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_priority_i_1 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_priority_i_2 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_priority_i_3 : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    input io_threshold_i : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]
    output io_ireq_o : UInt<1> @[src/main/scala/plic/PlicTarget.scala 16:14]
    output io_id_o : UInt<3> @[src/main/scala/plic/PlicTarget.scala 16:14]

    node _asyncReset_T = eq(io_rst_n, UInt<1>("h0")) @[src/main/scala/plic/PlicTarget.scala 17:21]
    node asyncReset = asAsyncReset(_asyncReset_T) @[src/main/scala/plic/PlicTarget.scala 17:32]
    node sel = gt(io_priority_i_0, UInt<3>("h0")) @[src/main/scala/plic/PlicTarget.scala 25:32]
    node nbp = mux(sel, io_priority_i_0, UInt<3>("h0")) @[src/main/scala/plic/PlicTarget.scala 26:18]
    node nbi = mux(sel, io_id_i_0, UInt<3>("h0")) @[src/main/scala/plic/PlicTarget.scala 27:18]
    node sel_1 = gt(io_priority_i_1, nbp) @[src/main/scala/plic/PlicTarget.scala 25:32]
    node nbp_1 = mux(sel_1, io_priority_i_1, nbp) @[src/main/scala/plic/PlicTarget.scala 26:18]
    node nbi_1 = mux(sel_1, io_id_i_1, nbi) @[src/main/scala/plic/PlicTarget.scala 27:18]
    node sel_2 = gt(io_priority_i_2, nbp_1) @[src/main/scala/plic/PlicTarget.scala 25:32]
    node nbp_2 = mux(sel_2, io_priority_i_2, nbp_1) @[src/main/scala/plic/PlicTarget.scala 26:18]
    node nbi_2 = mux(sel_2, io_id_i_2, nbi_1) @[src/main/scala/plic/PlicTarget.scala 27:18]
    node sel_3 = gt(io_priority_i_3, nbp_2) @[src/main/scala/plic/PlicTarget.scala 25:32]
    node bestP = mux(sel_3, io_priority_i_3, nbp_2) @[src/main/scala/plic/PlicTarget.scala 26:18]
    node bestI = mux(sel_3, io_id_i_3, nbi_2) @[src/main/scala/plic/PlicTarget.scala 27:18]
    reg ireq_reg : UInt<1>, clock with :
      reset => (asyncReset, UInt<1>("h0")) @[src/main/scala/plic/PlicTarget.scala 31:49]
    reg id_reg : UInt<3>, clock with :
      reset => (asyncReset, UInt<3>("h0")) @[src/main/scala/plic/PlicTarget.scala 32:47]
    node _T = gt(bestP, io_threshold_i) @[src/main/scala/plic/PlicTarget.scala 34:14]
    node _GEN_0 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/plic/PlicTarget.scala 34:{32,43,77}]
    io_ireq_o <= ireq_reg @[src/main/scala/plic/PlicTarget.scala 37:13]
    io_id_o <= id_reg @[src/main/scala/plic/PlicTarget.scala 38:11]
    ireq_reg <= _GEN_0 @[src/main/scala/plic/PlicTarget.scala 31:{49,49}]
    id_reg <= bestI @[src/main/scala/plic/PlicTarget.scala 32:{47,47} 35:10]

  module PlicCore :
    input clock : Clock
    input reset : UInt<1>
    input io_rst_n : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_src_0 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_src_1 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_src_2 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_src_3 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_el_0 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_el_1 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_el_2 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_el_3 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    output io_ip_0 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    output io_ip_1 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    output io_ip_2 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    output io_ip_3 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ie_0_0 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ie_0_1 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ie_0_2 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ie_0_3 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ipriority_0 : UInt<3> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ipriority_1 : UInt<3> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ipriority_2 : UInt<3> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_ipriority_3 : UInt<3> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_threshold_0 : UInt<3> @[src/main/scala/plic/PlicCore.scala 24:14]
    output io_ireq_0 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    output io_id_0 : UInt<3> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_claim_0 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]
    input io_complete_0 : UInt<1> @[src/main/scala/plic/PlicCore.scala 24:14]

    inst gateways_0 of PlicGateway @[src/main/scala/plic/PlicCore.scala 39:42]
    inst gateways_1 of PlicGateway @[src/main/scala/plic/PlicCore.scala 39:42]
    inst gateways_2 of PlicGateway @[src/main/scala/plic/PlicCore.scala 39:42]
    inst gateways_3 of PlicGateway @[src/main/scala/plic/PlicCore.scala 39:42]
    inst cell of PlicCell @[src/main/scala/plic/PlicCore.scala 49:24]
    inst cell_1 of PlicCell_1 @[src/main/scala/plic/PlicCore.scala 49:24]
    inst cell_2 of PlicCell_2 @[src/main/scala/plic/PlicCore.scala 49:24]
    inst cell_3 of PlicCell_3 @[src/main/scala/plic/PlicCore.scala 49:24]
    inst tgt of PlicTarget @[src/main/scala/plic/PlicCore.scala 83:21]
    node _asyncReset_T = eq(io_rst_n, UInt<1>("h0")) @[src/main/scala/plic/PlicCore.scala 25:21]
    node asyncReset = asAsyncReset(_asyncReset_T) @[src/main/scala/plic/PlicCore.scala 25:32]
    node _id_claimed_WIRE_0 = UInt<3>("h0") @[src/main/scala/plic/PlicCore.scala 32:{59,59}]
    reg id_claimed_0 : UInt<3>, clock with :
      reset => (asyncReset, _id_claimed_WIRE_0) @[src/main/scala/plic/PlicCore.scala 32:51]
    node _GEN_0 = mux(io_claim_0, io_id_0, id_claimed_0) @[src/main/scala/plic/PlicCore.scala 61:23 62:21 32:51]
    node _claim_array_0_0_T = eq(io_id_0, UInt<1>("h1")) @[src/main/scala/plic/PlicCore.scala 69:38]
    node _claim_array_0_0_T_1 = and(_claim_array_0_0_T, io_claim_0) @[src/main/scala/plic/PlicCore.scala 69:53]
    node _complete_array_0_0_T = eq(id_claimed_0, UInt<1>("h1")) @[src/main/scala/plic/PlicCore.scala 70:46]
    node _complete_array_0_0_T_1 = and(_complete_array_0_0_T, io_complete_0) @[src/main/scala/plic/PlicCore.scala 70:61]
    node _claim_array_1_0_T = eq(io_id_0, UInt<2>("h2")) @[src/main/scala/plic/PlicCore.scala 69:38]
    node _claim_array_1_0_T_1 = and(_claim_array_1_0_T, io_claim_0) @[src/main/scala/plic/PlicCore.scala 69:53]
    node _complete_array_1_0_T = eq(id_claimed_0, UInt<2>("h2")) @[src/main/scala/plic/PlicCore.scala 70:46]
    node _complete_array_1_0_T_1 = and(_complete_array_1_0_T, io_complete_0) @[src/main/scala/plic/PlicCore.scala 70:61]
    node _claim_array_2_0_T = eq(io_id_0, UInt<2>("h3")) @[src/main/scala/plic/PlicCore.scala 69:38]
    node _claim_array_2_0_T_1 = and(_claim_array_2_0_T, io_claim_0) @[src/main/scala/plic/PlicCore.scala 69:53]
    node _complete_array_2_0_T = eq(id_claimed_0, UInt<2>("h3")) @[src/main/scala/plic/PlicCore.scala 70:46]
    node _complete_array_2_0_T_1 = and(_complete_array_2_0_T, io_complete_0) @[src/main/scala/plic/PlicCore.scala 70:61]
    node _claim_array_3_0_T = eq(io_id_0, UInt<3>("h4")) @[src/main/scala/plic/PlicCore.scala 69:38]
    node _claim_array_3_0_T_1 = and(_claim_array_3_0_T, io_claim_0) @[src/main/scala/plic/PlicCore.scala 69:53]
    node _complete_array_3_0_T = eq(id_claimed_0, UInt<3>("h4")) @[src/main/scala/plic/PlicCore.scala 70:46]
    node _complete_array_3_0_T_1 = and(_complete_array_3_0_T, io_complete_0) @[src/main/scala/plic/PlicCore.scala 70:61]
    node claim_array_0_0 = _claim_array_0_0_T_1 @[src/main/scala/plic/PlicCore.scala 35:43 69:25]
    node _gateways_0_io_claim_T = orr(claim_array_0_0) @[src/main/scala/plic/PlicCore.scala 76:51]
    node complete_array_0_0 = _complete_array_0_0_T_1 @[src/main/scala/plic/PlicCore.scala 36:46 70:28]
    node _gateways_0_io_complete_T = orr(complete_array_0_0) @[src/main/scala/plic/PlicCore.scala 77:57]
    node claim_array_1_0 = _claim_array_1_0_T_1 @[src/main/scala/plic/PlicCore.scala 35:43 69:25]
    node _gateways_1_io_claim_T = orr(claim_array_1_0) @[src/main/scala/plic/PlicCore.scala 76:51]
    node complete_array_1_0 = _complete_array_1_0_T_1 @[src/main/scala/plic/PlicCore.scala 36:46 70:28]
    node _gateways_1_io_complete_T = orr(complete_array_1_0) @[src/main/scala/plic/PlicCore.scala 77:57]
    node claim_array_2_0 = _claim_array_2_0_T_1 @[src/main/scala/plic/PlicCore.scala 35:43 69:25]
    node _gateways_2_io_claim_T = orr(claim_array_2_0) @[src/main/scala/plic/PlicCore.scala 76:51]
    node complete_array_2_0 = _complete_array_2_0_T_1 @[src/main/scala/plic/PlicCore.scala 36:46 70:28]
    node _gateways_2_io_complete_T = orr(complete_array_2_0) @[src/main/scala/plic/PlicCore.scala 77:57]
    node claim_array_3_0 = _claim_array_3_0_T_1 @[src/main/scala/plic/PlicCore.scala 35:43 69:25]
    node _gateways_3_io_claim_T = orr(claim_array_3_0) @[src/main/scala/plic/PlicCore.scala 76:51]
    node complete_array_3_0 = _complete_array_3_0_T_1 @[src/main/scala/plic/PlicCore.scala 36:46 70:28]
    node _gateways_3_io_complete_T = orr(complete_array_3_0) @[src/main/scala/plic/PlicCore.scala 77:57]
    node id_array_0_0 = cell.io_id @[src/main/scala/plic/PlicCore.scala 28:58 54:22]
    node id_array_0_1 = cell_1.io_id @[src/main/scala/plic/PlicCore.scala 28:58 54:22]
    node id_array_0_2 = cell_2.io_id @[src/main/scala/plic/PlicCore.scala 28:58 54:22]
    node id_array_0_3 = cell_3.io_id @[src/main/scala/plic/PlicCore.scala 28:58 54:22]
    node pr_array_0_0 = cell.io_priorityOut @[src/main/scala/plic/PlicCore.scala 29:58 55:22]
    node pr_array_0_1 = cell_1.io_priorityOut @[src/main/scala/plic/PlicCore.scala 29:58 55:22]
    node pr_array_0_2 = cell_2.io_priorityOut @[src/main/scala/plic/PlicCore.scala 29:58 55:22]
    node pr_array_0_3 = cell_3.io_priorityOut @[src/main/scala/plic/PlicCore.scala 29:58 55:22]
    io_ip_0 <= gateways_0.io_ip @[src/main/scala/plic/PlicCore.scala 78:14]
    io_ip_1 <= gateways_1.io_ip @[src/main/scala/plic/PlicCore.scala 78:14]
    io_ip_2 <= gateways_2.io_ip @[src/main/scala/plic/PlicCore.scala 78:14]
    io_ip_3 <= gateways_3.io_ip @[src/main/scala/plic/PlicCore.scala 78:14]
    io_ireq_0 <= tgt.io_ireq_o @[src/main/scala/plic/PlicCore.scala 91:16]
    io_id_0 <= tgt.io_id_o @[src/main/scala/plic/PlicCore.scala 92:14]
    id_claimed_0 <= _GEN_0 @[src/main/scala/plic/PlicCore.scala 32:{51,51}]
    gateways_0.clock <= clock
    gateways_0.reset <= reset
    gateways_0.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 41:26]
    gateways_0.io_src <= io_src_0 @[src/main/scala/plic/PlicCore.scala 42:24]
    gateways_0.io_edge_lvl <= io_el_0 @[src/main/scala/plic/PlicCore.scala 43:29]
    gateways_0.io_claim <= _gateways_0_io_claim_T @[src/main/scala/plic/PlicCore.scala 76:26]
    gateways_0.io_complete <= _gateways_0_io_complete_T @[src/main/scala/plic/PlicCore.scala 77:29]
    gateways_1.clock <= clock
    gateways_1.reset <= reset
    gateways_1.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 41:26]
    gateways_1.io_src <= io_src_1 @[src/main/scala/plic/PlicCore.scala 42:24]
    gateways_1.io_edge_lvl <= io_el_1 @[src/main/scala/plic/PlicCore.scala 43:29]
    gateways_1.io_claim <= _gateways_1_io_claim_T @[src/main/scala/plic/PlicCore.scala 76:26]
    gateways_1.io_complete <= _gateways_1_io_complete_T @[src/main/scala/plic/PlicCore.scala 77:29]
    gateways_2.clock <= clock
    gateways_2.reset <= reset
    gateways_2.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 41:26]
    gateways_2.io_src <= io_src_2 @[src/main/scala/plic/PlicCore.scala 42:24]
    gateways_2.io_edge_lvl <= io_el_2 @[src/main/scala/plic/PlicCore.scala 43:29]
    gateways_2.io_claim <= _gateways_2_io_claim_T @[src/main/scala/plic/PlicCore.scala 76:26]
    gateways_2.io_complete <= _gateways_2_io_complete_T @[src/main/scala/plic/PlicCore.scala 77:29]
    gateways_3.clock <= clock
    gateways_3.reset <= reset
    gateways_3.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 41:26]
    gateways_3.io_src <= io_src_3 @[src/main/scala/plic/PlicCore.scala 42:24]
    gateways_3.io_edge_lvl <= io_el_3 @[src/main/scala/plic/PlicCore.scala 43:29]
    gateways_3.io_claim <= _gateways_3_io_claim_T @[src/main/scala/plic/PlicCore.scala 76:26]
    gateways_3.io_complete <= _gateways_3_io_complete_T @[src/main/scala/plic/PlicCore.scala 77:29]
    cell.clock <= clock
    cell.reset <= reset
    cell.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 50:21]
    cell.io_ip <= gateways_0.io_ip @[src/main/scala/plic/PlicCore.scala 51:18]
    cell.io_ie <= io_ie_0_0 @[src/main/scala/plic/PlicCore.scala 52:18]
    cell.io_priority <= io_ipriority_0 @[src/main/scala/plic/PlicCore.scala 53:24]
    cell_1.clock <= clock
    cell_1.reset <= reset
    cell_1.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 50:21]
    cell_1.io_ip <= gateways_1.io_ip @[src/main/scala/plic/PlicCore.scala 51:18]
    cell_1.io_ie <= io_ie_0_1 @[src/main/scala/plic/PlicCore.scala 52:18]
    cell_1.io_priority <= io_ipriority_1 @[src/main/scala/plic/PlicCore.scala 53:24]
    cell_2.clock <= clock
    cell_2.reset <= reset
    cell_2.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 50:21]
    cell_2.io_ip <= gateways_2.io_ip @[src/main/scala/plic/PlicCore.scala 51:18]
    cell_2.io_ie <= io_ie_0_2 @[src/main/scala/plic/PlicCore.scala 52:18]
    cell_2.io_priority <= io_ipriority_2 @[src/main/scala/plic/PlicCore.scala 53:24]
    cell_3.clock <= clock
    cell_3.reset <= reset
    cell_3.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 50:21]
    cell_3.io_ip <= gateways_3.io_ip @[src/main/scala/plic/PlicCore.scala 51:18]
    cell_3.io_ie <= io_ie_0_3 @[src/main/scala/plic/PlicCore.scala 52:18]
    cell_3.io_priority <= io_ipriority_3 @[src/main/scala/plic/PlicCore.scala 53:24]
    tgt.clock <= clock
    tgt.reset <= reset
    tgt.io_rst_n <= io_rst_n @[src/main/scala/plic/PlicCore.scala 84:18]
    tgt.io_id_i_0 <= id_array_0_0 @[src/main/scala/plic/PlicCore.scala 87:22]
    tgt.io_id_i_1 <= id_array_0_1 @[src/main/scala/plic/PlicCore.scala 87:22]
    tgt.io_id_i_2 <= id_array_0_2 @[src/main/scala/plic/PlicCore.scala 87:22]
    tgt.io_id_i_3 <= id_array_0_3 @[src/main/scala/plic/PlicCore.scala 87:22]
    tgt.io_priority_i_0 <= pr_array_0_0 @[src/main/scala/plic/PlicCore.scala 88:28]
    tgt.io_priority_i_1 <= pr_array_0_1 @[src/main/scala/plic/PlicCore.scala 88:28]
    tgt.io_priority_i_2 <= pr_array_0_2 @[src/main/scala/plic/PlicCore.scala 88:28]
    tgt.io_priority_i_3 <= pr_array_0_3 @[src/main/scala/plic/PlicCore.scala 88:28]
    tgt.io_threshold_i <= io_threshold_0 @[src/main/scala/plic/PlicCore.scala 90:24]
