Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat May  7 22:18:50 2022
| Host         : DAYALAN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_echo_top_timing_summary_routed.rpt -pb UART_echo_top_timing_summary_routed.pb -rpx UART_echo_top_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_echo_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.341        0.000                      0                  133        0.168        0.000                      0                  133        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.341        0.000                      0                  133        0.168        0.000                      0                  133        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.064ns (25.500%)  route 3.109ns (74.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 r  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.124     8.829 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.659     9.488    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.595    15.018    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.829    UART_Inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.064ns (25.500%)  route 3.109ns (74.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 r  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.124     8.829 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.659     9.488    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.595    15.018    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.829    UART_Inst/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.064ns (25.500%)  route 3.109ns (74.500%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 r  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.124     8.829 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.659     9.488    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.595    15.018    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_R)       -0.429    14.829    UART_Inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.094ns (26.975%)  route 2.962ns (73.025%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 f  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.154     8.859 r  UART_Inst/clk_cnt[8]_i_1/O
                         net (fo=10, routed)          0.512     9.371    UART_Inst/clk_cnt[8]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.595    15.018    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_CE)      -0.408    14.850    UART_Inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.094ns (26.975%)  route 2.962ns (73.025%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 f  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.154     8.859 r  UART_Inst/clk_cnt[8]_i_1/O
                         net (fo=10, routed)          0.512     9.371    UART_Inst/clk_cnt[8]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.595    15.018    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_CE)      -0.408    14.850    UART_Inst/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.094ns (26.975%)  route 2.962ns (73.025%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 f  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 r  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.154     8.859 r  UART_Inst/clk_cnt[8]_i_1/O
                         net (fo=10, routed)          0.512     9.371    UART_Inst/clk_cnt[8]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.595    15.018    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y67          FDRE                                         r  UART_Inst/clk_cnt_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X4Y67          FDRE (Setup_fdre_C_CE)      -0.408    14.850    UART_Inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.064ns (26.420%)  route 2.963ns (73.580%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 r  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.124     8.829 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.514     9.343    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.593    15.016    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[6]/C
                         clock pessimism              0.278    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    14.829    UART_Inst/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 UART_Inst/clk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 1.064ns (26.420%)  route 2.963ns (73.580%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.713     5.316    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  UART_Inst/clk_cnt_reg[4]/Q
                         net (fo=3, routed)           1.013     6.785    UART_Inst/clk_cnt_reg_n_0_[4]
    SLICE_X4Y67          LUT5 (Prop_lut5_I4_O)        0.152     6.937 r  UART_Inst/clk_cnt[7]_i_3/O
                         net (fo=7, routed)           0.579     7.515    UART_Inst/clk_cnt[7]_i_3_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.332     7.847 f  UART_Inst/FSM_sequential_tx_state[1]_i_2/O
                         net (fo=10, routed)          0.857     8.705    UART_Inst/FSM_sequential_tx_state[1]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I2_O)        0.124     8.829 r  UART_Inst/clk_cnt[9]_i_1/O
                         net (fo=5, routed)           0.514     9.343    UART_Inst/clk_cnt[9]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.593    15.016    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[9]/C
                         clock pessimism              0.278    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X5Y68          FDRE (Setup_fdre_C_R)       -0.429    14.829    UART_Inst/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Inst/rx_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/opRxData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.059ns (26.375%)  route 2.956ns (73.625%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.313    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  UART_Inst/rx_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  UART_Inst/rx_cnt_reg[1]/Q
                         net (fo=4, routed)           0.841     6.610    UART_Inst/rx_cnt_reg_n_0_[1]
    SLICE_X5Y71          LUT4 (Prop_lut4_I2_O)        0.152     6.762 f  UART_Inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=5, routed)           0.778     7.539    UART_Inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.332     7.871 f  UART_Inst/opRxData[7]_i_2/O
                         net (fo=6, routed)           0.708     8.579    UART_Inst/opRxData[7]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.119     8.698 r  UART_Inst/opRxData[7]_i_1/O
                         net (fo=8, routed)           0.630     9.328    UART_Inst/opRxData[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  UART_Inst/opRxData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.594    15.017    UART_Inst/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  UART_Inst/opRxData_reg[0]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y70          FDRE (Setup_fdre_C_CE)      -0.413    14.827    UART_Inst/opRxData_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 UART_Inst/rx_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/opRxData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.059ns (26.375%)  route 2.956ns (73.625%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.710     5.313    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  UART_Inst/rx_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  UART_Inst/rx_cnt_reg[1]/Q
                         net (fo=4, routed)           0.841     6.610    UART_Inst/rx_cnt_reg_n_0_[1]
    SLICE_X5Y71          LUT4 (Prop_lut4_I2_O)        0.152     6.762 f  UART_Inst/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=5, routed)           0.778     7.539    UART_Inst/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.332     7.871 f  UART_Inst/opRxData[7]_i_2/O
                         net (fo=6, routed)           0.708     8.579    UART_Inst/opRxData[7]_i_2_n_0
    SLICE_X4Y71          LUT4 (Prop_lut4_I3_O)        0.119     8.698 r  UART_Inst/opRxData[7]_i_1/O
                         net (fo=8, routed)           0.630     9.328    UART_Inst/opRxData[7]_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  UART_Inst/opRxData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.594    15.017    UART_Inst/clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  UART_Inst/opRxData_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y70          FDRE (Setup_fdre_C_CE)      -0.413    14.827    UART_Inst/opRxData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.596     1.515    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UART_Inst/clk_cnt_reg[5]/Q
                         net (fo=7, routed)           0.087     1.743    UART_Inst/clk_cnt_reg_n_0_[5]
    SLICE_X5Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  UART_Inst/clk_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.788    UART_Inst/clk_cnt[9]_i_2_n_0
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.865     2.030    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[9]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.092     1.620    UART_Inst/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.596     1.515    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  UART_Inst/clk_cnt_reg[5]/Q
                         net (fo=7, routed)           0.088     1.744    UART_Inst/clk_cnt_reg_n_0_[5]
    SLICE_X5Y68          LUT3 (Prop_lut3_I1_O)        0.045     1.789 r  UART_Inst/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.789    UART_Inst/clk_cnt[6]_i_1_n_0
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.865     2.030    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  UART_Inst/clk_cnt_reg[6]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.091     1.619    UART_Inst/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 UART_TxData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/txData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  UART_TxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  UART_TxData_reg[0]/Q
                         net (fo=1, routed)           0.098     1.753    UART_Inst/txData_reg[7]_0[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  UART_Inst/txData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    UART_Inst/txData[0]
    SLICE_X4Y69          FDRE                                         r  UART_Inst/txData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.864     2.029    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  UART_Inst/txData_reg[0]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.092     1.619    UART_Inst/txData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_Inst/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.513    UART_Inst/clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  UART_Inst/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  UART_Inst/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=16, routed)          0.144     1.798    UART_Inst/rx_state__0[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  UART_Inst/clk_cnt2[6]_i_1/O
                         net (fo=1, routed)           0.000     1.843    UART_Inst/clk_cnt2[6]
    SLICE_X2Y71          FDRE                                         r  UART_Inst/clk_cnt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.865     2.030    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  UART_Inst/clk_cnt2_reg[6]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.646    UART_Inst/clk_cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_Inst/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.513    UART_Inst/clk_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  UART_Inst/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  UART_Inst/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=16, routed)          0.148     1.802    UART_Inst/rx_state__0[0]
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.847 r  UART_Inst/clk_cnt2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.847    UART_Inst/clk_cnt2[7]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  UART_Inst/clk_cnt2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.865     2.030    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  UART_Inst/clk_cnt2_reg[7]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.647    UART_Inst/clk_cnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_Inst/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/rx_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.879%)  route 0.155ns (45.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.512    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  UART_Inst/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  UART_Inst/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=21, routed)          0.155     1.809    UART_Inst/rx_state__0[1]
    SLICE_X5Y71          LUT4 (Prop_lut4_I0_O)        0.048     1.857 r  UART_Inst/rx_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    UART_Inst/rx_cnt[2]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  UART_Inst/rx_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     2.027    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  UART_Inst/rx_cnt_reg[2]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.107     1.632    UART_Inst/rx_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 UART_TxSend_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.501%)  route 0.175ns (48.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  UART_TxSend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  UART_TxSend_reg/Q
                         net (fo=7, routed)           0.175     1.832    UART_Inst/FSM_sequential_tx_state_reg[0]_0
    SLICE_X2Y68          LUT5 (Prop_lut5_I1_O)        0.045     1.877 r  UART_Inst/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    UART_Inst/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X2Y68          FDRE                                         r  UART_Inst/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.868     2.033    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  UART_Inst/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.120     1.650    UART_Inst/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.516%)  route 0.149ns (44.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.510    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  UART_Inst/clk_cnt2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  UART_Inst/clk_cnt2_reg[4]/Q
                         net (fo=5, routed)           0.149     1.800    UART_Inst/clk_cnt2_reg_n_0_[4]
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  UART_Inst/clk_cnt2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    UART_Inst/clk_cnt2[5]
    SLICE_X4Y72          FDRE                                         r  UART_Inst/clk_cnt2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     2.026    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  UART_Inst/clk_cnt2_reg[5]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.091     1.616    UART_Inst/clk_cnt2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UART_Inst/clk_cnt2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/clk_cnt2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.594     1.513    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  UART_Inst/clk_cnt2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  UART_Inst/clk_cnt2_reg[9]/Q
                         net (fo=5, routed)           0.149     1.827    UART_Inst/clk_cnt2_reg_n_0_[9]
    SLICE_X2Y71          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  UART_Inst/clk_cnt2[9]_i_2/O
                         net (fo=1, routed)           0.000     1.872    UART_Inst/clk_cnt2[9]
    SLICE_X2Y71          FDRE                                         r  UART_Inst/clk_cnt2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.865     2.030    UART_Inst/clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  UART_Inst/clk_cnt2_reg[9]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.634    UART_Inst/clk_cnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UART_Inst/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Inst/rx_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.482%)  route 0.155ns (45.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.512    UART_Inst/clk_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  UART_Inst/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  UART_Inst/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=21, routed)          0.155     1.809    UART_Inst/rx_state__0[1]
    SLICE_X5Y71          LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  UART_Inst/rx_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    UART_Inst/rx_cnt[1]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  UART_Inst/rx_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     2.027    UART_Inst/clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  UART_Inst/rx_cnt_reg[1]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.091     1.616    UART_Inst/rx_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     LED_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     LED_reg[14]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     LED_reg[14]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     LED_reg[14]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     LED_reg[14]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     LED_reg[14]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     LED_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     LED_reg[15]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     LED_reg[14]_lopt_replica_4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     LED_reg[14]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     LED_reg[14]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     LED_reg[14]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     LED_reg[14]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     LED_reg[14]_lopt_replica_4/C



