# ğŸ“Œ Week 1 - Submission

**Foundations of RTL Design and Synthesis**

This week covers **Basic RTL design, synthesis concepts, optimizations, and GLS**. ğŸš€ğŸ’»

---

## ğŸ‘‰ Day-wise Overview

- **Day 1:** ğŸ“˜ Introduction to Verilog RTL Design and Synthesis
- **Day 2:** â±ï¸ Timing libraries, Hierarchical vs Flat Synthesis, and Efficient Flop Coding Styles
- **Day 3:** ğŸ”§ Combinational and Sequential Optimizations
- **Day 4:** âš¡ GLS, Blocking vs Non-Blocking, and Synthesis-Simulation Mismatch
- **Day 5:** ğŸ Optimization in Synthesis

---

## ğŸ“ Submission Overview

This repository serves as the official **Week 1 submission** for the **Digital VLSI SoC Design program**.

- Developed and submitted **RTL designs in Verilog** covering combinational and sequential circuits âœ…
- Practiced **simulation using Icarus Verilog and GTKWave**, verified waveform outputs ğŸ“Š
- Performed **synthesis using Yosys**, applied hierarchical and flat synthesis approaches ğŸ—ï¸
- Explored **GLS flow, blocking vs non-blocking assignments**, and identified synthesis-simulation mismatches âš™ï¸
- Applied **optimization techniques** for area, timing, and power in RTL and synthesized designs âš¡
- Submitted **consolidated reports, screenshots, and waveforms** for review ğŸ–¼ï¸

---

## ğŸ”— Links

- **Day 1:** [Link](https://github.com/Govindan-M/riscv-soc-tapeout/tree/main/Week%201/Day%201)
- **Day 2:** [Link](https://github.com/Govindan-M/riscv-soc-tapeout/tree/main/Week%201/Day%202)
- **Day 3:** [Link](https://github.com/Govindan-M/riscv-soc-tapeout/tree/main/Week%201/Day%203)
- **Day 4:** [Link](https://github.com/Govindan-M/riscv-soc-tapeout/tree/main/Week%201/Day%204)
- **Day 5:** [Link](https://github.com/Govindan-M/riscv-soc-tapeout/tree/main/Week%201/Day%205)

âœ… Screenshots, reports, and Verilog codes are updated and verified in the `Week1/images` folder ğŸ“‚
