This repository contains the documentation and code for a RISC-V Pipelined Superscalar Processor, designed in SystemVerilog
