
Rx_M4_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001486c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08014b10  08014b10  00015b10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014f10  08014f10  000162f4  2**0
                  CONTENTS
  4 .ARM          00000008  08014f10  08014f10  00015f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014f18  08014f18  000162f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014f18  08014f18  00015f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014f1c  08014f1c  00015f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002f4  24000000  08014f20  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002484  240002f4  08015214  000162f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24002778  08015214  00016778  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000162f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029b04  00000000  00000000  00016322  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005610  00000000  00000000  0003fe26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f60  00000000  00000000  00045438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001817  00000000  00000000  00047398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00042939  00000000  00000000  00048baf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d9e4  00000000  00000000  0008b4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001a2d26  00000000  00000000  000b8ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0025bbf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092a4  00000000  00000000  0025bc38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00264edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240002f4 	.word	0x240002f4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08014af4 	.word	0x08014af4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240002f8 	.word	0x240002f8
 80002dc:	08014af4 	.word	0x08014af4

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96a 	b.w	800067c <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	460c      	mov	r4, r1
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	d14e      	bne.n	800046a <__udivmoddi4+0xaa>
 80003cc:	4694      	mov	ip, r2
 80003ce:	458c      	cmp	ip, r1
 80003d0:	4686      	mov	lr, r0
 80003d2:	fab2 f282 	clz	r2, r2
 80003d6:	d962      	bls.n	800049e <__udivmoddi4+0xde>
 80003d8:	b14a      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	4091      	lsls	r1, r2
 80003e0:	fa20 f303 	lsr.w	r3, r0, r3
 80003e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e8:	4319      	orrs	r1, r3
 80003ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80003ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f2:	fa1f f68c 	uxth.w	r6, ip
 80003f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000402:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000406:	fb04 f106 	mul.w	r1, r4, r6
 800040a:	4299      	cmp	r1, r3
 800040c:	d90a      	bls.n	8000424 <__udivmoddi4+0x64>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f104 30ff 	add.w	r0, r4, #4294967295
 8000416:	f080 8112 	bcs.w	800063e <__udivmoddi4+0x27e>
 800041a:	4299      	cmp	r1, r3
 800041c:	f240 810f 	bls.w	800063e <__udivmoddi4+0x27e>
 8000420:	3c02      	subs	r4, #2
 8000422:	4463      	add	r3, ip
 8000424:	1a59      	subs	r1, r3, r1
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb1 f0f7 	udiv	r0, r1, r7
 800042e:	fb07 1110 	mls	r1, r7, r0, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb00 f606 	mul.w	r6, r0, r6
 800043a:	429e      	cmp	r6, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x94>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 31ff 	add.w	r1, r0, #4294967295
 8000446:	f080 80fc 	bcs.w	8000642 <__udivmoddi4+0x282>
 800044a:	429e      	cmp	r6, r3
 800044c:	f240 80f9 	bls.w	8000642 <__udivmoddi4+0x282>
 8000450:	4463      	add	r3, ip
 8000452:	3802      	subs	r0, #2
 8000454:	1b9b      	subs	r3, r3, r6
 8000456:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800045a:	2100      	movs	r1, #0
 800045c:	b11d      	cbz	r5, 8000466 <__udivmoddi4+0xa6>
 800045e:	40d3      	lsrs	r3, r2
 8000460:	2200      	movs	r2, #0
 8000462:	e9c5 3200 	strd	r3, r2, [r5]
 8000466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046a:	428b      	cmp	r3, r1
 800046c:	d905      	bls.n	800047a <__udivmoddi4+0xba>
 800046e:	b10d      	cbz	r5, 8000474 <__udivmoddi4+0xb4>
 8000470:	e9c5 0100 	strd	r0, r1, [r5]
 8000474:	2100      	movs	r1, #0
 8000476:	4608      	mov	r0, r1
 8000478:	e7f5      	b.n	8000466 <__udivmoddi4+0xa6>
 800047a:	fab3 f183 	clz	r1, r3
 800047e:	2900      	cmp	r1, #0
 8000480:	d146      	bne.n	8000510 <__udivmoddi4+0x150>
 8000482:	42a3      	cmp	r3, r4
 8000484:	d302      	bcc.n	800048c <__udivmoddi4+0xcc>
 8000486:	4290      	cmp	r0, r2
 8000488:	f0c0 80f0 	bcc.w	800066c <__udivmoddi4+0x2ac>
 800048c:	1a86      	subs	r6, r0, r2
 800048e:	eb64 0303 	sbc.w	r3, r4, r3
 8000492:	2001      	movs	r0, #1
 8000494:	2d00      	cmp	r5, #0
 8000496:	d0e6      	beq.n	8000466 <__udivmoddi4+0xa6>
 8000498:	e9c5 6300 	strd	r6, r3, [r5]
 800049c:	e7e3      	b.n	8000466 <__udivmoddi4+0xa6>
 800049e:	2a00      	cmp	r2, #0
 80004a0:	f040 8090 	bne.w	80005c4 <__udivmoddi4+0x204>
 80004a4:	eba1 040c 	sub.w	r4, r1, ip
 80004a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ac:	fa1f f78c 	uxth.w	r7, ip
 80004b0:	2101      	movs	r1, #1
 80004b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ba:	fb08 4416 	mls	r4, r8, r6, r4
 80004be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004c2:	fb07 f006 	mul.w	r0, r7, r6
 80004c6:	4298      	cmp	r0, r3
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x11c>
 80004ca:	eb1c 0303 	adds.w	r3, ip, r3
 80004ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x11a>
 80004d4:	4298      	cmp	r0, r3
 80004d6:	f200 80cd 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004da:	4626      	mov	r6, r4
 80004dc:	1a1c      	subs	r4, r3, r0
 80004de:	fa1f f38e 	uxth.w	r3, lr
 80004e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004e6:	fb08 4410 	mls	r4, r8, r0, r4
 80004ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004ee:	fb00 f707 	mul.w	r7, r0, r7
 80004f2:	429f      	cmp	r7, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x148>
 80004f6:	eb1c 0303 	adds.w	r3, ip, r3
 80004fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80004fe:	d202      	bcs.n	8000506 <__udivmoddi4+0x146>
 8000500:	429f      	cmp	r7, r3
 8000502:	f200 80b0 	bhi.w	8000666 <__udivmoddi4+0x2a6>
 8000506:	4620      	mov	r0, r4
 8000508:	1bdb      	subs	r3, r3, r7
 800050a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800050e:	e7a5      	b.n	800045c <__udivmoddi4+0x9c>
 8000510:	f1c1 0620 	rsb	r6, r1, #32
 8000514:	408b      	lsls	r3, r1
 8000516:	fa22 f706 	lsr.w	r7, r2, r6
 800051a:	431f      	orrs	r7, r3
 800051c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000520:	fa04 f301 	lsl.w	r3, r4, r1
 8000524:	ea43 030c 	orr.w	r3, r3, ip
 8000528:	40f4      	lsrs	r4, r6
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	0c38      	lsrs	r0, r7, #16
 8000530:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000534:	fbb4 fef0 	udiv	lr, r4, r0
 8000538:	fa1f fc87 	uxth.w	ip, r7
 800053c:	fb00 441e 	mls	r4, r0, lr, r4
 8000540:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000544:	fb0e f90c 	mul.w	r9, lr, ip
 8000548:	45a1      	cmp	r9, r4
 800054a:	fa02 f201 	lsl.w	r2, r2, r1
 800054e:	d90a      	bls.n	8000566 <__udivmoddi4+0x1a6>
 8000550:	193c      	adds	r4, r7, r4
 8000552:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000556:	f080 8084 	bcs.w	8000662 <__udivmoddi4+0x2a2>
 800055a:	45a1      	cmp	r9, r4
 800055c:	f240 8081 	bls.w	8000662 <__udivmoddi4+0x2a2>
 8000560:	f1ae 0e02 	sub.w	lr, lr, #2
 8000564:	443c      	add	r4, r7
 8000566:	eba4 0409 	sub.w	r4, r4, r9
 800056a:	fa1f f983 	uxth.w	r9, r3
 800056e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000572:	fb00 4413 	mls	r4, r0, r3, r4
 8000576:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800057a:	fb03 fc0c 	mul.w	ip, r3, ip
 800057e:	45a4      	cmp	ip, r4
 8000580:	d907      	bls.n	8000592 <__udivmoddi4+0x1d2>
 8000582:	193c      	adds	r4, r7, r4
 8000584:	f103 30ff 	add.w	r0, r3, #4294967295
 8000588:	d267      	bcs.n	800065a <__udivmoddi4+0x29a>
 800058a:	45a4      	cmp	ip, r4
 800058c:	d965      	bls.n	800065a <__udivmoddi4+0x29a>
 800058e:	3b02      	subs	r3, #2
 8000590:	443c      	add	r4, r7
 8000592:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000596:	fba0 9302 	umull	r9, r3, r0, r2
 800059a:	eba4 040c 	sub.w	r4, r4, ip
 800059e:	429c      	cmp	r4, r3
 80005a0:	46ce      	mov	lr, r9
 80005a2:	469c      	mov	ip, r3
 80005a4:	d351      	bcc.n	800064a <__udivmoddi4+0x28a>
 80005a6:	d04e      	beq.n	8000646 <__udivmoddi4+0x286>
 80005a8:	b155      	cbz	r5, 80005c0 <__udivmoddi4+0x200>
 80005aa:	ebb8 030e 	subs.w	r3, r8, lr
 80005ae:	eb64 040c 	sbc.w	r4, r4, ip
 80005b2:	fa04 f606 	lsl.w	r6, r4, r6
 80005b6:	40cb      	lsrs	r3, r1
 80005b8:	431e      	orrs	r6, r3
 80005ba:	40cc      	lsrs	r4, r1
 80005bc:	e9c5 6400 	strd	r6, r4, [r5]
 80005c0:	2100      	movs	r1, #0
 80005c2:	e750      	b.n	8000466 <__udivmoddi4+0xa6>
 80005c4:	f1c2 0320 	rsb	r3, r2, #32
 80005c8:	fa20 f103 	lsr.w	r1, r0, r3
 80005cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d0:	fa24 f303 	lsr.w	r3, r4, r3
 80005d4:	4094      	lsls	r4, r2
 80005d6:	430c      	orrs	r4, r1
 80005d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005e0:	fa1f f78c 	uxth.w	r7, ip
 80005e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005e8:	fb08 3110 	mls	r1, r8, r0, r3
 80005ec:	0c23      	lsrs	r3, r4, #16
 80005ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005f2:	fb00 f107 	mul.w	r1, r0, r7
 80005f6:	4299      	cmp	r1, r3
 80005f8:	d908      	bls.n	800060c <__udivmoddi4+0x24c>
 80005fa:	eb1c 0303 	adds.w	r3, ip, r3
 80005fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000602:	d22c      	bcs.n	800065e <__udivmoddi4+0x29e>
 8000604:	4299      	cmp	r1, r3
 8000606:	d92a      	bls.n	800065e <__udivmoddi4+0x29e>
 8000608:	3802      	subs	r0, #2
 800060a:	4463      	add	r3, ip
 800060c:	1a5b      	subs	r3, r3, r1
 800060e:	b2a4      	uxth	r4, r4
 8000610:	fbb3 f1f8 	udiv	r1, r3, r8
 8000614:	fb08 3311 	mls	r3, r8, r1, r3
 8000618:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800061c:	fb01 f307 	mul.w	r3, r1, r7
 8000620:	42a3      	cmp	r3, r4
 8000622:	d908      	bls.n	8000636 <__udivmoddi4+0x276>
 8000624:	eb1c 0404 	adds.w	r4, ip, r4
 8000628:	f101 36ff 	add.w	r6, r1, #4294967295
 800062c:	d213      	bcs.n	8000656 <__udivmoddi4+0x296>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d911      	bls.n	8000656 <__udivmoddi4+0x296>
 8000632:	3902      	subs	r1, #2
 8000634:	4464      	add	r4, ip
 8000636:	1ae4      	subs	r4, r4, r3
 8000638:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800063c:	e739      	b.n	80004b2 <__udivmoddi4+0xf2>
 800063e:	4604      	mov	r4, r0
 8000640:	e6f0      	b.n	8000424 <__udivmoddi4+0x64>
 8000642:	4608      	mov	r0, r1
 8000644:	e706      	b.n	8000454 <__udivmoddi4+0x94>
 8000646:	45c8      	cmp	r8, r9
 8000648:	d2ae      	bcs.n	80005a8 <__udivmoddi4+0x1e8>
 800064a:	ebb9 0e02 	subs.w	lr, r9, r2
 800064e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000652:	3801      	subs	r0, #1
 8000654:	e7a8      	b.n	80005a8 <__udivmoddi4+0x1e8>
 8000656:	4631      	mov	r1, r6
 8000658:	e7ed      	b.n	8000636 <__udivmoddi4+0x276>
 800065a:	4603      	mov	r3, r0
 800065c:	e799      	b.n	8000592 <__udivmoddi4+0x1d2>
 800065e:	4630      	mov	r0, r6
 8000660:	e7d4      	b.n	800060c <__udivmoddi4+0x24c>
 8000662:	46d6      	mov	lr, sl
 8000664:	e77f      	b.n	8000566 <__udivmoddi4+0x1a6>
 8000666:	4463      	add	r3, ip
 8000668:	3802      	subs	r0, #2
 800066a:	e74d      	b.n	8000508 <__udivmoddi4+0x148>
 800066c:	4606      	mov	r6, r0
 800066e:	4623      	mov	r3, r4
 8000670:	4608      	mov	r0, r1
 8000672:	e70f      	b.n	8000494 <__udivmoddi4+0xd4>
 8000674:	3e02      	subs	r6, #2
 8000676:	4463      	add	r3, ip
 8000678:	e730      	b.n	80004dc <__udivmoddi4+0x11c>
 800067a:	bf00      	nop

0800067c <__aeabi_idiv0>:
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop

08000680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000684:	4b3d      	ldr	r3, [pc, #244]	@ (800077c <SystemInit+0xfc>)
 8000686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068a:	4a3c      	ldr	r2, [pc, #240]	@ (800077c <SystemInit+0xfc>)
 800068c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000694:	4b39      	ldr	r3, [pc, #228]	@ (800077c <SystemInit+0xfc>)
 8000696:	691b      	ldr	r3, [r3, #16]
 8000698:	4a38      	ldr	r2, [pc, #224]	@ (800077c <SystemInit+0xfc>)
 800069a:	f043 0310 	orr.w	r3, r3, #16
 800069e:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006a0:	4b37      	ldr	r3, [pc, #220]	@ (8000780 <SystemInit+0x100>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f003 030f 	and.w	r3, r3, #15
 80006a8:	2b06      	cmp	r3, #6
 80006aa:	d807      	bhi.n	80006bc <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006ac:	4b34      	ldr	r3, [pc, #208]	@ (8000780 <SystemInit+0x100>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f023 030f 	bic.w	r3, r3, #15
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <SystemInit+0x100>)
 80006b6:	f043 0307 	orr.w	r3, r3, #7
 80006ba:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006bc:	4b31      	ldr	r3, [pc, #196]	@ (8000784 <SystemInit+0x104>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a30      	ldr	r2, [pc, #192]	@ (8000784 <SystemInit+0x104>)
 80006c2:	f043 0301 	orr.w	r3, r3, #1
 80006c6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c8:	4b2e      	ldr	r3, [pc, #184]	@ (8000784 <SystemInit+0x104>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000784 <SystemInit+0x104>)
 80006d0:	681a      	ldr	r2, [r3, #0]
 80006d2:	492c      	ldr	r1, [pc, #176]	@ (8000784 <SystemInit+0x104>)
 80006d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000788 <SystemInit+0x108>)
 80006d6:	4013      	ands	r3, r2
 80006d8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006da:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemInit+0x100>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f003 0308 	and.w	r3, r3, #8
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d007      	beq.n	80006f6 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e6:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemInit+0x100>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f023 030f 	bic.w	r3, r3, #15
 80006ee:	4a24      	ldr	r2, [pc, #144]	@ (8000780 <SystemInit+0x100>)
 80006f0:	f043 0307 	orr.w	r3, r3, #7
 80006f4:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006f6:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemInit+0x104>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006fc:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <SystemInit+0x104>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000702:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <SystemInit+0x104>)
 8000704:	2200      	movs	r2, #0
 8000706:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000708:	4b1e      	ldr	r3, [pc, #120]	@ (8000784 <SystemInit+0x104>)
 800070a:	4a20      	ldr	r2, [pc, #128]	@ (800078c <SystemInit+0x10c>)
 800070c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <SystemInit+0x104>)
 8000710:	4a1f      	ldr	r2, [pc, #124]	@ (8000790 <SystemInit+0x110>)
 8000712:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <SystemInit+0x104>)
 8000716:	4a1f      	ldr	r2, [pc, #124]	@ (8000794 <SystemInit+0x114>)
 8000718:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <SystemInit+0x104>)
 800071c:	2200      	movs	r2, #0
 800071e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <SystemInit+0x104>)
 8000722:	4a1c      	ldr	r2, [pc, #112]	@ (8000794 <SystemInit+0x114>)
 8000724:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000726:	4b17      	ldr	r3, [pc, #92]	@ (8000784 <SystemInit+0x104>)
 8000728:	2200      	movs	r2, #0
 800072a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800072c:	4b15      	ldr	r3, [pc, #84]	@ (8000784 <SystemInit+0x104>)
 800072e:	4a19      	ldr	r2, [pc, #100]	@ (8000794 <SystemInit+0x114>)
 8000730:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000732:	4b14      	ldr	r3, [pc, #80]	@ (8000784 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <SystemInit+0x104>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a11      	ldr	r2, [pc, #68]	@ (8000784 <SystemInit+0x104>)
 800073e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000742:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <SystemInit+0x104>)
 8000746:	2200      	movs	r2, #0
 8000748:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800074a:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <SystemInit+0x118>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800074e:	4a12      	ldr	r2, [pc, #72]	@ (8000798 <SystemInit+0x118>)
 8000750:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000754:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000756:	4b11      	ldr	r3, [pc, #68]	@ (800079c <SystemInit+0x11c>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	4b11      	ldr	r3, [pc, #68]	@ (80007a0 <SystemInit+0x120>)
 800075c:	4013      	ands	r3, r2
 800075e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000762:	d202      	bcs.n	800076a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <SystemInit+0x124>)
 8000766:	2201      	movs	r2, #1
 8000768:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800076a:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <SystemInit+0x128>)
 800076c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000770:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	@ 0x28
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007b2:	f107 031c 	add.w	r3, r7, #28
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007be:	463b      	mov	r3, r7
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	611a      	str	r2, [r3, #16]
 80007cc:	615a      	str	r2, [r3, #20]
 80007ce:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007d0:	4b30      	ldr	r3, [pc, #192]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007d2:	4a31      	ldr	r2, [pc, #196]	@ (8000898 <MX_ADC1_Init+0xec>)
 80007d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80007d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007d8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80007dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007de:	4b2d      	ldr	r3, [pc, #180]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007e4:	4b2b      	ldr	r3, [pc, #172]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ea:	4b2a      	ldr	r3, [pc, #168]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007ec:	2204      	movs	r2, #4
 80007ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007f0:	4b28      	ldr	r3, [pc, #160]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007f6:	4b27      	ldr	r3, [pc, #156]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80007fc:	4b25      	ldr	r3, [pc, #148]	@ (8000894 <MX_ADC1_Init+0xe8>)
 80007fe:	2201      	movs	r2, #1
 8000800:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000802:	4b24      	ldr	r3, [pc, #144]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000804:	2200      	movs	r2, #0
 8000806:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000808:	4b22      	ldr	r3, [pc, #136]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800080a:	2200      	movs	r2, #0
 800080c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800080e:	4b21      	ldr	r3, [pc, #132]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000810:	2200      	movs	r2, #0
 8000812:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000814:	4b1f      	ldr	r3, [pc, #124]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000816:	2200      	movs	r2, #0
 8000818:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800081a:	4b1e      	ldr	r3, [pc, #120]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000820:	4b1c      	ldr	r3, [pc, #112]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000826:	4b1b      	ldr	r3, [pc, #108]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000828:	2200      	movs	r2, #0
 800082a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800082e:	4819      	ldr	r0, [pc, #100]	@ (8000894 <MX_ADC1_Init+0xe8>)
 8000830:	f002 fb04 	bl	8002e3c <HAL_ADC_Init>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800083a:	f000 fd8e 	bl	800135a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800083e:	2300      	movs	r3, #0
 8000840:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	4812      	ldr	r0, [pc, #72]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800084a:	f003 fb7d 	bl	8003f48 <HAL_ADCEx_MultiModeConfigChannel>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000854:	f000 fd81 	bl	800135a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000858:	4b10      	ldr	r3, [pc, #64]	@ (800089c <MX_ADC1_Init+0xf0>)
 800085a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800085c:	2306      	movs	r3, #6
 800085e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000864:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000868:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800086a:	2304      	movs	r3, #4
 800086c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000872:	2300      	movs	r3, #0
 8000874:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000876:	463b      	mov	r3, r7
 8000878:	4619      	mov	r1, r3
 800087a:	4806      	ldr	r0, [pc, #24]	@ (8000894 <MX_ADC1_Init+0xe8>)
 800087c:	f002 fe4c 	bl	8003518 <HAL_ADC_ConfigChannel>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000886:	f000 fd68 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	3728      	adds	r7, #40	@ 0x28
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	24000310 	.word	0x24000310
 8000898:	40022000 	.word	0x40022000
 800089c:	2a000400 	.word	0x2a000400

080008a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08a      	sub	sp, #40	@ 0x28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a18      	ldr	r2, [pc, #96]	@ (8000920 <HAL_ADC_MspInit+0x80>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d129      	bne.n	8000916 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80008c2:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008c8:	4a16      	ldr	r2, [pc, #88]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008ca:	f043 0320 	orr.w	r3, r3, #32
 80008ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80008d2:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80008d8:	f003 0320 	and.w	r3, r3, #32
 80008dc:	613b      	str	r3, [r7, #16]
 80008de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80008e0:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008e8:	f043 0304 	orr.w	r3, r3, #4
 80008ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000924 <HAL_ADC_MspInit+0x84>)
 80008f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f6:	f003 0304 	and.w	r3, r3, #4
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008fe:	2301      	movs	r3, #1
 8000900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000902:	2303      	movs	r3, #3
 8000904:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4805      	ldr	r0, [pc, #20]	@ (8000928 <HAL_ADC_MspInit+0x88>)
 8000912:	f005 fe63 	bl	80065dc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000916:	bf00      	nop
 8000918:	3728      	adds	r7, #40	@ 0x28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	40022000 	.word	0x40022000
 8000924:	58024400 	.word	0x58024400
 8000928:	58020800 	.word	0x58020800

0800092c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000932:	4b19      	ldr	r3, [pc, #100]	@ (8000998 <MX_DMA_Init+0x6c>)
 8000934:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000938:	4a17      	ldr	r2, [pc, #92]	@ (8000998 <MX_DMA_Init+0x6c>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000942:	4b15      	ldr	r3, [pc, #84]	@ (8000998 <MX_DMA_Init+0x6c>)
 8000944:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000950:	2200      	movs	r2, #0
 8000952:	2100      	movs	r1, #0
 8000954:	200c      	movs	r0, #12
 8000956:	f003 fcb0 	bl	80042ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800095a:	200c      	movs	r0, #12
 800095c:	f003 fcc7 	bl	80042ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000960:	2200      	movs	r2, #0
 8000962:	2100      	movs	r1, #0
 8000964:	200e      	movs	r0, #14
 8000966:	f003 fca8 	bl	80042ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800096a:	200e      	movs	r0, #14
 800096c:	f003 fcbf 	bl	80042ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000970:	2200      	movs	r2, #0
 8000972:	2100      	movs	r1, #0
 8000974:	200f      	movs	r0, #15
 8000976:	f003 fca0 	bl	80042ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800097a:	200f      	movs	r0, #15
 800097c:	f003 fcb7 	bl	80042ee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2100      	movs	r1, #0
 8000984:	2010      	movs	r0, #16
 8000986:	f003 fc98 	bl	80042ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800098a:	2010      	movs	r0, #16
 800098c:	f003 fcaf 	bl	80042ee <HAL_NVIC_EnableIRQ>

}
 8000990:	bf00      	nop
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	58024400 	.word	0x58024400

0800099c <dshot_init>:
static void dshot_enable_dma_request();


/* Functions */
void dshot_init(dshot_type_e dshot_type)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	4603      	mov	r3, r0
 80009a4:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f000 f833 	bl	8000a14 <dshot_set_timer>
	dshot_put_tc_callback_function();
 80009ae:	f000 f8d3 	bl	8000b58 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 80009b2:	f000 f8ef 	bl	8000b94 <dshot_start_pwm>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <dshot_write>:

void dshot_write(uint16_t* motor_value)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	b082      	sub	sp, #8
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer_all(motor_value);
 80009c6:	6878      	ldr	r0, [r7, #4]
 80009c8:	f000 f962 	bl	8000c90 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 80009cc:	f000 f98c 	bl	8000ce8 <dshot_dma_start>
	dshot_enable_dma_request();
 80009d0:	f000 f9c2 	bl	8000d58 <dshot_enable_dma_request>
}
 80009d4:	bf00      	nop
 80009d6:	3708      	adds	r7, #8
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}

080009dc <dshot_choose_type>:


/* Static functions */
static uint32_t dshot_choose_type(dshot_type_e dshot_type)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
	switch (dshot_type)
 80009e6:	79fb      	ldrb	r3, [r7, #7]
 80009e8:	2b01      	cmp	r3, #1
 80009ea:	d003      	beq.n	80009f4 <dshot_choose_type+0x18>
 80009ec:	2b02      	cmp	r3, #2
 80009ee:	d103      	bne.n	80009f8 <dshot_choose_type+0x1c>
	{
		case(DSHOT600):
				return DSHOT600_HZ;
 80009f0:	4b05      	ldr	r3, [pc, #20]	@ (8000a08 <dshot_choose_type+0x2c>)
 80009f2:	e002      	b.n	80009fa <dshot_choose_type+0x1e>

		case(DSHOT300):
				return DSHOT300_HZ;
 80009f4:	4b05      	ldr	r3, [pc, #20]	@ (8000a0c <dshot_choose_type+0x30>)
 80009f6:	e000      	b.n	80009fa <dshot_choose_type+0x1e>

		default:
		case(DSHOT150):
				return DSHOT150_HZ;
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <dshot_choose_type+0x34>)
	}
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	00b71b00 	.word	0x00b71b00
 8000a0c:	005b8d80 	.word	0x005b8d80
 8000a10:	002dc6c0 	.word	0x002dc6c0

08000a14 <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	ed2d 8b02 	vpush	{d8}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clock = TIMER_CLOCK; // all timer clock is same as SystemCoreClock in stm32f411
 8000a22:	4b27      	ldr	r3, [pc, #156]	@ (8000ac0 <dshot_set_timer+0xac>)
 8000a24:	60fb      	str	r3, [r7, #12]

	// Calculate prescaler by dshot type
	dshot_prescaler = lrintf((float) timer_clock / dshot_choose_type(dshot_type) + 0.01f) - 1;
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	ee07 3a90 	vmov	s15, r3
 8000a2c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f7ff ffd2 	bl	80009dc <dshot_choose_type>
 8000a38:	ee07 0a90 	vmov	s15, r0
 8000a3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a40:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8000a44:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000ac4 <dshot_set_timer+0xb0>
 8000a48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8000a50:	f014 f810 	bl	8014a74 <lrintf>
 8000a54:	4603      	mov	r3, r0
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	3b01      	subs	r3, #1
 8000a5a:	817b      	strh	r3, [r7, #10]

	// motor1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	897a      	ldrh	r2, [r7, #10]
 8000a62:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BITLENGTH);
 8000a64:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2214      	movs	r2, #20
 8000a6a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000a6e:	2214      	movs	r2, #20
 8000a70:	60da      	str	r2, [r3, #12]

	// motor2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 8000a72:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	897a      	ldrh	r2, [r7, #10]
 8000a78:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BITLENGTH);
 8000a7a:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	2214      	movs	r2, #20
 8000a80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a82:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a84:	2214      	movs	r2, #20
 8000a86:	60da      	str	r2, [r3, #12]

	// motor3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8000a88:	4b10      	ldr	r3, [pc, #64]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	897a      	ldrh	r2, [r7, #10]
 8000a8e:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BITLENGTH);
 8000a90:	4b0e      	ldr	r3, [pc, #56]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2214      	movs	r2, #20
 8000a96:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a98:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <dshot_set_timer+0xb8>)
 8000a9a:	2214      	movs	r2, #20
 8000a9c:	60da      	str	r2, [r3, #12]

	// motor4
	__HAL_TIM_SET_PRESCALER(MOTOR_4_TIM, dshot_prescaler);
 8000a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	897a      	ldrh	r2, [r7, #10]
 8000aa4:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_4_TIM, MOTOR_BITLENGTH);
 8000aa6:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2214      	movs	r2, #20
 8000aac:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000aae:	4b06      	ldr	r3, [pc, #24]	@ (8000ac8 <dshot_set_timer+0xb4>)
 8000ab0:	2214      	movs	r2, #20
 8000ab2:	60da      	str	r2, [r3, #12]
}
 8000ab4:	bf00      	nop
 8000ab6:	3710      	adds	r7, #16
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	ecbd 8b02 	vpop	{d8}
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	0bebc200 	.word	0x0bebc200
 8000ac4:	3c23d70a 	.word	0x3c23d70a
 8000ac8:	240006e0 	.word	0x240006e0
 8000acc:	240005fc 	.word	0x240005fc

08000ad0 <dshot_dma_tc_callback>:

// __HAL_TIM_DISABLE_DMA is needed to eliminate the delay between different dshot signals
// I don't know why :(
static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000adc:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d108      	bne.n	8000afa <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	68da      	ldr	r2, [r3, #12]
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8000af6:	60da      	str	r2, [r3, #12]
	}
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 8000af8:	e028      	b.n	8000b4c <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000afe:	687a      	ldr	r2, [r7, #4]
 8000b00:	429a      	cmp	r2, r3
 8000b02:	d108      	bne.n	8000b16 <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	68da      	ldr	r2, [r3, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8000b12:	60da      	str	r2, [r3, #12]
}
 8000b14:	e01a      	b.n	8000b4c <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b1a:	687a      	ldr	r2, [r7, #4]
 8000b1c:	429a      	cmp	r2, r3
 8000b1e:	d108      	bne.n	8000b32 <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	68da      	ldr	r2, [r3, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000b2e:	60da      	str	r2, [r3, #12]
}
 8000b30:	e00c      	b.n	8000b4c <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	429a      	cmp	r2, r3
 8000b3a:	d107      	bne.n	8000b4c <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	68da      	ldr	r2, [r3, #12]
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000b4a:	60da      	str	r2, [r3, #12]
}
 8000b4c:	bf00      	nop
 8000b4e:	3714      	adds	r7, #20
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function()
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 8000b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b88 <dshot_put_tc_callback_function+0x30>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b60:	4a0a      	ldr	r2, [pc, #40]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b62:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <dshot_put_tc_callback_function+0x38>)
 8000b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b68:	4a08      	ldr	r2, [pc, #32]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b6a:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <dshot_put_tc_callback_function+0x38>)
 8000b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b70:	4a06      	ldr	r2, [pc, #24]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b72:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
 8000b74:	4b04      	ldr	r3, [pc, #16]	@ (8000b88 <dshot_put_tc_callback_function+0x30>)
 8000b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b78:	4a04      	ldr	r2, [pc, #16]	@ (8000b8c <dshot_put_tc_callback_function+0x34>)
 8000b7a:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	240006e0 	.word	0x240006e0
 8000b8c:	08000ad1 	.word	0x08000ad1
 8000b90:	240005fc 	.word	0x240005fc

08000b94 <dshot_start_pwm>:

static void dshot_start_pwm()
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
	// Start the timer channel now.
    // Enabling/disabling DMA request can restart a new cycle without PWM start/stop.
  	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHANNEL);
 8000b98:	210c      	movs	r1, #12
 8000b9a:	4808      	ldr	r0, [pc, #32]	@ (8000bbc <dshot_start_pwm+0x28>)
 8000b9c:	f00b f844 	bl	800bc28 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHANNEL);
 8000ba0:	2108      	movs	r1, #8
 8000ba2:	4807      	ldr	r0, [pc, #28]	@ (8000bc0 <dshot_start_pwm+0x2c>)
 8000ba4:	f00b f840 	bl	800bc28 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHANNEL);
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4805      	ldr	r0, [pc, #20]	@ (8000bc0 <dshot_start_pwm+0x2c>)
 8000bac:	f00b f83c 	bl	800bc28 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_4_TIM, MOTOR_4_TIM_CHANNEL);
 8000bb0:	2104      	movs	r1, #4
 8000bb2:	4802      	ldr	r0, [pc, #8]	@ (8000bbc <dshot_start_pwm+0x28>)
 8000bb4:	f00b f838 	bl	800bc28 <HAL_TIM_PWM_Start>
}
 8000bb8:	bf00      	nop
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	240006e0 	.word	0x240006e0
 8000bc0:	240005fc 	.word	0x240005fc

08000bc4 <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	b087      	sub	sp, #28
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	72fb      	strb	r3, [r7, #11]

	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 8000bd2:	88fb      	ldrh	r3, [r7, #6]
 8000bd4:	005b      	lsls	r3, r3, #1
 8000bd6:	b21a      	sxth	r2, r3
 8000bd8:	7afb      	ldrb	r3, [r7, #11]
 8000bda:	b21b      	sxth	r3, r3
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	b21b      	sxth	r3, r3
 8000be0:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 8000be6:	893b      	ldrh	r3, [r7, #8]
 8000be8:	613b      	str	r3, [r7, #16]

	for(int i = 0; i < 3; i++)
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	e009      	b.n	8000c04 <dshot_prepare_packet+0x40>
	{
        csum ^=  csum_data; // xor data by nibbles
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	4053      	eors	r3, r2
 8000bf6:	617b      	str	r3, [r7, #20]
        csum_data >>= 4;
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	091b      	lsrs	r3, r3, #4
 8000bfc:	613b      	str	r3, [r7, #16]
	for(int i = 0; i < 3; i++)
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	3301      	adds	r3, #1
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	ddf2      	ble.n	8000bf0 <dshot_prepare_packet+0x2c>
	}

	csum &= 0xf;
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	f003 030f 	and.w	r3, r3, #15
 8000c10:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 8000c12:	893b      	ldrh	r3, [r7, #8]
 8000c14:	011b      	lsls	r3, r3, #4
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	813b      	strh	r3, [r7, #8]

	return packet;
 8000c20:	893b      	ldrh	r3, [r7, #8]
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	371c      	adds	r7, #28
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <dshot_prepare_dmabuffer>:

// Convert 16 bits packet to 16 pwm signal
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b084      	sub	sp, #16
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
 8000c36:	460b      	mov	r3, r1
 8000c38:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8000c3a:	887b      	ldrh	r3, [r7, #2]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff ffc1 	bl	8000bc4 <dshot_prepare_packet>
 8000c42:	4603      	mov	r3, r0
 8000c44:	81fb      	strh	r3, [r7, #14]

	for(int i = 0; i < 16; i++)
 8000c46:	2300      	movs	r3, #0
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	e011      	b.n	8000c70 <dshot_prepare_dmabuffer+0x42>
	{
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8000c4c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	da01      	bge.n	8000c58 <dshot_prepare_dmabuffer+0x2a>
 8000c54:	220e      	movs	r2, #14
 8000c56:	e000      	b.n	8000c5a <dshot_prepare_dmabuffer+0x2c>
 8000c58:	2207      	movs	r2, #7
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	6879      	ldr	r1, [r7, #4]
 8000c60:	440b      	add	r3, r1
 8000c62:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 8000c64:	89fb      	ldrh	r3, [r7, #14]
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	81fb      	strh	r3, [r7, #14]
	for(int i = 0; i < 16; i++)
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	2b0f      	cmp	r3, #15
 8000c74:	ddea      	ble.n	8000c4c <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3340      	adds	r3, #64	@ 0x40
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	3344      	adds	r3, #68	@ 0x44
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
}
 8000c86:	bf00      	nop
 8000c88:	3710      	adds	r7, #16
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
	...

08000c90 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_value)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_value[0]);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	881b      	ldrh	r3, [r3, #0]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	480e      	ldr	r0, [pc, #56]	@ (8000cd8 <dshot_prepare_dmabuffer_all+0x48>)
 8000ca0:	f7ff ffc5 	bl	8000c2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_value[1]);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3302      	adds	r3, #2
 8000ca8:	881b      	ldrh	r3, [r3, #0]
 8000caa:	4619      	mov	r1, r3
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <dshot_prepare_dmabuffer_all+0x4c>)
 8000cae:	f7ff ffbe 	bl	8000c2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_value[2]);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	881b      	ldrh	r3, [r3, #0]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4809      	ldr	r0, [pc, #36]	@ (8000ce0 <dshot_prepare_dmabuffer_all+0x50>)
 8000cbc:	f7ff ffb7 	bl	8000c2e <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor4_dmabuffer, motor_value[3]);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3306      	adds	r3, #6
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4806      	ldr	r0, [pc, #24]	@ (8000ce4 <dshot_prepare_dmabuffer_all+0x54>)
 8000cca:	f7ff ffb0 	bl	8000c2e <dshot_prepare_dmabuffer>
}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	24000374 	.word	0x24000374
 8000cdc:	240003bc 	.word	0x240003bc
 8000ce0:	24000404 	.word	0x24000404
 8000ce4:	2400044c 	.word	0x2400044c

08000ce8 <dshot_dma_start>:

static void dshot_dma_start()
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor1_dmabuffer, (uint32_t)&MOTOR_1_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8000cec:	4b14      	ldr	r3, [pc, #80]	@ (8000d40 <dshot_dma_start+0x58>)
 8000cee:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8000cf0:	4914      	ldr	r1, [pc, #80]	@ (8000d44 <dshot_dma_start+0x5c>)
 8000cf2:	4b13      	ldr	r3, [pc, #76]	@ (8000d40 <dshot_dma_start+0x58>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	3340      	adds	r3, #64	@ 0x40
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	2312      	movs	r3, #18
 8000cfc:	f003 fe82 	bl	8004a04 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer, (uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
 8000d00:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d02:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000d04:	4911      	ldr	r1, [pc, #68]	@ (8000d4c <dshot_dma_start+0x64>)
 8000d06:	4b10      	ldr	r3, [pc, #64]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	333c      	adds	r3, #60	@ 0x3c
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	2312      	movs	r3, #18
 8000d10:	f003 fe78 	bl	8004a04 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor3_dmabuffer, (uint32_t)&MOTOR_3_TIM->Instance->CCR1, DSHOT_DMA_BUFFER_SIZE);
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d16:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8000d18:	490d      	ldr	r1, [pc, #52]	@ (8000d50 <dshot_dma_start+0x68>)
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <dshot_dma_start+0x60>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	3334      	adds	r3, #52	@ 0x34
 8000d20:	461a      	mov	r2, r3
 8000d22:	2312      	movs	r3, #18
 8000d24:	f003 fe6e 	bl	8004a04 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(MOTOR_4_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor4_dmabuffer, (uint32_t)&MOTOR_4_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
 8000d28:	4b05      	ldr	r3, [pc, #20]	@ (8000d40 <dshot_dma_start+0x58>)
 8000d2a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8000d2c:	4909      	ldr	r1, [pc, #36]	@ (8000d54 <dshot_dma_start+0x6c>)
 8000d2e:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <dshot_dma_start+0x58>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	3338      	adds	r3, #56	@ 0x38
 8000d34:	461a      	mov	r2, r3
 8000d36:	2312      	movs	r3, #18
 8000d38:	f003 fe64 	bl	8004a04 <HAL_DMA_Start_IT>
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	240006e0 	.word	0x240006e0
 8000d44:	24000374 	.word	0x24000374
 8000d48:	240005fc 	.word	0x240005fc
 8000d4c:	240003bc 	.word	0x240003bc
 8000d50:	24000404 	.word	0x24000404
 8000d54:	2400044c 	.word	0x2400044c

08000d58 <dshot_enable_dma_request>:

static void dshot_enable_dma_request()
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC4);
 8000d5c:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	68da      	ldr	r2, [r3, #12]
 8000d62:	4b11      	ldr	r3, [pc, #68]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000d6a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	68da      	ldr	r2, [r3, #12]
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000d7a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC1);
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	68da      	ldr	r2, [r3, #12]
 8000d82:	4b0a      	ldr	r3, [pc, #40]	@ (8000dac <dshot_enable_dma_request+0x54>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000d8a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_4_TIM, TIM_DMA_CC2);
 8000d8c:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	68da      	ldr	r2, [r3, #12]
 8000d92:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <dshot_enable_dma_request+0x50>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000d9a:	60da      	str	r2, [r3, #12]
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	240006e0 	.word	0x240006e0
 8000dac:	240005fc 	.word	0x240005fc

08000db0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000db6:	4b28      	ldr	r3, [pc, #160]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dbc:	4a26      	ldr	r2, [pc, #152]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dbe:	f043 0304 	orr.w	r3, r3, #4
 8000dc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dc6:	4b24      	ldr	r3, [pc, #144]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dcc:	f003 0304 	and.w	r3, r3, #4
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd4:	4b20      	ldr	r3, [pc, #128]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dda:	4a1f      	ldr	r2, [pc, #124]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000de4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000df2:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000df8:	4a17      	ldr	r2, [pc, #92]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000dfa:	f043 0310 	orr.w	r3, r3, #16
 8000dfe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e02:	4b15      	ldr	r3, [pc, #84]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e08:	f003 0310 	and.w	r3, r3, #16
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e10:	4b11      	ldr	r3, [pc, #68]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e16:	4a10      	ldr	r2, [pc, #64]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e18:	f043 0308 	orr.w	r3, r3, #8
 8000e1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e20:	4b0d      	ldr	r3, [pc, #52]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e26:	f003 0308 	and.w	r3, r3, #8
 8000e2a:	60bb      	str	r3, [r7, #8]
 8000e2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	4a08      	ldr	r2, [pc, #32]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e36:	f043 0302 	orr.w	r3, r3, #2
 8000e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3e:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <MX_GPIO_Init+0xa8>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	f003 0302 	and.w	r3, r3, #2
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	687b      	ldr	r3, [r7, #4]

}
 8000e4c:	bf00      	nop
 8000e4e:	371c      	adds	r7, #28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	58024400 	.word	0x58024400

08000e5c <get_M4>:
	}
	return res;
}

int * get_M4() // get data from M4 to M7 buffer
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
	static int buffer[6]; // buffer to receive data
	if (xfr_ptr->sts_4to7 == 1) // if M4 to M7 buffer has data
 8000e62:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <get_M4+0x5c>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d11d      	bne.n	8000ea8 <get_M4+0x4c>
	{
		xfr_ptr->sts_4to7 = 2; // lock the M4 to M7 buffer
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <get_M4+0x5c>)
 8000e6e:	2202      	movs	r2, #2
 8000e70:	701a      	strb	r2, [r3, #0]
		for(int n = 0; n < 6; n++)
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	e011      	b.n	8000e9c <get_M4+0x40>
		{
			buffer[n] = xfr_ptr->M4toM7[n]; // transfer data
 8000e78:	4a0f      	ldr	r2, [pc, #60]	@ (8000eb8 <get_M4+0x5c>)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	4413      	add	r3, r2
 8000e80:	685a      	ldr	r2, [r3, #4]
 8000e82:	490e      	ldr	r1, [pc, #56]	@ (8000ebc <get_M4+0x60>)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			xfr_ptr->M4toM7[n] = 0; // clear M4 to M7 buffer
 8000e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000eb8 <get_M4+0x5c>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	4413      	add	r3, r2
 8000e92:	2200      	movs	r2, #0
 8000e94:	605a      	str	r2, [r3, #4]
		for(int n = 0; n < 6; n++)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	3301      	adds	r3, #1
 8000e9a:	607b      	str	r3, [r7, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b05      	cmp	r3, #5
 8000ea0:	ddea      	ble.n	8000e78 <get_M4+0x1c>
		}
		xfr_ptr->sts_4to7 = 0; // M4 to M7 buffer is empty
 8000ea2:	4b05      	ldr	r3, [pc, #20]	@ (8000eb8 <get_M4+0x5c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]
	}
	return buffer; // return the buffer (pointer)
 8000ea8:	4b04      	ldr	r3, [pc, #16]	@ (8000ebc <get_M4+0x60>)
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	370c      	adds	r7, #12
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	38001000 	.word	0x38001000
 8000ebc:	240004f8 	.word	0x240004f8

08000ec0 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	contador = __HAL_TIM_GET_COUNTER(&htim4);
 8000ec8:	4b05      	ldr	r3, [pc, #20]	@ (8000ee0 <HAL_TIM_IC_CaptureCallback+0x20>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ece:	4a05      	ldr	r2, [pc, #20]	@ (8000ee4 <HAL_TIM_IC_CaptureCallback+0x24>)
 8000ed0:	6013      	str	r3, [r2, #0]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	24000694 	.word	0x24000694
 8000ee4:	240004d4 	.word	0x240004d4

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b0a0      	sub	sp, #128	@ 0x80
 8000eec:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000eee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ef2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000ef4:	bf00      	nop
 8000ef6:	4bb2      	ldr	r3, [pc, #712]	@ (80011c0 <main+0x2d8>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d004      	beq.n	8000f0c <main+0x24>
 8000f02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000f04:	1e5a      	subs	r2, r3, #1
 8000f06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	dcf4      	bgt.n	8000ef6 <main+0xe>
  if ( timeout < 0 )
 8000f0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	da01      	bge.n	8000f16 <main+0x2e>
  {
  Error_Handler();
 8000f12:	f000 fa22 	bl	800135a <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f16:	f001 fced 	bl	80028f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f1a:	f000 f96b 	bl	80011f4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000f1e:	f000 f9e9 	bl	80012f4 <PeriphCommonClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000f22:	4ba7      	ldr	r3, [pc, #668]	@ (80011c0 <main+0x2d8>)
 8000f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f28:	4aa5      	ldr	r2, [pc, #660]	@ (80011c0 <main+0x2d8>)
 8000f2a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f32:	4ba3      	ldr	r3, [pc, #652]	@ (80011c0 <main+0x2d8>)
 8000f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f3c:	603b      	str	r3, [r7, #0]
 8000f3e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000f40:	2000      	movs	r0, #0
 8000f42:	f005 fd2f 	bl	80069a4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000f46:	2100      	movs	r1, #0
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f005 fd45 	bl	80069d8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000f4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f52:	67fb      	str	r3, [r7, #124]	@ 0x7c
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000f54:	bf00      	nop
 8000f56:	4b9a      	ldr	r3, [pc, #616]	@ (80011c0 <main+0x2d8>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d104      	bne.n	8000f6c <main+0x84>
 8000f62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000f64:	1e5a      	subs	r2, r3, #1
 8000f66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	dcf4      	bgt.n	8000f56 <main+0x6e>
if ( timeout < 0 )
 8000f6c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	da01      	bge.n	8000f76 <main+0x8e>
{
Error_Handler();
 8000f72:	f000 f9f2 	bl	800135a <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f76:	f7ff ff1b 	bl	8000db0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f7a:	f7ff fcd7 	bl	800092c <MX_DMA_Init>
  MX_TIM2_Init();
 8000f7e:	f000 fddb 	bl	8001b38 <MX_TIM2_Init>
  MX_TIM5_Init();
 8000f82:	f000 fee9 	bl	8001d58 <MX_TIM5_Init>
  MX_TIM3_Init();
 8000f86:	f000 fe3b 	bl	8001c00 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000f8a:	f000 fe8f 	bl	8001cac <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 8000f8e:	f010 fc55 	bl	801183c <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8000f92:	f000 fd77 	bl	8001a84 <MX_TIM1_Init>
  MX_TIM8_Init();
 8000f96:	f000 ff43 	bl	8001e20 <MX_TIM8_Init>
  MX_TIM15_Init();
 8000f9a:	f000 ff9b 	bl	8001ed4 <MX_TIM15_Init>
  MX_ADC1_Init();
 8000f9e:	f7ff fc05 	bl	80007ac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8000fa2:	213c      	movs	r1, #60	@ 0x3c
 8000fa4:	4887      	ldr	r0, [pc, #540]	@ (80011c4 <main+0x2dc>)
 8000fa6:	f00a fff3 	bl	800bf90 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim1, TIM_CHANNEL_ALL);
 8000faa:	213c      	movs	r1, #60	@ 0x3c
 8000fac:	4886      	ldr	r0, [pc, #536]	@ (80011c8 <main+0x2e0>)
 8000fae:	f00a ffef 	bl	800bf90 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim8, TIM_CHANNEL_ALL);
 8000fb2:	213c      	movs	r1, #60	@ 0x3c
 8000fb4:	4885      	ldr	r0, [pc, #532]	@ (80011cc <main+0x2e4>)
 8000fb6:	f00a ffeb 	bl	800bf90 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000fba:	213c      	movs	r1, #60	@ 0x3c
 8000fbc:	4884      	ldr	r0, [pc, #528]	@ (80011d0 <main+0x2e8>)
 8000fbe:	f00a ffe7 	bl	800bf90 <HAL_TIM_Encoder_Start_IT>
	uint8_t * xfr_data; // pointer to transfer data


	//initialize inter-core status pointers
	xfr_ptr->sts_4to7 = 0;
 8000fc2:	4b84      	ldr	r3, [pc, #528]	@ (80011d4 <main+0x2ec>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]
	xfr_ptr->sts_7to4 = 0;
 8000fc8:	4b82      	ldr	r3, [pc, #520]	@ (80011d4 <main+0x2ec>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	705a      	strb	r2, [r3, #1]


	  if (HAL_TIM_Base_Start_IT(&htim15) != HAL_OK)
 8000fce:	4882      	ldr	r0, [pc, #520]	@ (80011d8 <main+0x2f0>)
 8000fd0:	f00a fd5a 	bl	800ba88 <HAL_TIM_Base_Start_IT>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <main+0xf6>
	    {
	      /* Starting Error */
	      Error_Handler();
 8000fda:	f000 f9be 	bl	800135a <Error_Handler>
	    }
	  dshot_init(DSHOT300);
 8000fde:	2001      	movs	r0, #1
 8000fe0:	f7ff fcdc 	bl	800099c <dshot_init>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	f001 faa1 	bl	800252c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000fea:	2001      	movs	r0, #1
 8000fec:	f001 fa9e 	bl	800252c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000ff0:	2002      	movs	r0, #2
 8000ff2:	f001 fa9b 	bl	800252c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000ff6:	2101      	movs	r1, #1
 8000ff8:	2000      	movs	r0, #0
 8000ffa:	f001 fb0d 	bl	8002618 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000ffe:	4b77      	ldr	r3, [pc, #476]	@ (80011dc <main+0x2f4>)
 8001000:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001004:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8001006:	4b75      	ldr	r3, [pc, #468]	@ (80011dc <main+0x2f4>)
 8001008:	2200      	movs	r2, #0
 800100a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800100c:	4b73      	ldr	r3, [pc, #460]	@ (80011dc <main+0x2f4>)
 800100e:	2200      	movs	r2, #0
 8001010:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8001012:	4b72      	ldr	r3, [pc, #456]	@ (80011dc <main+0x2f4>)
 8001014:	2200      	movs	r2, #0
 8001016:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001018:	4b70      	ldr	r3, [pc, #448]	@ (80011dc <main+0x2f4>)
 800101a:	2200      	movs	r2, #0
 800101c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800101e:	496f      	ldr	r1, [pc, #444]	@ (80011dc <main+0x2f4>)
 8001020:	2000      	movs	r0, #0
 8001022:	f001 fb89 	bl	8002738 <BSP_COM_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <main+0x148>
  {
    Error_Handler();
 800102c:	f000 f995 	bl	800135a <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  char message[100]={'\0'};
 8001030:	2300      	movs	r3, #0
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	f107 0308 	add.w	r3, r7, #8
 8001038:	2260      	movs	r2, #96	@ 0x60
 800103a:	2100      	movs	r1, #0
 800103c:	4618      	mov	r0, r3
 800103e:	f011 fe64 	bl	8012d0a <memset>
  //Inicializa referencia como zero
  for(uint8_t i =0;i<4;i++){
 8001042:	2300      	movs	r3, #0
 8001044:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001048:	e00c      	b.n	8001064 <main+0x17c>
	  ref[i] =0;
 800104a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800104e:	4a64      	ldr	r2, [pc, #400]	@ (80011e0 <main+0x2f8>)
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	4413      	add	r3, r2
 8001054:	f04f 0200 	mov.w	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
  for(uint8_t i =0;i<4;i++){
 800105a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800105e:	3301      	adds	r3, #1
 8001060:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001064:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001068:	2b03      	cmp	r3, #3
 800106a:	d9ee      	bls.n	800104a <main+0x162>
  }
  HAL_Delay(7000);
 800106c:	f641 3058 	movw	r0, #7000	@ 0x1b58
 8001070:	f001 fcd2 	bl	8002a18 <HAL_Delay>
  uint32_t Leitura= 0;
 8001074:	2300      	movs	r3, #0
 8001076:	66fb      	str	r3, [r7, #108]	@ 0x6c
  float Leitura2 = 0;
 8001078:	f04f 0300 	mov.w	r3, #0
 800107c:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (1)
  {
	      //comunicacao entre cores
	  	  if (xfr_ptr->sts_4to7 == 1)
 800107e:	4b55      	ldr	r3, [pc, #340]	@ (80011d4 <main+0x2ec>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	2b01      	cmp	r3, #1
 8001086:	d102      	bne.n	800108e <main+0x1a6>
	  	  {
	  		  xfr_data = get_M4(); // get data sent from M4 to M7
 8001088:	f7ff fee8 	bl	8000e5c <get_M4>
 800108c:	67b8      	str	r0, [r7, #120]	@ 0x78
	  	  }

	  	  for(uint8_t n = 0; n<32;n++){
 800108e:	2300      	movs	r3, #0
 8001090:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 8001094:	e00f      	b.n	80010b6 <main+0x1ce>
	  		  new_mensagem[n] = xfr_data[n]; //guarda numa variavel local a data recebida do outro core
 8001096:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800109a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800109c:	4413      	add	r3, r2
 800109e:	781a      	ldrb	r2, [r3, #0]
 80010a0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80010a4:	4611      	mov	r1, r2
 80010a6:	4a4f      	ldr	r2, [pc, #316]	@ (80011e4 <main+0x2fc>)
 80010a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  for(uint8_t n = 0; n<32;n++){
 80010ac:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80010b0:	3301      	adds	r3, #1
 80010b2:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
 80010b6:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80010ba:	2b1f      	cmp	r3, #31
 80010bc:	d9eb      	bls.n	8001096 <main+0x1ae>
	  	  }

	  	  //validacao da mensagem, utilizamos 111 como um ID de inicio e 112 de final

	  	  if((new_mensagem[0]==111)&&(new_mensagem[31]==112)){
 80010be:	4b49      	ldr	r3, [pc, #292]	@ (80011e4 <main+0x2fc>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	2b6f      	cmp	r3, #111	@ 0x6f
 80010c4:	d11a      	bne.n	80010fc <main+0x214>
 80010c6:	4b47      	ldr	r3, [pc, #284]	@ (80011e4 <main+0x2fc>)
 80010c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80010ca:	2b70      	cmp	r3, #112	@ 0x70
 80010cc:	d116      	bne.n	80010fc <main+0x214>
	  		for(uint8_t n=0;n<6;n++)
 80010ce:	2300      	movs	r3, #0
 80010d0:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 80010d4:	e00e      	b.n	80010f4 <main+0x20c>
	  		  old_mensagem[n] = new_mensagem[n];
 80010d6:	f897 2075 	ldrb.w	r2, [r7, #117]	@ 0x75
 80010da:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80010de:	4941      	ldr	r1, [pc, #260]	@ (80011e4 <main+0x2fc>)
 80010e0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80010e4:	4940      	ldr	r1, [pc, #256]	@ (80011e8 <main+0x300>)
 80010e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  		for(uint8_t n=0;n<6;n++)
 80010ea:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80010ee:	3301      	adds	r3, #1
 80010f0:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
 80010f4:	f897 3075 	ldrb.w	r3, [r7, #117]	@ 0x75
 80010f8:	2b05      	cmp	r3, #5
 80010fa:	d9ec      	bls.n	80010d6 <main+0x1ee>
	  	  }

	  	  for(uint8_t n=0; n<4;n++)
 80010fc:	2300      	movs	r3, #0
 80010fe:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 8001102:	e01b      	b.n	800113c <main+0x254>
	  		 ref[n] = old_mensagem[n+1]/10.0;
 8001104:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001108:	3301      	adds	r3, #1
 800110a:	4a37      	ldr	r2, [pc, #220]	@ (80011e8 <main+0x300>)
 800110c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001110:	ee07 3a90 	vmov	s15, r3
 8001114:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001118:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 800111c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001120:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001124:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001128:	4a2d      	ldr	r2, [pc, #180]	@ (80011e0 <main+0x2f8>)
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	4413      	add	r3, r2
 800112e:	edc3 7a00 	vstr	s15, [r3]
	  	  for(uint8_t n=0; n<4;n++)
 8001132:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001136:	3301      	adds	r3, #1
 8001138:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
 800113c:	f897 3074 	ldrb.w	r3, [r7, #116]	@ 0x74
 8001140:	2b03      	cmp	r3, #3
 8001142:	d9df      	bls.n	8001104 <main+0x21c>
	  	  //print para o putty
	  	  //sprintf(message, "%f\n \r",velocidade[3]);
	  	  //CDC_Transmit_FS(message,sizeof(message));


	  	  for(uint8_t i = 0;i<4;i++){
 8001144:	2300      	movs	r3, #0
 8001146:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800114a:	e00b      	b.n	8001164 <main+0x27c>
	  		  ref[i] = 6;
 800114c:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001150:	4a23      	ldr	r2, [pc, #140]	@ (80011e0 <main+0x2f8>)
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	4413      	add	r3, r2
 8001156:	4a25      	ldr	r2, [pc, #148]	@ (80011ec <main+0x304>)
 8001158:	601a      	str	r2, [r3, #0]
	  	  for(uint8_t i = 0;i<4;i++){
 800115a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800115e:	3301      	adds	r3, #1
 8001160:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8001164:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8001168:	2b03      	cmp	r3, #3
 800116a:	d9ef      	bls.n	800114c <main+0x264>
	  	  }
	  	  //Iniciar ADC
	  	  HAL_ADC_Start(&hadc1);
 800116c:	4820      	ldr	r0, [pc, #128]	@ (80011f0 <main+0x308>)
 800116e:	f002 f807 	bl	8003180 <HAL_ADC_Start>
	  	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001172:	f04f 31ff 	mov.w	r1, #4294967295
 8001176:	481e      	ldr	r0, [pc, #120]	@ (80011f0 <main+0x308>)
 8001178:	f002 f8cc 	bl	8003314 <HAL_ADC_PollForConversion>
	  	  Leitura = HAL_ADC_GetValue(&hadc1);
 800117c:	481c      	ldr	r0, [pc, #112]	@ (80011f0 <main+0x308>)
 800117e:	f002 f9bd 	bl	80034fc <HAL_ADC_GetValue>
 8001182:	66f8      	str	r0, [r7, #108]	@ 0x6c
	  	  Leitura2 = (Leitura*3.3)/65535;
 8001184:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001186:	ee07 3a90 	vmov	s15, r3
 800118a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800118e:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 80011b0 <main+0x2c8>
 8001192:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001196:	ed9f 5b08 	vldr	d5, [pc, #32]	@ 80011b8 <main+0x2d0>
 800119a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800119e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80011a2:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68


	  	  HAL_Delay(10);
 80011a6:	200a      	movs	r0, #10
 80011a8:	f001 fc36 	bl	8002a18 <HAL_Delay>
	  	  if (xfr_ptr->sts_4to7 == 1)
 80011ac:	e767      	b.n	800107e <main+0x196>
 80011ae:	bf00      	nop
 80011b0:	66666666 	.word	0x66666666
 80011b4:	400a6666 	.word	0x400a6666
 80011b8:	00000000 	.word	0x00000000
 80011bc:	40efffe0 	.word	0x40efffe0
 80011c0:	58024400 	.word	0x58024400
 80011c4:	24000694 	.word	0x24000694
 80011c8:	240005b0 	.word	0x240005b0
 80011cc:	2400072c 	.word	0x2400072c
 80011d0:	24000648 	.word	0x24000648
 80011d4:	38001000 	.word	0x38001000
 80011d8:	24000778 	.word	0x24000778
 80011dc:	24000494 	.word	0x24000494
 80011e0:	240004e8 	.word	0x240004e8
 80011e4:	240004a4 	.word	0x240004a4
 80011e8:	240004bc 	.word	0x240004bc
 80011ec:	40c00000 	.word	0x40c00000
 80011f0:	24000310 	.word	0x24000310

080011f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b09c      	sub	sp, #112	@ 0x70
 80011f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011fe:	224c      	movs	r2, #76	@ 0x4c
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f011 fd81 	bl	8012d0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001208:	1d3b      	adds	r3, r7, #4
 800120a:	2220      	movs	r2, #32
 800120c:	2100      	movs	r1, #0
 800120e:	4618      	mov	r0, r3
 8001210:	f011 fd7b 	bl	8012d0a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001214:	2004      	movs	r0, #4
 8001216:	f006 fe91 	bl	8007f3c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800121a:	2300      	movs	r3, #0
 800121c:	603b      	str	r3, [r7, #0]
 800121e:	4b33      	ldr	r3, [pc, #204]	@ (80012ec <SystemClock_Config+0xf8>)
 8001220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001222:	4a32      	ldr	r2, [pc, #200]	@ (80012ec <SystemClock_Config+0xf8>)
 8001224:	f023 0301 	bic.w	r3, r3, #1
 8001228:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800122a:	4b30      	ldr	r3, [pc, #192]	@ (80012ec <SystemClock_Config+0xf8>)
 800122c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	4b2e      	ldr	r3, [pc, #184]	@ (80012f0 <SystemClock_Config+0xfc>)
 8001236:	699b      	ldr	r3, [r3, #24]
 8001238:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800123c:	4a2c      	ldr	r2, [pc, #176]	@ (80012f0 <SystemClock_Config+0xfc>)
 800123e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001242:	6193      	str	r3, [r2, #24]
 8001244:	4b2a      	ldr	r3, [pc, #168]	@ (80012f0 <SystemClock_Config+0xfc>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001250:	bf00      	nop
 8001252:	4b27      	ldr	r3, [pc, #156]	@ (80012f0 <SystemClock_Config+0xfc>)
 8001254:	699b      	ldr	r3, [r3, #24]
 8001256:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800125a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800125e:	d1f8      	bne.n	8001252 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001260:	2322      	movs	r3, #34	@ 0x22
 8001262:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001264:	2301      	movs	r3, #1
 8001266:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001268:	2340      	movs	r3, #64	@ 0x40
 800126a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800126c:	2301      	movs	r3, #1
 800126e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001270:	2302      	movs	r3, #2
 8001272:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001274:	2300      	movs	r3, #0
 8001276:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001278:	2304      	movs	r3, #4
 800127a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 25;
 800127c:	2319      	movs	r3, #25
 800127e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001280:	2302      	movs	r3, #2
 8001282:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8001284:	2305      	movs	r3, #5
 8001286:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001288:	2302      	movs	r3, #2
 800128a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800128c:	230c      	movs	r3, #12
 800128e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001290:	2300      	movs	r3, #0
 8001292:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001294:	2300      	movs	r3, #0
 8001296:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001298:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800129c:	4618      	mov	r0, r3
 800129e:	f006 feb7 	bl	8008010 <HAL_RCC_OscConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80012a8:	f000 f857 	bl	800135a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ac:	233f      	movs	r3, #63	@ 0x3f
 80012ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012b0:	2303      	movs	r3, #3
 80012b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80012b8:	2300      	movs	r3, #0
 80012ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80012bc:	2340      	movs	r3, #64	@ 0x40
 80012be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80012c0:	2340      	movs	r3, #64	@ 0x40
 80012c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80012c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80012ca:	2340      	movs	r3, #64	@ 0x40
 80012cc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	2104      	movs	r1, #4
 80012d2:	4618      	mov	r0, r3
 80012d4:	f007 faf6 	bl	80088c4 <HAL_RCC_ClockConfig>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <SystemClock_Config+0xee>
  {
    Error_Handler();
 80012de:	f000 f83c 	bl	800135a <Error_Handler>
  }
}
 80012e2:	bf00      	nop
 80012e4:	3770      	adds	r7, #112	@ 0x70
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	58000400 	.word	0x58000400
 80012f0:	58024800 	.word	0x58024800

080012f4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0b0      	sub	sp, #192	@ 0xc0
 80012f8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012fa:	463b      	mov	r3, r7
 80012fc:	22c0      	movs	r2, #192	@ 0xc0
 80012fe:	2100      	movs	r1, #0
 8001300:	4618      	mov	r0, r3
 8001302:	f011 fd02 	bl	8012d0a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI1;
 8001306:	f44f 2201 	mov.w	r2, #528384	@ 0x81000
 800130a:	f04f 0300 	mov.w	r3, #0
 800130e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001312:	2304      	movs	r3, #4
 8001314:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 8001316:	2309      	movs	r3, #9
 8001318:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800131a:	2302      	movs	r3, #2
 800131c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800131e:	2302      	movs	r3, #2
 8001320:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001322:	2302      	movs	r3, #2
 8001324:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001326:	23c0      	movs	r3, #192	@ 0xc0
 8001328:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800132a:	2320      	movs	r3, #32
 800132c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 800132e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001332:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001334:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001338:	663b      	str	r3, [r7, #96]	@ 0x60
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800133a:	2300      	movs	r3, #0
 800133c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001340:	463b      	mov	r3, r7
 8001342:	4618      	mov	r0, r3
 8001344:	f007 fe4a 	bl	8008fdc <HAL_RCCEx_PeriphCLKConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <PeriphCommonClock_Config+0x5e>
  {
    Error_Handler();
 800134e:	f000 f804 	bl	800135a <Error_Handler>
  }
}
 8001352:	bf00      	nop
 8001354:	37c0      	adds	r7, #192	@ 0xc0
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800135e:	b672      	cpsid	i
}
 8001360:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001362:	bf00      	nop
 8001364:	e7fd      	b.n	8001362 <Error_Handler+0x8>
	...

08001368 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <HAL_MspInit+0x30>)
 8001370:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001374:	4a08      	ldr	r2, [pc, #32]	@ (8001398 <HAL_MspInit+0x30>)
 8001376:	f043 0302 	orr.w	r3, r3, #2
 800137a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <HAL_MspInit+0x30>)
 8001380:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	607b      	str	r3, [r7, #4]
 800138a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	58024400 	.word	0x58024400

0800139c <map>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Função de mapeamento
uint16_t map(float x, int in_min, int in_max, int out_min, int out_max) {
 800139c:	b480      	push	{r7}
 800139e:	b087      	sub	sp, #28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	ed87 0a05 	vstr	s0, [r7, #20]
 80013a6:	6138      	str	r0, [r7, #16]
 80013a8:	60f9      	str	r1, [r7, #12]
 80013aa:	60ba      	str	r2, [r7, #8]
 80013ac:	607b      	str	r3, [r7, #4]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	ee07 3a90 	vmov	s15, r3
 80013b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013b8:	ed97 7a05 	vldr	s14, [r7, #20]
 80013bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013c0:	687a      	ldr	r2, [r7, #4]
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	ee07 3a90 	vmov	s15, r3
 80013ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ce:	ee67 6a27 	vmul.f32	s13, s14, s15
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	ee07 3a90 	vmov	s15, r3
 80013dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f6:	ee17 3a90 	vmov	r3, s15
 80013fa:	b29b      	uxth	r3, r3
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	371c      	adds	r7, #28
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <Controle>:

void Controle(){
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
	for(uint8_t n=0;n<4;n++){
 800140e:	2300      	movs	r3, #0
 8001410:	71fb      	strb	r3, [r7, #7]
 8001412:	e0e9      	b.n	80015e8 <Controle+0x1e0>
		//Calculo de erro
		error[n] =ref[n] -  speed[n];
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	4aa3      	ldr	r2, [pc, #652]	@ (80016a4 <Controle+0x29c>)
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	4413      	add	r3, r2
 800141c:	ed93 7a00 	vldr	s14, [r3]
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	4aa1      	ldr	r2, [pc, #644]	@ (80016a8 <Controle+0x2a0>)
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4413      	add	r3, r2
 8001428:	edd3 7a00 	vldr	s15, [r3]
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001432:	4a9e      	ldr	r2, [pc, #632]	@ (80016ac <Controle+0x2a4>)
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	edc3 7a00 	vstr	s15, [r3]
		//Variação da ação de controle para esta iteração
		deltaU[n] = Kc*(error[n]- preverror[n]) + error[n]*Ki -Kd*(speed[n]-2*prevspeed[n] + prevspeed2[n]);
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	4a9b      	ldr	r2, [pc, #620]	@ (80016ac <Controle+0x2a4>)
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4413      	add	r3, r2
 8001444:	ed93 7a00 	vldr	s14, [r3]
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	4a99      	ldr	r2, [pc, #612]	@ (80016b0 <Controle+0x2a8>)
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	edd3 7a00 	vldr	s15, [r3]
 8001454:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001458:	4b96      	ldr	r3, [pc, #600]	@ (80016b4 <Controle+0x2ac>)
 800145a:	edd3 7a00 	vldr	s15, [r3]
 800145e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	4a91      	ldr	r2, [pc, #580]	@ (80016ac <Controle+0x2a4>)
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	4413      	add	r3, r2
 800146a:	edd3 6a00 	vldr	s13, [r3]
 800146e:	4b92      	ldr	r3, [pc, #584]	@ (80016b8 <Controle+0x2b0>)
 8001470:	edd3 7a00 	vldr	s15, [r3]
 8001474:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001478:	ee37 7a27 	vadd.f32	s14, s14, s15
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	4a8a      	ldr	r2, [pc, #552]	@ (80016a8 <Controle+0x2a0>)
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4413      	add	r3, r2
 8001484:	edd3 6a00 	vldr	s13, [r3]
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	4a8c      	ldr	r2, [pc, #560]	@ (80016bc <Controle+0x2b4>)
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	4413      	add	r3, r2
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001498:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	4a88      	ldr	r2, [pc, #544]	@ (80016c0 <Controle+0x2b8>)
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	edd3 7a00 	vldr	s15, [r3]
 80014a8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80014ac:	4b85      	ldr	r3, [pc, #532]	@ (80016c4 <Controle+0x2bc>)
 80014ae:	edd3 7a00 	vldr	s15, [r3]
 80014b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014bc:	4a82      	ldr	r2, [pc, #520]	@ (80016c8 <Controle+0x2c0>)
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4413      	add	r3, r2
 80014c2:	edc3 7a00 	vstr	s15, [r3]
		//Ação de controle
		uM[n] = uM[n] + deltaU[n];
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	4a80      	ldr	r2, [pc, #512]	@ (80016cc <Controle+0x2c4>)
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	ed93 7a00 	vldr	s14, [r3]
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	4a7c      	ldr	r2, [pc, #496]	@ (80016c8 <Controle+0x2c0>)
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4413      	add	r3, r2
 80014da:	edd3 7a00 	vldr	s15, [r3]
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e4:	4a79      	ldr	r2, [pc, #484]	@ (80016cc <Controle+0x2c4>)
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	4413      	add	r3, r2
 80014ea:	edc3 7a00 	vstr	s15, [r3]
		//Saturado para evitar que a ação de controle ultrapasse o limite
		if( uM[n] < -1023){
 80014ee:	79fb      	ldrb	r3, [r7, #7]
 80014f0:	4a76      	ldr	r2, [pc, #472]	@ (80016cc <Controle+0x2c4>)
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	4413      	add	r3, r2
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 80016d0 <Controle+0x2c8>
 80014fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001506:	d505      	bpl.n	8001514 <Controle+0x10c>
			uM[n]= -1023;
 8001508:	79fb      	ldrb	r3, [r7, #7]
 800150a:	4a70      	ldr	r2, [pc, #448]	@ (80016cc <Controle+0x2c4>)
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4413      	add	r3, r2
 8001510:	4a70      	ldr	r2, [pc, #448]	@ (80016d4 <Controle+0x2cc>)
 8001512:	601a      	str	r2, [r3, #0]
		}
		if(uM[n]>1023){
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	4a6d      	ldr	r2, [pc, #436]	@ (80016cc <Controle+0x2c4>)
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	4413      	add	r3, r2
 800151c:	edd3 7a00 	vldr	s15, [r3]
 8001520:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80016d8 <Controle+0x2d0>
 8001524:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152c:	dd05      	ble.n	800153a <Controle+0x132>
			uM[n]= 1023;
 800152e:	79fb      	ldrb	r3, [r7, #7]
 8001530:	4a66      	ldr	r2, [pc, #408]	@ (80016cc <Controle+0x2c4>)
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	4a69      	ldr	r2, [pc, #420]	@ (80016dc <Controle+0x2d4>)
 8001538:	601a      	str	r2, [r3, #0]
		}
		//Mapeamento da variavel de ação de controle no alcançe dado
		if(ref[n]==0){
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	4a59      	ldr	r2, [pc, #356]	@ (80016a4 <Controle+0x29c>)
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	edd3 7a00 	vldr	s15, [r3]
 8001546:	eef5 7a40 	vcmp.f32	s15, #0.0
 800154a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154e:	d105      	bne.n	800155c <Controle+0x154>
			D[n]=0;
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	4a63      	ldr	r2, [pc, #396]	@ (80016e0 <Controle+0x2d8>)
 8001554:	2100      	movs	r1, #0
 8001556:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800155a:	e042      	b.n	80015e2 <Controle+0x1da>
		}else if(uM[n]>=0 ){
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4a5b      	ldr	r2, [pc, #364]	@ (80016cc <Controle+0x2c4>)
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800156c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001570:	db16      	blt.n	80015a0 <Controle+0x198>
			D[n] = map(uM[n],0,1023,0,1023);
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	4a55      	ldr	r2, [pc, #340]	@ (80016cc <Controle+0x2c4>)
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	edd3 7a00 	vldr	s15, [r3]
 800157e:	79fc      	ldrb	r4, [r7, #7]
 8001580:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8001584:	2200      	movs	r2, #0
 8001586:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800158a:	2000      	movs	r0, #0
 800158c:	eeb0 0a67 	vmov.f32	s0, s15
 8001590:	f7ff ff04 	bl	800139c <map>
 8001594:	4603      	mov	r3, r0
 8001596:	461a      	mov	r2, r3
 8001598:	4b51      	ldr	r3, [pc, #324]	@ (80016e0 <Controle+0x2d8>)
 800159a:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
 800159e:	e020      	b.n	80015e2 <Controle+0x1da>
		}else if(uM[n]<0){
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	4a4a      	ldr	r2, [pc, #296]	@ (80016cc <Controle+0x2c4>)
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b4:	d515      	bpl.n	80015e2 <Controle+0x1da>
			D[n]= map(uM[n],-1023,0,2047,1023);
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	4a44      	ldr	r2, [pc, #272]	@ (80016cc <Controle+0x2c4>)
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	edd3 7a00 	vldr	s15, [r3]
 80015c2:	79fc      	ldrb	r4, [r7, #7]
 80015c4:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80015c8:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80015cc:	2100      	movs	r1, #0
 80015ce:	4845      	ldr	r0, [pc, #276]	@ (80016e4 <Controle+0x2dc>)
 80015d0:	eeb0 0a67 	vmov.f32	s0, s15
 80015d4:	f7ff fee2 	bl	800139c <map>
 80015d8:	4603      	mov	r3, r0
 80015da:	461a      	mov	r2, r3
 80015dc:	4b40      	ldr	r3, [pc, #256]	@ (80016e0 <Controle+0x2d8>)
 80015de:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for(uint8_t n=0;n<4;n++){
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	3301      	adds	r3, #1
 80015e6:	71fb      	strb	r3, [r7, #7]
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	2b03      	cmp	r3, #3
 80015ec:	f67f af12 	bls.w	8001414 <Controle+0xc>
		}
	}

	//Logica para salvar o erro e a velocidade anterior
	cont = cont +1;
 80015f0:	4b3d      	ldr	r3, [pc, #244]	@ (80016e8 <Controle+0x2e0>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	3301      	adds	r3, #1
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	4b3b      	ldr	r3, [pc, #236]	@ (80016e8 <Controle+0x2e0>)
 80015fa:	701a      	strb	r2, [r3, #0]
	if(cont == 1){
 80015fc:	4b3a      	ldr	r3, [pc, #232]	@ (80016e8 <Controle+0x2e0>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d11d      	bne.n	8001640 <Controle+0x238>
		for(uint8_t n=0;n<4;n++){
 8001604:	2300      	movs	r3, #0
 8001606:	71bb      	strb	r3, [r7, #6]
 8001608:	e016      	b.n	8001638 <Controle+0x230>
			prevspeed[n] = speed[n];
 800160a:	79ba      	ldrb	r2, [r7, #6]
 800160c:	79bb      	ldrb	r3, [r7, #6]
 800160e:	4926      	ldr	r1, [pc, #152]	@ (80016a8 <Controle+0x2a0>)
 8001610:	0092      	lsls	r2, r2, #2
 8001612:	440a      	add	r2, r1
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	4929      	ldr	r1, [pc, #164]	@ (80016bc <Controle+0x2b4>)
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	440b      	add	r3, r1
 800161c:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 800161e:	79ba      	ldrb	r2, [r7, #6]
 8001620:	79bb      	ldrb	r3, [r7, #6]
 8001622:	4922      	ldr	r1, [pc, #136]	@ (80016ac <Controle+0x2a4>)
 8001624:	0092      	lsls	r2, r2, #2
 8001626:	440a      	add	r2, r1
 8001628:	6812      	ldr	r2, [r2, #0]
 800162a:	4921      	ldr	r1, [pc, #132]	@ (80016b0 <Controle+0x2a8>)
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	440b      	add	r3, r1
 8001630:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 8001632:	79bb      	ldrb	r3, [r7, #6]
 8001634:	3301      	adds	r3, #1
 8001636:	71bb      	strb	r3, [r7, #6]
 8001638:	79bb      	ldrb	r3, [r7, #6]
 800163a:	2b03      	cmp	r3, #3
 800163c:	d9e5      	bls.n	800160a <Controle+0x202>
			prevspeed[n] = speed[n];
			preverror[n] = error[n];
		}
		cont = 1;
	}
}
 800163e:	e02d      	b.n	800169c <Controle+0x294>
	} else if(cont ==2){
 8001640:	4b29      	ldr	r3, [pc, #164]	@ (80016e8 <Controle+0x2e0>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b02      	cmp	r3, #2
 8001646:	d129      	bne.n	800169c <Controle+0x294>
		for(uint8_t n=0;n<4;n++){
 8001648:	2300      	movs	r3, #0
 800164a:	717b      	strb	r3, [r7, #5]
 800164c:	e020      	b.n	8001690 <Controle+0x288>
			prevspeed2[n] = prevspeed[n];
 800164e:	797a      	ldrb	r2, [r7, #5]
 8001650:	797b      	ldrb	r3, [r7, #5]
 8001652:	491a      	ldr	r1, [pc, #104]	@ (80016bc <Controle+0x2b4>)
 8001654:	0092      	lsls	r2, r2, #2
 8001656:	440a      	add	r2, r1
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	4919      	ldr	r1, [pc, #100]	@ (80016c0 <Controle+0x2b8>)
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	440b      	add	r3, r1
 8001660:	601a      	str	r2, [r3, #0]
			prevspeed[n] = speed[n];
 8001662:	797a      	ldrb	r2, [r7, #5]
 8001664:	797b      	ldrb	r3, [r7, #5]
 8001666:	4910      	ldr	r1, [pc, #64]	@ (80016a8 <Controle+0x2a0>)
 8001668:	0092      	lsls	r2, r2, #2
 800166a:	440a      	add	r2, r1
 800166c:	6812      	ldr	r2, [r2, #0]
 800166e:	4913      	ldr	r1, [pc, #76]	@ (80016bc <Controle+0x2b4>)
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	440b      	add	r3, r1
 8001674:	601a      	str	r2, [r3, #0]
			preverror[n] = error[n];
 8001676:	797a      	ldrb	r2, [r7, #5]
 8001678:	797b      	ldrb	r3, [r7, #5]
 800167a:	490c      	ldr	r1, [pc, #48]	@ (80016ac <Controle+0x2a4>)
 800167c:	0092      	lsls	r2, r2, #2
 800167e:	440a      	add	r2, r1
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	490b      	ldr	r1, [pc, #44]	@ (80016b0 <Controle+0x2a8>)
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	440b      	add	r3, r1
 8001688:	601a      	str	r2, [r3, #0]
		for(uint8_t n=0;n<4;n++){
 800168a:	797b      	ldrb	r3, [r7, #5]
 800168c:	3301      	adds	r3, #1
 800168e:	717b      	strb	r3, [r7, #5]
 8001690:	797b      	ldrb	r3, [r7, #5]
 8001692:	2b03      	cmp	r3, #3
 8001694:	d9db      	bls.n	800164e <Controle+0x246>
		cont = 1;
 8001696:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <Controle+0x2e0>)
 8001698:	2201      	movs	r2, #1
 800169a:	701a      	strb	r2, [r3, #0]
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd90      	pop	{r4, r7, pc}
 80016a4:	240004e8 	.word	0x240004e8
 80016a8:	2400059c 	.word	0x2400059c
 80016ac:	24000510 	.word	0x24000510
 80016b0:	24000560 	.word	0x24000560
 80016b4:	24000008 	.word	0x24000008
 80016b8:	2400000c 	.word	0x2400000c
 80016bc:	24000540 	.word	0x24000540
 80016c0:	24000550 	.word	0x24000550
 80016c4:	24000010 	.word	0x24000010
 80016c8:	24000520 	.word	0x24000520
 80016cc:	24000530 	.word	0x24000530
 80016d0:	c47fc000 	.word	0xc47fc000
 80016d4:	c47fc000 	.word	0xc47fc000
 80016d8:	447fc000 	.word	0x447fc000
 80016dc:	447fc000 	.word	0x447fc000
 80016e0:	24000574 	.word	0x24000574
 80016e4:	fffffc01 	.word	0xfffffc01
 80016e8:	24000570 	.word	0x24000570

080016ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <NMI_Handler+0x4>

080016f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016f8:	bf00      	nop
 80016fa:	e7fd      	b.n	80016f8 <HardFault_Handler+0x4>

080016fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <MemManage_Handler+0x4>

08001704 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001708:	bf00      	nop
 800170a:	e7fd      	b.n	8001708 <BusFault_Handler+0x4>

0800170c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <UsageFault_Handler+0x4>

08001714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001722:	b480      	push	{r7}
 8001724:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800173e:	b580      	push	{r7, lr}
 8001740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001742:	f001 f949 	bl	80029d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001746:	bf00      	nop
 8001748:	bd80      	pop	{r7, pc}
	...

0800174c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001750:	4802      	ldr	r0, [pc, #8]	@ (800175c <DMA1_Stream1_IRQHandler+0x10>)
 8001752:	f003 fbc1 	bl	8004ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	2400083c 	.word	0x2400083c

08001760 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8001764:	4802      	ldr	r0, [pc, #8]	@ (8001770 <DMA1_Stream3_IRQHandler+0x10>)
 8001766:	f003 fbb7 	bl	8004ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	240008b4 	.word	0x240008b4

08001774 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 8001778:	4802      	ldr	r0, [pc, #8]	@ (8001784 <DMA1_Stream4_IRQHandler+0x10>)
 800177a:	f003 fbad 	bl	8004ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	2400092c 	.word	0x2400092c

08001788 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800178c:	4802      	ldr	r0, [pc, #8]	@ (8001798 <DMA1_Stream5_IRQHandler+0x10>)
 800178e:	f003 fba3 	bl	8004ed8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	240007c4 	.word	0x240007c4

0800179c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80017a0:	4802      	ldr	r0, [pc, #8]	@ (80017ac <TIM4_IRQHandler+0x10>)
 80017a2:	f00a fca3 	bl	800c0ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	24000694 	.word	0x24000694

080017b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80017b4:	2000      	movs	r0, #0
 80017b6:	f000 ffa1 	bl	80026fc <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
	...

080017c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80017c4:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <OTG_FS_IRQHandler+0x10>)
 80017c6:	f005 fa5c 	bl	8006c82 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	24001f28 	.word	0x24001f28
 80017d4:	00000000 	.word	0x00000000

080017d8 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 80017de:	483a      	ldr	r0, [pc, #232]	@ (80018c8 <TIM15_IRQHandler+0xf0>)
 80017e0:	f00a fc84 	bl	800c0ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */
  //
  Enc[0] = TIM4->CNT;
 80017e4:	4b39      	ldr	r3, [pc, #228]	@ (80018cc <TIM15_IRQHandler+0xf4>)
 80017e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e8:	4a39      	ldr	r2, [pc, #228]	@ (80018d0 <TIM15_IRQHandler+0xf8>)
 80017ea:	6013      	str	r3, [r2, #0]
  Enc[1] = TIM1->CNT;
 80017ec:	4b39      	ldr	r3, [pc, #228]	@ (80018d4 <TIM15_IRQHandler+0xfc>)
 80017ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f0:	4a37      	ldr	r2, [pc, #220]	@ (80018d0 <TIM15_IRQHandler+0xf8>)
 80017f2:	6053      	str	r3, [r2, #4]
  Enc[2] = TIM8->CNT;
 80017f4:	4b38      	ldr	r3, [pc, #224]	@ (80018d8 <TIM15_IRQHandler+0x100>)
 80017f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f8:	4a35      	ldr	r2, [pc, #212]	@ (80018d0 <TIM15_IRQHandler+0xf8>)
 80017fa:	6093      	str	r3, [r2, #8]
  Enc[3] = TIM3->CNT;
 80017fc:	4b37      	ldr	r3, [pc, #220]	@ (80018dc <TIM15_IRQHandler+0x104>)
 80017fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001800:	4a33      	ldr	r2, [pc, #204]	@ (80018d0 <TIM15_IRQHandler+0xf8>)
 8001802:	60d3      	str	r3, [r2, #12]
  TIM4->CNT = 0;
 8001804:	4b31      	ldr	r3, [pc, #196]	@ (80018cc <TIM15_IRQHandler+0xf4>)
 8001806:	2200      	movs	r2, #0
 8001808:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM1->CNT = 0;
 800180a:	4b32      	ldr	r3, [pc, #200]	@ (80018d4 <TIM15_IRQHandler+0xfc>)
 800180c:	2200      	movs	r2, #0
 800180e:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM8->CNT = 0;
 8001810:	4b31      	ldr	r3, [pc, #196]	@ (80018d8 <TIM15_IRQHandler+0x100>)
 8001812:	2200      	movs	r2, #0
 8001814:	625a      	str	r2, [r3, #36]	@ 0x24
  TIM3->CNT = 0;
 8001816:	4b31      	ldr	r3, [pc, #196]	@ (80018dc <TIM15_IRQHandler+0x104>)
 8001818:	2200      	movs	r2, #0
 800181a:	625a      	str	r2, [r3, #36]	@ 0x24

  for(uint8_t i=0;i<4;i++){
 800181c:	2300      	movs	r3, #0
 800181e:	71fb      	strb	r3, [r7, #7]
 8001820:	e03b      	b.n	800189a <TIM15_IRQHandler+0xc2>
	  vel[i] = Enc[i];
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	4a2a      	ldr	r2, [pc, #168]	@ (80018d0 <TIM15_IRQHandler+0xf8>)
 8001826:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	4611      	mov	r1, r2
 800182e:	4a2c      	ldr	r2, [pc, #176]	@ (80018e0 <TIM15_IRQHandler+0x108>)
 8001830:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  if(vel[i]>60000){
 8001834:	79fb      	ldrb	r3, [r7, #7]
 8001836:	4a2a      	ldr	r2, [pc, #168]	@ (80018e0 <TIM15_IRQHandler+0x108>)
 8001838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183c:	f64e 2260 	movw	r2, #60000	@ 0xea60
 8001840:	4293      	cmp	r3, r2
 8001842:	dd09      	ble.n	8001858 <TIM15_IRQHandler+0x80>
			  vel[i] = vel[i] - 65356;
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	4a26      	ldr	r2, [pc, #152]	@ (80018e0 <TIM15_IRQHandler+0x108>)
 8001848:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800184c:	79fa      	ldrb	r2, [r7, #7]
 800184e:	4b25      	ldr	r3, [pc, #148]	@ (80018e4 <TIM15_IRQHandler+0x10c>)
 8001850:	440b      	add	r3, r1
 8001852:	4923      	ldr	r1, [pc, #140]	@ (80018e0 <TIM15_IRQHandler+0x108>)
 8001854:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	  }
	  speed[i] = vel[i]/(81.92);
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	4a21      	ldr	r2, [pc, #132]	@ (80018e0 <TIM15_IRQHandler+0x108>)
 800185c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001860:	ee07 3a90 	vmov	s15, r3
 8001864:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001868:	ed9f 5b15 	vldr	d5, [pc, #84]	@ 80018c0 <TIM15_IRQHandler+0xe8>
 800186c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001876:	4a1c      	ldr	r2, [pc, #112]	@ (80018e8 <TIM15_IRQHandler+0x110>)
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4413      	add	r3, r2
 800187c:	edc3 7a00 	vstr	s15, [r3]
	  velocidade[i] = speed[i];
 8001880:	79fa      	ldrb	r2, [r7, #7]
 8001882:	79fb      	ldrb	r3, [r7, #7]
 8001884:	4918      	ldr	r1, [pc, #96]	@ (80018e8 <TIM15_IRQHandler+0x110>)
 8001886:	0092      	lsls	r2, r2, #2
 8001888:	440a      	add	r2, r1
 800188a:	6812      	ldr	r2, [r2, #0]
 800188c:	4917      	ldr	r1, [pc, #92]	@ (80018ec <TIM15_IRQHandler+0x114>)
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	601a      	str	r2, [r3, #0]
  for(uint8_t i=0;i<4;i++){
 8001894:	79fb      	ldrb	r3, [r7, #7]
 8001896:	3301      	adds	r3, #1
 8001898:	71fb      	strb	r3, [r7, #7]
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d9c0      	bls.n	8001822 <TIM15_IRQHandler+0x4a>
  }

  //velocidade = speed[0];
  Controle();
 80018a0:	f7ff fdb2 	bl	8001408 <Controle>

  dshot_write(D);
 80018a4:	4812      	ldr	r0, [pc, #72]	@ (80018f0 <TIM15_IRQHandler+0x118>)
 80018a6:	f7ff f88a 	bl	80009be <dshot_write>

  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_14);
 80018aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018ae:	4811      	ldr	r0, [pc, #68]	@ (80018f4 <TIM15_IRQHandler+0x11c>)
 80018b0:	f005 f85d 	bl	800696e <HAL_GPIO_TogglePin>
  /* USER CODE END TIM15_IRQn 1 */
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	f3af 8000 	nop.w
 80018c0:	47ae147b 	.word	0x47ae147b
 80018c4:	40547ae1 	.word	0x40547ae1
 80018c8:	24000778 	.word	0x24000778
 80018cc:	40000800 	.word	0x40000800
 80018d0:	2400057c 	.word	0x2400057c
 80018d4:	40010000 	.word	0x40010000
 80018d8:	40010400 	.word	0x40010400
 80018dc:	40000400 	.word	0x40000400
 80018e0:	2400058c 	.word	0x2400058c
 80018e4:	ffff00b4 	.word	0xffff00b4
 80018e8:	2400059c 	.word	0x2400059c
 80018ec:	240004d8 	.word	0x240004d8
 80018f0:	24000574 	.word	0x24000574
 80018f4:	58020400 	.word	0x58020400

080018f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return 1;
 80018fc:	2301      	movs	r3, #1
}
 80018fe:	4618      	mov	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <_kill>:

int _kill(int pid, int sig)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001912:	f011 fa4d 	bl	8012db0 <__errno>
 8001916:	4603      	mov	r3, r0
 8001918:	2216      	movs	r2, #22
 800191a:	601a      	str	r2, [r3, #0]
  return -1;
 800191c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001920:	4618      	mov	r0, r3
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <_exit>:

void _exit (int status)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001930:	f04f 31ff 	mov.w	r1, #4294967295
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff ffe7 	bl	8001908 <_kill>
  while (1) {}    /* Make sure we hang here */
 800193a:	bf00      	nop
 800193c:	e7fd      	b.n	800193a <_exit+0x12>

0800193e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b086      	sub	sp, #24
 8001942:	af00      	add	r7, sp, #0
 8001944:	60f8      	str	r0, [r7, #12]
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800194a:	2300      	movs	r3, #0
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	e00a      	b.n	8001966 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001950:	f3af 8000 	nop.w
 8001954:	4601      	mov	r1, r0
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	1c5a      	adds	r2, r3, #1
 800195a:	60ba      	str	r2, [r7, #8]
 800195c:	b2ca      	uxtb	r2, r1
 800195e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	3301      	adds	r3, #1
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	429a      	cmp	r2, r3
 800196c:	dbf0      	blt.n	8001950 <_read+0x12>
  }

  return len;
 800196e:	687b      	ldr	r3, [r7, #4]
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	e009      	b.n	800199e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	1c5a      	adds	r2, r3, #1
 800198e:	60ba      	str	r2, [r7, #8]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f000 ff32 	bl	80027fc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	3301      	adds	r3, #1
 800199c:	617b      	str	r3, [r7, #20]
 800199e:	697a      	ldr	r2, [r7, #20]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	dbf1      	blt.n	800198a <_write+0x12>
  }
  return len;
 80019a6:	687b      	ldr	r3, [r7, #4]
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3718      	adds	r7, #24
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}

080019b0 <_close>:

int _close(int file)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019d8:	605a      	str	r2, [r3, #4]
  return 0;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr

080019e8 <_isatty>:

int _isatty(int file)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b083      	sub	sp, #12
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019f0:	2301      	movs	r3, #1
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b085      	sub	sp, #20
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	60f8      	str	r0, [r7, #12]
 8001a06:	60b9      	str	r1, [r7, #8]
 8001a08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a20:	4a14      	ldr	r2, [pc, #80]	@ (8001a74 <_sbrk+0x5c>)
 8001a22:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <_sbrk+0x60>)
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a2c:	4b13      	ldr	r3, [pc, #76]	@ (8001a7c <_sbrk+0x64>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d102      	bne.n	8001a3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <_sbrk+0x64>)
 8001a36:	4a12      	ldr	r2, [pc, #72]	@ (8001a80 <_sbrk+0x68>)
 8001a38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a3a:	4b10      	ldr	r3, [pc, #64]	@ (8001a7c <_sbrk+0x64>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4413      	add	r3, r2
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d207      	bcs.n	8001a58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a48:	f011 f9b2 	bl	8012db0 <__errno>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	220c      	movs	r2, #12
 8001a50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
 8001a56:	e009      	b.n	8001a6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a58:	4b08      	ldr	r3, [pc, #32]	@ (8001a7c <_sbrk+0x64>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a5e:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	4a05      	ldr	r2, [pc, #20]	@ (8001a7c <_sbrk+0x64>)
 8001a68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	24080000 	.word	0x24080000
 8001a78:	00000400 	.word	0x00000400
 8001a7c:	240005ac 	.word	0x240005ac
 8001a80:	24002778 	.word	0x24002778

08001a84 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim5_ch4;
DMA_HandleTypeDef hdma_tim5_ch2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08c      	sub	sp, #48	@ 0x30
 8001a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a8a:	f107 030c 	add.w	r3, r7, #12
 8001a8e:	2224      	movs	r2, #36	@ 0x24
 8001a90:	2100      	movs	r1, #0
 8001a92:	4618      	mov	r0, r3
 8001a94:	f011 f939 	bl	8012d0a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a98:	463b      	mov	r3, r7
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001aa2:	4b23      	ldr	r3, [pc, #140]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001aa4:	4a23      	ldr	r2, [pc, #140]	@ (8001b34 <MX_TIM1_Init+0xb0>)
 8001aa6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001aa8:	4b21      	ldr	r3, [pc, #132]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aae:	4b20      	ldr	r3, [pc, #128]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ab4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001ab6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001abc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ac8:	4b19      	ldr	r3, [pc, #100]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aea:	2300      	movs	r3, #0
 8001aec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001af2:	f107 030c 	add.w	r3, r7, #12
 8001af6:	4619      	mov	r1, r3
 8001af8:	480d      	ldr	r0, [pc, #52]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001afa:	f00a f9a3 	bl	800be44 <HAL_TIM_Encoder_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001b04:	f7ff fc29 	bl	800135a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b10:	2300      	movs	r3, #0
 8001b12:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b14:	463b      	mov	r3, r7
 8001b16:	4619      	mov	r1, r3
 8001b18:	4805      	ldr	r0, [pc, #20]	@ (8001b30 <MX_TIM1_Init+0xac>)
 8001b1a:	f00b fa63 	bl	800cfe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001b24:	f7ff fc19 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b28:	bf00      	nop
 8001b2a:	3730      	adds	r7, #48	@ 0x30
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	240005b0 	.word	0x240005b0
 8001b34:	40010000 	.word	0x40010000

08001b38 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08a      	sub	sp, #40	@ 0x28
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3e:	f107 031c 	add.w	r3, r7, #28
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b4a:	463b      	mov	r3, r7
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
 8001b58:	615a      	str	r2, [r3, #20]
 8001b5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b5c:	4b27      	ldr	r3, [pc, #156]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001b5e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b62:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001b64:	4b25      	ldr	r3, [pc, #148]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b24      	ldr	r3, [pc, #144]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8001b70:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b76:	4b21      	ldr	r3, [pc, #132]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b82:	481e      	ldr	r0, [pc, #120]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001b84:	f009 fff8 	bl	800bb78 <HAL_TIM_PWM_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b8e:	f7ff fbe4 	bl	800135a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b92:	2300      	movs	r3, #0
 8001b94:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b9a:	f107 031c 	add.w	r3, r7, #28
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4816      	ldr	r0, [pc, #88]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001ba2:	f00b fa1f 	bl	800cfe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001bac:	f7ff fbd5 	bl	800135a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb0:	2360      	movs	r3, #96	@ 0x60
 8001bb2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc0:	463b      	mov	r3, r7
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	480d      	ldr	r0, [pc, #52]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001bc8:	f00a fb98 	bl	800c2fc <HAL_TIM_PWM_ConfigChannel>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001bd2:	f7ff fbc2 	bl	800135a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bd6:	463b      	mov	r3, r7
 8001bd8:	2208      	movs	r2, #8
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4807      	ldr	r0, [pc, #28]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001bde:	f00a fb8d 	bl	800c2fc <HAL_TIM_PWM_ConfigChannel>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001be8:	f7ff fbb7 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bec:	4803      	ldr	r0, [pc, #12]	@ (8001bfc <MX_TIM2_Init+0xc4>)
 8001bee:	f000 fc13 	bl	8002418 <HAL_TIM_MspPostInit>

}
 8001bf2:	bf00      	nop
 8001bf4:	3728      	adds	r7, #40	@ 0x28
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	240005fc 	.word	0x240005fc

08001c00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b08c      	sub	sp, #48	@ 0x30
 8001c04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c06:	f107 030c 	add.w	r3, r7, #12
 8001c0a:	2224      	movs	r2, #36	@ 0x24
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f011 f87b 	bl	8012d0a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c14:	463b      	mov	r3, r7
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c1e:	4b21      	ldr	r3, [pc, #132]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c20:	4a21      	ldr	r2, [pc, #132]	@ (8001ca8 <MX_TIM3_Init+0xa8>)
 8001c22:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c24:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c30:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c32:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c38:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3e:	4b19      	ldr	r3, [pc, #100]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c44:	2303      	movs	r3, #3
 8001c46:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c50:	2300      	movs	r3, #0
 8001c52:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c68:	f107 030c 	add.w	r3, r7, #12
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	480d      	ldr	r0, [pc, #52]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c70:	f00a f8e8 	bl	800be44 <HAL_TIM_Encoder_Init>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001c7a:	f7ff fb6e 	bl	800135a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c86:	463b      	mov	r3, r7
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4806      	ldr	r0, [pc, #24]	@ (8001ca4 <MX_TIM3_Init+0xa4>)
 8001c8c:	f00b f9aa 	bl	800cfe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001c96:	f7ff fb60 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	3730      	adds	r7, #48	@ 0x30
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	24000648 	.word	0x24000648
 8001ca8:	40000400 	.word	0x40000400

08001cac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b08c      	sub	sp, #48	@ 0x30
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001cb2:	f107 030c 	add.w	r3, r7, #12
 8001cb6:	2224      	movs	r2, #36	@ 0x24
 8001cb8:	2100      	movs	r1, #0
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f011 f825 	bl	8012d0a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc0:	463b      	mov	r3, r7
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001cca:	4b21      	ldr	r3, [pc, #132]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001ccc:	4a21      	ldr	r2, [pc, #132]	@ (8001d54 <MX_TIM4_Init+0xa8>)
 8001cce:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001cdc:	4b1c      	ldr	r3, [pc, #112]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001cde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ce2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cea:	4b19      	ldr	r3, [pc, #100]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001d00:	2300      	movs	r3, #0
 8001d02:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001d04:	2302      	movs	r3, #2
 8001d06:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001d14:	f107 030c 	add.w	r3, r7, #12
 8001d18:	4619      	mov	r1, r3
 8001d1a:	480d      	ldr	r0, [pc, #52]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001d1c:	f00a f892 	bl	800be44 <HAL_TIM_Encoder_Init>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001d26:	f7ff fb18 	bl	800135a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d32:	463b      	mov	r3, r7
 8001d34:	4619      	mov	r1, r3
 8001d36:	4806      	ldr	r0, [pc, #24]	@ (8001d50 <MX_TIM4_Init+0xa4>)
 8001d38:	f00b f954 	bl	800cfe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001d42:	f7ff fb0a 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d46:	bf00      	nop
 8001d48:	3730      	adds	r7, #48	@ 0x30
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	24000694 	.word	0x24000694
 8001d54:	40000800 	.word	0x40000800

08001d58 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b08a      	sub	sp, #40	@ 0x28
 8001d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5e:	f107 031c 	add.w	r3, r7, #28
 8001d62:	2200      	movs	r2, #0
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	605a      	str	r2, [r3, #4]
 8001d68:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d6a:	463b      	mov	r3, r7
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
 8001d78:	615a      	str	r2, [r3, #20]
 8001d7a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d7c:	4b26      	ldr	r3, [pc, #152]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001d7e:	4a27      	ldr	r2, [pc, #156]	@ (8001e1c <MX_TIM5_Init+0xc4>)
 8001d80:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001d82:	4b25      	ldr	r3, [pc, #148]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d88:	4b23      	ldr	r3, [pc, #140]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8001d8e:	4b22      	ldr	r3, [pc, #136]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d94:	4b20      	ldr	r3, [pc, #128]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001da0:	481d      	ldr	r0, [pc, #116]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001da2:	f009 fee9 	bl	800bb78 <HAL_TIM_PWM_Init>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8001dac:	f7ff fad5 	bl	800135a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001db0:	2300      	movs	r3, #0
 8001db2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4816      	ldr	r0, [pc, #88]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001dc0:	f00b f910 	bl	800cfe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d001      	beq.n	8001dce <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8001dca:	f7ff fac6 	bl	800135a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dce:	2360      	movs	r3, #96	@ 0x60
 8001dd0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dde:	463b      	mov	r3, r7
 8001de0:	2204      	movs	r2, #4
 8001de2:	4619      	mov	r1, r3
 8001de4:	480c      	ldr	r0, [pc, #48]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001de6:	f00a fa89 	bl	800c2fc <HAL_TIM_PWM_ConfigChannel>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8001df0:	f7ff fab3 	bl	800135a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001df4:	463b      	mov	r3, r7
 8001df6:	220c      	movs	r2, #12
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4807      	ldr	r0, [pc, #28]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001dfc:	f00a fa7e 	bl	800c2fc <HAL_TIM_PWM_ConfigChannel>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001e06:	f7ff faa8 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001e0a:	4803      	ldr	r0, [pc, #12]	@ (8001e18 <MX_TIM5_Init+0xc0>)
 8001e0c:	f000 fb04 	bl	8002418 <HAL_TIM_MspPostInit>

}
 8001e10:	bf00      	nop
 8001e12:	3728      	adds	r7, #40	@ 0x28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	240006e0 	.word	0x240006e0
 8001e1c:	40000c00 	.word	0x40000c00

08001e20 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b08c      	sub	sp, #48	@ 0x30
 8001e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e26:	f107 030c 	add.w	r3, r7, #12
 8001e2a:	2224      	movs	r2, #36	@ 0x24
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f010 ff6b 	bl	8012d0a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e34:	463b      	mov	r3, r7
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]
 8001e3a:	605a      	str	r2, [r3, #4]
 8001e3c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001e3e:	4b23      	ldr	r3, [pc, #140]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e40:	4a23      	ldr	r2, [pc, #140]	@ (8001ed0 <MX_TIM8_Init+0xb0>)
 8001e42:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001e44:	4b21      	ldr	r3, [pc, #132]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e4a:	4b20      	ldr	r3, [pc, #128]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001e50:	4b1e      	ldr	r3, [pc, #120]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e56:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e58:	4b1c      	ldr	r3, [pc, #112]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e64:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e72:	2301      	movs	r3, #1
 8001e74:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e76:	2300      	movs	r3, #0
 8001e78:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e82:	2301      	movs	r3, #1
 8001e84:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e86:	2300      	movs	r3, #0
 8001e88:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001e8e:	f107 030c 	add.w	r3, r7, #12
 8001e92:	4619      	mov	r1, r3
 8001e94:	480d      	ldr	r0, [pc, #52]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001e96:	f009 ffd5 	bl	800be44 <HAL_TIM_Encoder_Init>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001ea0:	f7ff fa5b 	bl	800135a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <MX_TIM8_Init+0xac>)
 8001eb6:	f00b f895 	bl	800cfe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001ec0:	f7ff fa4b 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001ec4:	bf00      	nop
 8001ec6:	3730      	adds	r7, #48	@ 0x30
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	2400072c 	.word	0x2400072c
 8001ed0:	40010400 	.word	0x40010400

08001ed4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eda:	f107 0310 	add.w	r3, r7, #16
 8001ede:	2200      	movs	r2, #0
 8001ee0:	601a      	str	r2, [r3, #0]
 8001ee2:	605a      	str	r2, [r3, #4]
 8001ee4:	609a      	str	r2, [r3, #8]
 8001ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001ef2:	4b1f      	ldr	r3, [pc, #124]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8001f74 <MX_TIM15_Init+0xa0>)
 8001ef6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 19999;
 8001ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001efa:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001efe:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f00:	4b1b      	ldr	r3, [pc, #108]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 99;
 8001f06:	4b1a      	ldr	r3, [pc, #104]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f08:	2263      	movs	r2, #99	@ 0x63
 8001f0a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0c:	4b18      	ldr	r3, [pc, #96]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001f12:	4b17      	ldr	r3, [pc, #92]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f18:	4b15      	ldr	r3, [pc, #84]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001f1e:	4814      	ldr	r0, [pc, #80]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f20:	f009 fd5a 	bl	800b9d8 <HAL_TIM_Base_Init>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8001f2a:	f7ff fa16 	bl	800135a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001f34:	f107 0310 	add.w	r3, r7, #16
 8001f38:	4619      	mov	r1, r3
 8001f3a:	480d      	ldr	r0, [pc, #52]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f3c:	f00a faf2 	bl	800c524 <HAL_TIM_ConfigClockSource>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8001f46:	f7ff fa08 	bl	800135a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001f52:	1d3b      	adds	r3, r7, #4
 8001f54:	4619      	mov	r1, r3
 8001f56:	4806      	ldr	r0, [pc, #24]	@ (8001f70 <MX_TIM15_Init+0x9c>)
 8001f58:	f00b f844 	bl	800cfe4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8001f62:	f7ff f9fa 	bl	800135a <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001f66:	bf00      	nop
 8001f68:	3720      	adds	r7, #32
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	24000778 	.word	0x24000778
 8001f74:	40014000 	.word	0x40014000

08001f78 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b090      	sub	sp, #64	@ 0x40
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f80:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a6d      	ldr	r2, [pc, #436]	@ (800214c <HAL_TIM_Encoder_MspInit+0x1d4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d12f      	bne.n	8001ffa <HAL_TIM_Encoder_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f9a:	4b6d      	ldr	r3, [pc, #436]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001f9c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fa0:	4a6b      	ldr	r2, [pc, #428]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fa2:	f043 0301 	orr.w	r3, r3, #1
 8001fa6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001faa:	4b69      	ldr	r3, [pc, #420]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fb8:	4b65      	ldr	r3, [pc, #404]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fbe:	4a64      	ldr	r2, [pc, #400]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fc0:	f043 0310 	orr.w	r3, r3, #16
 8001fc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fc8:	4b61      	ldr	r3, [pc, #388]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8001fca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fce:	f003 0310 	and.w	r3, r3, #16
 8001fd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENC2_A_Pin|ENC2_B_Pin;
 8001fd6:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4858      	ldr	r0, [pc, #352]	@ (8002154 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8001ff4:	f004 faf2 	bl	80065dc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001ff8:	e0a3      	b.n	8002142 <HAL_TIM_Encoder_MspInit+0x1ca>
  else if(tim_encoderHandle->Instance==TIM3)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a56      	ldr	r2, [pc, #344]	@ (8002158 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d12e      	bne.n	8002062 <HAL_TIM_Encoder_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002004:	4b52      	ldr	r3, [pc, #328]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002006:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800200a:	4a51      	ldr	r2, [pc, #324]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800200c:	f043 0302 	orr.w	r3, r3, #2
 8002010:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002014:	4b4e      	ldr	r3, [pc, #312]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002016:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	623b      	str	r3, [r7, #32]
 8002020:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002022:	4b4b      	ldr	r3, [pc, #300]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002024:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002028:	4a49      	ldr	r2, [pc, #292]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800202a:	f043 0302 	orr.w	r3, r3, #2
 800202e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002032:	4b47      	ldr	r3, [pc, #284]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002034:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002038:	f003 0302 	and.w	r3, r3, #2
 800203c:	61fb      	str	r3, [r7, #28]
 800203e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = ENC4_A_Pin|ENC4_B_Pin;
 8002040:	2330      	movs	r3, #48	@ 0x30
 8002042:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002044:	2302      	movs	r3, #2
 8002046:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204c:	2300      	movs	r3, #0
 800204e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002050:	2302      	movs	r3, #2
 8002052:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002054:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002058:	4619      	mov	r1, r3
 800205a:	4840      	ldr	r0, [pc, #256]	@ (800215c <HAL_TIM_Encoder_MspInit+0x1e4>)
 800205c:	f004 fabe 	bl	80065dc <HAL_GPIO_Init>
}
 8002060:	e06f      	b.n	8002142 <HAL_TIM_Encoder_MspInit+0x1ca>
  else if(tim_encoderHandle->Instance==TIM4)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a3e      	ldr	r2, [pc, #248]	@ (8002160 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d137      	bne.n	80020dc <HAL_TIM_Encoder_MspInit+0x164>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800206c:	4b38      	ldr	r3, [pc, #224]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800206e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002072:	4a37      	ldr	r2, [pc, #220]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002074:	f043 0304 	orr.w	r3, r3, #4
 8002078:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800207c:	4b34      	ldr	r3, [pc, #208]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800207e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002082:	f003 0304 	and.w	r3, r3, #4
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800208a:	4b31      	ldr	r3, [pc, #196]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800208c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002090:	4a2f      	ldr	r2, [pc, #188]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002092:	f043 0308 	orr.w	r3, r3, #8
 8002096:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800209a:	4b2d      	ldr	r3, [pc, #180]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800209c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020a0:	f003 0308 	and.w	r3, r3, #8
 80020a4:	617b      	str	r3, [r7, #20]
 80020a6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ENC1_A_Pin|ENC1_B_Pin;
 80020a8:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80020ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	2302      	movs	r3, #2
 80020b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b6:	2300      	movs	r3, #0
 80020b8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020ba:	2302      	movs	r3, #2
 80020bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80020c2:	4619      	mov	r1, r3
 80020c4:	4827      	ldr	r0, [pc, #156]	@ (8002164 <HAL_TIM_Encoder_MspInit+0x1ec>)
 80020c6:	f004 fa89 	bl	80065dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	201e      	movs	r0, #30
 80020d0:	f002 f8f3 	bl	80042ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80020d4:	201e      	movs	r0, #30
 80020d6:	f002 f90a 	bl	80042ee <HAL_NVIC_EnableIRQ>
}
 80020da:	e032      	b.n	8002142 <HAL_TIM_Encoder_MspInit+0x1ca>
  else if(tim_encoderHandle->Instance==TIM8)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a21      	ldr	r2, [pc, #132]	@ (8002168 <HAL_TIM_Encoder_MspInit+0x1f0>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d12d      	bne.n	8002142 <HAL_TIM_Encoder_MspInit+0x1ca>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80020e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80020e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020ec:	4a18      	ldr	r2, [pc, #96]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80020ee:	f043 0302 	orr.w	r3, r3, #2
 80020f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80020f6:	4b16      	ldr	r3, [pc, #88]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 80020f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020fc:	f003 0302 	and.w	r3, r3, #2
 8002100:	613b      	str	r3, [r7, #16]
 8002102:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002104:	4b12      	ldr	r3, [pc, #72]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002106:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800210a:	4a11      	ldr	r2, [pc, #68]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800210c:	f043 0304 	orr.w	r3, r3, #4
 8002110:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002114:	4b0e      	ldr	r3, [pc, #56]	@ (8002150 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002116:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC3_A_Pin|ENC3_B_Pin;
 8002122:	23c0      	movs	r3, #192	@ 0xc0
 8002124:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212e:	2300      	movs	r3, #0
 8002130:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002132:	2303      	movs	r3, #3
 8002134:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002136:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800213a:	4619      	mov	r1, r3
 800213c:	480b      	ldr	r0, [pc, #44]	@ (800216c <HAL_TIM_Encoder_MspInit+0x1f4>)
 800213e:	f004 fa4d 	bl	80065dc <HAL_GPIO_Init>
}
 8002142:	bf00      	nop
 8002144:	3740      	adds	r7, #64	@ 0x40
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40010000 	.word	0x40010000
 8002150:	58024400 	.word	0x58024400
 8002154:	58021000 	.word	0x58021000
 8002158:	40000400 	.word	0x40000400
 800215c:	58020400 	.word	0x58020400
 8002160:	40000800 	.word	0x40000800
 8002164:	58020c00 	.word	0x58020c00
 8002168:	40010400 	.word	0x40010400
 800216c:	58020800 	.word	0x58020800

08002170 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002180:	f040 8082 	bne.w	8002288 <HAL_TIM_PWM_MspInit+0x118>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002184:	4b86      	ldr	r3, [pc, #536]	@ (80023a0 <HAL_TIM_PWM_MspInit+0x230>)
 8002186:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800218a:	4a85      	ldr	r2, [pc, #532]	@ (80023a0 <HAL_TIM_PWM_MspInit+0x230>)
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002194:	4b82      	ldr	r3, [pc, #520]	@ (80023a0 <HAL_TIM_PWM_MspInit+0x230>)
 8002196:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80021a2:	4b80      	ldr	r3, [pc, #512]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021a4:	4a80      	ldr	r2, [pc, #512]	@ (80023a8 <HAL_TIM_PWM_MspInit+0x238>)
 80021a6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 80021a8:	4b7e      	ldr	r3, [pc, #504]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021aa:	2212      	movs	r2, #18
 80021ac:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021ae:	4b7d      	ldr	r3, [pc, #500]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021b0:	2240      	movs	r2, #64	@ 0x40
 80021b2:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021b4:	4b7b      	ldr	r3, [pc, #492]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80021ba:	4b7a      	ldr	r3, [pc, #488]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021c0:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80021c2:	4b78      	ldr	r3, [pc, #480]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021c4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80021c8:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80021ca:	4b76      	ldr	r3, [pc, #472]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021cc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80021d0:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 80021d2:	4b74      	ldr	r3, [pc, #464]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80021d8:	4b72      	ldr	r3, [pc, #456]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021da:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021de:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80021e0:	4b70      	ldr	r3, [pc, #448]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021e2:	2204      	movs	r2, #4
 80021e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim2_ch1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80021e6:	4b6f      	ldr	r3, [pc, #444]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim2_ch1.Init.MemBurst = DMA_MBURST_SINGLE;
 80021ec:	4b6d      	ldr	r3, [pc, #436]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim2_ch1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80021f2:	4b6c      	ldr	r3, [pc, #432]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80021f8:	486a      	ldr	r0, [pc, #424]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 80021fa:	f002 f8a7 	bl	800434c <HAL_DMA_Init>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <HAL_TIM_PWM_MspInit+0x98>
    {
      Error_Handler();
 8002204:	f7ff f8a9 	bl	800135a <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4a66      	ldr	r2, [pc, #408]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 800220c:	625a      	str	r2, [r3, #36]	@ 0x24
 800220e:	4a65      	ldr	r2, [pc, #404]	@ (80023a4 <HAL_TIM_PWM_MspInit+0x234>)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 8002214:	4b65      	ldr	r3, [pc, #404]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002216:	4a66      	ldr	r2, [pc, #408]	@ (80023b0 <HAL_TIM_PWM_MspInit+0x240>)
 8002218:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 800221a:	4b64      	ldr	r3, [pc, #400]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 800221c:	2214      	movs	r2, #20
 800221e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002220:	4b62      	ldr	r3, [pc, #392]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002222:	2240      	movs	r2, #64	@ 0x40
 8002224:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002226:	4b61      	ldr	r3, [pc, #388]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002228:	2200      	movs	r2, #0
 800222a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800222c:	4b5f      	ldr	r3, [pc, #380]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 800222e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002232:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002234:	4b5d      	ldr	r3, [pc, #372]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002236:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800223a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800223c:	4b5b      	ldr	r3, [pc, #364]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 800223e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002242:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 8002244:	4b59      	ldr	r3, [pc, #356]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002246:	2200      	movs	r2, #0
 8002248:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 800224a:	4b58      	ldr	r3, [pc, #352]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 800224c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002250:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002252:	4b56      	ldr	r3, [pc, #344]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002254:	2204      	movs	r2, #4
 8002256:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim2_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002258:	4b54      	ldr	r3, [pc, #336]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 800225a:	2200      	movs	r2, #0
 800225c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim2_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 800225e:	4b53      	ldr	r3, [pc, #332]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002260:	2200      	movs	r2, #0
 8002262:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim2_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002264:	4b51      	ldr	r3, [pc, #324]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002266:	2200      	movs	r2, #0
 8002268:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 800226a:	4850      	ldr	r0, [pc, #320]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 800226c:	f002 f86e 	bl	800434c <HAL_DMA_Init>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <HAL_TIM_PWM_MspInit+0x10a>
    {
      Error_Handler();
 8002276:	f7ff f870 	bl	800135a <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a4b      	ldr	r2, [pc, #300]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 800227e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002280:	4a4a      	ldr	r2, [pc, #296]	@ (80023ac <HAL_TIM_PWM_MspInit+0x23c>)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002286:	e086      	b.n	8002396 <HAL_TIM_PWM_MspInit+0x226>
  else if(tim_pwmHandle->Instance==TIM5)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a49      	ldr	r2, [pc, #292]	@ (80023b4 <HAL_TIM_PWM_MspInit+0x244>)
 800228e:	4293      	cmp	r3, r2
 8002290:	f040 8081 	bne.w	8002396 <HAL_TIM_PWM_MspInit+0x226>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002294:	4b42      	ldr	r3, [pc, #264]	@ (80023a0 <HAL_TIM_PWM_MspInit+0x230>)
 8002296:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800229a:	4a41      	ldr	r2, [pc, #260]	@ (80023a0 <HAL_TIM_PWM_MspInit+0x230>)
 800229c:	f043 0308 	orr.w	r3, r3, #8
 80022a0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80022a4:	4b3e      	ldr	r3, [pc, #248]	@ (80023a0 <HAL_TIM_PWM_MspInit+0x230>)
 80022a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	60bb      	str	r3, [r7, #8]
 80022b0:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream3;
 80022b2:	4b41      	ldr	r3, [pc, #260]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022b4:	4a41      	ldr	r2, [pc, #260]	@ (80023bc <HAL_TIM_PWM_MspInit+0x24c>)
 80022b6:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 80022b8:	4b3f      	ldr	r3, [pc, #252]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022ba:	223a      	movs	r2, #58	@ 0x3a
 80022bc:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022be:	4b3e      	ldr	r3, [pc, #248]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022c0:	2240      	movs	r2, #64	@ 0x40
 80022c2:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c4:	4b3c      	ldr	r3, [pc, #240]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 80022ca:	4b3b      	ldr	r3, [pc, #236]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022d0:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022d2:	4b39      	ldr	r3, [pc, #228]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80022d8:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80022da:	4b37      	ldr	r3, [pc, #220]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022dc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80022e0:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 80022e2:	4b35      	ldr	r3, [pc, #212]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 80022e8:	4b33      	ldr	r3, [pc, #204]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022ea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022ee:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80022f0:	4b31      	ldr	r3, [pc, #196]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022f2:	2204      	movs	r2, #4
 80022f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80022f6:	4b30      	ldr	r3, [pc, #192]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4.Init.MemBurst = DMA_MBURST_SINGLE;
 80022fc:	4b2e      	ldr	r3, [pc, #184]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 80022fe:	2200      	movs	r2, #0
 8002300:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002302:	4b2d      	ldr	r3, [pc, #180]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 8002304:	2200      	movs	r2, #0
 8002306:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 8002308:	482b      	ldr	r0, [pc, #172]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 800230a:	f002 f81f 	bl	800434c <HAL_DMA_Init>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <HAL_TIM_PWM_MspInit+0x1a8>
      Error_Handler();
 8002314:	f7ff f821 	bl	800135a <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a27      	ldr	r2, [pc, #156]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 800231c:	631a      	str	r2, [r3, #48]	@ 0x30
 800231e:	4a26      	ldr	r2, [pc, #152]	@ (80023b8 <HAL_TIM_PWM_MspInit+0x248>)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 8002324:	4b26      	ldr	r3, [pc, #152]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002326:	4a27      	ldr	r2, [pc, #156]	@ (80023c4 <HAL_TIM_PWM_MspInit+0x254>)
 8002328:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Request = DMA_REQUEST_TIM5_CH2;
 800232a:	4b25      	ldr	r3, [pc, #148]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 800232c:	2238      	movs	r2, #56	@ 0x38
 800232e:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002330:	4b23      	ldr	r3, [pc, #140]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002332:	2240      	movs	r2, #64	@ 0x40
 8002334:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002336:	4b22      	ldr	r3, [pc, #136]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002338:	2200      	movs	r2, #0
 800233a:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800233c:	4b20      	ldr	r3, [pc, #128]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 800233e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002342:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002344:	4b1e      	ldr	r3, [pc, #120]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002346:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800234a:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800234c:	4b1c      	ldr	r3, [pc, #112]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 800234e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002352:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 8002354:	4b1a      	ldr	r3, [pc, #104]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002356:	2200      	movs	r2, #0
 8002358:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 800235a:	4b19      	ldr	r3, [pc, #100]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 800235c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002360:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002362:	4b17      	ldr	r3, [pc, #92]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002364:	2204      	movs	r2, #4
 8002366:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch2.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8002368:	4b15      	ldr	r3, [pc, #84]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 800236a:	2200      	movs	r2, #0
 800236c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch2.Init.MemBurst = DMA_MBURST_SINGLE;
 800236e:	4b14      	ldr	r3, [pc, #80]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002370:	2200      	movs	r2, #0
 8002372:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch2.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002374:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002376:	2200      	movs	r2, #0
 8002378:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 800237a:	4811      	ldr	r0, [pc, #68]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 800237c:	f001 ffe6 	bl	800434c <HAL_DMA_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <HAL_TIM_PWM_MspInit+0x21a>
      Error_Handler();
 8002386:	f7fe ffe8 	bl	800135a <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a0c      	ldr	r2, [pc, #48]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 800238e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002390:	4a0b      	ldr	r2, [pc, #44]	@ (80023c0 <HAL_TIM_PWM_MspInit+0x250>)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	58024400 	.word	0x58024400
 80023a4:	240007c4 	.word	0x240007c4
 80023a8:	40020088 	.word	0x40020088
 80023ac:	2400083c 	.word	0x2400083c
 80023b0:	40020028 	.word	0x40020028
 80023b4:	40000c00 	.word	0x40000c00
 80023b8:	240008b4 	.word	0x240008b4
 80023bc:	40020058 	.word	0x40020058
 80023c0:	2400092c 	.word	0x2400092c
 80023c4:	40020070 	.word	0x40020070

080023c8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM15)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002410 <HAL_TIM_Base_MspInit+0x48>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d116      	bne.n	8002408 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80023da:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <HAL_TIM_Base_MspInit+0x4c>)
 80023dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002414 <HAL_TIM_Base_MspInit+0x4c>)
 80023e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80023ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002414 <HAL_TIM_Base_MspInit+0x4c>)
 80023ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	68fb      	ldr	r3, [r7, #12]

    /* TIM15 interrupt Init */
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 80023f8:	2200      	movs	r2, #0
 80023fa:	2100      	movs	r1, #0
 80023fc:	2074      	movs	r0, #116	@ 0x74
 80023fe:	f001 ff5c 	bl	80042ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8002402:	2074      	movs	r0, #116	@ 0x74
 8002404:	f001 ff73 	bl	80042ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8002408:	bf00      	nop
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40014000 	.word	0x40014000
 8002414:	58024400 	.word	0x58024400

08002418 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b08a      	sub	sp, #40	@ 0x28
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002438:	d11f      	bne.n	800247a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800243a:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <HAL_TIM_MspPostInit+0xb4>)
 800243c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002440:	4a22      	ldr	r2, [pc, #136]	@ (80024cc <HAL_TIM_MspPostInit+0xb4>)
 8002442:	f043 0301 	orr.w	r3, r3, #1
 8002446:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800244a:	4b20      	ldr	r3, [pc, #128]	@ (80024cc <HAL_TIM_MspPostInit+0xb4>)
 800244c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = M3_Pin|M2_Pin;
 8002458:	2305      	movs	r3, #5
 800245a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245c:	2302      	movs	r3, #2
 800245e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2300      	movs	r3, #0
 8002466:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002468:	2301      	movs	r3, #1
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800246c:	f107 0314 	add.w	r3, r7, #20
 8002470:	4619      	mov	r1, r3
 8002472:	4817      	ldr	r0, [pc, #92]	@ (80024d0 <HAL_TIM_MspPostInit+0xb8>)
 8002474:	f004 f8b2 	bl	80065dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002478:	e023      	b.n	80024c2 <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM5)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a15      	ldr	r2, [pc, #84]	@ (80024d4 <HAL_TIM_MspPostInit+0xbc>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d11e      	bne.n	80024c2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002484:	4b11      	ldr	r3, [pc, #68]	@ (80024cc <HAL_TIM_MspPostInit+0xb4>)
 8002486:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800248a:	4a10      	ldr	r2, [pc, #64]	@ (80024cc <HAL_TIM_MspPostInit+0xb4>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002494:	4b0d      	ldr	r3, [pc, #52]	@ (80024cc <HAL_TIM_MspPostInit+0xb4>)
 8002496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = M4_Pin|M1_Pin;
 80024a2:	230a      	movs	r3, #10
 80024a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a6:	2302      	movs	r3, #2
 80024a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024aa:	2300      	movs	r3, #0
 80024ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ae:	2300      	movs	r3, #0
 80024b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80024b2:	2302      	movs	r3, #2
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b6:	f107 0314 	add.w	r3, r7, #20
 80024ba:	4619      	mov	r1, r3
 80024bc:	4804      	ldr	r0, [pc, #16]	@ (80024d0 <HAL_TIM_MspPostInit+0xb8>)
 80024be:	f004 f88d 	bl	80065dc <HAL_GPIO_Init>
}
 80024c2:	bf00      	nop
 80024c4:	3728      	adds	r7, #40	@ 0x28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	58024400 	.word	0x58024400
 80024d0:	58020000 	.word	0x58020000
 80024d4:	40000c00 	.word	0x40000c00

080024d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80024d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002510 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80024dc:	f7fe f8d0 	bl	8000680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80024e0:	480c      	ldr	r0, [pc, #48]	@ (8002514 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024e8:	e002      	b.n	80024f0 <LoopCopyDataInit>

080024ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ee:	3304      	adds	r3, #4

080024f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024f4:	d3f9      	bcc.n	80024ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024f6:	4a0a      	ldr	r2, [pc, #40]	@ (8002520 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024f8:	4c0a      	ldr	r4, [pc, #40]	@ (8002524 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024fc:	e001      	b.n	8002502 <LoopFillZerobss>

080024fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002500:	3204      	adds	r2, #4

08002502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002504:	d3fb      	bcc.n	80024fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002506:	f010 fc59 	bl	8012dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800250a:	f7fe fced 	bl	8000ee8 <main>
  bx  lr
 800250e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002510:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002514:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002518:	240002f4 	.word	0x240002f4
  ldr r2, =_sidata
 800251c:	08014f20 	.word	0x08014f20
  ldr r2, =_sbss
 8002520:	240002f4 	.word	0x240002f4
  ldr r4, =_ebss
 8002524:	24002778 	.word	0x24002778

08002528 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002528:	e7fe      	b.n	8002528 <ADC3_IRQHandler>
	...

0800252c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08c      	sub	sp, #48	@ 0x30
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002536:	2300      	movs	r3, #0
 8002538:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d009      	beq.n	8002554 <BSP_LED_Init+0x28>
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d006      	beq.n	8002554 <BSP_LED_Init+0x28>
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	2b02      	cmp	r3, #2
 800254a:	d003      	beq.n	8002554 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800254c:	f06f 0301 	mvn.w	r3, #1
 8002550:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002552:	e055      	b.n	8002600 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10f      	bne.n	800257a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800255a:	4b2c      	ldr	r3, [pc, #176]	@ (800260c <BSP_LED_Init+0xe0>)
 800255c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002560:	4a2a      	ldr	r2, [pc, #168]	@ (800260c <BSP_LED_Init+0xe0>)
 8002562:	f043 0302 	orr.w	r3, r3, #2
 8002566:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800256a:	4b28      	ldr	r3, [pc, #160]	@ (800260c <BSP_LED_Init+0xe0>)
 800256c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	e021      	b.n	80025be <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d10f      	bne.n	80025a0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8002580:	4b22      	ldr	r3, [pc, #136]	@ (800260c <BSP_LED_Init+0xe0>)
 8002582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002586:	4a21      	ldr	r2, [pc, #132]	@ (800260c <BSP_LED_Init+0xe0>)
 8002588:	f043 0310 	orr.w	r3, r3, #16
 800258c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002590:	4b1e      	ldr	r3, [pc, #120]	@ (800260c <BSP_LED_Init+0xe0>)
 8002592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002596:	f003 0310 	and.w	r3, r3, #16
 800259a:	613b      	str	r3, [r7, #16]
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	e00e      	b.n	80025be <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80025a0:	4b1a      	ldr	r3, [pc, #104]	@ (800260c <BSP_LED_Init+0xe0>)
 80025a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025a6:	4a19      	ldr	r2, [pc, #100]	@ (800260c <BSP_LED_Init+0xe0>)
 80025a8:	f043 0302 	orr.w	r3, r3, #2
 80025ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025b0:	4b16      	ldr	r3, [pc, #88]	@ (800260c <BSP_LED_Init+0xe0>)
 80025b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80025be:	79fb      	ldrb	r3, [r7, #7]
 80025c0:	4a13      	ldr	r2, [pc, #76]	@ (8002610 <BSP_LED_Init+0xe4>)
 80025c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025c6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80025c8:	2301      	movs	r3, #1
 80025ca:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d0:	2303      	movs	r3, #3
 80025d2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80025d4:	79fb      	ldrb	r3, [r7, #7]
 80025d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002614 <BSP_LED_Init+0xe8>)
 80025d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025dc:	f107 0218 	add.w	r2, r7, #24
 80025e0:	4611      	mov	r1, r2
 80025e2:	4618      	mov	r0, r3
 80025e4:	f003 fffa 	bl	80065dc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80025e8:	79fb      	ldrb	r3, [r7, #7]
 80025ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <BSP_LED_Init+0xe8>)
 80025ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	4a07      	ldr	r2, [pc, #28]	@ (8002610 <BSP_LED_Init+0xe4>)
 80025f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025f8:	2200      	movs	r2, #0
 80025fa:	4619      	mov	r1, r3
 80025fc:	f004 f99e 	bl	800693c <HAL_GPIO_WritePin>
  }

  return ret;
 8002600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8002602:	4618      	mov	r0, r3
 8002604:	3730      	adds	r7, #48	@ 0x30
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	58024400 	.word	0x58024400
 8002610:	08014b68 	.word	0x08014b68
 8002614:	24000018 	.word	0x24000018

08002618 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b088      	sub	sp, #32
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	460a      	mov	r2, r1
 8002622:	71fb      	strb	r3, [r7, #7]
 8002624:	4613      	mov	r3, r2
 8002626:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8002628:	4b2e      	ldr	r3, [pc, #184]	@ (80026e4 <BSP_PB_Init+0xcc>)
 800262a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800262e:	4a2d      	ldr	r2, [pc, #180]	@ (80026e4 <BSP_PB_Init+0xcc>)
 8002630:	f043 0304 	orr.w	r3, r3, #4
 8002634:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002638:	4b2a      	ldr	r3, [pc, #168]	@ (80026e4 <BSP_PB_Init+0xcc>)
 800263a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800263e:	f003 0304 	and.w	r3, r3, #4
 8002642:	60bb      	str	r3, [r7, #8]
 8002644:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8002646:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800264a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 800264c:	2302      	movs	r3, #2
 800264e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002650:	2302      	movs	r3, #2
 8002652:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8002654:	79bb      	ldrb	r3, [r7, #6]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d10c      	bne.n	8002674 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800265a:	2300      	movs	r3, #0
 800265c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	4a21      	ldr	r2, [pc, #132]	@ (80026e8 <BSP_PB_Init+0xd0>)
 8002662:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002666:	f107 020c 	add.w	r2, r7, #12
 800266a:	4611      	mov	r1, r2
 800266c:	4618      	mov	r0, r3
 800266e:	f003 ffb5 	bl	80065dc <HAL_GPIO_Init>
 8002672:	e031      	b.n	80026d8 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002674:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002678:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	4a1a      	ldr	r2, [pc, #104]	@ (80026e8 <BSP_PB_Init+0xd0>)
 800267e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002682:	f107 020c 	add.w	r2, r7, #12
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f003 ffa7 	bl	80065dc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	4a16      	ldr	r2, [pc, #88]	@ (80026ec <BSP_PB_Init+0xd4>)
 8002694:	441a      	add	r2, r3
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	4915      	ldr	r1, [pc, #84]	@ (80026f0 <BSP_PB_Init+0xd8>)
 800269a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800269e:	4619      	mov	r1, r3
 80026a0:	4610      	mov	r0, r2
 80026a2:	f003 ff4a 	bl	800653a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	00db      	lsls	r3, r3, #3
 80026aa:	4a10      	ldr	r2, [pc, #64]	@ (80026ec <BSP_PB_Init+0xd4>)
 80026ac:	1898      	adds	r0, r3, r2
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	4a10      	ldr	r2, [pc, #64]	@ (80026f4 <BSP_PB_Init+0xdc>)
 80026b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b6:	461a      	mov	r2, r3
 80026b8:	2100      	movs	r1, #0
 80026ba:	f003 ff1f 	bl	80064fc <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80026be:	2028      	movs	r0, #40	@ 0x28
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	4a0d      	ldr	r2, [pc, #52]	@ (80026f8 <BSP_PB_Init+0xe0>)
 80026c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c8:	2200      	movs	r2, #0
 80026ca:	4619      	mov	r1, r3
 80026cc:	f001 fdf5 	bl	80042ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80026d0:	2328      	movs	r3, #40	@ 0x28
 80026d2:	4618      	mov	r0, r3
 80026d4:	f001 fe0b 	bl	80042ee <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3720      	adds	r7, #32
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	58024400 	.word	0x58024400
 80026e8:	24000024 	.word	0x24000024
 80026ec:	240009a4 	.word	0x240009a4
 80026f0:	08014b70 	.word	0x08014b70
 80026f4:	24000028 	.word	0x24000028
 80026f8:	2400002c 	.word	0x2400002c

080026fc <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8002706:	79fb      	ldrb	r3, [r7, #7]
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	4a04      	ldr	r2, [pc, #16]	@ (800271c <BSP_PB_IRQHandler+0x20>)
 800270c:	4413      	add	r3, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f003 ff28 	bl	8006564 <HAL_EXTI_IRQHandler>
}
 8002714:	bf00      	nop
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	240009a4 	.word	0x240009a4

08002720 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800272a:	bf00      	nop
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
	...

08002738 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002744:	2300      	movs	r3, #0
 8002746:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800274e:	f06f 0301 	mvn.w	r3, #1
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	e018      	b.n	8002788 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002756:	79fb      	ldrb	r3, [r7, #7]
 8002758:	2294      	movs	r2, #148	@ 0x94
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	4a0d      	ldr	r2, [pc, #52]	@ (8002794 <BSP_COM_Init+0x5c>)
 8002760:	4413      	add	r3, r2
 8002762:	4618      	mov	r0, r3
 8002764:	f000 f86e 	bl	8002844 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	2294      	movs	r2, #148	@ 0x94
 800276c:	fb02 f303 	mul.w	r3, r2, r3
 8002770:	4a08      	ldr	r2, [pc, #32]	@ (8002794 <BSP_COM_Init+0x5c>)
 8002772:	4413      	add	r3, r2
 8002774:	6839      	ldr	r1, [r7, #0]
 8002776:	4618      	mov	r0, r3
 8002778:	f000 f80e 	bl	8002798 <MX_USART3_Init>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002782:	f06f 0303 	mvn.w	r3, #3
 8002786:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002788:	68fb      	ldr	r3, [r7, #12]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	240009ac 	.word	0x240009ac

08002798 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80027a2:	4b15      	ldr	r3, [pc, #84]	@ (80027f8 <MX_USART3_Init+0x60>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	220c      	movs	r2, #12
 80027b6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	895b      	ldrh	r3, [r3, #10]
 80027bc:	461a      	mov	r2, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	891b      	ldrh	r3, [r3, #8]
 80027ce:	461a      	mov	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	899b      	ldrh	r3, [r3, #12]
 80027d8:	461a      	mov	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80027e4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f00a fca8 	bl	800d13c <HAL_UART_Init>
 80027ec:	4603      	mov	r3, r0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	24000014 	.word	0x24000014

080027fc <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8002804:	4b09      	ldr	r3, [pc, #36]	@ (800282c <__io_putchar+0x30>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	461a      	mov	r2, r3
 800280a:	2394      	movs	r3, #148	@ 0x94
 800280c:	fb02 f303 	mul.w	r3, r2, r3
 8002810:	4a07      	ldr	r2, [pc, #28]	@ (8002830 <__io_putchar+0x34>)
 8002812:	1898      	adds	r0, r3, r2
 8002814:	1d39      	adds	r1, r7, #4
 8002816:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800281a:	2201      	movs	r2, #1
 800281c:	f00a fce8 	bl	800d1f0 <HAL_UART_Transmit>
  return ch;
 8002820:	687b      	ldr	r3, [r7, #4]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	24000a40 	.word	0x24000a40
 8002830:	240009ac 	.word	0x240009ac

08002834 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002838:	2000      	movs	r0, #0
 800283a:	f7ff ff71 	bl	8002720 <BSP_PB_Callback>
}
 800283e:	bf00      	nop
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b08a      	sub	sp, #40	@ 0x28
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800284c:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <COM1_MspInit+0xa8>)
 800284e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002852:	4a26      	ldr	r2, [pc, #152]	@ (80028ec <COM1_MspInit+0xa8>)
 8002854:	f043 0308 	orr.w	r3, r3, #8
 8002858:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800285c:	4b23      	ldr	r3, [pc, #140]	@ (80028ec <COM1_MspInit+0xa8>)
 800285e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	613b      	str	r3, [r7, #16]
 8002868:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800286a:	4b20      	ldr	r3, [pc, #128]	@ (80028ec <COM1_MspInit+0xa8>)
 800286c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002870:	4a1e      	ldr	r2, [pc, #120]	@ (80028ec <COM1_MspInit+0xa8>)
 8002872:	f043 0308 	orr.w	r3, r3, #8
 8002876:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800287a:	4b1c      	ldr	r3, [pc, #112]	@ (80028ec <COM1_MspInit+0xa8>)
 800287c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002888:	4b18      	ldr	r3, [pc, #96]	@ (80028ec <COM1_MspInit+0xa8>)
 800288a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800288e:	4a17      	ldr	r2, [pc, #92]	@ (80028ec <COM1_MspInit+0xa8>)
 8002890:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002894:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002898:	4b14      	ldr	r3, [pc, #80]	@ (80028ec <COM1_MspInit+0xa8>)
 800289a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800289e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028a2:	60bb      	str	r3, [r7, #8]
 80028a4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80028a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028aa:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80028ac:	2302      	movs	r3, #2
 80028ae:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80028b0:	2302      	movs	r3, #2
 80028b2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80028b4:	2301      	movs	r3, #1
 80028b6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80028b8:	2307      	movs	r3, #7
 80028ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80028bc:	f107 0314 	add.w	r3, r7, #20
 80028c0:	4619      	mov	r1, r3
 80028c2:	480b      	ldr	r0, [pc, #44]	@ (80028f0 <COM1_MspInit+0xac>)
 80028c4:	f003 fe8a 	bl	80065dc <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80028c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028cc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80028ce:	2302      	movs	r3, #2
 80028d0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80028d2:	2307      	movs	r3, #7
 80028d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80028d6:	f107 0314 	add.w	r3, r7, #20
 80028da:	4619      	mov	r1, r3
 80028dc:	4804      	ldr	r0, [pc, #16]	@ (80028f0 <COM1_MspInit+0xac>)
 80028de:	f003 fe7d 	bl	80065dc <HAL_GPIO_Init>
}
 80028e2:	bf00      	nop
 80028e4:	3728      	adds	r7, #40	@ 0x28
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	58024400 	.word	0x58024400
 80028f0:	58020c00 	.word	0x58020c00

080028f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028fa:	2003      	movs	r0, #3
 80028fc:	f001 fcd2 	bl	80042a4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002900:	f006 f996 	bl	8008c30 <HAL_RCC_GetSysClockFreq>
 8002904:	4602      	mov	r2, r0
 8002906:	4b15      	ldr	r3, [pc, #84]	@ (800295c <HAL_Init+0x68>)
 8002908:	699b      	ldr	r3, [r3, #24]
 800290a:	0a1b      	lsrs	r3, r3, #8
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	4913      	ldr	r1, [pc, #76]	@ (8002960 <HAL_Init+0x6c>)
 8002912:	5ccb      	ldrb	r3, [r1, r3]
 8002914:	f003 031f 	and.w	r3, r3, #31
 8002918:	fa22 f303 	lsr.w	r3, r2, r3
 800291c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800291e:	4b0f      	ldr	r3, [pc, #60]	@ (800295c <HAL_Init+0x68>)
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	4a0e      	ldr	r2, [pc, #56]	@ (8002960 <HAL_Init+0x6c>)
 8002928:	5cd3      	ldrb	r3, [r2, r3]
 800292a:	f003 031f 	and.w	r3, r3, #31
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	fa22 f303 	lsr.w	r3, r2, r3
 8002934:	4a0b      	ldr	r2, [pc, #44]	@ (8002964 <HAL_Init+0x70>)
 8002936:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002938:	4a0b      	ldr	r2, [pc, #44]	@ (8002968 <HAL_Init+0x74>)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800293e:	2000      	movs	r0, #0
 8002940:	f000 f814 	bl	800296c <HAL_InitTick>
 8002944:	4603      	mov	r3, r0
 8002946:	2b00      	cmp	r3, #0
 8002948:	d001      	beq.n	800294e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e002      	b.n	8002954 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800294e:	f7fe fd0b 	bl	8001368 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	58024400 	.word	0x58024400
 8002960:	08014b58 	.word	0x08014b58
 8002964:	24000004 	.word	0x24000004
 8002968:	24000000 	.word	0x24000000

0800296c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b082      	sub	sp, #8
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002974:	4b15      	ldr	r3, [pc, #84]	@ (80029cc <HAL_InitTick+0x60>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e021      	b.n	80029c4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002980:	4b13      	ldr	r3, [pc, #76]	@ (80029d0 <HAL_InitTick+0x64>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <HAL_InitTick+0x60>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	4619      	mov	r1, r3
 800298a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800298e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002992:	fbb2 f3f3 	udiv	r3, r2, r3
 8002996:	4618      	mov	r0, r3
 8002998:	f001 fcb7 	bl	800430a <HAL_SYSTICK_Config>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d001      	beq.n	80029a6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e00e      	b.n	80029c4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2b0f      	cmp	r3, #15
 80029aa:	d80a      	bhi.n	80029c2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029ac:	2200      	movs	r2, #0
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	f04f 30ff 	mov.w	r0, #4294967295
 80029b4:	f001 fc81 	bl	80042ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029b8:	4a06      	ldr	r2, [pc, #24]	@ (80029d4 <HAL_InitTick+0x68>)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029be:	2300      	movs	r3, #0
 80029c0:	e000      	b.n	80029c4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3708      	adds	r7, #8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	24000034 	.word	0x24000034
 80029d0:	24000000 	.word	0x24000000
 80029d4:	24000030 	.word	0x24000030

080029d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80029dc:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <HAL_IncTick+0x20>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	461a      	mov	r2, r3
 80029e2:	4b06      	ldr	r3, [pc, #24]	@ (80029fc <HAL_IncTick+0x24>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4413      	add	r3, r2
 80029e8:	4a04      	ldr	r2, [pc, #16]	@ (80029fc <HAL_IncTick+0x24>)
 80029ea:	6013      	str	r3, [r2, #0]
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	24000034 	.word	0x24000034
 80029fc:	24000a44 	.word	0x24000a44

08002a00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return uwTick;
 8002a04:	4b03      	ldr	r3, [pc, #12]	@ (8002a14 <HAL_GetTick+0x14>)
 8002a06:	681b      	ldr	r3, [r3, #0]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	24000a44 	.word	0x24000a44

08002a18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a20:	f7ff ffee 	bl	8002a00 <HAL_GetTick>
 8002a24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a30:	d005      	beq.n	8002a3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a32:	4b0a      	ldr	r3, [pc, #40]	@ (8002a5c <HAL_Delay+0x44>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	461a      	mov	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a3e:	bf00      	nop
 8002a40:	f7ff ffde 	bl	8002a00 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d8f7      	bhi.n	8002a40 <HAL_Delay+0x28>
  {
  }
}
 8002a50:	bf00      	nop
 8002a52:	bf00      	nop
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	24000034 	.word	0x24000034

08002a60 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002a64:	4b03      	ldr	r3, [pc, #12]	@ (8002a74 <HAL_GetREVID+0x14>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	0c1b      	lsrs	r3, r3, #16
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	5c001000 	.word	0x5c001000

08002a78 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	609a      	str	r2, [r3, #8]
}
 8002a92:	bf00      	nop
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
 8002aa6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	609a      	str	r2, [r3, #8]
}
 8002ab8:	bf00      	nop
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b087      	sub	sp, #28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
 8002aec:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	3360      	adds	r3, #96	@ 0x60
 8002af2:	461a      	mov	r2, r3
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	4413      	add	r3, r2
 8002afa:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	430b      	orrs	r3, r1
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002b14:	bf00      	nop
 8002b16:	371c      	adds	r7, #28
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	f003 031f 	and.w	r3, r3, #31
 8002b3a:	6879      	ldr	r1, [r7, #4]
 8002b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b40:	431a      	orrs	r2, r3
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	611a      	str	r2, [r3, #16]
}
 8002b46:	bf00      	nop
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002b52:	b480      	push	{r7}
 8002b54:	b087      	sub	sp, #28
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	60f8      	str	r0, [r7, #12]
 8002b5a:	60b9      	str	r1, [r7, #8]
 8002b5c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	3360      	adds	r3, #96	@ 0x60
 8002b62:	461a      	mov	r2, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	4413      	add	r3, r2
 8002b6a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	431a      	orrs	r2, r3
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	601a      	str	r2, [r3, #0]
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	371c      	adds	r7, #28
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e000      	b.n	8002ba2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b087      	sub	sp, #28
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	60f8      	str	r0, [r7, #12]
 8002bb6:	60b9      	str	r1, [r7, #8]
 8002bb8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	3330      	adds	r3, #48	@ 0x30
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	0a1b      	lsrs	r3, r3, #8
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	f003 030c 	and.w	r3, r3, #12
 8002bca:	4413      	add	r3, r2
 8002bcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	f003 031f 	and.w	r3, r3, #31
 8002bd8:	211f      	movs	r1, #31
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	43db      	mvns	r3, r3
 8002be0:	401a      	ands	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	0e9b      	lsrs	r3, r3, #26
 8002be6:	f003 011f 	and.w	r1, r3, #31
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	f003 031f 	and.w	r3, r3, #31
 8002bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf4:	431a      	orrs	r2, r3
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c06:	b480      	push	{r7}
 8002c08:	b087      	sub	sp, #28
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	60f8      	str	r0, [r7, #12]
 8002c0e:	60b9      	str	r1, [r7, #8]
 8002c10:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	3314      	adds	r3, #20
 8002c16:	461a      	mov	r2, r3
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	0e5b      	lsrs	r3, r3, #25
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	f003 0304 	and.w	r3, r3, #4
 8002c22:	4413      	add	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	0d1b      	lsrs	r3, r3, #20
 8002c2e:	f003 031f 	and.w	r3, r3, #31
 8002c32:	2107      	movs	r1, #7
 8002c34:	fa01 f303 	lsl.w	r3, r1, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	401a      	ands	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	0d1b      	lsrs	r3, r3, #20
 8002c40:	f003 031f 	and.w	r3, r3, #31
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c50:	bf00      	nop
 8002c52:	371c      	adds	r7, #28
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c74:	43db      	mvns	r3, r3
 8002c76:	401a      	ands	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f003 0318 	and.w	r3, r3, #24
 8002c7e:	4908      	ldr	r1, [pc, #32]	@ (8002ca0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002c80:	40d9      	lsrs	r1, r3
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	400b      	ands	r3, r1
 8002c86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002c92:	bf00      	nop
 8002c94:	3714      	adds	r7, #20
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	000fffff 	.word	0x000fffff

08002ca4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 031f 	and.w	r3, r3, #31
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	4b04      	ldr	r3, [pc, #16]	@ (8002cfc <LL_ADC_DisableDeepPowerDown+0x20>)
 8002cea:	4013      	ands	r3, r2
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	6093      	str	r3, [r2, #8]
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr
 8002cfc:	5fffffc0 	.word	0x5fffffc0

08002d00 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d14:	d101      	bne.n	8002d1a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d16:	2301      	movs	r3, #1
 8002d18:	e000      	b.n	8002d1c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	370c      	adds	r7, #12
 8002d20:	46bd      	mov	sp, r7
 8002d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d26:	4770      	bx	lr

08002d28 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	4b05      	ldr	r3, [pc, #20]	@ (8002d4c <LL_ADC_EnableInternalRegulator+0x24>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr
 8002d4c:	6fffffc0 	.word	0x6fffffc0

08002d50 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d64:	d101      	bne.n	8002d6a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d66:	2301      	movs	r3, #1
 8002d68:	e000      	b.n	8002d6c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	4b05      	ldr	r3, [pc, #20]	@ (8002d9c <LL_ADC_Enable+0x24>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	f043 0201 	orr.w	r2, r3, #1
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr
 8002d9c:	7fffffc0 	.word	0x7fffffc0

08002da0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f003 0301 	and.w	r3, r3, #1
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d101      	bne.n	8002db8 <LL_ADC_IsEnabled+0x18>
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <LL_ADC_IsEnabled+0x1a>
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
	...

08002dc8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	4b05      	ldr	r3, [pc, #20]	@ (8002dec <LL_ADC_REG_StartConversion+0x24>)
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	f043 0204 	orr.w	r2, r3, #4
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002de0:	bf00      	nop
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	7fffffc0 	.word	0x7fffffc0

08002df0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d101      	bne.n	8002e08 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e04:	2301      	movs	r3, #1
 8002e06:	e000      	b.n	8002e0a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	2b08      	cmp	r3, #8
 8002e28:	d101      	bne.n	8002e2e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e000      	b.n	8002e30 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e3c:	b590      	push	{r4, r7, lr}
 8002e3e:	b089      	sub	sp, #36	@ 0x24
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e44:	2300      	movs	r3, #0
 8002e46:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e18f      	b.n	8003176 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d109      	bne.n	8002e78 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f7fd fd1b 	bl	80008a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff ff3f 	bl	8002d00 <LL_ADC_IsDeepPowerDownEnabled>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d004      	beq.n	8002e92 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7ff ff25 	bl	8002cdc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff ff5a 	bl	8002d50 <LL_ADC_IsInternalRegulatorEnabled>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d114      	bne.n	8002ecc <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff ff3e 	bl	8002d28 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002eac:	4b87      	ldr	r3, [pc, #540]	@ (80030cc <HAL_ADC_Init+0x290>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	099b      	lsrs	r3, r3, #6
 8002eb2:	4a87      	ldr	r2, [pc, #540]	@ (80030d0 <HAL_ADC_Init+0x294>)
 8002eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb8:	099b      	lsrs	r3, r3, #6
 8002eba:	3301      	adds	r3, #1
 8002ebc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ebe:	e002      	b.n	8002ec6 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1f9      	bne.n	8002ec0 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff ff3d 	bl	8002d50 <LL_ADC_IsInternalRegulatorEnabled>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10d      	bne.n	8002ef8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ee0:	f043 0210 	orr.w	r2, r3, #16
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eec:	f043 0201 	orr.w	r2, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4618      	mov	r0, r3
 8002efe:	f7ff ff77 	bl	8002df0 <LL_ADC_REG_IsConversionOngoing>
 8002f02:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f08:	f003 0310 	and.w	r3, r3, #16
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f040 8129 	bne.w	8003164 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	f040 8125 	bne.w	8003164 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f1e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002f22:	f043 0202 	orr.w	r2, r3, #2
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff ff36 	bl	8002da0 <LL_ADC_IsEnabled>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d136      	bne.n	8002fa8 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a65      	ldr	r2, [pc, #404]	@ (80030d4 <HAL_ADC_Init+0x298>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d004      	beq.n	8002f4e <HAL_ADC_Init+0x112>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a63      	ldr	r2, [pc, #396]	@ (80030d8 <HAL_ADC_Init+0x29c>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d10e      	bne.n	8002f6c <HAL_ADC_Init+0x130>
 8002f4e:	4861      	ldr	r0, [pc, #388]	@ (80030d4 <HAL_ADC_Init+0x298>)
 8002f50:	f7ff ff26 	bl	8002da0 <LL_ADC_IsEnabled>
 8002f54:	4604      	mov	r4, r0
 8002f56:	4860      	ldr	r0, [pc, #384]	@ (80030d8 <HAL_ADC_Init+0x29c>)
 8002f58:	f7ff ff22 	bl	8002da0 <LL_ADC_IsEnabled>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	4323      	orrs	r3, r4
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	bf0c      	ite	eq
 8002f64:	2301      	moveq	r3, #1
 8002f66:	2300      	movne	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	e008      	b.n	8002f7e <HAL_ADC_Init+0x142>
 8002f6c:	485b      	ldr	r0, [pc, #364]	@ (80030dc <HAL_ADC_Init+0x2a0>)
 8002f6e:	f7ff ff17 	bl	8002da0 <LL_ADC_IsEnabled>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d012      	beq.n	8002fa8 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a53      	ldr	r2, [pc, #332]	@ (80030d4 <HAL_ADC_Init+0x298>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d004      	beq.n	8002f96 <HAL_ADC_Init+0x15a>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a51      	ldr	r2, [pc, #324]	@ (80030d8 <HAL_ADC_Init+0x29c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d101      	bne.n	8002f9a <HAL_ADC_Init+0x15e>
 8002f96:	4a52      	ldr	r2, [pc, #328]	@ (80030e0 <HAL_ADC_Init+0x2a4>)
 8002f98:	e000      	b.n	8002f9c <HAL_ADC_Init+0x160>
 8002f9a:	4a52      	ldr	r2, [pc, #328]	@ (80030e4 <HAL_ADC_Init+0x2a8>)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4610      	mov	r0, r2
 8002fa4:	f7ff fd68 	bl	8002a78 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002fa8:	f7ff fd5a 	bl	8002a60 <HAL_GetREVID>
 8002fac:	4603      	mov	r3, r0
 8002fae:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d914      	bls.n	8002fe0 <HAL_ADC_Init+0x1a4>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b10      	cmp	r3, #16
 8002fbc:	d110      	bne.n	8002fe0 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	7d5b      	ldrb	r3, [r3, #21]
 8002fc2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fc8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002fce:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	7f1b      	ldrb	r3, [r3, #28]
 8002fd4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002fd6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fd8:	f043 030c 	orr.w	r3, r3, #12
 8002fdc:	61bb      	str	r3, [r7, #24]
 8002fde:	e00d      	b.n	8002ffc <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	7d5b      	ldrb	r3, [r3, #21]
 8002fe4:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fea:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002ff0:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	7f1b      	ldrb	r3, [r3, #28]
 8002ff6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	7f1b      	ldrb	r3, [r3, #28]
 8003000:	2b01      	cmp	r3, #1
 8003002:	d106      	bne.n	8003012 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	3b01      	subs	r3, #1
 800300a:	045b      	lsls	r3, r3, #17
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4313      	orrs	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003016:	2b00      	cmp	r3, #0
 8003018:	d009      	beq.n	800302e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003026:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4313      	orrs	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68da      	ldr	r2, [r3, #12]
 8003034:	4b2c      	ldr	r3, [pc, #176]	@ (80030e8 <HAL_ADC_Init+0x2ac>)
 8003036:	4013      	ands	r3, r2
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	69b9      	ldr	r1, [r7, #24]
 800303e:	430b      	orrs	r3, r1
 8003040:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7ff fed2 	bl	8002df0 <LL_ADC_REG_IsConversionOngoing>
 800304c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f7ff fedf 	bl	8002e16 <LL_ADC_INJ_IsConversionOngoing>
 8003058:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d15f      	bne.n	8003120 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d15c      	bne.n	8003120 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	7d1b      	ldrb	r3, [r3, #20]
 800306a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8003070:	4313      	orrs	r3, r2
 8003072:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68da      	ldr	r2, [r3, #12]
 800307a:	4b1c      	ldr	r3, [pc, #112]	@ (80030ec <HAL_ADC_Init+0x2b0>)
 800307c:	4013      	ands	r3, r2
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	69b9      	ldr	r1, [r7, #24]
 8003084:	430b      	orrs	r3, r1
 8003086:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800308e:	2b01      	cmp	r3, #1
 8003090:	d130      	bne.n	80030f4 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003096:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	691a      	ldr	r2, [r3, #16]
 800309e:	4b14      	ldr	r3, [pc, #80]	@ (80030f0 <HAL_ADC_Init+0x2b4>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80030a6:	3a01      	subs	r2, #1
 80030a8:	0411      	lsls	r1, r2, #16
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80030b4:	4311      	orrs	r1, r2
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030ba:	430a      	orrs	r2, r1
 80030bc:	431a      	orrs	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 0201 	orr.w	r2, r2, #1
 80030c6:	611a      	str	r2, [r3, #16]
 80030c8:	e01c      	b.n	8003104 <HAL_ADC_Init+0x2c8>
 80030ca:	bf00      	nop
 80030cc:	24000000 	.word	0x24000000
 80030d0:	053e2d63 	.word	0x053e2d63
 80030d4:	40022000 	.word	0x40022000
 80030d8:	40022100 	.word	0x40022100
 80030dc:	58026000 	.word	0x58026000
 80030e0:	40022300 	.word	0x40022300
 80030e4:	58026300 	.word	0x58026300
 80030e8:	fff0c003 	.word	0xfff0c003
 80030ec:	ffffbffc 	.word	0xffffbffc
 80030f0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	691a      	ldr	r2, [r3, #16]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	430a      	orrs	r2, r1
 8003118:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f000 fde2 	bl	8003ce4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d10c      	bne.n	8003142 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312e:	f023 010f 	bic.w	r1, r3, #15
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	1e5a      	subs	r2, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003140:	e007      	b.n	8003152 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 020f 	bic.w	r2, r2, #15
 8003150:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003156:	f023 0303 	bic.w	r3, r3, #3
 800315a:	f043 0201 	orr.w	r2, r3, #1
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	655a      	str	r2, [r3, #84]	@ 0x54
 8003162:	e007      	b.n	8003174 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003168:	f043 0210 	orr.w	r2, r3, #16
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003174:	7ffb      	ldrb	r3, [r7, #31]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3724      	adds	r7, #36	@ 0x24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd90      	pop	{r4, r7, pc}
 800317e:	bf00      	nop

08003180 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b086      	sub	sp, #24
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a5c      	ldr	r2, [pc, #368]	@ (8003300 <HAL_ADC_Start+0x180>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d004      	beq.n	800319c <HAL_ADC_Start+0x1c>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a5b      	ldr	r2, [pc, #364]	@ (8003304 <HAL_ADC_Start+0x184>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d101      	bne.n	80031a0 <HAL_ADC_Start+0x20>
 800319c:	4b5a      	ldr	r3, [pc, #360]	@ (8003308 <HAL_ADC_Start+0x188>)
 800319e:	e000      	b.n	80031a2 <HAL_ADC_Start+0x22>
 80031a0:	4b5a      	ldr	r3, [pc, #360]	@ (800330c <HAL_ADC_Start+0x18c>)
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff fd7e 	bl	8002ca4 <LL_ADC_GetMultimode>
 80031a8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff fe1e 	bl	8002df0 <LL_ADC_REG_IsConversionOngoing>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f040 809a 	bne.w	80032f0 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d101      	bne.n	80031ca <HAL_ADC_Start+0x4a>
 80031c6:	2302      	movs	r3, #2
 80031c8:	e095      	b.n	80032f6 <HAL_ADC_Start+0x176>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2201      	movs	r2, #1
 80031ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 fcfc 	bl	8003bd0 <ADC_Enable>
 80031d8:	4603      	mov	r3, r0
 80031da:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80031dc:	7dfb      	ldrb	r3, [r7, #23]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f040 8081 	bne.w	80032e6 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031e8:	4b49      	ldr	r3, [pc, #292]	@ (8003310 <HAL_ADC_Start+0x190>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a42      	ldr	r2, [pc, #264]	@ (8003304 <HAL_ADC_Start+0x184>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d002      	beq.n	8003204 <HAL_ADC_Start+0x84>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	e000      	b.n	8003206 <HAL_ADC_Start+0x86>
 8003204:	4b3e      	ldr	r3, [pc, #248]	@ (8003300 <HAL_ADC_Start+0x180>)
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	4293      	cmp	r3, r2
 800320c:	d002      	beq.n	8003214 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d105      	bne.n	8003220 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003218:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003224:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800322c:	d106      	bne.n	800323c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003232:	f023 0206 	bic.w	r2, r3, #6
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	659a      	str	r2, [r3, #88]	@ 0x58
 800323a:	e002      	b.n	8003242 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	221c      	movs	r2, #28
 8003248:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a2b      	ldr	r2, [pc, #172]	@ (8003304 <HAL_ADC_Start+0x184>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d002      	beq.n	8003262 <HAL_ADC_Start+0xe2>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	e000      	b.n	8003264 <HAL_ADC_Start+0xe4>
 8003262:	4b27      	ldr	r3, [pc, #156]	@ (8003300 <HAL_ADC_Start+0x180>)
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	4293      	cmp	r3, r2
 800326a:	d008      	beq.n	800327e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d005      	beq.n	800327e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	2b05      	cmp	r3, #5
 8003276:	d002      	beq.n	800327e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	2b09      	cmp	r3, #9
 800327c:	d114      	bne.n	80032a8 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d007      	beq.n	800329c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003290:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003294:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7ff fd91 	bl	8002dc8 <LL_ADC_REG_StartConversion>
 80032a6:	e025      	b.n	80032f4 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ac:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a12      	ldr	r2, [pc, #72]	@ (8003304 <HAL_ADC_Start+0x184>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d002      	beq.n	80032c4 <HAL_ADC_Start+0x144>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	e000      	b.n	80032c6 <HAL_ADC_Start+0x146>
 80032c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003300 <HAL_ADC_Start+0x180>)
 80032c6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00f      	beq.n	80032f4 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032d8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80032dc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	655a      	str	r2, [r3, #84]	@ 0x54
 80032e4:	e006      	b.n	80032f4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80032ee:	e001      	b.n	80032f4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80032f0:	2302      	movs	r3, #2
 80032f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80032f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3718      	adds	r7, #24
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	bf00      	nop
 8003300:	40022000 	.word	0x40022000
 8003304:	40022100 	.word	0x40022100
 8003308:	40022300 	.word	0x40022300
 800330c:	58026300 	.word	0x58026300
 8003310:	fffff0fe 	.word	0xfffff0fe

08003314 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b088      	sub	sp, #32
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a72      	ldr	r2, [pc, #456]	@ (80034ec <HAL_ADC_PollForConversion+0x1d8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d004      	beq.n	8003332 <HAL_ADC_PollForConversion+0x1e>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a70      	ldr	r2, [pc, #448]	@ (80034f0 <HAL_ADC_PollForConversion+0x1dc>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d101      	bne.n	8003336 <HAL_ADC_PollForConversion+0x22>
 8003332:	4b70      	ldr	r3, [pc, #448]	@ (80034f4 <HAL_ADC_PollForConversion+0x1e0>)
 8003334:	e000      	b.n	8003338 <HAL_ADC_PollForConversion+0x24>
 8003336:	4b70      	ldr	r3, [pc, #448]	@ (80034f8 <HAL_ADC_PollForConversion+0x1e4>)
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fcb3 	bl	8002ca4 <LL_ADC_GetMultimode>
 800333e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	2b08      	cmp	r3, #8
 8003346:	d102      	bne.n	800334e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003348:	2308      	movs	r3, #8
 800334a:	61fb      	str	r3, [r7, #28]
 800334c:	e037      	b.n	80033be <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d005      	beq.n	8003360 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	2b05      	cmp	r3, #5
 8003358:	d002      	beq.n	8003360 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	2b09      	cmp	r3, #9
 800335e:	d111      	bne.n	8003384 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d007      	beq.n	800337e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003372:	f043 0220 	orr.w	r2, r3, #32
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e0b1      	b.n	80034e2 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800337e:	2304      	movs	r3, #4
 8003380:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8003382:	e01c      	b.n	80033be <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a58      	ldr	r2, [pc, #352]	@ (80034ec <HAL_ADC_PollForConversion+0x1d8>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d004      	beq.n	8003398 <HAL_ADC_PollForConversion+0x84>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a57      	ldr	r2, [pc, #348]	@ (80034f0 <HAL_ADC_PollForConversion+0x1dc>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d101      	bne.n	800339c <HAL_ADC_PollForConversion+0x88>
 8003398:	4b56      	ldr	r3, [pc, #344]	@ (80034f4 <HAL_ADC_PollForConversion+0x1e0>)
 800339a:	e000      	b.n	800339e <HAL_ADC_PollForConversion+0x8a>
 800339c:	4b56      	ldr	r3, [pc, #344]	@ (80034f8 <HAL_ADC_PollForConversion+0x1e4>)
 800339e:	4618      	mov	r0, r3
 80033a0:	f7ff fc8e 	bl	8002cc0 <LL_ADC_GetMultiDMATransfer>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d007      	beq.n	80033ba <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ae:	f043 0220 	orr.w	r2, r3, #32
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e093      	b.n	80034e2 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80033ba:	2304      	movs	r3, #4
 80033bc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80033be:	f7ff fb1f 	bl	8002a00 <HAL_GetTick>
 80033c2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80033c4:	e021      	b.n	800340a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033cc:	d01d      	beq.n	800340a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80033ce:	f7ff fb17 	bl	8002a00 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d302      	bcc.n	80033e4 <HAL_ADC_PollForConversion+0xd0>
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d112      	bne.n	800340a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	4013      	ands	r3, r2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d10b      	bne.n	800340a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f6:	f043 0204 	orr.w	r2, r3, #4
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e06b      	b.n	80034e2 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	4013      	ands	r3, r2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0d6      	beq.n	80033c6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800341c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4618      	mov	r0, r3
 800342a:	f7ff fbad 	bl	8002b88 <LL_ADC_REG_IsTriggerSourceSWStart>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01c      	beq.n	800346e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	7d5b      	ldrb	r3, [r3, #21]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d118      	bne.n	800346e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b08      	cmp	r3, #8
 8003448:	d111      	bne.n	800346e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800345a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d105      	bne.n	800346e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003466:	f043 0201 	orr.w	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a1f      	ldr	r2, [pc, #124]	@ (80034f0 <HAL_ADC_PollForConversion+0x1dc>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d002      	beq.n	800347e <HAL_ADC_PollForConversion+0x16a>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	e000      	b.n	8003480 <HAL_ADC_PollForConversion+0x16c>
 800347e:	4b1b      	ldr	r3, [pc, #108]	@ (80034ec <HAL_ADC_PollForConversion+0x1d8>)
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	4293      	cmp	r3, r2
 8003486:	d008      	beq.n	800349a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d005      	beq.n	800349a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	2b05      	cmp	r3, #5
 8003492:	d002      	beq.n	800349a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2b09      	cmp	r3, #9
 8003498:	d104      	bne.n	80034a4 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	61bb      	str	r3, [r7, #24]
 80034a2:	e00c      	b.n	80034be <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a11      	ldr	r2, [pc, #68]	@ (80034f0 <HAL_ADC_PollForConversion+0x1dc>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d002      	beq.n	80034b4 <HAL_ADC_PollForConversion+0x1a0>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	e000      	b.n	80034b6 <HAL_ADC_PollForConversion+0x1a2>
 80034b4:	4b0d      	ldr	r3, [pc, #52]	@ (80034ec <HAL_ADC_PollForConversion+0x1d8>)
 80034b6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d104      	bne.n	80034ce <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2208      	movs	r2, #8
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	e008      	b.n	80034e0 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d103      	bne.n	80034e0 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	220c      	movs	r2, #12
 80034de:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3720      	adds	r7, #32
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	40022000 	.word	0x40022000
 80034f0:	40022100 	.word	0x40022100
 80034f4:	40022300 	.word	0x40022300
 80034f8:	58026300 	.word	0x58026300

080034fc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800350a:	4618      	mov	r0, r3
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr
	...

08003518 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003518:	b590      	push	{r4, r7, lr}
 800351a:	b0a1      	sub	sp, #132	@ 0x84
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003528:	2300      	movs	r3, #0
 800352a:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	4a65      	ldr	r2, [pc, #404]	@ (80036c8 <HAL_ADC_ConfigChannel+0x1b0>)
 8003532:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800353a:	2b01      	cmp	r3, #1
 800353c:	d101      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x2a>
 800353e:	2302      	movs	r3, #2
 8003540:	e32e      	b.n	8003ba0 <HAL_ADC_ConfigChannel+0x688>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff fc4e 	bl	8002df0 <LL_ADC_REG_IsConversionOngoing>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	f040 8313 	bne.w	8003b82 <HAL_ADC_ConfigChannel+0x66a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	db2c      	blt.n	80035be <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800356c:	2b00      	cmp	r3, #0
 800356e:	d108      	bne.n	8003582 <HAL_ADC_ConfigChannel+0x6a>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	0e9b      	lsrs	r3, r3, #26
 8003576:	f003 031f 	and.w	r3, r3, #31
 800357a:	2201      	movs	r2, #1
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	e016      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x98>
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	667b      	str	r3, [r7, #100]	@ 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800358a:	fa93 f3a3 	rbit	r3, r3
 800358e:	663b      	str	r3, [r7, #96]	@ 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003590:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003592:	66bb      	str	r3, [r7, #104]	@ 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003594:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_ADC_ConfigChannel+0x86>
  {
    return 32U;
 800359a:	2320      	movs	r3, #32
 800359c:	e003      	b.n	80035a6 <HAL_ADC_ConfigChannel+0x8e>
  }
  return __builtin_clz(value);
 800359e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80035a0:	fab3 f383 	clz	r3, r3
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f003 031f 	and.w	r3, r3, #31
 80035aa:	2201      	movs	r2, #1
 80035ac:	fa02 f303 	lsl.w	r3, r2, r3
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6812      	ldr	r2, [r2, #0]
 80035b4:	69d1      	ldr	r1, [r2, #28]
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	6812      	ldr	r2, [r2, #0]
 80035ba:	430b      	orrs	r3, r1
 80035bc:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6818      	ldr	r0, [r3, #0]
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	6859      	ldr	r1, [r3, #4]
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	f7ff faef 	bl	8002bae <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff fc0b 	bl	8002df0 <LL_ADC_REG_IsConversionOngoing>
 80035da:	67b8      	str	r0, [r7, #120]	@ 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff fc18 	bl	8002e16 <LL_ADC_INJ_IsConversionOngoing>
 80035e6:	6778      	str	r0, [r7, #116]	@ 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f040 80b8 	bne.w	8003760 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f040 80b4 	bne.w	8003760 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6818      	ldr	r0, [r3, #0]
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	6819      	ldr	r1, [r3, #0]
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	461a      	mov	r2, r3
 8003606:	f7ff fafe 	bl	8002c06 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800360a:	4b30      	ldr	r3, [pc, #192]	@ (80036cc <HAL_ADC_ConfigChannel+0x1b4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003612:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003616:	d10b      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x118>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	695a      	ldr	r2, [r3, #20]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	089b      	lsrs	r3, r3, #2
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	e01d      	b.n	800366c <HAL_ADC_ConfigChannel+0x154>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f003 0310 	and.w	r3, r3, #16
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10b      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x13e>
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	695a      	ldr	r2, [r3, #20]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	089b      	lsrs	r3, r3, #2
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	e00a      	b.n	800366c <HAL_ADC_ConfigChannel+0x154>
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	695a      	ldr	r2, [r3, #20]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	089b      	lsrs	r3, r3, #2
 8003662:	f003 0304 	and.w	r3, r3, #4
 8003666:	005b      	lsls	r3, r3, #1
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	673b      	str	r3, [r7, #112]	@ 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	2b04      	cmp	r3, #4
 8003674:	d02c      	beq.n	80036d0 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	6919      	ldr	r1, [r3, #16]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003684:	f7ff fa2c 	bl	8002ae0 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6818      	ldr	r0, [r3, #0]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	6919      	ldr	r1, [r3, #16]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	7e5b      	ldrb	r3, [r3, #25]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d102      	bne.n	800369e <HAL_ADC_ConfigChannel+0x186>
 8003698:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800369c:	e000      	b.n	80036a0 <HAL_ADC_ConfigChannel+0x188>
 800369e:	2300      	movs	r3, #0
 80036a0:	461a      	mov	r2, r3
 80036a2:	f7ff fa56 	bl	8002b52 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6818      	ldr	r0, [r3, #0]
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	6919      	ldr	r1, [r3, #16]
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	7e1b      	ldrb	r3, [r3, #24]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d102      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x1a4>
 80036b6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80036ba:	e000      	b.n	80036be <HAL_ADC_ConfigChannel+0x1a6>
 80036bc:	2300      	movs	r3, #0
 80036be:	461a      	mov	r2, r3
 80036c0:	f7ff fa2e 	bl	8002b20 <LL_ADC_SetDataRightShift>
 80036c4:	e04c      	b.n	8003760 <HAL_ADC_ConfigChannel+0x248>
 80036c6:	bf00      	nop
 80036c8:	47ff0000 	.word	0x47ff0000
 80036cc:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	069b      	lsls	r3, r3, #26
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d107      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80036f2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	069b      	lsls	r3, r3, #26
 8003704:	429a      	cmp	r2, r3
 8003706:	d107      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003716:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800371e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	069b      	lsls	r3, r3, #26
 8003728:	429a      	cmp	r2, r3
 800372a:	d107      	bne.n	800373c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800373a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003742:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	069b      	lsls	r3, r3, #26
 800374c:	429a      	cmp	r2, r3
 800374e:	d107      	bne.n	8003760 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800375e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4618      	mov	r0, r3
 8003766:	f7ff fb1b 	bl	8002da0 <LL_ADC_IsEnabled>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	f040 8211 	bne.w	8003b94 <HAL_ADC_ConfigChannel+0x67c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6818      	ldr	r0, [r3, #0]
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	6819      	ldr	r1, [r3, #0]
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	461a      	mov	r2, r3
 8003780:	f7ff fa6c 	bl	8002c5c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	4aa1      	ldr	r2, [pc, #644]	@ (8003a10 <HAL_ADC_ConfigChannel+0x4f8>)
 800378a:	4293      	cmp	r3, r2
 800378c:	f040 812e 	bne.w	80039ec <HAL_ADC_ConfigChannel+0x4d4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10b      	bne.n	80037b8 <HAL_ADC_ConfigChannel+0x2a0>
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	0e9b      	lsrs	r3, r3, #26
 80037a6:	3301      	adds	r3, #1
 80037a8:	f003 031f 	and.w	r3, r3, #31
 80037ac:	2b09      	cmp	r3, #9
 80037ae:	bf94      	ite	ls
 80037b0:	2301      	movls	r3, #1
 80037b2:	2300      	movhi	r3, #0
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	e019      	b.n	80037ec <HAL_ADC_ConfigChannel+0x2d4>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80037c0:	fa93 f3a3 	rbit	r3, r3
 80037c4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80037c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80037ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d101      	bne.n	80037d4 <HAL_ADC_ConfigChannel+0x2bc>
    return 32U;
 80037d0:	2320      	movs	r3, #32
 80037d2:	e003      	b.n	80037dc <HAL_ADC_ConfigChannel+0x2c4>
  return __builtin_clz(value);
 80037d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037d6:	fab3 f383 	clz	r3, r3
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	3301      	adds	r3, #1
 80037de:	f003 031f 	and.w	r3, r3, #31
 80037e2:	2b09      	cmp	r3, #9
 80037e4:	bf94      	ite	ls
 80037e6:	2301      	movls	r3, #1
 80037e8:	2300      	movhi	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d079      	beq.n	80038e4 <HAL_ADC_ConfigChannel+0x3cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d107      	bne.n	800380c <HAL_ADC_ConfigChannel+0x2f4>
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	0e9b      	lsrs	r3, r3, #26
 8003802:	3301      	adds	r3, #1
 8003804:	069b      	lsls	r3, r3, #26
 8003806:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800380a:	e015      	b.n	8003838 <HAL_ADC_ConfigChannel+0x320>
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003812:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003814:	fa93 f3a3 	rbit	r3, r3
 8003818:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800381a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800381c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800381e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x310>
    return 32U;
 8003824:	2320      	movs	r3, #32
 8003826:	e003      	b.n	8003830 <HAL_ADC_ConfigChannel+0x318>
  return __builtin_clz(value);
 8003828:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800382a:	fab3 f383 	clz	r3, r3
 800382e:	b2db      	uxtb	r3, r3
 8003830:	3301      	adds	r3, #1
 8003832:	069b      	lsls	r3, r3, #26
 8003834:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003840:	2b00      	cmp	r3, #0
 8003842:	d109      	bne.n	8003858 <HAL_ADC_ConfigChannel+0x340>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	0e9b      	lsrs	r3, r3, #26
 800384a:	3301      	adds	r3, #1
 800384c:	f003 031f 	and.w	r3, r3, #31
 8003850:	2101      	movs	r1, #1
 8003852:	fa01 f303 	lsl.w	r3, r1, r3
 8003856:	e017      	b.n	8003888 <HAL_ADC_ConfigChannel+0x370>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003860:	fa93 f3a3 	rbit	r3, r3
 8003864:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003866:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003868:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800386a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800386c:	2b00      	cmp	r3, #0
 800386e:	d101      	bne.n	8003874 <HAL_ADC_ConfigChannel+0x35c>
    return 32U;
 8003870:	2320      	movs	r3, #32
 8003872:	e003      	b.n	800387c <HAL_ADC_ConfigChannel+0x364>
  return __builtin_clz(value);
 8003874:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003876:	fab3 f383 	clz	r3, r3
 800387a:	b2db      	uxtb	r3, r3
 800387c:	3301      	adds	r3, #1
 800387e:	f003 031f 	and.w	r3, r3, #31
 8003882:	2101      	movs	r1, #1
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	ea42 0103 	orr.w	r1, r2, r3
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10a      	bne.n	80038ae <HAL_ADC_ConfigChannel+0x396>
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	0e9b      	lsrs	r3, r3, #26
 800389e:	3301      	adds	r3, #1
 80038a0:	f003 021f 	and.w	r2, r3, #31
 80038a4:	4613      	mov	r3, r2
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	4413      	add	r3, r2
 80038aa:	051b      	lsls	r3, r3, #20
 80038ac:	e018      	b.n	80038e0 <HAL_ADC_ConfigChannel+0x3c8>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038b6:	fa93 f3a3 	rbit	r3, r3
 80038ba:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80038bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038be:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80038c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x3b2>
    return 32U;
 80038c6:	2320      	movs	r3, #32
 80038c8:	e003      	b.n	80038d2 <HAL_ADC_ConfigChannel+0x3ba>
  return __builtin_clz(value);
 80038ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038cc:	fab3 f383 	clz	r3, r3
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	3301      	adds	r3, #1
 80038d4:	f003 021f 	and.w	r2, r3, #31
 80038d8:	4613      	mov	r3, r2
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	4413      	add	r3, r2
 80038de:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80038e0:	430b      	orrs	r3, r1
 80038e2:	e07e      	b.n	80039e2 <HAL_ADC_ConfigChannel+0x4ca>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d107      	bne.n	8003900 <HAL_ADC_ConfigChannel+0x3e8>
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	0e9b      	lsrs	r3, r3, #26
 80038f6:	3301      	adds	r3, #1
 80038f8:	069b      	lsls	r3, r3, #26
 80038fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80038fe:	e015      	b.n	800392c <HAL_ADC_ConfigChannel+0x414>
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003908:	fa93 f3a3 	rbit	r3, r3
 800390c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_ADC_ConfigChannel+0x404>
    return 32U;
 8003918:	2320      	movs	r3, #32
 800391a:	e003      	b.n	8003924 <HAL_ADC_ConfigChannel+0x40c>
  return __builtin_clz(value);
 800391c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391e:	fab3 f383 	clz	r3, r3
 8003922:	b2db      	uxtb	r3, r3
 8003924:	3301      	adds	r3, #1
 8003926:	069b      	lsls	r3, r3, #26
 8003928:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003934:	2b00      	cmp	r3, #0
 8003936:	d109      	bne.n	800394c <HAL_ADC_ConfigChannel+0x434>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	0e9b      	lsrs	r3, r3, #26
 800393e:	3301      	adds	r3, #1
 8003940:	f003 031f 	and.w	r3, r3, #31
 8003944:	2101      	movs	r1, #1
 8003946:	fa01 f303 	lsl.w	r3, r1, r3
 800394a:	e017      	b.n	800397c <HAL_ADC_ConfigChannel+0x464>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	fa93 f3a3 	rbit	r3, r3
 8003958:	61bb      	str	r3, [r7, #24]
  return result;
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800395e:	6a3b      	ldr	r3, [r7, #32]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d101      	bne.n	8003968 <HAL_ADC_ConfigChannel+0x450>
    return 32U;
 8003964:	2320      	movs	r3, #32
 8003966:	e003      	b.n	8003970 <HAL_ADC_ConfigChannel+0x458>
  return __builtin_clz(value);
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	fab3 f383 	clz	r3, r3
 800396e:	b2db      	uxtb	r3, r3
 8003970:	3301      	adds	r3, #1
 8003972:	f003 031f 	and.w	r3, r3, #31
 8003976:	2101      	movs	r1, #1
 8003978:	fa01 f303 	lsl.w	r3, r1, r3
 800397c:	ea42 0103 	orr.w	r1, r2, r3
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10d      	bne.n	80039a8 <HAL_ADC_ConfigChannel+0x490>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	0e9b      	lsrs	r3, r3, #26
 8003992:	3301      	adds	r3, #1
 8003994:	f003 021f 	and.w	r2, r3, #31
 8003998:	4613      	mov	r3, r2
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	4413      	add	r3, r2
 800399e:	3b1e      	subs	r3, #30
 80039a0:	051b      	lsls	r3, r3, #20
 80039a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80039a6:	e01b      	b.n	80039e0 <HAL_ADC_ConfigChannel+0x4c8>
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	fa93 f3a3 	rbit	r3, r3
 80039b4:	60fb      	str	r3, [r7, #12]
  return result;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <HAL_ADC_ConfigChannel+0x4ac>
    return 32U;
 80039c0:	2320      	movs	r3, #32
 80039c2:	e003      	b.n	80039cc <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	fab3 f383 	clz	r3, r3
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	3301      	adds	r3, #1
 80039ce:	f003 021f 	and.w	r2, r3, #31
 80039d2:	4613      	mov	r3, r2
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	4413      	add	r3, r2
 80039d8:	3b1e      	subs	r3, #30
 80039da:	051b      	lsls	r3, r3, #20
 80039dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80039e0:	430b      	orrs	r3, r1
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	6892      	ldr	r2, [r2, #8]
 80039e6:	4619      	mov	r1, r3
 80039e8:	f7ff f90d 	bl	8002c06 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f280 80cf 	bge.w	8003b94 <HAL_ADC_ConfigChannel+0x67c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a06      	ldr	r2, [pc, #24]	@ (8003a14 <HAL_ADC_ConfigChannel+0x4fc>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d004      	beq.n	8003a0a <HAL_ADC_ConfigChannel+0x4f2>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a04      	ldr	r2, [pc, #16]	@ (8003a18 <HAL_ADC_ConfigChannel+0x500>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d10a      	bne.n	8003a20 <HAL_ADC_ConfigChannel+0x508>
 8003a0a:	4b04      	ldr	r3, [pc, #16]	@ (8003a1c <HAL_ADC_ConfigChannel+0x504>)
 8003a0c:	e009      	b.n	8003a22 <HAL_ADC_ConfigChannel+0x50a>
 8003a0e:	bf00      	nop
 8003a10:	47ff0000 	.word	0x47ff0000
 8003a14:	40022000 	.word	0x40022000
 8003a18:	40022100 	.word	0x40022100
 8003a1c:	40022300 	.word	0x40022300
 8003a20:	4b61      	ldr	r3, [pc, #388]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x690>)
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff f84e 	bl	8002ac4 <LL_ADC_GetCommonPathInternalCh>
 8003a28:	66f8      	str	r0, [r7, #108]	@ 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a5f      	ldr	r2, [pc, #380]	@ (8003bac <HAL_ADC_ConfigChannel+0x694>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d004      	beq.n	8003a3e <HAL_ADC_ConfigChannel+0x526>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a5d      	ldr	r2, [pc, #372]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x698>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d10e      	bne.n	8003a5c <HAL_ADC_ConfigChannel+0x544>
 8003a3e:	485b      	ldr	r0, [pc, #364]	@ (8003bac <HAL_ADC_ConfigChannel+0x694>)
 8003a40:	f7ff f9ae 	bl	8002da0 <LL_ADC_IsEnabled>
 8003a44:	4604      	mov	r4, r0
 8003a46:	485a      	ldr	r0, [pc, #360]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x698>)
 8003a48:	f7ff f9aa 	bl	8002da0 <LL_ADC_IsEnabled>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	4323      	orrs	r3, r4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	bf0c      	ite	eq
 8003a54:	2301      	moveq	r3, #1
 8003a56:	2300      	movne	r3, #0
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	e008      	b.n	8003a6e <HAL_ADC_ConfigChannel+0x556>
 8003a5c:	4855      	ldr	r0, [pc, #340]	@ (8003bb4 <HAL_ADC_ConfigChannel+0x69c>)
 8003a5e:	f7ff f99f 	bl	8002da0 <LL_ADC_IsEnabled>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bf0c      	ite	eq
 8003a68:	2301      	moveq	r3, #1
 8003a6a:	2300      	movne	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d07d      	beq.n	8003b6e <HAL_ADC_ConfigChannel+0x656>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a50      	ldr	r2, [pc, #320]	@ (8003bb8 <HAL_ADC_ConfigChannel+0x6a0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d130      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x5c6>
 8003a7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d12b      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x5c6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a4a      	ldr	r2, [pc, #296]	@ (8003bb4 <HAL_ADC_ConfigChannel+0x69c>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	f040 8081 	bne.w	8003b94 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a45      	ldr	r2, [pc, #276]	@ (8003bac <HAL_ADC_ConfigChannel+0x694>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d004      	beq.n	8003aa6 <HAL_ADC_ConfigChannel+0x58e>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a43      	ldr	r2, [pc, #268]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x698>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d101      	bne.n	8003aaa <HAL_ADC_ConfigChannel+0x592>
 8003aa6:	4a45      	ldr	r2, [pc, #276]	@ (8003bbc <HAL_ADC_ConfigChannel+0x6a4>)
 8003aa8:	e000      	b.n	8003aac <HAL_ADC_ConfigChannel+0x594>
 8003aaa:	4a3f      	ldr	r2, [pc, #252]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x690>)
 8003aac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003aae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	f7fe fff2 	bl	8002a9e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003aba:	4b41      	ldr	r3, [pc, #260]	@ (8003bc0 <HAL_ADC_ConfigChannel+0x6a8>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	099b      	lsrs	r3, r3, #6
 8003ac0:	4a40      	ldr	r2, [pc, #256]	@ (8003bc4 <HAL_ADC_ConfigChannel+0x6ac>)
 8003ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac6:	099b      	lsrs	r3, r3, #6
 8003ac8:	3301      	adds	r3, #1
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003ace:	e002      	b.n	8003ad6 <HAL_ADC_ConfigChannel+0x5be>
              {
                wait_loop_index--;
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1f9      	bne.n	8003ad0 <HAL_ADC_ConfigChannel+0x5b8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003adc:	e05a      	b.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a39      	ldr	r2, [pc, #228]	@ (8003bc8 <HAL_ADC_ConfigChannel+0x6b0>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d11e      	bne.n	8003b26 <HAL_ADC_ConfigChannel+0x60e>
 8003ae8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003aea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d119      	bne.n	8003b26 <HAL_ADC_ConfigChannel+0x60e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a2f      	ldr	r2, [pc, #188]	@ (8003bb4 <HAL_ADC_ConfigChannel+0x69c>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d14b      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a2a      	ldr	r2, [pc, #168]	@ (8003bac <HAL_ADC_ConfigChannel+0x694>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d004      	beq.n	8003b10 <HAL_ADC_ConfigChannel+0x5f8>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a29      	ldr	r2, [pc, #164]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x698>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d101      	bne.n	8003b14 <HAL_ADC_ConfigChannel+0x5fc>
 8003b10:	4a2a      	ldr	r2, [pc, #168]	@ (8003bbc <HAL_ADC_ConfigChannel+0x6a4>)
 8003b12:	e000      	b.n	8003b16 <HAL_ADC_ConfigChannel+0x5fe>
 8003b14:	4a24      	ldr	r2, [pc, #144]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x690>)
 8003b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4610      	mov	r0, r2
 8003b20:	f7fe ffbd 	bl	8002a9e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b24:	e036      	b.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a28      	ldr	r2, [pc, #160]	@ (8003bcc <HAL_ADC_ConfigChannel+0x6b4>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d131      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
 8003b30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d12c      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb4 <HAL_ADC_ConfigChannel+0x69c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d127      	bne.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a18      	ldr	r2, [pc, #96]	@ (8003bac <HAL_ADC_ConfigChannel+0x694>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d004      	beq.n	8003b58 <HAL_ADC_ConfigChannel+0x640>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a17      	ldr	r2, [pc, #92]	@ (8003bb0 <HAL_ADC_ConfigChannel+0x698>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d101      	bne.n	8003b5c <HAL_ADC_ConfigChannel+0x644>
 8003b58:	4a18      	ldr	r2, [pc, #96]	@ (8003bbc <HAL_ADC_ConfigChannel+0x6a4>)
 8003b5a:	e000      	b.n	8003b5e <HAL_ADC_ConfigChannel+0x646>
 8003b5c:	4a12      	ldr	r2, [pc, #72]	@ (8003ba8 <HAL_ADC_ConfigChannel+0x690>)
 8003b5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b60:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b64:	4619      	mov	r1, r3
 8003b66:	4610      	mov	r0, r2
 8003b68:	f7fe ff99 	bl	8002a9e <LL_ADC_SetCommonPathInternalCh>
 8003b6c:	e012      	b.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b72:	f043 0220 	orr.w	r2, r3, #32
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003b80:	e008      	b.n	8003b94 <HAL_ADC_ConfigChannel+0x67c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b86:	f043 0220 	orr.w	r2, r3, #32
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003b9c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3784      	adds	r7, #132	@ 0x84
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd90      	pop	{r4, r7, pc}
 8003ba8:	58026300 	.word	0x58026300
 8003bac:	40022000 	.word	0x40022000
 8003bb0:	40022100 	.word	0x40022100
 8003bb4:	58026000 	.word	0x58026000
 8003bb8:	cb840000 	.word	0xcb840000
 8003bbc:	40022300 	.word	0x40022300
 8003bc0:	24000000 	.word	0x24000000
 8003bc4:	053e2d63 	.word	0x053e2d63
 8003bc8:	c7520000 	.word	0xc7520000
 8003bcc:	cfb80000 	.word	0xcfb80000

08003bd0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff f8df 	bl	8002da0 <LL_ADC_IsEnabled>
 8003be2:	4603      	mov	r3, r0
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d16e      	bne.n	8003cc6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689a      	ldr	r2, [r3, #8]
 8003bee:	4b38      	ldr	r3, [pc, #224]	@ (8003cd0 <ADC_Enable+0x100>)
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00d      	beq.n	8003c12 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfa:	f043 0210 	orr.w	r2, r3, #16
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c06:	f043 0201 	orr.w	r2, r3, #1
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e05a      	b.n	8003cc8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7ff f8ae 	bl	8002d78 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003c1c:	f7fe fef0 	bl	8002a00 <HAL_GetTick>
 8003c20:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a2b      	ldr	r2, [pc, #172]	@ (8003cd4 <ADC_Enable+0x104>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d004      	beq.n	8003c36 <ADC_Enable+0x66>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a29      	ldr	r2, [pc, #164]	@ (8003cd8 <ADC_Enable+0x108>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d101      	bne.n	8003c3a <ADC_Enable+0x6a>
 8003c36:	4b29      	ldr	r3, [pc, #164]	@ (8003cdc <ADC_Enable+0x10c>)
 8003c38:	e000      	b.n	8003c3c <ADC_Enable+0x6c>
 8003c3a:	4b29      	ldr	r3, [pc, #164]	@ (8003ce0 <ADC_Enable+0x110>)
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7ff f831 	bl	8002ca4 <LL_ADC_GetMultimode>
 8003c42:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a23      	ldr	r2, [pc, #140]	@ (8003cd8 <ADC_Enable+0x108>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d002      	beq.n	8003c54 <ADC_Enable+0x84>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	e000      	b.n	8003c56 <ADC_Enable+0x86>
 8003c54:	4b1f      	ldr	r3, [pc, #124]	@ (8003cd4 <ADC_Enable+0x104>)
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6812      	ldr	r2, [r2, #0]
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d02c      	beq.n	8003cb8 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d130      	bne.n	8003cc6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c64:	e028      	b.n	8003cb8 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff f898 	bl	8002da0 <LL_ADC_IsEnabled>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d104      	bne.n	8003c80 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7ff f87c 	bl	8002d78 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c80:	f7fe febe 	bl	8002a00 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d914      	bls.n	8003cb8 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d00d      	beq.n	8003cb8 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca0:	f043 0210 	orr.w	r2, r3, #16
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cac:	f043 0201 	orr.w	r2, r3, #1
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e007      	b.n	8003cc8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0301 	and.w	r3, r3, #1
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d1cf      	bne.n	8003c66 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3710      	adds	r7, #16
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	8000003f 	.word	0x8000003f
 8003cd4:	40022000 	.word	0x40022000
 8003cd8:	40022100 	.word	0x40022100
 8003cdc:	40022300 	.word	0x40022300
 8003ce0:	58026300 	.word	0x58026300

08003ce4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b084      	sub	sp, #16
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a7a      	ldr	r2, [pc, #488]	@ (8003edc <ADC_ConfigureBoostMode+0x1f8>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d004      	beq.n	8003d00 <ADC_ConfigureBoostMode+0x1c>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a79      	ldr	r2, [pc, #484]	@ (8003ee0 <ADC_ConfigureBoostMode+0x1fc>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d109      	bne.n	8003d14 <ADC_ConfigureBoostMode+0x30>
 8003d00:	4b78      	ldr	r3, [pc, #480]	@ (8003ee4 <ADC_ConfigureBoostMode+0x200>)
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bf14      	ite	ne
 8003d0c:	2301      	movne	r3, #1
 8003d0e:	2300      	moveq	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	e008      	b.n	8003d26 <ADC_ConfigureBoostMode+0x42>
 8003d14:	4b74      	ldr	r3, [pc, #464]	@ (8003ee8 <ADC_ConfigureBoostMode+0x204>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	bf14      	ite	ne
 8003d20:	2301      	movne	r3, #1
 8003d22:	2300      	moveq	r3, #0
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d01c      	beq.n	8003d64 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003d2a:	f005 f8fb 	bl	8008f24 <HAL_RCC_GetHCLKFreq>
 8003d2e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d38:	d010      	beq.n	8003d5c <ADC_ConfigureBoostMode+0x78>
 8003d3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d3e:	d873      	bhi.n	8003e28 <ADC_ConfigureBoostMode+0x144>
 8003d40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d44:	d002      	beq.n	8003d4c <ADC_ConfigureBoostMode+0x68>
 8003d46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d4a:	d16d      	bne.n	8003e28 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	0c1b      	lsrs	r3, r3, #16
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d58:	60fb      	str	r3, [r7, #12]
        break;
 8003d5a:	e068      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	089b      	lsrs	r3, r3, #2
 8003d60:	60fb      	str	r3, [r7, #12]
        break;
 8003d62:	e064      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003d64:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003d68:	f04f 0100 	mov.w	r1, #0
 8003d6c:	f006 fb40 	bl	800a3f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d70:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003d7a:	d051      	beq.n	8003e20 <ADC_ConfigureBoostMode+0x13c>
 8003d7c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003d80:	d854      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003d82:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003d86:	d047      	beq.n	8003e18 <ADC_ConfigureBoostMode+0x134>
 8003d88:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003d8c:	d84e      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003d8e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003d92:	d03d      	beq.n	8003e10 <ADC_ConfigureBoostMode+0x12c>
 8003d94:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003d98:	d848      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003d9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d9e:	d033      	beq.n	8003e08 <ADC_ConfigureBoostMode+0x124>
 8003da0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003da4:	d842      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003da6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003daa:	d029      	beq.n	8003e00 <ADC_ConfigureBoostMode+0x11c>
 8003dac:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003db0:	d83c      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003db2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003db6:	d01a      	beq.n	8003dee <ADC_ConfigureBoostMode+0x10a>
 8003db8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003dbc:	d836      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003dbe:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003dc2:	d014      	beq.n	8003dee <ADC_ConfigureBoostMode+0x10a>
 8003dc4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003dc8:	d830      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003dca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dce:	d00e      	beq.n	8003dee <ADC_ConfigureBoostMode+0x10a>
 8003dd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dd4:	d82a      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003dd6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003dda:	d008      	beq.n	8003dee <ADC_ConfigureBoostMode+0x10a>
 8003ddc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003de0:	d824      	bhi.n	8003e2c <ADC_ConfigureBoostMode+0x148>
 8003de2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003de6:	d002      	beq.n	8003dee <ADC_ConfigureBoostMode+0x10a>
 8003de8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003dec:	d11e      	bne.n	8003e2c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	0c9b      	lsrs	r3, r3, #18
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	60fb      	str	r3, [r7, #12]
        break;
 8003dfe:	e016      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	091b      	lsrs	r3, r3, #4
 8003e04:	60fb      	str	r3, [r7, #12]
        break;
 8003e06:	e012      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	095b      	lsrs	r3, r3, #5
 8003e0c:	60fb      	str	r3, [r7, #12]
        break;
 8003e0e:	e00e      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	099b      	lsrs	r3, r3, #6
 8003e14:	60fb      	str	r3, [r7, #12]
        break;
 8003e16:	e00a      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	09db      	lsrs	r3, r3, #7
 8003e1c:	60fb      	str	r3, [r7, #12]
        break;
 8003e1e:	e006      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	0a1b      	lsrs	r3, r3, #8
 8003e24:	60fb      	str	r3, [r7, #12]
        break;
 8003e26:	e002      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
        break;
 8003e28:	bf00      	nop
 8003e2a:	e000      	b.n	8003e2e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003e2c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8003e2e:	f7fe fe17 	bl	8002a60 <HAL_GetREVID>
 8003e32:	4603      	mov	r3, r0
 8003e34:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d815      	bhi.n	8003e68 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	4a2b      	ldr	r2, [pc, #172]	@ (8003eec <ADC_ConfigureBoostMode+0x208>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d908      	bls.n	8003e56 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689a      	ldr	r2, [r3, #8]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e52:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003e54:	e03e      	b.n	8003ed4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003e64:	609a      	str	r2, [r3, #8]
}
 8003e66:	e035      	b.n	8003ed4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	085b      	lsrs	r3, r3, #1
 8003e6c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	4a1f      	ldr	r2, [pc, #124]	@ (8003ef0 <ADC_ConfigureBoostMode+0x20c>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d808      	bhi.n	8003e88 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003e84:	609a      	str	r2, [r3, #8]
}
 8003e86:	e025      	b.n	8003ed4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	4a1a      	ldr	r2, [pc, #104]	@ (8003ef4 <ADC_ConfigureBoostMode+0x210>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d80a      	bhi.n	8003ea6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ea2:	609a      	str	r2, [r3, #8]
}
 8003ea4:	e016      	b.n	8003ed4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	4a13      	ldr	r2, [pc, #76]	@ (8003ef8 <ADC_ConfigureBoostMode+0x214>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d80a      	bhi.n	8003ec4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec0:	609a      	str	r2, [r3, #8]
}
 8003ec2:	e007      	b.n	8003ed4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689a      	ldr	r2, [r3, #8]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003ed2:	609a      	str	r2, [r3, #8]
}
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40022000 	.word	0x40022000
 8003ee0:	40022100 	.word	0x40022100
 8003ee4:	40022300 	.word	0x40022300
 8003ee8:	58026300 	.word	0x58026300
 8003eec:	01312d00 	.word	0x01312d00
 8003ef0:	005f5e10 	.word	0x005f5e10
 8003ef4:	00bebc20 	.word	0x00bebc20
 8003ef8:	017d7840 	.word	0x017d7840

08003efc <LL_ADC_IsEnabled>:
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d101      	bne.n	8003f14 <LL_ADC_IsEnabled+0x18>
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <LL_ADC_IsEnabled+0x1a>
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f22:	b480      	push	{r7}
 8003f24:	b083      	sub	sp, #12
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 0304 	and.w	r3, r3, #4
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d101      	bne.n	8003f3a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003f48:	b590      	push	{r4, r7, lr}
 8003f4a:	b09f      	sub	sp, #124	@ 0x7c
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f52:	2300      	movs	r3, #0
 8003f54:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d101      	bne.n	8003f66 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003f62:	2302      	movs	r3, #2
 8003f64:	e0be      	b.n	80040e4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003f72:	2300      	movs	r3, #0
 8003f74:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4a5c      	ldr	r2, [pc, #368]	@ (80040ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d102      	bne.n	8003f86 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003f80:	4b5b      	ldr	r3, [pc, #364]	@ (80040f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003f82:	60bb      	str	r3, [r7, #8]
 8003f84:	e001      	b.n	8003f8a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003f86:	2300      	movs	r3, #0
 8003f88:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10b      	bne.n	8003fa8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f94:	f043 0220 	orr.w	r2, r3, #32
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e09d      	b.n	80040e4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7ff ffb9 	bl	8003f22 <LL_ADC_REG_IsConversionOngoing>
 8003fb0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7ff ffb3 	bl	8003f22 <LL_ADC_REG_IsConversionOngoing>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d17f      	bne.n	80040c2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003fc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d17c      	bne.n	80040c2 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a47      	ldr	r2, [pc, #284]	@ (80040ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d004      	beq.n	8003fdc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a46      	ldr	r2, [pc, #280]	@ (80040f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d101      	bne.n	8003fe0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8003fdc:	4b45      	ldr	r3, [pc, #276]	@ (80040f4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003fde:	e000      	b.n	8003fe2 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003fe0:	4b45      	ldr	r3, [pc, #276]	@ (80040f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003fe2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d039      	beq.n	8004060 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003fec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ffc:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a3a      	ldr	r2, [pc, #232]	@ (80040ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d004      	beq.n	8004012 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a38      	ldr	r2, [pc, #224]	@ (80040f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d10e      	bne.n	8004030 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004012:	4836      	ldr	r0, [pc, #216]	@ (80040ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004014:	f7ff ff72 	bl	8003efc <LL_ADC_IsEnabled>
 8004018:	4604      	mov	r4, r0
 800401a:	4835      	ldr	r0, [pc, #212]	@ (80040f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800401c:	f7ff ff6e 	bl	8003efc <LL_ADC_IsEnabled>
 8004020:	4603      	mov	r3, r0
 8004022:	4323      	orrs	r3, r4
 8004024:	2b00      	cmp	r3, #0
 8004026:	bf0c      	ite	eq
 8004028:	2301      	moveq	r3, #1
 800402a:	2300      	movne	r3, #0
 800402c:	b2db      	uxtb	r3, r3
 800402e:	e008      	b.n	8004042 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8004030:	4832      	ldr	r0, [pc, #200]	@ (80040fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8004032:	f7ff ff63 	bl	8003efc <LL_ADC_IsEnabled>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	bf0c      	ite	eq
 800403c:	2301      	moveq	r3, #1
 800403e:	2300      	movne	r3, #0
 8004040:	b2db      	uxtb	r3, r3
 8004042:	2b00      	cmp	r3, #0
 8004044:	d047      	beq.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004046:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	4b2d      	ldr	r3, [pc, #180]	@ (8004100 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800404c:	4013      	ands	r3, r2
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	6811      	ldr	r1, [r2, #0]
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	6892      	ldr	r2, [r2, #8]
 8004056:	430a      	orrs	r2, r1
 8004058:	431a      	orrs	r2, r3
 800405a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800405c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800405e:	e03a      	b.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8004060:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004062:	689b      	ldr	r3, [r3, #8]
 8004064:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004068:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800406a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1e      	ldr	r2, [pc, #120]	@ (80040ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d004      	beq.n	8004080 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1d      	ldr	r2, [pc, #116]	@ (80040f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d10e      	bne.n	800409e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8004080:	481a      	ldr	r0, [pc, #104]	@ (80040ec <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8004082:	f7ff ff3b 	bl	8003efc <LL_ADC_IsEnabled>
 8004086:	4604      	mov	r4, r0
 8004088:	4819      	ldr	r0, [pc, #100]	@ (80040f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800408a:	f7ff ff37 	bl	8003efc <LL_ADC_IsEnabled>
 800408e:	4603      	mov	r3, r0
 8004090:	4323      	orrs	r3, r4
 8004092:	2b00      	cmp	r3, #0
 8004094:	bf0c      	ite	eq
 8004096:	2301      	moveq	r3, #1
 8004098:	2300      	movne	r3, #0
 800409a:	b2db      	uxtb	r3, r3
 800409c:	e008      	b.n	80040b0 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800409e:	4817      	ldr	r0, [pc, #92]	@ (80040fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80040a0:	f7ff ff2c 	bl	8003efc <LL_ADC_IsEnabled>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	bf0c      	ite	eq
 80040aa:	2301      	moveq	r3, #1
 80040ac:	2300      	movne	r3, #0
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d010      	beq.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80040b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	4b11      	ldr	r3, [pc, #68]	@ (8004100 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80040be:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040c0:	e009      	b.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c6:	f043 0220 	orr.w	r2, r3, #32
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80040d4:	e000      	b.n	80040d8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80040d6:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80040e0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	377c      	adds	r7, #124	@ 0x7c
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd90      	pop	{r4, r7, pc}
 80040ec:	40022000 	.word	0x40022000
 80040f0:	40022100 	.word	0x40022100
 80040f4:	40022300 	.word	0x40022300
 80040f8:	58026300 	.word	0x58026300
 80040fc:	58026000 	.word	0x58026000
 8004100:	fffff0e0 	.word	0xfffff0e0

08004104 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004104:	b480      	push	{r7}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004114:	4b0b      	ldr	r3, [pc, #44]	@ (8004144 <__NVIC_SetPriorityGrouping+0x40>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800411a:	68ba      	ldr	r2, [r7, #8]
 800411c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004120:	4013      	ands	r3, r2
 8004122:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800412c:	4b06      	ldr	r3, [pc, #24]	@ (8004148 <__NVIC_SetPriorityGrouping+0x44>)
 800412e:	4313      	orrs	r3, r2
 8004130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004132:	4a04      	ldr	r2, [pc, #16]	@ (8004144 <__NVIC_SetPriorityGrouping+0x40>)
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	60d3      	str	r3, [r2, #12]
}
 8004138:	bf00      	nop
 800413a:	3714      	adds	r7, #20
 800413c:	46bd      	mov	sp, r7
 800413e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004142:	4770      	bx	lr
 8004144:	e000ed00 	.word	0xe000ed00
 8004148:	05fa0000 	.word	0x05fa0000

0800414c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004150:	4b04      	ldr	r3, [pc, #16]	@ (8004164 <__NVIC_GetPriorityGrouping+0x18>)
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	0a1b      	lsrs	r3, r3, #8
 8004156:	f003 0307 	and.w	r3, r3, #7
}
 800415a:	4618      	mov	r0, r3
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	e000ed00 	.word	0xe000ed00

08004168 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	4603      	mov	r3, r0
 8004170:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004172:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004176:	2b00      	cmp	r3, #0
 8004178:	db0b      	blt.n	8004192 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800417a:	88fb      	ldrh	r3, [r7, #6]
 800417c:	f003 021f 	and.w	r2, r3, #31
 8004180:	4907      	ldr	r1, [pc, #28]	@ (80041a0 <__NVIC_EnableIRQ+0x38>)
 8004182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004186:	095b      	lsrs	r3, r3, #5
 8004188:	2001      	movs	r0, #1
 800418a:	fa00 f202 	lsl.w	r2, r0, r2
 800418e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004192:	bf00      	nop
 8004194:	370c      	adds	r7, #12
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	e000e100 	.word	0xe000e100

080041a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	4603      	mov	r3, r0
 80041ac:	6039      	str	r1, [r7, #0]
 80041ae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80041b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	db0a      	blt.n	80041ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	490c      	ldr	r1, [pc, #48]	@ (80041f0 <__NVIC_SetPriority+0x4c>)
 80041be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80041c2:	0112      	lsls	r2, r2, #4
 80041c4:	b2d2      	uxtb	r2, r2
 80041c6:	440b      	add	r3, r1
 80041c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041cc:	e00a      	b.n	80041e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	4908      	ldr	r1, [pc, #32]	@ (80041f4 <__NVIC_SetPriority+0x50>)
 80041d4:	88fb      	ldrh	r3, [r7, #6]
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	3b04      	subs	r3, #4
 80041dc:	0112      	lsls	r2, r2, #4
 80041de:	b2d2      	uxtb	r2, r2
 80041e0:	440b      	add	r3, r1
 80041e2:	761a      	strb	r2, [r3, #24]
}
 80041e4:	bf00      	nop
 80041e6:	370c      	adds	r7, #12
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	e000e100 	.word	0xe000e100
 80041f4:	e000ed00 	.word	0xe000ed00

080041f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b089      	sub	sp, #36	@ 0x24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f003 0307 	and.w	r3, r3, #7
 800420a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	f1c3 0307 	rsb	r3, r3, #7
 8004212:	2b04      	cmp	r3, #4
 8004214:	bf28      	it	cs
 8004216:	2304      	movcs	r3, #4
 8004218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	3304      	adds	r3, #4
 800421e:	2b06      	cmp	r3, #6
 8004220:	d902      	bls.n	8004228 <NVIC_EncodePriority+0x30>
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	3b03      	subs	r3, #3
 8004226:	e000      	b.n	800422a <NVIC_EncodePriority+0x32>
 8004228:	2300      	movs	r3, #0
 800422a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800422c:	f04f 32ff 	mov.w	r2, #4294967295
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	fa02 f303 	lsl.w	r3, r2, r3
 8004236:	43da      	mvns	r2, r3
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	401a      	ands	r2, r3
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004240:	f04f 31ff 	mov.w	r1, #4294967295
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	fa01 f303 	lsl.w	r3, r1, r3
 800424a:	43d9      	mvns	r1, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004250:	4313      	orrs	r3, r2
         );
}
 8004252:	4618      	mov	r0, r3
 8004254:	3724      	adds	r7, #36	@ 0x24
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
	...

08004260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3b01      	subs	r3, #1
 800426c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004270:	d301      	bcc.n	8004276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004272:	2301      	movs	r3, #1
 8004274:	e00f      	b.n	8004296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004276:	4a0a      	ldr	r2, [pc, #40]	@ (80042a0 <SysTick_Config+0x40>)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	3b01      	subs	r3, #1
 800427c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800427e:	210f      	movs	r1, #15
 8004280:	f04f 30ff 	mov.w	r0, #4294967295
 8004284:	f7ff ff8e 	bl	80041a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004288:	4b05      	ldr	r3, [pc, #20]	@ (80042a0 <SysTick_Config+0x40>)
 800428a:	2200      	movs	r2, #0
 800428c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800428e:	4b04      	ldr	r3, [pc, #16]	@ (80042a0 <SysTick_Config+0x40>)
 8004290:	2207      	movs	r2, #7
 8004292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3708      	adds	r7, #8
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	e000e010 	.word	0xe000e010

080042a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7ff ff29 	bl	8004104 <__NVIC_SetPriorityGrouping>
}
 80042b2:	bf00      	nop
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042ba:	b580      	push	{r7, lr}
 80042bc:	b086      	sub	sp, #24
 80042be:	af00      	add	r7, sp, #0
 80042c0:	4603      	mov	r3, r0
 80042c2:	60b9      	str	r1, [r7, #8]
 80042c4:	607a      	str	r2, [r7, #4]
 80042c6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042c8:	f7ff ff40 	bl	800414c <__NVIC_GetPriorityGrouping>
 80042cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	68b9      	ldr	r1, [r7, #8]
 80042d2:	6978      	ldr	r0, [r7, #20]
 80042d4:	f7ff ff90 	bl	80041f8 <NVIC_EncodePriority>
 80042d8:	4602      	mov	r2, r0
 80042da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80042de:	4611      	mov	r1, r2
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff ff5f 	bl	80041a4 <__NVIC_SetPriority>
}
 80042e6:	bf00      	nop
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b082      	sub	sp, #8
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	4603      	mov	r3, r0
 80042f6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7ff ff33 	bl	8004168 <__NVIC_EnableIRQ>
}
 8004302:	bf00      	nop
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b082      	sub	sp, #8
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f7ff ffa4 	bl	8004260 <SysTick_Config>
 8004318:	4603      	mov	r3, r0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3708      	adds	r7, #8
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
	...

08004324 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8004324:	b480      	push	{r7}
 8004326:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8004328:	4b07      	ldr	r3, [pc, #28]	@ (8004348 <HAL_GetCurrentCPUID+0x24>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	091b      	lsrs	r3, r3, #4
 800432e:	f003 030f 	and.w	r3, r3, #15
 8004332:	2b07      	cmp	r3, #7
 8004334:	d101      	bne.n	800433a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8004336:	2303      	movs	r3, #3
 8004338:	e000      	b.n	800433c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 800433a:	2301      	movs	r3, #1
  }
}
 800433c:	4618      	mov	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	e000ed00 	.word	0xe000ed00

0800434c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b086      	sub	sp, #24
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004354:	f7fe fb54 	bl	8002a00 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d101      	bne.n	8004364 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e316      	b.n	8004992 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a66      	ldr	r2, [pc, #408]	@ (8004504 <HAL_DMA_Init+0x1b8>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d04a      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a65      	ldr	r2, [pc, #404]	@ (8004508 <HAL_DMA_Init+0x1bc>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d045      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a63      	ldr	r2, [pc, #396]	@ (800450c <HAL_DMA_Init+0x1c0>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d040      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4a62      	ldr	r2, [pc, #392]	@ (8004510 <HAL_DMA_Init+0x1c4>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d03b      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a60      	ldr	r2, [pc, #384]	@ (8004514 <HAL_DMA_Init+0x1c8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d036      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a5f      	ldr	r2, [pc, #380]	@ (8004518 <HAL_DMA_Init+0x1cc>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d031      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a5d      	ldr	r2, [pc, #372]	@ (800451c <HAL_DMA_Init+0x1d0>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d02c      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4a5c      	ldr	r2, [pc, #368]	@ (8004520 <HAL_DMA_Init+0x1d4>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d027      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a5a      	ldr	r2, [pc, #360]	@ (8004524 <HAL_DMA_Init+0x1d8>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d022      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a59      	ldr	r2, [pc, #356]	@ (8004528 <HAL_DMA_Init+0x1dc>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d01d      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a57      	ldr	r2, [pc, #348]	@ (800452c <HAL_DMA_Init+0x1e0>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d018      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4a56      	ldr	r2, [pc, #344]	@ (8004530 <HAL_DMA_Init+0x1e4>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d013      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a54      	ldr	r2, [pc, #336]	@ (8004534 <HAL_DMA_Init+0x1e8>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d00e      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4a53      	ldr	r2, [pc, #332]	@ (8004538 <HAL_DMA_Init+0x1ec>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d009      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a51      	ldr	r2, [pc, #324]	@ (800453c <HAL_DMA_Init+0x1f0>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d004      	beq.n	8004404 <HAL_DMA_Init+0xb8>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a50      	ldr	r2, [pc, #320]	@ (8004540 <HAL_DMA_Init+0x1f4>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d101      	bne.n	8004408 <HAL_DMA_Init+0xbc>
 8004404:	2301      	movs	r3, #1
 8004406:	e000      	b.n	800440a <HAL_DMA_Init+0xbe>
 8004408:	2300      	movs	r3, #0
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 813b 	beq.w	8004686 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a37      	ldr	r2, [pc, #220]	@ (8004504 <HAL_DMA_Init+0x1b8>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d04a      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a36      	ldr	r2, [pc, #216]	@ (8004508 <HAL_DMA_Init+0x1bc>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d045      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a34      	ldr	r2, [pc, #208]	@ (800450c <HAL_DMA_Init+0x1c0>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d040      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a33      	ldr	r2, [pc, #204]	@ (8004510 <HAL_DMA_Init+0x1c4>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d03b      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a31      	ldr	r2, [pc, #196]	@ (8004514 <HAL_DMA_Init+0x1c8>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d036      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a30      	ldr	r2, [pc, #192]	@ (8004518 <HAL_DMA_Init+0x1cc>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d031      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a2e      	ldr	r2, [pc, #184]	@ (800451c <HAL_DMA_Init+0x1d0>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d02c      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a2d      	ldr	r2, [pc, #180]	@ (8004520 <HAL_DMA_Init+0x1d4>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d027      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a2b      	ldr	r2, [pc, #172]	@ (8004524 <HAL_DMA_Init+0x1d8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d022      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a2a      	ldr	r2, [pc, #168]	@ (8004528 <HAL_DMA_Init+0x1dc>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d01d      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a28      	ldr	r2, [pc, #160]	@ (800452c <HAL_DMA_Init+0x1e0>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d018      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a27      	ldr	r2, [pc, #156]	@ (8004530 <HAL_DMA_Init+0x1e4>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d013      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a25      	ldr	r2, [pc, #148]	@ (8004534 <HAL_DMA_Init+0x1e8>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d00e      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a24      	ldr	r2, [pc, #144]	@ (8004538 <HAL_DMA_Init+0x1ec>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d009      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a22      	ldr	r2, [pc, #136]	@ (800453c <HAL_DMA_Init+0x1f0>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d004      	beq.n	80044c0 <HAL_DMA_Init+0x174>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a21      	ldr	r2, [pc, #132]	@ (8004540 <HAL_DMA_Init+0x1f4>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d108      	bne.n	80044d2 <HAL_DMA_Init+0x186>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681a      	ldr	r2, [r3, #0]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f022 0201 	bic.w	r2, r2, #1
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	e007      	b.n	80044e2 <HAL_DMA_Init+0x196>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0201 	bic.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80044e2:	e02f      	b.n	8004544 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044e4:	f7fe fa8c 	bl	8002a00 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b05      	cmp	r3, #5
 80044f0:	d928      	bls.n	8004544 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2220      	movs	r2, #32
 80044f6:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2203      	movs	r2, #3
 80044fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e246      	b.n	8004992 <HAL_DMA_Init+0x646>
 8004504:	40020010 	.word	0x40020010
 8004508:	40020028 	.word	0x40020028
 800450c:	40020040 	.word	0x40020040
 8004510:	40020058 	.word	0x40020058
 8004514:	40020070 	.word	0x40020070
 8004518:	40020088 	.word	0x40020088
 800451c:	400200a0 	.word	0x400200a0
 8004520:	400200b8 	.word	0x400200b8
 8004524:	40020410 	.word	0x40020410
 8004528:	40020428 	.word	0x40020428
 800452c:	40020440 	.word	0x40020440
 8004530:	40020458 	.word	0x40020458
 8004534:	40020470 	.word	0x40020470
 8004538:	40020488 	.word	0x40020488
 800453c:	400204a0 	.word	0x400204a0
 8004540:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1c8      	bne.n	80044e4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	4b83      	ldr	r3, [pc, #524]	@ (800476c <HAL_DMA_Init+0x420>)
 800455e:	4013      	ands	r3, r2
 8004560:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800456a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004576:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004582:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6a1b      	ldr	r3, [r3, #32]
 8004588:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	4313      	orrs	r3, r2
 800458e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004594:	2b04      	cmp	r3, #4
 8004596:	d107      	bne.n	80045a8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a0:	4313      	orrs	r3, r2
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80045a8:	4b71      	ldr	r3, [pc, #452]	@ (8004770 <HAL_DMA_Init+0x424>)
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	4b71      	ldr	r3, [pc, #452]	@ (8004774 <HAL_DMA_Init+0x428>)
 80045ae:	4013      	ands	r3, r2
 80045b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045b4:	d328      	bcc.n	8004608 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b28      	cmp	r3, #40	@ 0x28
 80045bc:	d903      	bls.n	80045c6 <HAL_DMA_Init+0x27a>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80045c4:	d917      	bls.n	80045f6 <HAL_DMA_Init+0x2aa>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80045cc:	d903      	bls.n	80045d6 <HAL_DMA_Init+0x28a>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2b42      	cmp	r3, #66	@ 0x42
 80045d4:	d90f      	bls.n	80045f6 <HAL_DMA_Init+0x2aa>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b46      	cmp	r3, #70	@ 0x46
 80045dc:	d903      	bls.n	80045e6 <HAL_DMA_Init+0x29a>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	2b48      	cmp	r3, #72	@ 0x48
 80045e4:	d907      	bls.n	80045f6 <HAL_DMA_Init+0x2aa>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	2b4e      	cmp	r3, #78	@ 0x4e
 80045ec:	d905      	bls.n	80045fa <HAL_DMA_Init+0x2ae>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	2b52      	cmp	r3, #82	@ 0x52
 80045f4:	d801      	bhi.n	80045fa <HAL_DMA_Init+0x2ae>
 80045f6:	2301      	movs	r3, #1
 80045f8:	e000      	b.n	80045fc <HAL_DMA_Init+0x2b0>
 80045fa:	2300      	movs	r3, #0
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004606:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f023 0307 	bic.w	r3, r3, #7
 800461e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	4313      	orrs	r3, r2
 8004628:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462e:	2b04      	cmp	r3, #4
 8004630:	d117      	bne.n	8004662 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4313      	orrs	r3, r2
 800463a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00e      	beq.n	8004662 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	f001 fdcf 	bl	80061e8 <DMA_CheckFifoParam>
 800464a:	4603      	mov	r3, r0
 800464c:	2b00      	cmp	r3, #0
 800464e:	d008      	beq.n	8004662 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2240      	movs	r2, #64	@ 0x40
 8004654:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e197      	b.n	8004992 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f001 fd0a 	bl	8006084 <DMA_CalcBaseAndBitshift>
 8004670:	4603      	mov	r3, r0
 8004672:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004678:	f003 031f 	and.w	r3, r3, #31
 800467c:	223f      	movs	r2, #63	@ 0x3f
 800467e:	409a      	lsls	r2, r3
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	609a      	str	r2, [r3, #8]
 8004684:	e0cd      	b.n	8004822 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a3b      	ldr	r2, [pc, #236]	@ (8004778 <HAL_DMA_Init+0x42c>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d022      	beq.n	80046d6 <HAL_DMA_Init+0x38a>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a39      	ldr	r2, [pc, #228]	@ (800477c <HAL_DMA_Init+0x430>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d01d      	beq.n	80046d6 <HAL_DMA_Init+0x38a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a38      	ldr	r2, [pc, #224]	@ (8004780 <HAL_DMA_Init+0x434>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d018      	beq.n	80046d6 <HAL_DMA_Init+0x38a>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a36      	ldr	r2, [pc, #216]	@ (8004784 <HAL_DMA_Init+0x438>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d013      	beq.n	80046d6 <HAL_DMA_Init+0x38a>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a35      	ldr	r2, [pc, #212]	@ (8004788 <HAL_DMA_Init+0x43c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00e      	beq.n	80046d6 <HAL_DMA_Init+0x38a>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a33      	ldr	r2, [pc, #204]	@ (800478c <HAL_DMA_Init+0x440>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d009      	beq.n	80046d6 <HAL_DMA_Init+0x38a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a32      	ldr	r2, [pc, #200]	@ (8004790 <HAL_DMA_Init+0x444>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d004      	beq.n	80046d6 <HAL_DMA_Init+0x38a>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a30      	ldr	r2, [pc, #192]	@ (8004794 <HAL_DMA_Init+0x448>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d101      	bne.n	80046da <HAL_DMA_Init+0x38e>
 80046d6:	2301      	movs	r3, #1
 80046d8:	e000      	b.n	80046dc <HAL_DMA_Init+0x390>
 80046da:	2300      	movs	r3, #0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 8097 	beq.w	8004810 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a24      	ldr	r2, [pc, #144]	@ (8004778 <HAL_DMA_Init+0x42c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d021      	beq.n	8004730 <HAL_DMA_Init+0x3e4>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a22      	ldr	r2, [pc, #136]	@ (800477c <HAL_DMA_Init+0x430>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d01c      	beq.n	8004730 <HAL_DMA_Init+0x3e4>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a21      	ldr	r2, [pc, #132]	@ (8004780 <HAL_DMA_Init+0x434>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d017      	beq.n	8004730 <HAL_DMA_Init+0x3e4>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a1f      	ldr	r2, [pc, #124]	@ (8004784 <HAL_DMA_Init+0x438>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d012      	beq.n	8004730 <HAL_DMA_Init+0x3e4>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a1e      	ldr	r2, [pc, #120]	@ (8004788 <HAL_DMA_Init+0x43c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d00d      	beq.n	8004730 <HAL_DMA_Init+0x3e4>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a1c      	ldr	r2, [pc, #112]	@ (800478c <HAL_DMA_Init+0x440>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d008      	beq.n	8004730 <HAL_DMA_Init+0x3e4>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a1b      	ldr	r2, [pc, #108]	@ (8004790 <HAL_DMA_Init+0x444>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d003      	beq.n	8004730 <HAL_DMA_Init+0x3e4>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a19      	ldr	r2, [pc, #100]	@ (8004794 <HAL_DMA_Init+0x448>)
 800472e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2202      	movs	r2, #2
 8004734:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	4b13      	ldr	r3, [pc, #76]	@ (8004798 <HAL_DMA_Init+0x44c>)
 800474c:	4013      	ands	r3, r2
 800474e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	2b40      	cmp	r3, #64	@ 0x40
 8004756:	d021      	beq.n	800479c <HAL_DMA_Init+0x450>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	2b80      	cmp	r3, #128	@ 0x80
 800475e:	d102      	bne.n	8004766 <HAL_DMA_Init+0x41a>
 8004760:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004764:	e01b      	b.n	800479e <HAL_DMA_Init+0x452>
 8004766:	2300      	movs	r3, #0
 8004768:	e019      	b.n	800479e <HAL_DMA_Init+0x452>
 800476a:	bf00      	nop
 800476c:	fe10803f 	.word	0xfe10803f
 8004770:	5c001000 	.word	0x5c001000
 8004774:	ffff0000 	.word	0xffff0000
 8004778:	58025408 	.word	0x58025408
 800477c:	5802541c 	.word	0x5802541c
 8004780:	58025430 	.word	0x58025430
 8004784:	58025444 	.word	0x58025444
 8004788:	58025458 	.word	0x58025458
 800478c:	5802546c 	.word	0x5802546c
 8004790:	58025480 	.word	0x58025480
 8004794:	58025494 	.word	0x58025494
 8004798:	fffe000f 	.word	0xfffe000f
 800479c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	68d2      	ldr	r2, [r2, #12]
 80047a2:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80047a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80047ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80047b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80047bc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	69db      	ldr	r3, [r3, #28]
 80047c2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80047c4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a1b      	ldr	r3, [r3, #32]
 80047ca:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80047cc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	697a      	ldr	r2, [r7, #20]
 80047da:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	461a      	mov	r2, r3
 80047e2:	4b6e      	ldr	r3, [pc, #440]	@ (800499c <HAL_DMA_Init+0x650>)
 80047e4:	4413      	add	r3, r2
 80047e6:	4a6e      	ldr	r2, [pc, #440]	@ (80049a0 <HAL_DMA_Init+0x654>)
 80047e8:	fba2 2303 	umull	r2, r3, r2, r3
 80047ec:	091b      	lsrs	r3, r3, #4
 80047ee:	009a      	lsls	r2, r3, #2
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f001 fc45 	bl	8006084 <DMA_CalcBaseAndBitshift>
 80047fa:	4603      	mov	r3, r0
 80047fc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004802:	f003 031f 	and.w	r3, r3, #31
 8004806:	2201      	movs	r2, #1
 8004808:	409a      	lsls	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	605a      	str	r2, [r3, #4]
 800480e:	e008      	b.n	8004822 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2240      	movs	r2, #64	@ 0x40
 8004814:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2203      	movs	r2, #3
 800481a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e0b7      	b.n	8004992 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a5f      	ldr	r2, [pc, #380]	@ (80049a4 <HAL_DMA_Init+0x658>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d072      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a5d      	ldr	r2, [pc, #372]	@ (80049a8 <HAL_DMA_Init+0x65c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d06d      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a5c      	ldr	r2, [pc, #368]	@ (80049ac <HAL_DMA_Init+0x660>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d068      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a5a      	ldr	r2, [pc, #360]	@ (80049b0 <HAL_DMA_Init+0x664>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d063      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a59      	ldr	r2, [pc, #356]	@ (80049b4 <HAL_DMA_Init+0x668>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d05e      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a57      	ldr	r2, [pc, #348]	@ (80049b8 <HAL_DMA_Init+0x66c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d059      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a56      	ldr	r2, [pc, #344]	@ (80049bc <HAL_DMA_Init+0x670>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d054      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a54      	ldr	r2, [pc, #336]	@ (80049c0 <HAL_DMA_Init+0x674>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d04f      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a53      	ldr	r2, [pc, #332]	@ (80049c4 <HAL_DMA_Init+0x678>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d04a      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a51      	ldr	r2, [pc, #324]	@ (80049c8 <HAL_DMA_Init+0x67c>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d045      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a50      	ldr	r2, [pc, #320]	@ (80049cc <HAL_DMA_Init+0x680>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d040      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a4e      	ldr	r2, [pc, #312]	@ (80049d0 <HAL_DMA_Init+0x684>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d03b      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a4d      	ldr	r2, [pc, #308]	@ (80049d4 <HAL_DMA_Init+0x688>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d036      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a4b      	ldr	r2, [pc, #300]	@ (80049d8 <HAL_DMA_Init+0x68c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d031      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a4a      	ldr	r2, [pc, #296]	@ (80049dc <HAL_DMA_Init+0x690>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d02c      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a48      	ldr	r2, [pc, #288]	@ (80049e0 <HAL_DMA_Init+0x694>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d027      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a47      	ldr	r2, [pc, #284]	@ (80049e4 <HAL_DMA_Init+0x698>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d022      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a45      	ldr	r2, [pc, #276]	@ (80049e8 <HAL_DMA_Init+0x69c>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d01d      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a44      	ldr	r2, [pc, #272]	@ (80049ec <HAL_DMA_Init+0x6a0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d018      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a42      	ldr	r2, [pc, #264]	@ (80049f0 <HAL_DMA_Init+0x6a4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d013      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a41      	ldr	r2, [pc, #260]	@ (80049f4 <HAL_DMA_Init+0x6a8>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d00e      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a3f      	ldr	r2, [pc, #252]	@ (80049f8 <HAL_DMA_Init+0x6ac>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d009      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a3e      	ldr	r2, [pc, #248]	@ (80049fc <HAL_DMA_Init+0x6b0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d004      	beq.n	8004912 <HAL_DMA_Init+0x5c6>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a3c      	ldr	r2, [pc, #240]	@ (8004a00 <HAL_DMA_Init+0x6b4>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d101      	bne.n	8004916 <HAL_DMA_Init+0x5ca>
 8004912:	2301      	movs	r3, #1
 8004914:	e000      	b.n	8004918 <HAL_DMA_Init+0x5cc>
 8004916:	2300      	movs	r3, #0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d032      	beq.n	8004982 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	f001 fcdf 	bl	80062e0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	2b80      	cmp	r3, #128	@ 0x80
 8004928:	d102      	bne.n	8004930 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2200      	movs	r2, #0
 800492e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004938:	b2d2      	uxtb	r2, r2
 800493a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004944:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d010      	beq.n	8004970 <HAL_DMA_Init+0x624>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	2b08      	cmp	r3, #8
 8004954:	d80c      	bhi.n	8004970 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f001 fd5c 	bl	8006414 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800496c:	605a      	str	r2, [r3, #4]
 800496e:	e008      	b.n	8004982 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3718      	adds	r7, #24
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	a7fdabf8 	.word	0xa7fdabf8
 80049a0:	cccccccd 	.word	0xcccccccd
 80049a4:	40020010 	.word	0x40020010
 80049a8:	40020028 	.word	0x40020028
 80049ac:	40020040 	.word	0x40020040
 80049b0:	40020058 	.word	0x40020058
 80049b4:	40020070 	.word	0x40020070
 80049b8:	40020088 	.word	0x40020088
 80049bc:	400200a0 	.word	0x400200a0
 80049c0:	400200b8 	.word	0x400200b8
 80049c4:	40020410 	.word	0x40020410
 80049c8:	40020428 	.word	0x40020428
 80049cc:	40020440 	.word	0x40020440
 80049d0:	40020458 	.word	0x40020458
 80049d4:	40020470 	.word	0x40020470
 80049d8:	40020488 	.word	0x40020488
 80049dc:	400204a0 	.word	0x400204a0
 80049e0:	400204b8 	.word	0x400204b8
 80049e4:	58025408 	.word	0x58025408
 80049e8:	5802541c 	.word	0x5802541c
 80049ec:	58025430 	.word	0x58025430
 80049f0:	58025444 	.word	0x58025444
 80049f4:	58025458 	.word	0x58025458
 80049f8:	5802546c 	.word	0x5802546c
 80049fc:	58025480 	.word	0x58025480
 8004a00:	58025494 	.word	0x58025494

08004a04 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
 8004a10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a12:	2300      	movs	r3, #0
 8004a14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e226      	b.n	8004e6e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d101      	bne.n	8004a2e <HAL_DMA_Start_IT+0x2a>
 8004a2a:	2302      	movs	r3, #2
 8004a2c:	e21f      	b.n	8004e6e <HAL_DMA_Start_IT+0x46a>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	f040 820a 	bne.w	8004e58 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a68      	ldr	r2, [pc, #416]	@ (8004bf8 <HAL_DMA_Start_IT+0x1f4>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d04a      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a66      	ldr	r2, [pc, #408]	@ (8004bfc <HAL_DMA_Start_IT+0x1f8>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d045      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a65      	ldr	r2, [pc, #404]	@ (8004c00 <HAL_DMA_Start_IT+0x1fc>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d040      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a63      	ldr	r2, [pc, #396]	@ (8004c04 <HAL_DMA_Start_IT+0x200>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d03b      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a62      	ldr	r2, [pc, #392]	@ (8004c08 <HAL_DMA_Start_IT+0x204>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d036      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a60      	ldr	r2, [pc, #384]	@ (8004c0c <HAL_DMA_Start_IT+0x208>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d031      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a5f      	ldr	r2, [pc, #380]	@ (8004c10 <HAL_DMA_Start_IT+0x20c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d02c      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a5d      	ldr	r2, [pc, #372]	@ (8004c14 <HAL_DMA_Start_IT+0x210>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d027      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a5c      	ldr	r2, [pc, #368]	@ (8004c18 <HAL_DMA_Start_IT+0x214>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d022      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a5a      	ldr	r2, [pc, #360]	@ (8004c1c <HAL_DMA_Start_IT+0x218>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d01d      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a59      	ldr	r2, [pc, #356]	@ (8004c20 <HAL_DMA_Start_IT+0x21c>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d018      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a57      	ldr	r2, [pc, #348]	@ (8004c24 <HAL_DMA_Start_IT+0x220>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d013      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a56      	ldr	r2, [pc, #344]	@ (8004c28 <HAL_DMA_Start_IT+0x224>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d00e      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a54      	ldr	r2, [pc, #336]	@ (8004c2c <HAL_DMA_Start_IT+0x228>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d009      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a53      	ldr	r2, [pc, #332]	@ (8004c30 <HAL_DMA_Start_IT+0x22c>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d004      	beq.n	8004af2 <HAL_DMA_Start_IT+0xee>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a51      	ldr	r2, [pc, #324]	@ (8004c34 <HAL_DMA_Start_IT+0x230>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d108      	bne.n	8004b04 <HAL_DMA_Start_IT+0x100>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f022 0201 	bic.w	r2, r2, #1
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	e007      	b.n	8004b14 <HAL_DMA_Start_IT+0x110>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f022 0201 	bic.w	r2, r2, #1
 8004b12:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	68b9      	ldr	r1, [r7, #8]
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f001 f906 	bl	8005d2c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a34      	ldr	r2, [pc, #208]	@ (8004bf8 <HAL_DMA_Start_IT+0x1f4>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d04a      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a33      	ldr	r2, [pc, #204]	@ (8004bfc <HAL_DMA_Start_IT+0x1f8>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d045      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a31      	ldr	r2, [pc, #196]	@ (8004c00 <HAL_DMA_Start_IT+0x1fc>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d040      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a30      	ldr	r2, [pc, #192]	@ (8004c04 <HAL_DMA_Start_IT+0x200>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d03b      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a2e      	ldr	r2, [pc, #184]	@ (8004c08 <HAL_DMA_Start_IT+0x204>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d036      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a2d      	ldr	r2, [pc, #180]	@ (8004c0c <HAL_DMA_Start_IT+0x208>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d031      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a2b      	ldr	r2, [pc, #172]	@ (8004c10 <HAL_DMA_Start_IT+0x20c>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d02c      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a2a      	ldr	r2, [pc, #168]	@ (8004c14 <HAL_DMA_Start_IT+0x210>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d027      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a28      	ldr	r2, [pc, #160]	@ (8004c18 <HAL_DMA_Start_IT+0x214>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d022      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4a27      	ldr	r2, [pc, #156]	@ (8004c1c <HAL_DMA_Start_IT+0x218>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d01d      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a25      	ldr	r2, [pc, #148]	@ (8004c20 <HAL_DMA_Start_IT+0x21c>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d018      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a24      	ldr	r2, [pc, #144]	@ (8004c24 <HAL_DMA_Start_IT+0x220>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d013      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a22      	ldr	r2, [pc, #136]	@ (8004c28 <HAL_DMA_Start_IT+0x224>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d00e      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a21      	ldr	r2, [pc, #132]	@ (8004c2c <HAL_DMA_Start_IT+0x228>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d009      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a1f      	ldr	r2, [pc, #124]	@ (8004c30 <HAL_DMA_Start_IT+0x22c>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d004      	beq.n	8004bc0 <HAL_DMA_Start_IT+0x1bc>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a1e      	ldr	r2, [pc, #120]	@ (8004c34 <HAL_DMA_Start_IT+0x230>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d101      	bne.n	8004bc4 <HAL_DMA_Start_IT+0x1c0>
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e000      	b.n	8004bc6 <HAL_DMA_Start_IT+0x1c2>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d036      	beq.n	8004c38 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f023 021e 	bic.w	r2, r3, #30
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f042 0216 	orr.w	r2, r2, #22
 8004bdc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d03e      	beq.n	8004c64 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f042 0208 	orr.w	r2, r2, #8
 8004bf4:	601a      	str	r2, [r3, #0]
 8004bf6:	e035      	b.n	8004c64 <HAL_DMA_Start_IT+0x260>
 8004bf8:	40020010 	.word	0x40020010
 8004bfc:	40020028 	.word	0x40020028
 8004c00:	40020040 	.word	0x40020040
 8004c04:	40020058 	.word	0x40020058
 8004c08:	40020070 	.word	0x40020070
 8004c0c:	40020088 	.word	0x40020088
 8004c10:	400200a0 	.word	0x400200a0
 8004c14:	400200b8 	.word	0x400200b8
 8004c18:	40020410 	.word	0x40020410
 8004c1c:	40020428 	.word	0x40020428
 8004c20:	40020440 	.word	0x40020440
 8004c24:	40020458 	.word	0x40020458
 8004c28:	40020470 	.word	0x40020470
 8004c2c:	40020488 	.word	0x40020488
 8004c30:	400204a0 	.word	0x400204a0
 8004c34:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f023 020e 	bic.w	r2, r3, #14
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 020a 	orr.w	r2, r2, #10
 8004c4a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d007      	beq.n	8004c64 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f042 0204 	orr.w	r2, r2, #4
 8004c62:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a83      	ldr	r2, [pc, #524]	@ (8004e78 <HAL_DMA_Start_IT+0x474>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d072      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a82      	ldr	r2, [pc, #520]	@ (8004e7c <HAL_DMA_Start_IT+0x478>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d06d      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a80      	ldr	r2, [pc, #512]	@ (8004e80 <HAL_DMA_Start_IT+0x47c>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d068      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a7f      	ldr	r2, [pc, #508]	@ (8004e84 <HAL_DMA_Start_IT+0x480>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d063      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a7d      	ldr	r2, [pc, #500]	@ (8004e88 <HAL_DMA_Start_IT+0x484>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d05e      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a7c      	ldr	r2, [pc, #496]	@ (8004e8c <HAL_DMA_Start_IT+0x488>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d059      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a7a      	ldr	r2, [pc, #488]	@ (8004e90 <HAL_DMA_Start_IT+0x48c>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d054      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a79      	ldr	r2, [pc, #484]	@ (8004e94 <HAL_DMA_Start_IT+0x490>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d04f      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a77      	ldr	r2, [pc, #476]	@ (8004e98 <HAL_DMA_Start_IT+0x494>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d04a      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a76      	ldr	r2, [pc, #472]	@ (8004e9c <HAL_DMA_Start_IT+0x498>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d045      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a74      	ldr	r2, [pc, #464]	@ (8004ea0 <HAL_DMA_Start_IT+0x49c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d040      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a73      	ldr	r2, [pc, #460]	@ (8004ea4 <HAL_DMA_Start_IT+0x4a0>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d03b      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a71      	ldr	r2, [pc, #452]	@ (8004ea8 <HAL_DMA_Start_IT+0x4a4>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d036      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a70      	ldr	r2, [pc, #448]	@ (8004eac <HAL_DMA_Start_IT+0x4a8>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d031      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a6e      	ldr	r2, [pc, #440]	@ (8004eb0 <HAL_DMA_Start_IT+0x4ac>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d02c      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a6d      	ldr	r2, [pc, #436]	@ (8004eb4 <HAL_DMA_Start_IT+0x4b0>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d027      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a6b      	ldr	r2, [pc, #428]	@ (8004eb8 <HAL_DMA_Start_IT+0x4b4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d022      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a6a      	ldr	r2, [pc, #424]	@ (8004ebc <HAL_DMA_Start_IT+0x4b8>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d01d      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a68      	ldr	r2, [pc, #416]	@ (8004ec0 <HAL_DMA_Start_IT+0x4bc>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d018      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a67      	ldr	r2, [pc, #412]	@ (8004ec4 <HAL_DMA_Start_IT+0x4c0>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d013      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a65      	ldr	r2, [pc, #404]	@ (8004ec8 <HAL_DMA_Start_IT+0x4c4>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d00e      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a64      	ldr	r2, [pc, #400]	@ (8004ecc <HAL_DMA_Start_IT+0x4c8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d009      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a62      	ldr	r2, [pc, #392]	@ (8004ed0 <HAL_DMA_Start_IT+0x4cc>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d004      	beq.n	8004d54 <HAL_DMA_Start_IT+0x350>
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a61      	ldr	r2, [pc, #388]	@ (8004ed4 <HAL_DMA_Start_IT+0x4d0>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d101      	bne.n	8004d58 <HAL_DMA_Start_IT+0x354>
 8004d54:	2301      	movs	r3, #1
 8004d56:	e000      	b.n	8004d5a <HAL_DMA_Start_IT+0x356>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d01a      	beq.n	8004d94 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d007      	beq.n	8004d7c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d76:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d7a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d007      	beq.n	8004d94 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d8e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004d92:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a37      	ldr	r2, [pc, #220]	@ (8004e78 <HAL_DMA_Start_IT+0x474>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d04a      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a36      	ldr	r2, [pc, #216]	@ (8004e7c <HAL_DMA_Start_IT+0x478>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d045      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a34      	ldr	r2, [pc, #208]	@ (8004e80 <HAL_DMA_Start_IT+0x47c>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d040      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a33      	ldr	r2, [pc, #204]	@ (8004e84 <HAL_DMA_Start_IT+0x480>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d03b      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a31      	ldr	r2, [pc, #196]	@ (8004e88 <HAL_DMA_Start_IT+0x484>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d036      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a30      	ldr	r2, [pc, #192]	@ (8004e8c <HAL_DMA_Start_IT+0x488>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d031      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a2e      	ldr	r2, [pc, #184]	@ (8004e90 <HAL_DMA_Start_IT+0x48c>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d02c      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a2d      	ldr	r2, [pc, #180]	@ (8004e94 <HAL_DMA_Start_IT+0x490>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d027      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a2b      	ldr	r2, [pc, #172]	@ (8004e98 <HAL_DMA_Start_IT+0x494>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d022      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a2a      	ldr	r2, [pc, #168]	@ (8004e9c <HAL_DMA_Start_IT+0x498>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d01d      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a28      	ldr	r2, [pc, #160]	@ (8004ea0 <HAL_DMA_Start_IT+0x49c>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d018      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a27      	ldr	r2, [pc, #156]	@ (8004ea4 <HAL_DMA_Start_IT+0x4a0>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d013      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a25      	ldr	r2, [pc, #148]	@ (8004ea8 <HAL_DMA_Start_IT+0x4a4>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d00e      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a24      	ldr	r2, [pc, #144]	@ (8004eac <HAL_DMA_Start_IT+0x4a8>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d009      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a22      	ldr	r2, [pc, #136]	@ (8004eb0 <HAL_DMA_Start_IT+0x4ac>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d004      	beq.n	8004e34 <HAL_DMA_Start_IT+0x430>
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a21      	ldr	r2, [pc, #132]	@ (8004eb4 <HAL_DMA_Start_IT+0x4b0>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d108      	bne.n	8004e46 <HAL_DMA_Start_IT+0x442>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f042 0201 	orr.w	r2, r2, #1
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	e012      	b.n	8004e6c <HAL_DMA_Start_IT+0x468>
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f042 0201 	orr.w	r2, r2, #1
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	e009      	b.n	8004e6c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e5e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	40020010 	.word	0x40020010
 8004e7c:	40020028 	.word	0x40020028
 8004e80:	40020040 	.word	0x40020040
 8004e84:	40020058 	.word	0x40020058
 8004e88:	40020070 	.word	0x40020070
 8004e8c:	40020088 	.word	0x40020088
 8004e90:	400200a0 	.word	0x400200a0
 8004e94:	400200b8 	.word	0x400200b8
 8004e98:	40020410 	.word	0x40020410
 8004e9c:	40020428 	.word	0x40020428
 8004ea0:	40020440 	.word	0x40020440
 8004ea4:	40020458 	.word	0x40020458
 8004ea8:	40020470 	.word	0x40020470
 8004eac:	40020488 	.word	0x40020488
 8004eb0:	400204a0 	.word	0x400204a0
 8004eb4:	400204b8 	.word	0x400204b8
 8004eb8:	58025408 	.word	0x58025408
 8004ebc:	5802541c 	.word	0x5802541c
 8004ec0:	58025430 	.word	0x58025430
 8004ec4:	58025444 	.word	0x58025444
 8004ec8:	58025458 	.word	0x58025458
 8004ecc:	5802546c 	.word	0x5802546c
 8004ed0:	58025480 	.word	0x58025480
 8004ed4:	58025494 	.word	0x58025494

08004ed8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08a      	sub	sp, #40	@ 0x28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ee4:	4b67      	ldr	r3, [pc, #412]	@ (8005084 <HAL_DMA_IRQHandler+0x1ac>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a67      	ldr	r2, [pc, #412]	@ (8005088 <HAL_DMA_IRQHandler+0x1b0>)
 8004eea:	fba2 2303 	umull	r2, r3, r2, r3
 8004eee:	0a9b      	lsrs	r3, r3, #10
 8004ef0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ef6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004efc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004efe:	6a3b      	ldr	r3, [r7, #32]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a5f      	ldr	r2, [pc, #380]	@ (800508c <HAL_DMA_IRQHandler+0x1b4>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d04a      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a5d      	ldr	r2, [pc, #372]	@ (8005090 <HAL_DMA_IRQHandler+0x1b8>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d045      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a5c      	ldr	r2, [pc, #368]	@ (8005094 <HAL_DMA_IRQHandler+0x1bc>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d040      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a5a      	ldr	r2, [pc, #360]	@ (8005098 <HAL_DMA_IRQHandler+0x1c0>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d03b      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a59      	ldr	r2, [pc, #356]	@ (800509c <HAL_DMA_IRQHandler+0x1c4>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d036      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a57      	ldr	r2, [pc, #348]	@ (80050a0 <HAL_DMA_IRQHandler+0x1c8>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d031      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a56      	ldr	r2, [pc, #344]	@ (80050a4 <HAL_DMA_IRQHandler+0x1cc>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d02c      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a54      	ldr	r2, [pc, #336]	@ (80050a8 <HAL_DMA_IRQHandler+0x1d0>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d027      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a53      	ldr	r2, [pc, #332]	@ (80050ac <HAL_DMA_IRQHandler+0x1d4>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d022      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a51      	ldr	r2, [pc, #324]	@ (80050b0 <HAL_DMA_IRQHandler+0x1d8>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d01d      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a50      	ldr	r2, [pc, #320]	@ (80050b4 <HAL_DMA_IRQHandler+0x1dc>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d018      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a4e      	ldr	r2, [pc, #312]	@ (80050b8 <HAL_DMA_IRQHandler+0x1e0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d013      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a4d      	ldr	r2, [pc, #308]	@ (80050bc <HAL_DMA_IRQHandler+0x1e4>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d00e      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a4b      	ldr	r2, [pc, #300]	@ (80050c0 <HAL_DMA_IRQHandler+0x1e8>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d009      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a4a      	ldr	r2, [pc, #296]	@ (80050c4 <HAL_DMA_IRQHandler+0x1ec>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d004      	beq.n	8004faa <HAL_DMA_IRQHandler+0xd2>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a48      	ldr	r2, [pc, #288]	@ (80050c8 <HAL_DMA_IRQHandler+0x1f0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d101      	bne.n	8004fae <HAL_DMA_IRQHandler+0xd6>
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <HAL_DMA_IRQHandler+0xd8>
 8004fae:	2300      	movs	r3, #0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f000 842b 	beq.w	800580c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fba:	f003 031f 	and.w	r3, r3, #31
 8004fbe:	2208      	movs	r2, #8
 8004fc0:	409a      	lsls	r2, r3
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 80a2 	beq.w	8005110 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a2e      	ldr	r2, [pc, #184]	@ (800508c <HAL_DMA_IRQHandler+0x1b4>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d04a      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a2d      	ldr	r2, [pc, #180]	@ (8005090 <HAL_DMA_IRQHandler+0x1b8>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d045      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a2b      	ldr	r2, [pc, #172]	@ (8005094 <HAL_DMA_IRQHandler+0x1bc>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d040      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a2a      	ldr	r2, [pc, #168]	@ (8005098 <HAL_DMA_IRQHandler+0x1c0>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d03b      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a28      	ldr	r2, [pc, #160]	@ (800509c <HAL_DMA_IRQHandler+0x1c4>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d036      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a27      	ldr	r2, [pc, #156]	@ (80050a0 <HAL_DMA_IRQHandler+0x1c8>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d031      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a25      	ldr	r2, [pc, #148]	@ (80050a4 <HAL_DMA_IRQHandler+0x1cc>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d02c      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	4a24      	ldr	r2, [pc, #144]	@ (80050a8 <HAL_DMA_IRQHandler+0x1d0>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d027      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a22      	ldr	r2, [pc, #136]	@ (80050ac <HAL_DMA_IRQHandler+0x1d4>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d022      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a21      	ldr	r2, [pc, #132]	@ (80050b0 <HAL_DMA_IRQHandler+0x1d8>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d01d      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4a1f      	ldr	r2, [pc, #124]	@ (80050b4 <HAL_DMA_IRQHandler+0x1dc>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d018      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a1e      	ldr	r2, [pc, #120]	@ (80050b8 <HAL_DMA_IRQHandler+0x1e0>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d013      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a1c      	ldr	r2, [pc, #112]	@ (80050bc <HAL_DMA_IRQHandler+0x1e4>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d00e      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4a1b      	ldr	r2, [pc, #108]	@ (80050c0 <HAL_DMA_IRQHandler+0x1e8>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d009      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a19      	ldr	r2, [pc, #100]	@ (80050c4 <HAL_DMA_IRQHandler+0x1ec>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d004      	beq.n	800506c <HAL_DMA_IRQHandler+0x194>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a18      	ldr	r2, [pc, #96]	@ (80050c8 <HAL_DMA_IRQHandler+0x1f0>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d12f      	bne.n	80050cc <HAL_DMA_IRQHandler+0x1f4>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	2b00      	cmp	r3, #0
 8005078:	bf14      	ite	ne
 800507a:	2301      	movne	r3, #1
 800507c:	2300      	moveq	r3, #0
 800507e:	b2db      	uxtb	r3, r3
 8005080:	e02e      	b.n	80050e0 <HAL_DMA_IRQHandler+0x208>
 8005082:	bf00      	nop
 8005084:	24000000 	.word	0x24000000
 8005088:	1b4e81b5 	.word	0x1b4e81b5
 800508c:	40020010 	.word	0x40020010
 8005090:	40020028 	.word	0x40020028
 8005094:	40020040 	.word	0x40020040
 8005098:	40020058 	.word	0x40020058
 800509c:	40020070 	.word	0x40020070
 80050a0:	40020088 	.word	0x40020088
 80050a4:	400200a0 	.word	0x400200a0
 80050a8:	400200b8 	.word	0x400200b8
 80050ac:	40020410 	.word	0x40020410
 80050b0:	40020428 	.word	0x40020428
 80050b4:	40020440 	.word	0x40020440
 80050b8:	40020458 	.word	0x40020458
 80050bc:	40020470 	.word	0x40020470
 80050c0:	40020488 	.word	0x40020488
 80050c4:	400204a0 	.word	0x400204a0
 80050c8:	400204b8 	.word	0x400204b8
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0308 	and.w	r3, r3, #8
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	bf14      	ite	ne
 80050da:	2301      	movne	r3, #1
 80050dc:	2300      	moveq	r3, #0
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d015      	beq.n	8005110 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f022 0204 	bic.w	r2, r2, #4
 80050f2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050f8:	f003 031f 	and.w	r3, r3, #31
 80050fc:	2208      	movs	r2, #8
 80050fe:	409a      	lsls	r2, r3
 8005100:	6a3b      	ldr	r3, [r7, #32]
 8005102:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005108:	f043 0201 	orr.w	r2, r3, #1
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005114:	f003 031f 	and.w	r3, r3, #31
 8005118:	69ba      	ldr	r2, [r7, #24]
 800511a:	fa22 f303 	lsr.w	r3, r2, r3
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b00      	cmp	r3, #0
 8005124:	d06e      	beq.n	8005204 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a69      	ldr	r2, [pc, #420]	@ (80052d0 <HAL_DMA_IRQHandler+0x3f8>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d04a      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a67      	ldr	r2, [pc, #412]	@ (80052d4 <HAL_DMA_IRQHandler+0x3fc>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d045      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a66      	ldr	r2, [pc, #408]	@ (80052d8 <HAL_DMA_IRQHandler+0x400>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d040      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a64      	ldr	r2, [pc, #400]	@ (80052dc <HAL_DMA_IRQHandler+0x404>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d03b      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a63      	ldr	r2, [pc, #396]	@ (80052e0 <HAL_DMA_IRQHandler+0x408>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d036      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a61      	ldr	r2, [pc, #388]	@ (80052e4 <HAL_DMA_IRQHandler+0x40c>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d031      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a60      	ldr	r2, [pc, #384]	@ (80052e8 <HAL_DMA_IRQHandler+0x410>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d02c      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a5e      	ldr	r2, [pc, #376]	@ (80052ec <HAL_DMA_IRQHandler+0x414>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d027      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a5d      	ldr	r2, [pc, #372]	@ (80052f0 <HAL_DMA_IRQHandler+0x418>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d022      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a5b      	ldr	r2, [pc, #364]	@ (80052f4 <HAL_DMA_IRQHandler+0x41c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d01d      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a5a      	ldr	r2, [pc, #360]	@ (80052f8 <HAL_DMA_IRQHandler+0x420>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d018      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a58      	ldr	r2, [pc, #352]	@ (80052fc <HAL_DMA_IRQHandler+0x424>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d013      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a57      	ldr	r2, [pc, #348]	@ (8005300 <HAL_DMA_IRQHandler+0x428>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d00e      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a55      	ldr	r2, [pc, #340]	@ (8005304 <HAL_DMA_IRQHandler+0x42c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d009      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a54      	ldr	r2, [pc, #336]	@ (8005308 <HAL_DMA_IRQHandler+0x430>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d004      	beq.n	80051c6 <HAL_DMA_IRQHandler+0x2ee>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a52      	ldr	r2, [pc, #328]	@ (800530c <HAL_DMA_IRQHandler+0x434>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d10a      	bne.n	80051dc <HAL_DMA_IRQHandler+0x304>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	bf14      	ite	ne
 80051d4:	2301      	movne	r3, #1
 80051d6:	2300      	moveq	r3, #0
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	e003      	b.n	80051e4 <HAL_DMA_IRQHandler+0x30c>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	2300      	movs	r3, #0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00d      	beq.n	8005204 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ec:	f003 031f 	and.w	r3, r3, #31
 80051f0:	2201      	movs	r2, #1
 80051f2:	409a      	lsls	r2, r3
 80051f4:	6a3b      	ldr	r3, [r7, #32]
 80051f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051fc:	f043 0202 	orr.w	r2, r3, #2
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005208:	f003 031f 	and.w	r3, r3, #31
 800520c:	2204      	movs	r2, #4
 800520e:	409a      	lsls	r2, r3
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	4013      	ands	r3, r2
 8005214:	2b00      	cmp	r3, #0
 8005216:	f000 808f 	beq.w	8005338 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a2c      	ldr	r2, [pc, #176]	@ (80052d0 <HAL_DMA_IRQHandler+0x3f8>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d04a      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a2a      	ldr	r2, [pc, #168]	@ (80052d4 <HAL_DMA_IRQHandler+0x3fc>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d045      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a29      	ldr	r2, [pc, #164]	@ (80052d8 <HAL_DMA_IRQHandler+0x400>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d040      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a27      	ldr	r2, [pc, #156]	@ (80052dc <HAL_DMA_IRQHandler+0x404>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d03b      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a26      	ldr	r2, [pc, #152]	@ (80052e0 <HAL_DMA_IRQHandler+0x408>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d036      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a24      	ldr	r2, [pc, #144]	@ (80052e4 <HAL_DMA_IRQHandler+0x40c>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d031      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a23      	ldr	r2, [pc, #140]	@ (80052e8 <HAL_DMA_IRQHandler+0x410>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d02c      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a21      	ldr	r2, [pc, #132]	@ (80052ec <HAL_DMA_IRQHandler+0x414>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d027      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a20      	ldr	r2, [pc, #128]	@ (80052f0 <HAL_DMA_IRQHandler+0x418>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d022      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a1e      	ldr	r2, [pc, #120]	@ (80052f4 <HAL_DMA_IRQHandler+0x41c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d01d      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a1d      	ldr	r2, [pc, #116]	@ (80052f8 <HAL_DMA_IRQHandler+0x420>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d018      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a1b      	ldr	r2, [pc, #108]	@ (80052fc <HAL_DMA_IRQHandler+0x424>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d013      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a1a      	ldr	r2, [pc, #104]	@ (8005300 <HAL_DMA_IRQHandler+0x428>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d00e      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a18      	ldr	r2, [pc, #96]	@ (8005304 <HAL_DMA_IRQHandler+0x42c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d009      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a17      	ldr	r2, [pc, #92]	@ (8005308 <HAL_DMA_IRQHandler+0x430>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d004      	beq.n	80052ba <HAL_DMA_IRQHandler+0x3e2>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a15      	ldr	r2, [pc, #84]	@ (800530c <HAL_DMA_IRQHandler+0x434>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d12a      	bne.n	8005310 <HAL_DMA_IRQHandler+0x438>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0302 	and.w	r3, r3, #2
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	bf14      	ite	ne
 80052c8:	2301      	movne	r3, #1
 80052ca:	2300      	moveq	r3, #0
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	e023      	b.n	8005318 <HAL_DMA_IRQHandler+0x440>
 80052d0:	40020010 	.word	0x40020010
 80052d4:	40020028 	.word	0x40020028
 80052d8:	40020040 	.word	0x40020040
 80052dc:	40020058 	.word	0x40020058
 80052e0:	40020070 	.word	0x40020070
 80052e4:	40020088 	.word	0x40020088
 80052e8:	400200a0 	.word	0x400200a0
 80052ec:	400200b8 	.word	0x400200b8
 80052f0:	40020410 	.word	0x40020410
 80052f4:	40020428 	.word	0x40020428
 80052f8:	40020440 	.word	0x40020440
 80052fc:	40020458 	.word	0x40020458
 8005300:	40020470 	.word	0x40020470
 8005304:	40020488 	.word	0x40020488
 8005308:	400204a0 	.word	0x400204a0
 800530c:	400204b8 	.word	0x400204b8
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2300      	movs	r3, #0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00d      	beq.n	8005338 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005320:	f003 031f 	and.w	r3, r3, #31
 8005324:	2204      	movs	r2, #4
 8005326:	409a      	lsls	r2, r3
 8005328:	6a3b      	ldr	r3, [r7, #32]
 800532a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005330:	f043 0204 	orr.w	r2, r3, #4
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800533c:	f003 031f 	and.w	r3, r3, #31
 8005340:	2210      	movs	r2, #16
 8005342:	409a      	lsls	r2, r3
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	4013      	ands	r3, r2
 8005348:	2b00      	cmp	r3, #0
 800534a:	f000 80a6 	beq.w	800549a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a85      	ldr	r2, [pc, #532]	@ (8005568 <HAL_DMA_IRQHandler+0x690>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d04a      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a83      	ldr	r2, [pc, #524]	@ (800556c <HAL_DMA_IRQHandler+0x694>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d045      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a82      	ldr	r2, [pc, #520]	@ (8005570 <HAL_DMA_IRQHandler+0x698>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d040      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a80      	ldr	r2, [pc, #512]	@ (8005574 <HAL_DMA_IRQHandler+0x69c>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d03b      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a7f      	ldr	r2, [pc, #508]	@ (8005578 <HAL_DMA_IRQHandler+0x6a0>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d036      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a7d      	ldr	r2, [pc, #500]	@ (800557c <HAL_DMA_IRQHandler+0x6a4>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d031      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a7c      	ldr	r2, [pc, #496]	@ (8005580 <HAL_DMA_IRQHandler+0x6a8>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d02c      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a7a      	ldr	r2, [pc, #488]	@ (8005584 <HAL_DMA_IRQHandler+0x6ac>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d027      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a79      	ldr	r2, [pc, #484]	@ (8005588 <HAL_DMA_IRQHandler+0x6b0>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d022      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a77      	ldr	r2, [pc, #476]	@ (800558c <HAL_DMA_IRQHandler+0x6b4>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d01d      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a76      	ldr	r2, [pc, #472]	@ (8005590 <HAL_DMA_IRQHandler+0x6b8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d018      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a74      	ldr	r2, [pc, #464]	@ (8005594 <HAL_DMA_IRQHandler+0x6bc>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d013      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a73      	ldr	r2, [pc, #460]	@ (8005598 <HAL_DMA_IRQHandler+0x6c0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d00e      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a71      	ldr	r2, [pc, #452]	@ (800559c <HAL_DMA_IRQHandler+0x6c4>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d009      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a70      	ldr	r2, [pc, #448]	@ (80055a0 <HAL_DMA_IRQHandler+0x6c8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d004      	beq.n	80053ee <HAL_DMA_IRQHandler+0x516>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a6e      	ldr	r2, [pc, #440]	@ (80055a4 <HAL_DMA_IRQHandler+0x6cc>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d10a      	bne.n	8005404 <HAL_DMA_IRQHandler+0x52c>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0308 	and.w	r3, r3, #8
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	bf14      	ite	ne
 80053fc:	2301      	movne	r3, #1
 80053fe:	2300      	moveq	r3, #0
 8005400:	b2db      	uxtb	r3, r3
 8005402:	e009      	b.n	8005418 <HAL_DMA_IRQHandler+0x540>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0304 	and.w	r3, r3, #4
 800540e:	2b00      	cmp	r3, #0
 8005410:	bf14      	ite	ne
 8005412:	2301      	movne	r3, #1
 8005414:	2300      	moveq	r3, #0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	2b00      	cmp	r3, #0
 800541a:	d03e      	beq.n	800549a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005420:	f003 031f 	and.w	r3, r3, #31
 8005424:	2210      	movs	r2, #16
 8005426:	409a      	lsls	r2, r3
 8005428:	6a3b      	ldr	r3, [r7, #32]
 800542a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d018      	beq.n	800546c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d108      	bne.n	800545a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544c:	2b00      	cmp	r3, #0
 800544e:	d024      	beq.n	800549a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	4798      	blx	r3
 8005458:	e01f      	b.n	800549a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800545e:	2b00      	cmp	r3, #0
 8005460:	d01b      	beq.n	800549a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	4798      	blx	r3
 800546a:	e016      	b.n	800549a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005476:	2b00      	cmp	r3, #0
 8005478:	d107      	bne.n	800548a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0208 	bic.w	r2, r2, #8
 8005488:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549e:	f003 031f 	and.w	r3, r3, #31
 80054a2:	2220      	movs	r2, #32
 80054a4:	409a      	lsls	r2, r3
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	4013      	ands	r3, r2
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 8110 	beq.w	80056d0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005568 <HAL_DMA_IRQHandler+0x690>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d04a      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a2b      	ldr	r2, [pc, #172]	@ (800556c <HAL_DMA_IRQHandler+0x694>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d045      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a29      	ldr	r2, [pc, #164]	@ (8005570 <HAL_DMA_IRQHandler+0x698>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d040      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a28      	ldr	r2, [pc, #160]	@ (8005574 <HAL_DMA_IRQHandler+0x69c>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d03b      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a26      	ldr	r2, [pc, #152]	@ (8005578 <HAL_DMA_IRQHandler+0x6a0>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d036      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a25      	ldr	r2, [pc, #148]	@ (800557c <HAL_DMA_IRQHandler+0x6a4>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d031      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a23      	ldr	r2, [pc, #140]	@ (8005580 <HAL_DMA_IRQHandler+0x6a8>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d02c      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a22      	ldr	r2, [pc, #136]	@ (8005584 <HAL_DMA_IRQHandler+0x6ac>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d027      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a20      	ldr	r2, [pc, #128]	@ (8005588 <HAL_DMA_IRQHandler+0x6b0>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d022      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a1f      	ldr	r2, [pc, #124]	@ (800558c <HAL_DMA_IRQHandler+0x6b4>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d01d      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a1d      	ldr	r2, [pc, #116]	@ (8005590 <HAL_DMA_IRQHandler+0x6b8>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d018      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a1c      	ldr	r2, [pc, #112]	@ (8005594 <HAL_DMA_IRQHandler+0x6bc>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d013      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a1a      	ldr	r2, [pc, #104]	@ (8005598 <HAL_DMA_IRQHandler+0x6c0>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d00e      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a19      	ldr	r2, [pc, #100]	@ (800559c <HAL_DMA_IRQHandler+0x6c4>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d009      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a17      	ldr	r2, [pc, #92]	@ (80055a0 <HAL_DMA_IRQHandler+0x6c8>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d004      	beq.n	8005550 <HAL_DMA_IRQHandler+0x678>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a16      	ldr	r2, [pc, #88]	@ (80055a4 <HAL_DMA_IRQHandler+0x6cc>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d12b      	bne.n	80055a8 <HAL_DMA_IRQHandler+0x6d0>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f003 0310 	and.w	r3, r3, #16
 800555a:	2b00      	cmp	r3, #0
 800555c:	bf14      	ite	ne
 800555e:	2301      	movne	r3, #1
 8005560:	2300      	moveq	r3, #0
 8005562:	b2db      	uxtb	r3, r3
 8005564:	e02a      	b.n	80055bc <HAL_DMA_IRQHandler+0x6e4>
 8005566:	bf00      	nop
 8005568:	40020010 	.word	0x40020010
 800556c:	40020028 	.word	0x40020028
 8005570:	40020040 	.word	0x40020040
 8005574:	40020058 	.word	0x40020058
 8005578:	40020070 	.word	0x40020070
 800557c:	40020088 	.word	0x40020088
 8005580:	400200a0 	.word	0x400200a0
 8005584:	400200b8 	.word	0x400200b8
 8005588:	40020410 	.word	0x40020410
 800558c:	40020428 	.word	0x40020428
 8005590:	40020440 	.word	0x40020440
 8005594:	40020458 	.word	0x40020458
 8005598:	40020470 	.word	0x40020470
 800559c:	40020488 	.word	0x40020488
 80055a0:	400204a0 	.word	0x400204a0
 80055a4:	400204b8 	.word	0x400204b8
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	bf14      	ite	ne
 80055b6:	2301      	movne	r3, #1
 80055b8:	2300      	moveq	r3, #0
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f000 8087 	beq.w	80056d0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c6:	f003 031f 	and.w	r3, r3, #31
 80055ca:	2220      	movs	r2, #32
 80055cc:	409a      	lsls	r2, r3
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d139      	bne.n	8005652 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 0216 	bic.w	r2, r2, #22
 80055ec:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	695a      	ldr	r2, [r3, #20]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055fc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005602:	2b00      	cmp	r3, #0
 8005604:	d103      	bne.n	800560e <HAL_DMA_IRQHandler+0x736>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800560a:	2b00      	cmp	r3, #0
 800560c:	d007      	beq.n	800561e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f022 0208 	bic.w	r2, r2, #8
 800561c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005622:	f003 031f 	and.w	r3, r3, #31
 8005626:	223f      	movs	r2, #63	@ 0x3f
 8005628:	409a      	lsls	r2, r3
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005642:	2b00      	cmp	r3, #0
 8005644:	f000 834a 	beq.w	8005cdc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	4798      	blx	r3
          }
          return;
 8005650:	e344      	b.n	8005cdc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800565c:	2b00      	cmp	r3, #0
 800565e:	d018      	beq.n	8005692 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d108      	bne.n	8005680 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005672:	2b00      	cmp	r3, #0
 8005674:	d02c      	beq.n	80056d0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	4798      	blx	r3
 800567e:	e027      	b.n	80056d0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005684:	2b00      	cmp	r3, #0
 8005686:	d023      	beq.n	80056d0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	4798      	blx	r3
 8005690:	e01e      	b.n	80056d0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800569c:	2b00      	cmp	r3, #0
 800569e:	d10f      	bne.n	80056c0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f022 0210 	bic.w	r2, r2, #16
 80056ae:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d003      	beq.n	80056d0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	f000 8306 	beq.w	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 8088 	beq.w	80057f8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2204      	movs	r2, #4
 80056ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a7a      	ldr	r2, [pc, #488]	@ (80058e0 <HAL_DMA_IRQHandler+0xa08>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d04a      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a79      	ldr	r2, [pc, #484]	@ (80058e4 <HAL_DMA_IRQHandler+0xa0c>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d045      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a77      	ldr	r2, [pc, #476]	@ (80058e8 <HAL_DMA_IRQHandler+0xa10>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d040      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a76      	ldr	r2, [pc, #472]	@ (80058ec <HAL_DMA_IRQHandler+0xa14>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d03b      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a74      	ldr	r2, [pc, #464]	@ (80058f0 <HAL_DMA_IRQHandler+0xa18>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d036      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a73      	ldr	r2, [pc, #460]	@ (80058f4 <HAL_DMA_IRQHandler+0xa1c>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d031      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a71      	ldr	r2, [pc, #452]	@ (80058f8 <HAL_DMA_IRQHandler+0xa20>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d02c      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a70      	ldr	r2, [pc, #448]	@ (80058fc <HAL_DMA_IRQHandler+0xa24>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d027      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a6e      	ldr	r2, [pc, #440]	@ (8005900 <HAL_DMA_IRQHandler+0xa28>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d022      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a6d      	ldr	r2, [pc, #436]	@ (8005904 <HAL_DMA_IRQHandler+0xa2c>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d01d      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a6b      	ldr	r2, [pc, #428]	@ (8005908 <HAL_DMA_IRQHandler+0xa30>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d018      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a6a      	ldr	r2, [pc, #424]	@ (800590c <HAL_DMA_IRQHandler+0xa34>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d013      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a68      	ldr	r2, [pc, #416]	@ (8005910 <HAL_DMA_IRQHandler+0xa38>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d00e      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a67      	ldr	r2, [pc, #412]	@ (8005914 <HAL_DMA_IRQHandler+0xa3c>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d009      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a65      	ldr	r2, [pc, #404]	@ (8005918 <HAL_DMA_IRQHandler+0xa40>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d004      	beq.n	8005790 <HAL_DMA_IRQHandler+0x8b8>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a64      	ldr	r2, [pc, #400]	@ (800591c <HAL_DMA_IRQHandler+0xa44>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d108      	bne.n	80057a2 <HAL_DMA_IRQHandler+0x8ca>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f022 0201 	bic.w	r2, r2, #1
 800579e:	601a      	str	r2, [r3, #0]
 80057a0:	e007      	b.n	80057b2 <HAL_DMA_IRQHandler+0x8da>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0201 	bic.w	r2, r2, #1
 80057b0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	3301      	adds	r3, #1
 80057b6:	60fb      	str	r3, [r7, #12]
 80057b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d307      	bcc.n	80057ce <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d1f2      	bne.n	80057b2 <HAL_DMA_IRQHandler+0x8da>
 80057cc:	e000      	b.n	80057d0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80057ce:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d004      	beq.n	80057e8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2203      	movs	r2, #3
 80057e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80057e6:	e003      	b.n	80057f0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	f000 8272 	beq.w	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	4798      	blx	r3
 800580a:	e26c      	b.n	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a43      	ldr	r2, [pc, #268]	@ (8005920 <HAL_DMA_IRQHandler+0xa48>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d022      	beq.n	800585c <HAL_DMA_IRQHandler+0x984>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a42      	ldr	r2, [pc, #264]	@ (8005924 <HAL_DMA_IRQHandler+0xa4c>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d01d      	beq.n	800585c <HAL_DMA_IRQHandler+0x984>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a40      	ldr	r2, [pc, #256]	@ (8005928 <HAL_DMA_IRQHandler+0xa50>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d018      	beq.n	800585c <HAL_DMA_IRQHandler+0x984>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a3f      	ldr	r2, [pc, #252]	@ (800592c <HAL_DMA_IRQHandler+0xa54>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d013      	beq.n	800585c <HAL_DMA_IRQHandler+0x984>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a3d      	ldr	r2, [pc, #244]	@ (8005930 <HAL_DMA_IRQHandler+0xa58>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d00e      	beq.n	800585c <HAL_DMA_IRQHandler+0x984>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a3c      	ldr	r2, [pc, #240]	@ (8005934 <HAL_DMA_IRQHandler+0xa5c>)
 8005844:	4293      	cmp	r3, r2
 8005846:	d009      	beq.n	800585c <HAL_DMA_IRQHandler+0x984>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a3a      	ldr	r2, [pc, #232]	@ (8005938 <HAL_DMA_IRQHandler+0xa60>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d004      	beq.n	800585c <HAL_DMA_IRQHandler+0x984>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	4a39      	ldr	r2, [pc, #228]	@ (800593c <HAL_DMA_IRQHandler+0xa64>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d101      	bne.n	8005860 <HAL_DMA_IRQHandler+0x988>
 800585c:	2301      	movs	r3, #1
 800585e:	e000      	b.n	8005862 <HAL_DMA_IRQHandler+0x98a>
 8005860:	2300      	movs	r3, #0
 8005862:	2b00      	cmp	r3, #0
 8005864:	f000 823f 	beq.w	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005874:	f003 031f 	and.w	r3, r3, #31
 8005878:	2204      	movs	r2, #4
 800587a:	409a      	lsls	r2, r3
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	4013      	ands	r3, r2
 8005880:	2b00      	cmp	r3, #0
 8005882:	f000 80cd 	beq.w	8005a20 <HAL_DMA_IRQHandler+0xb48>
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	f003 0304 	and.w	r3, r3, #4
 800588c:	2b00      	cmp	r3, #0
 800588e:	f000 80c7 	beq.w	8005a20 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005896:	f003 031f 	and.w	r3, r3, #31
 800589a:	2204      	movs	r2, #4
 800589c:	409a      	lsls	r2, r3
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d049      	beq.n	8005940 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d109      	bne.n	80058ca <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 8210 	beq.w	8005ce0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058c8:	e20a      	b.n	8005ce0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 8206 	beq.w	8005ce0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80058dc:	e200      	b.n	8005ce0 <HAL_DMA_IRQHandler+0xe08>
 80058de:	bf00      	nop
 80058e0:	40020010 	.word	0x40020010
 80058e4:	40020028 	.word	0x40020028
 80058e8:	40020040 	.word	0x40020040
 80058ec:	40020058 	.word	0x40020058
 80058f0:	40020070 	.word	0x40020070
 80058f4:	40020088 	.word	0x40020088
 80058f8:	400200a0 	.word	0x400200a0
 80058fc:	400200b8 	.word	0x400200b8
 8005900:	40020410 	.word	0x40020410
 8005904:	40020428 	.word	0x40020428
 8005908:	40020440 	.word	0x40020440
 800590c:	40020458 	.word	0x40020458
 8005910:	40020470 	.word	0x40020470
 8005914:	40020488 	.word	0x40020488
 8005918:	400204a0 	.word	0x400204a0
 800591c:	400204b8 	.word	0x400204b8
 8005920:	58025408 	.word	0x58025408
 8005924:	5802541c 	.word	0x5802541c
 8005928:	58025430 	.word	0x58025430
 800592c:	58025444 	.word	0x58025444
 8005930:	58025458 	.word	0x58025458
 8005934:	5802546c 	.word	0x5802546c
 8005938:	58025480 	.word	0x58025480
 800593c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	f003 0320 	and.w	r3, r3, #32
 8005946:	2b00      	cmp	r3, #0
 8005948:	d160      	bne.n	8005a0c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a7f      	ldr	r2, [pc, #508]	@ (8005b4c <HAL_DMA_IRQHandler+0xc74>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d04a      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a7d      	ldr	r2, [pc, #500]	@ (8005b50 <HAL_DMA_IRQHandler+0xc78>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d045      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a7c      	ldr	r2, [pc, #496]	@ (8005b54 <HAL_DMA_IRQHandler+0xc7c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d040      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a7a      	ldr	r2, [pc, #488]	@ (8005b58 <HAL_DMA_IRQHandler+0xc80>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d03b      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a79      	ldr	r2, [pc, #484]	@ (8005b5c <HAL_DMA_IRQHandler+0xc84>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d036      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a77      	ldr	r2, [pc, #476]	@ (8005b60 <HAL_DMA_IRQHandler+0xc88>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d031      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a76      	ldr	r2, [pc, #472]	@ (8005b64 <HAL_DMA_IRQHandler+0xc8c>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d02c      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a74      	ldr	r2, [pc, #464]	@ (8005b68 <HAL_DMA_IRQHandler+0xc90>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d027      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a73      	ldr	r2, [pc, #460]	@ (8005b6c <HAL_DMA_IRQHandler+0xc94>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d022      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a71      	ldr	r2, [pc, #452]	@ (8005b70 <HAL_DMA_IRQHandler+0xc98>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d01d      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a70      	ldr	r2, [pc, #448]	@ (8005b74 <HAL_DMA_IRQHandler+0xc9c>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d018      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a6e      	ldr	r2, [pc, #440]	@ (8005b78 <HAL_DMA_IRQHandler+0xca0>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d013      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a6d      	ldr	r2, [pc, #436]	@ (8005b7c <HAL_DMA_IRQHandler+0xca4>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d00e      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a6b      	ldr	r2, [pc, #428]	@ (8005b80 <HAL_DMA_IRQHandler+0xca8>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d009      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a6a      	ldr	r2, [pc, #424]	@ (8005b84 <HAL_DMA_IRQHandler+0xcac>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d004      	beq.n	80059ea <HAL_DMA_IRQHandler+0xb12>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a68      	ldr	r2, [pc, #416]	@ (8005b88 <HAL_DMA_IRQHandler+0xcb0>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d108      	bne.n	80059fc <HAL_DMA_IRQHandler+0xb24>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f022 0208 	bic.w	r2, r2, #8
 80059f8:	601a      	str	r2, [r3, #0]
 80059fa:	e007      	b.n	8005a0c <HAL_DMA_IRQHandler+0xb34>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 0204 	bic.w	r2, r2, #4
 8005a0a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 8165 	beq.w	8005ce0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a1e:	e15f      	b.n	8005ce0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a24:	f003 031f 	and.w	r3, r3, #31
 8005a28:	2202      	movs	r2, #2
 8005a2a:	409a      	lsls	r2, r3
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	4013      	ands	r3, r2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 80c5 	beq.w	8005bc0 <HAL_DMA_IRQHandler+0xce8>
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f000 80bf 	beq.w	8005bc0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a46:	f003 031f 	and.w	r3, r3, #31
 8005a4a:	2202      	movs	r2, #2
 8005a4c:	409a      	lsls	r2, r3
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d018      	beq.n	8005a8e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d109      	bne.n	8005a7a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	f000 813a 	beq.w	8005ce4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a78:	e134      	b.n	8005ce4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	f000 8130 	beq.w	8005ce4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a8c:	e12a      	b.n	8005ce4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	f003 0320 	and.w	r3, r3, #32
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	f040 8089 	bne.w	8005bac <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a2b      	ldr	r2, [pc, #172]	@ (8005b4c <HAL_DMA_IRQHandler+0xc74>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d04a      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a29      	ldr	r2, [pc, #164]	@ (8005b50 <HAL_DMA_IRQHandler+0xc78>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d045      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a28      	ldr	r2, [pc, #160]	@ (8005b54 <HAL_DMA_IRQHandler+0xc7c>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d040      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a26      	ldr	r2, [pc, #152]	@ (8005b58 <HAL_DMA_IRQHandler+0xc80>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d03b      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a25      	ldr	r2, [pc, #148]	@ (8005b5c <HAL_DMA_IRQHandler+0xc84>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d036      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a23      	ldr	r2, [pc, #140]	@ (8005b60 <HAL_DMA_IRQHandler+0xc88>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d031      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a22      	ldr	r2, [pc, #136]	@ (8005b64 <HAL_DMA_IRQHandler+0xc8c>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d02c      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a20      	ldr	r2, [pc, #128]	@ (8005b68 <HAL_DMA_IRQHandler+0xc90>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d027      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a1f      	ldr	r2, [pc, #124]	@ (8005b6c <HAL_DMA_IRQHandler+0xc94>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d022      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1d      	ldr	r2, [pc, #116]	@ (8005b70 <HAL_DMA_IRQHandler+0xc98>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d01d      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a1c      	ldr	r2, [pc, #112]	@ (8005b74 <HAL_DMA_IRQHandler+0xc9c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d018      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1a      	ldr	r2, [pc, #104]	@ (8005b78 <HAL_DMA_IRQHandler+0xca0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d013      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a19      	ldr	r2, [pc, #100]	@ (8005b7c <HAL_DMA_IRQHandler+0xca4>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d00e      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a17      	ldr	r2, [pc, #92]	@ (8005b80 <HAL_DMA_IRQHandler+0xca8>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d009      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a16      	ldr	r2, [pc, #88]	@ (8005b84 <HAL_DMA_IRQHandler+0xcac>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d004      	beq.n	8005b3a <HAL_DMA_IRQHandler+0xc62>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a14      	ldr	r2, [pc, #80]	@ (8005b88 <HAL_DMA_IRQHandler+0xcb0>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d128      	bne.n	8005b8c <HAL_DMA_IRQHandler+0xcb4>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0214 	bic.w	r2, r2, #20
 8005b48:	601a      	str	r2, [r3, #0]
 8005b4a:	e027      	b.n	8005b9c <HAL_DMA_IRQHandler+0xcc4>
 8005b4c:	40020010 	.word	0x40020010
 8005b50:	40020028 	.word	0x40020028
 8005b54:	40020040 	.word	0x40020040
 8005b58:	40020058 	.word	0x40020058
 8005b5c:	40020070 	.word	0x40020070
 8005b60:	40020088 	.word	0x40020088
 8005b64:	400200a0 	.word	0x400200a0
 8005b68:	400200b8 	.word	0x400200b8
 8005b6c:	40020410 	.word	0x40020410
 8005b70:	40020428 	.word	0x40020428
 8005b74:	40020440 	.word	0x40020440
 8005b78:	40020458 	.word	0x40020458
 8005b7c:	40020470 	.word	0x40020470
 8005b80:	40020488 	.word	0x40020488
 8005b84:	400204a0 	.word	0x400204a0
 8005b88:	400204b8 	.word	0x400204b8
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 020a 	bic.w	r2, r2, #10
 8005b9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	f000 8097 	beq.w	8005ce4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005bbe:	e091      	b.n	8005ce4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc4:	f003 031f 	and.w	r3, r3, #31
 8005bc8:	2208      	movs	r2, #8
 8005bca:	409a      	lsls	r2, r3
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	4013      	ands	r3, r2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 8088 	beq.w	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	f003 0308 	and.w	r3, r3, #8
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	f000 8082 	beq.w	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a41      	ldr	r2, [pc, #260]	@ (8005cec <HAL_DMA_IRQHandler+0xe14>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d04a      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a3f      	ldr	r2, [pc, #252]	@ (8005cf0 <HAL_DMA_IRQHandler+0xe18>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d045      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a3e      	ldr	r2, [pc, #248]	@ (8005cf4 <HAL_DMA_IRQHandler+0xe1c>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d040      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a3c      	ldr	r2, [pc, #240]	@ (8005cf8 <HAL_DMA_IRQHandler+0xe20>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d03b      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a3b      	ldr	r2, [pc, #236]	@ (8005cfc <HAL_DMA_IRQHandler+0xe24>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d036      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a39      	ldr	r2, [pc, #228]	@ (8005d00 <HAL_DMA_IRQHandler+0xe28>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d031      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a38      	ldr	r2, [pc, #224]	@ (8005d04 <HAL_DMA_IRQHandler+0xe2c>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d02c      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a36      	ldr	r2, [pc, #216]	@ (8005d08 <HAL_DMA_IRQHandler+0xe30>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d027      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a35      	ldr	r2, [pc, #212]	@ (8005d0c <HAL_DMA_IRQHandler+0xe34>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d022      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a33      	ldr	r2, [pc, #204]	@ (8005d10 <HAL_DMA_IRQHandler+0xe38>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d01d      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a32      	ldr	r2, [pc, #200]	@ (8005d14 <HAL_DMA_IRQHandler+0xe3c>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d018      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a30      	ldr	r2, [pc, #192]	@ (8005d18 <HAL_DMA_IRQHandler+0xe40>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d013      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a2f      	ldr	r2, [pc, #188]	@ (8005d1c <HAL_DMA_IRQHandler+0xe44>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00e      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a2d      	ldr	r2, [pc, #180]	@ (8005d20 <HAL_DMA_IRQHandler+0xe48>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d009      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	4a2c      	ldr	r2, [pc, #176]	@ (8005d24 <HAL_DMA_IRQHandler+0xe4c>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d004      	beq.n	8005c82 <HAL_DMA_IRQHandler+0xdaa>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4a2a      	ldr	r2, [pc, #168]	@ (8005d28 <HAL_DMA_IRQHandler+0xe50>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d108      	bne.n	8005c94 <HAL_DMA_IRQHandler+0xdbc>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f022 021c 	bic.w	r2, r2, #28
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	e007      	b.n	8005ca4 <HAL_DMA_IRQHandler+0xdcc>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 020e 	bic.w	r2, r2, #14
 8005ca2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca8:	f003 031f 	and.w	r3, r3, #31
 8005cac:	2201      	movs	r2, #1
 8005cae:	409a      	lsls	r2, r3
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d009      	beq.n	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	4798      	blx	r3
 8005cda:	e004      	b.n	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005cdc:	bf00      	nop
 8005cde:	e002      	b.n	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ce0:	bf00      	nop
 8005ce2:	e000      	b.n	8005ce6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ce4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005ce6:	3728      	adds	r7, #40	@ 0x28
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	40020010 	.word	0x40020010
 8005cf0:	40020028 	.word	0x40020028
 8005cf4:	40020040 	.word	0x40020040
 8005cf8:	40020058 	.word	0x40020058
 8005cfc:	40020070 	.word	0x40020070
 8005d00:	40020088 	.word	0x40020088
 8005d04:	400200a0 	.word	0x400200a0
 8005d08:	400200b8 	.word	0x400200b8
 8005d0c:	40020410 	.word	0x40020410
 8005d10:	40020428 	.word	0x40020428
 8005d14:	40020440 	.word	0x40020440
 8005d18:	40020458 	.word	0x40020458
 8005d1c:	40020470 	.word	0x40020470
 8005d20:	40020488 	.word	0x40020488
 8005d24:	400204a0 	.word	0x400204a0
 8005d28:	400204b8 	.word	0x400204b8

08005d2c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b087      	sub	sp, #28
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d44:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a7f      	ldr	r2, [pc, #508]	@ (8005f48 <DMA_SetConfig+0x21c>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d072      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a7d      	ldr	r2, [pc, #500]	@ (8005f4c <DMA_SetConfig+0x220>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d06d      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a7c      	ldr	r2, [pc, #496]	@ (8005f50 <DMA_SetConfig+0x224>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d068      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a7a      	ldr	r2, [pc, #488]	@ (8005f54 <DMA_SetConfig+0x228>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d063      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a79      	ldr	r2, [pc, #484]	@ (8005f58 <DMA_SetConfig+0x22c>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d05e      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a77      	ldr	r2, [pc, #476]	@ (8005f5c <DMA_SetConfig+0x230>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d059      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a76      	ldr	r2, [pc, #472]	@ (8005f60 <DMA_SetConfig+0x234>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d054      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a74      	ldr	r2, [pc, #464]	@ (8005f64 <DMA_SetConfig+0x238>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d04f      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a73      	ldr	r2, [pc, #460]	@ (8005f68 <DMA_SetConfig+0x23c>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d04a      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a71      	ldr	r2, [pc, #452]	@ (8005f6c <DMA_SetConfig+0x240>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d045      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a70      	ldr	r2, [pc, #448]	@ (8005f70 <DMA_SetConfig+0x244>)
 8005db0:	4293      	cmp	r3, r2
 8005db2:	d040      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a6e      	ldr	r2, [pc, #440]	@ (8005f74 <DMA_SetConfig+0x248>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d03b      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a6d      	ldr	r2, [pc, #436]	@ (8005f78 <DMA_SetConfig+0x24c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d036      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4a6b      	ldr	r2, [pc, #428]	@ (8005f7c <DMA_SetConfig+0x250>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d031      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a6a      	ldr	r2, [pc, #424]	@ (8005f80 <DMA_SetConfig+0x254>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d02c      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a68      	ldr	r2, [pc, #416]	@ (8005f84 <DMA_SetConfig+0x258>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d027      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a67      	ldr	r2, [pc, #412]	@ (8005f88 <DMA_SetConfig+0x25c>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d022      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a65      	ldr	r2, [pc, #404]	@ (8005f8c <DMA_SetConfig+0x260>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d01d      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a64      	ldr	r2, [pc, #400]	@ (8005f90 <DMA_SetConfig+0x264>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d018      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a62      	ldr	r2, [pc, #392]	@ (8005f94 <DMA_SetConfig+0x268>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d013      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a61      	ldr	r2, [pc, #388]	@ (8005f98 <DMA_SetConfig+0x26c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d00e      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a5f      	ldr	r2, [pc, #380]	@ (8005f9c <DMA_SetConfig+0x270>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d009      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a5e      	ldr	r2, [pc, #376]	@ (8005fa0 <DMA_SetConfig+0x274>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d004      	beq.n	8005e36 <DMA_SetConfig+0x10a>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a5c      	ldr	r2, [pc, #368]	@ (8005fa4 <DMA_SetConfig+0x278>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d101      	bne.n	8005e3a <DMA_SetConfig+0x10e>
 8005e36:	2301      	movs	r3, #1
 8005e38:	e000      	b.n	8005e3c <DMA_SetConfig+0x110>
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d00d      	beq.n	8005e5c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005e48:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d004      	beq.n	8005e5c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005e5a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a39      	ldr	r2, [pc, #228]	@ (8005f48 <DMA_SetConfig+0x21c>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d04a      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a38      	ldr	r2, [pc, #224]	@ (8005f4c <DMA_SetConfig+0x220>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d045      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a36      	ldr	r2, [pc, #216]	@ (8005f50 <DMA_SetConfig+0x224>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d040      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a35      	ldr	r2, [pc, #212]	@ (8005f54 <DMA_SetConfig+0x228>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d03b      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a33      	ldr	r2, [pc, #204]	@ (8005f58 <DMA_SetConfig+0x22c>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d036      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a32      	ldr	r2, [pc, #200]	@ (8005f5c <DMA_SetConfig+0x230>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d031      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a30      	ldr	r2, [pc, #192]	@ (8005f60 <DMA_SetConfig+0x234>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d02c      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a2f      	ldr	r2, [pc, #188]	@ (8005f64 <DMA_SetConfig+0x238>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d027      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f68 <DMA_SetConfig+0x23c>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d022      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a2c      	ldr	r2, [pc, #176]	@ (8005f6c <DMA_SetConfig+0x240>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d01d      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a2a      	ldr	r2, [pc, #168]	@ (8005f70 <DMA_SetConfig+0x244>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d018      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a29      	ldr	r2, [pc, #164]	@ (8005f74 <DMA_SetConfig+0x248>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d013      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a27      	ldr	r2, [pc, #156]	@ (8005f78 <DMA_SetConfig+0x24c>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00e      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a26      	ldr	r2, [pc, #152]	@ (8005f7c <DMA_SetConfig+0x250>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d009      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a24      	ldr	r2, [pc, #144]	@ (8005f80 <DMA_SetConfig+0x254>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d004      	beq.n	8005efc <DMA_SetConfig+0x1d0>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a23      	ldr	r2, [pc, #140]	@ (8005f84 <DMA_SetConfig+0x258>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d101      	bne.n	8005f00 <DMA_SetConfig+0x1d4>
 8005efc:	2301      	movs	r3, #1
 8005efe:	e000      	b.n	8005f02 <DMA_SetConfig+0x1d6>
 8005f00:	2300      	movs	r3, #0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d059      	beq.n	8005fba <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f0a:	f003 031f 	and.w	r3, r3, #31
 8005f0e:	223f      	movs	r2, #63	@ 0x3f
 8005f10:	409a      	lsls	r2, r3
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f24:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	683a      	ldr	r2, [r7, #0]
 8005f2c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	2b40      	cmp	r3, #64	@ 0x40
 8005f34:	d138      	bne.n	8005fa8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005f46:	e086      	b.n	8006056 <DMA_SetConfig+0x32a>
 8005f48:	40020010 	.word	0x40020010
 8005f4c:	40020028 	.word	0x40020028
 8005f50:	40020040 	.word	0x40020040
 8005f54:	40020058 	.word	0x40020058
 8005f58:	40020070 	.word	0x40020070
 8005f5c:	40020088 	.word	0x40020088
 8005f60:	400200a0 	.word	0x400200a0
 8005f64:	400200b8 	.word	0x400200b8
 8005f68:	40020410 	.word	0x40020410
 8005f6c:	40020428 	.word	0x40020428
 8005f70:	40020440 	.word	0x40020440
 8005f74:	40020458 	.word	0x40020458
 8005f78:	40020470 	.word	0x40020470
 8005f7c:	40020488 	.word	0x40020488
 8005f80:	400204a0 	.word	0x400204a0
 8005f84:	400204b8 	.word	0x400204b8
 8005f88:	58025408 	.word	0x58025408
 8005f8c:	5802541c 	.word	0x5802541c
 8005f90:	58025430 	.word	0x58025430
 8005f94:	58025444 	.word	0x58025444
 8005f98:	58025458 	.word	0x58025458
 8005f9c:	5802546c 	.word	0x5802546c
 8005fa0:	58025480 	.word	0x58025480
 8005fa4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68ba      	ldr	r2, [r7, #8]
 8005fae:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	60da      	str	r2, [r3, #12]
}
 8005fb8:	e04d      	b.n	8006056 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a29      	ldr	r2, [pc, #164]	@ (8006064 <DMA_SetConfig+0x338>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d022      	beq.n	800600a <DMA_SetConfig+0x2de>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a27      	ldr	r2, [pc, #156]	@ (8006068 <DMA_SetConfig+0x33c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d01d      	beq.n	800600a <DMA_SetConfig+0x2de>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a26      	ldr	r2, [pc, #152]	@ (800606c <DMA_SetConfig+0x340>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d018      	beq.n	800600a <DMA_SetConfig+0x2de>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a24      	ldr	r2, [pc, #144]	@ (8006070 <DMA_SetConfig+0x344>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d013      	beq.n	800600a <DMA_SetConfig+0x2de>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a23      	ldr	r2, [pc, #140]	@ (8006074 <DMA_SetConfig+0x348>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d00e      	beq.n	800600a <DMA_SetConfig+0x2de>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a21      	ldr	r2, [pc, #132]	@ (8006078 <DMA_SetConfig+0x34c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d009      	beq.n	800600a <DMA_SetConfig+0x2de>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a20      	ldr	r2, [pc, #128]	@ (800607c <DMA_SetConfig+0x350>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d004      	beq.n	800600a <DMA_SetConfig+0x2de>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a1e      	ldr	r2, [pc, #120]	@ (8006080 <DMA_SetConfig+0x354>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d101      	bne.n	800600e <DMA_SetConfig+0x2e2>
 800600a:	2301      	movs	r3, #1
 800600c:	e000      	b.n	8006010 <DMA_SetConfig+0x2e4>
 800600e:	2300      	movs	r3, #0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d020      	beq.n	8006056 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006018:	f003 031f 	and.w	r3, r3, #31
 800601c:	2201      	movs	r2, #1
 800601e:	409a      	lsls	r2, r3
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	2b40      	cmp	r3, #64	@ 0x40
 8006032:	d108      	bne.n	8006046 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	60da      	str	r2, [r3, #12]
}
 8006044:	e007      	b.n	8006056 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	60da      	str	r2, [r3, #12]
}
 8006056:	bf00      	nop
 8006058:	371c      	adds	r7, #28
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	58025408 	.word	0x58025408
 8006068:	5802541c 	.word	0x5802541c
 800606c:	58025430 	.word	0x58025430
 8006070:	58025444 	.word	0x58025444
 8006074:	58025458 	.word	0x58025458
 8006078:	5802546c 	.word	0x5802546c
 800607c:	58025480 	.word	0x58025480
 8006080:	58025494 	.word	0x58025494

08006084 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006084:	b480      	push	{r7}
 8006086:	b085      	sub	sp, #20
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a42      	ldr	r2, [pc, #264]	@ (800619c <DMA_CalcBaseAndBitshift+0x118>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d04a      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a41      	ldr	r2, [pc, #260]	@ (80061a0 <DMA_CalcBaseAndBitshift+0x11c>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d045      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a3f      	ldr	r2, [pc, #252]	@ (80061a4 <DMA_CalcBaseAndBitshift+0x120>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d040      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a3e      	ldr	r2, [pc, #248]	@ (80061a8 <DMA_CalcBaseAndBitshift+0x124>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d03b      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a3c      	ldr	r2, [pc, #240]	@ (80061ac <DMA_CalcBaseAndBitshift+0x128>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d036      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a3b      	ldr	r2, [pc, #236]	@ (80061b0 <DMA_CalcBaseAndBitshift+0x12c>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d031      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a39      	ldr	r2, [pc, #228]	@ (80061b4 <DMA_CalcBaseAndBitshift+0x130>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d02c      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a38      	ldr	r2, [pc, #224]	@ (80061b8 <DMA_CalcBaseAndBitshift+0x134>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d027      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a36      	ldr	r2, [pc, #216]	@ (80061bc <DMA_CalcBaseAndBitshift+0x138>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d022      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a35      	ldr	r2, [pc, #212]	@ (80061c0 <DMA_CalcBaseAndBitshift+0x13c>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d01d      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a33      	ldr	r2, [pc, #204]	@ (80061c4 <DMA_CalcBaseAndBitshift+0x140>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d018      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a32      	ldr	r2, [pc, #200]	@ (80061c8 <DMA_CalcBaseAndBitshift+0x144>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d013      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a30      	ldr	r2, [pc, #192]	@ (80061cc <DMA_CalcBaseAndBitshift+0x148>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d00e      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a2f      	ldr	r2, [pc, #188]	@ (80061d0 <DMA_CalcBaseAndBitshift+0x14c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d009      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a2d      	ldr	r2, [pc, #180]	@ (80061d4 <DMA_CalcBaseAndBitshift+0x150>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d004      	beq.n	800612c <DMA_CalcBaseAndBitshift+0xa8>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a2c      	ldr	r2, [pc, #176]	@ (80061d8 <DMA_CalcBaseAndBitshift+0x154>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d101      	bne.n	8006130 <DMA_CalcBaseAndBitshift+0xac>
 800612c:	2301      	movs	r3, #1
 800612e:	e000      	b.n	8006132 <DMA_CalcBaseAndBitshift+0xae>
 8006130:	2300      	movs	r3, #0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d024      	beq.n	8006180 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	b2db      	uxtb	r3, r3
 800613c:	3b10      	subs	r3, #16
 800613e:	4a27      	ldr	r2, [pc, #156]	@ (80061dc <DMA_CalcBaseAndBitshift+0x158>)
 8006140:	fba2 2303 	umull	r2, r3, r2, r3
 8006144:	091b      	lsrs	r3, r3, #4
 8006146:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f003 0307 	and.w	r3, r3, #7
 800614e:	4a24      	ldr	r2, [pc, #144]	@ (80061e0 <DMA_CalcBaseAndBitshift+0x15c>)
 8006150:	5cd3      	ldrb	r3, [r2, r3]
 8006152:	461a      	mov	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2b03      	cmp	r3, #3
 800615c:	d908      	bls.n	8006170 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	461a      	mov	r2, r3
 8006164:	4b1f      	ldr	r3, [pc, #124]	@ (80061e4 <DMA_CalcBaseAndBitshift+0x160>)
 8006166:	4013      	ands	r3, r2
 8006168:	1d1a      	adds	r2, r3, #4
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	659a      	str	r2, [r3, #88]	@ 0x58
 800616e:	e00d      	b.n	800618c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	461a      	mov	r2, r3
 8006176:	4b1b      	ldr	r3, [pc, #108]	@ (80061e4 <DMA_CalcBaseAndBitshift+0x160>)
 8006178:	4013      	ands	r3, r2
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	6593      	str	r3, [r2, #88]	@ 0x58
 800617e:	e005      	b.n	800618c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006190:	4618      	mov	r0, r3
 8006192:	3714      	adds	r7, #20
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	40020010 	.word	0x40020010
 80061a0:	40020028 	.word	0x40020028
 80061a4:	40020040 	.word	0x40020040
 80061a8:	40020058 	.word	0x40020058
 80061ac:	40020070 	.word	0x40020070
 80061b0:	40020088 	.word	0x40020088
 80061b4:	400200a0 	.word	0x400200a0
 80061b8:	400200b8 	.word	0x400200b8
 80061bc:	40020410 	.word	0x40020410
 80061c0:	40020428 	.word	0x40020428
 80061c4:	40020440 	.word	0x40020440
 80061c8:	40020458 	.word	0x40020458
 80061cc:	40020470 	.word	0x40020470
 80061d0:	40020488 	.word	0x40020488
 80061d4:	400204a0 	.word	0x400204a0
 80061d8:	400204b8 	.word	0x400204b8
 80061dc:	aaaaaaab 	.word	0xaaaaaaab
 80061e0:	08014b74 	.word	0x08014b74
 80061e4:	fffffc00 	.word	0xfffffc00

080061e8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b085      	sub	sp, #20
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d120      	bne.n	800623e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006200:	2b03      	cmp	r3, #3
 8006202:	d858      	bhi.n	80062b6 <DMA_CheckFifoParam+0xce>
 8006204:	a201      	add	r2, pc, #4	@ (adr r2, 800620c <DMA_CheckFifoParam+0x24>)
 8006206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620a:	bf00      	nop
 800620c:	0800621d 	.word	0x0800621d
 8006210:	0800622f 	.word	0x0800622f
 8006214:	0800621d 	.word	0x0800621d
 8006218:	080062b7 	.word	0x080062b7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006220:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d048      	beq.n	80062ba <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800622c:	e045      	b.n	80062ba <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006232:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006236:	d142      	bne.n	80062be <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800623c:	e03f      	b.n	80062be <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006246:	d123      	bne.n	8006290 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624c:	2b03      	cmp	r3, #3
 800624e:	d838      	bhi.n	80062c2 <DMA_CheckFifoParam+0xda>
 8006250:	a201      	add	r2, pc, #4	@ (adr r2, 8006258 <DMA_CheckFifoParam+0x70>)
 8006252:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006256:	bf00      	nop
 8006258:	08006269 	.word	0x08006269
 800625c:	0800626f 	.word	0x0800626f
 8006260:	08006269 	.word	0x08006269
 8006264:	08006281 	.word	0x08006281
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	73fb      	strb	r3, [r7, #15]
        break;
 800626c:	e030      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006272:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006276:	2b00      	cmp	r3, #0
 8006278:	d025      	beq.n	80062c6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800627e:	e022      	b.n	80062c6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006284:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006288:	d11f      	bne.n	80062ca <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800628a:	2301      	movs	r3, #1
 800628c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800628e:	e01c      	b.n	80062ca <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006294:	2b02      	cmp	r3, #2
 8006296:	d902      	bls.n	800629e <DMA_CheckFifoParam+0xb6>
 8006298:	2b03      	cmp	r3, #3
 800629a:	d003      	beq.n	80062a4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800629c:	e018      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	73fb      	strb	r3, [r7, #15]
        break;
 80062a2:	e015      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d00e      	beq.n	80062ce <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80062b0:	2301      	movs	r3, #1
 80062b2:	73fb      	strb	r3, [r7, #15]
    break;
 80062b4:	e00b      	b.n	80062ce <DMA_CheckFifoParam+0xe6>
        break;
 80062b6:	bf00      	nop
 80062b8:	e00a      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
        break;
 80062ba:	bf00      	nop
 80062bc:	e008      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
        break;
 80062be:	bf00      	nop
 80062c0:	e006      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
        break;
 80062c2:	bf00      	nop
 80062c4:	e004      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
        break;
 80062c6:	bf00      	nop
 80062c8:	e002      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
        break;
 80062ca:	bf00      	nop
 80062cc:	e000      	b.n	80062d0 <DMA_CheckFifoParam+0xe8>
    break;
 80062ce:	bf00      	nop
    }
  }

  return status;
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3714      	adds	r7, #20
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop

080062e0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a38      	ldr	r2, [pc, #224]	@ (80063d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d022      	beq.n	800633e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a36      	ldr	r2, [pc, #216]	@ (80063d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d01d      	beq.n	800633e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a35      	ldr	r2, [pc, #212]	@ (80063dc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d018      	beq.n	800633e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a33      	ldr	r2, [pc, #204]	@ (80063e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d013      	beq.n	800633e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a32      	ldr	r2, [pc, #200]	@ (80063e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d00e      	beq.n	800633e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a30      	ldr	r2, [pc, #192]	@ (80063e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d009      	beq.n	800633e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a2f      	ldr	r2, [pc, #188]	@ (80063ec <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d004      	beq.n	800633e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a2d      	ldr	r2, [pc, #180]	@ (80063f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d101      	bne.n	8006342 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800633e:	2301      	movs	r3, #1
 8006340:	e000      	b.n	8006344 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8006342:	2300      	movs	r3, #0
 8006344:	2b00      	cmp	r3, #0
 8006346:	d01a      	beq.n	800637e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	3b08      	subs	r3, #8
 8006350:	4a28      	ldr	r2, [pc, #160]	@ (80063f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8006352:	fba2 2303 	umull	r2, r3, r2, r3
 8006356:	091b      	lsrs	r3, r3, #4
 8006358:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	4b26      	ldr	r3, [pc, #152]	@ (80063f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800635e:	4413      	add	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	461a      	mov	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a24      	ldr	r2, [pc, #144]	@ (80063fc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800636c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	f003 031f 	and.w	r3, r3, #31
 8006374:	2201      	movs	r2, #1
 8006376:	409a      	lsls	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800637c:	e024      	b.n	80063c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	b2db      	uxtb	r3, r3
 8006384:	3b10      	subs	r3, #16
 8006386:	4a1e      	ldr	r2, [pc, #120]	@ (8006400 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006388:	fba2 2303 	umull	r2, r3, r2, r3
 800638c:	091b      	lsrs	r3, r3, #4
 800638e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	4a1c      	ldr	r2, [pc, #112]	@ (8006404 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d806      	bhi.n	80063a6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	4a1b      	ldr	r2, [pc, #108]	@ (8006408 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d902      	bls.n	80063a6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	3308      	adds	r3, #8
 80063a4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	4b18      	ldr	r3, [pc, #96]	@ (800640c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80063aa:	4413      	add	r3, r2
 80063ac:	009b      	lsls	r3, r3, #2
 80063ae:	461a      	mov	r2, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a16      	ldr	r2, [pc, #88]	@ (8006410 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80063b8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	f003 031f 	and.w	r3, r3, #31
 80063c0:	2201      	movs	r2, #1
 80063c2:	409a      	lsls	r2, r3
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80063c8:	bf00      	nop
 80063ca:	3714      	adds	r7, #20
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr
 80063d4:	58025408 	.word	0x58025408
 80063d8:	5802541c 	.word	0x5802541c
 80063dc:	58025430 	.word	0x58025430
 80063e0:	58025444 	.word	0x58025444
 80063e4:	58025458 	.word	0x58025458
 80063e8:	5802546c 	.word	0x5802546c
 80063ec:	58025480 	.word	0x58025480
 80063f0:	58025494 	.word	0x58025494
 80063f4:	cccccccd 	.word	0xcccccccd
 80063f8:	16009600 	.word	0x16009600
 80063fc:	58025880 	.word	0x58025880
 8006400:	aaaaaaab 	.word	0xaaaaaaab
 8006404:	400204b8 	.word	0x400204b8
 8006408:	4002040f 	.word	0x4002040f
 800640c:	10008200 	.word	0x10008200
 8006410:	40020880 	.word	0x40020880

08006414 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006414:	b480      	push	{r7}
 8006416:	b085      	sub	sp, #20
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	b2db      	uxtb	r3, r3
 8006422:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d04a      	beq.n	80064c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2b08      	cmp	r3, #8
 800642e:	d847      	bhi.n	80064c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a25      	ldr	r2, [pc, #148]	@ (80064cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006436:	4293      	cmp	r3, r2
 8006438:	d022      	beq.n	8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a24      	ldr	r2, [pc, #144]	@ (80064d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d01d      	beq.n	8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a22      	ldr	r2, [pc, #136]	@ (80064d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d018      	beq.n	8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a21      	ldr	r2, [pc, #132]	@ (80064d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d013      	beq.n	8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a1f      	ldr	r2, [pc, #124]	@ (80064dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00e      	beq.n	8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a1e      	ldr	r2, [pc, #120]	@ (80064e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d009      	beq.n	8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a1c      	ldr	r2, [pc, #112]	@ (80064e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d004      	beq.n	8006480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a1b      	ldr	r2, [pc, #108]	@ (80064e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d101      	bne.n	8006484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006480:	2301      	movs	r3, #1
 8006482:	e000      	b.n	8006486 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006484:	2300      	movs	r3, #0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00a      	beq.n	80064a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	4b17      	ldr	r3, [pc, #92]	@ (80064ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	461a      	mov	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a15      	ldr	r2, [pc, #84]	@ (80064f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800649c:	671a      	str	r2, [r3, #112]	@ 0x70
 800649e:	e009      	b.n	80064b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80064a0:	68fa      	ldr	r2, [r7, #12]
 80064a2:	4b14      	ldr	r3, [pc, #80]	@ (80064f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80064a4:	4413      	add	r3, r2
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	461a      	mov	r2, r3
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a11      	ldr	r2, [pc, #68]	@ (80064f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80064b2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	3b01      	subs	r3, #1
 80064b8:	2201      	movs	r2, #1
 80064ba:	409a      	lsls	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80064c0:	bf00      	nop
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	58025408 	.word	0x58025408
 80064d0:	5802541c 	.word	0x5802541c
 80064d4:	58025430 	.word	0x58025430
 80064d8:	58025444 	.word	0x58025444
 80064dc:	58025458 	.word	0x58025458
 80064e0:	5802546c 	.word	0x5802546c
 80064e4:	58025480 	.word	0x58025480
 80064e8:	58025494 	.word	0x58025494
 80064ec:	1600963f 	.word	0x1600963f
 80064f0:	58025940 	.word	0x58025940
 80064f4:	1000823f 	.word	0x1000823f
 80064f8:	40020940 	.word	0x40020940

080064fc <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80064fc:	b480      	push	{r7}
 80064fe:	b087      	sub	sp, #28
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	460b      	mov	r3, r1
 8006506:	607a      	str	r2, [r7, #4]
 8006508:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800650a:	2300      	movs	r3, #0
 800650c:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d101      	bne.n	8006518 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e00a      	b.n	800652e <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8006518:	7afb      	ldrb	r3, [r7, #11]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d103      	bne.n	8006526 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	605a      	str	r2, [r3, #4]
      break;
 8006524:	e002      	b.n	800652c <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	75fb      	strb	r3, [r7, #23]
      break;
 800652a:	bf00      	nop
  }

  return status;
 800652c:	7dfb      	ldrb	r3, [r7, #23]
}
 800652e:	4618      	mov	r0, r3
 8006530:	371c      	adds	r7, #28
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800653a:	b480      	push	{r7}
 800653c:	b083      	sub	sp, #12
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e003      	b.n	8006556 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	683a      	ldr	r2, [r7, #0]
 8006552:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006554:	2300      	movs	r3, #0
  }
}
 8006556:	4618      	mov	r0, r3
 8006558:	370c      	adds	r7, #12
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
	...

08006564 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b086      	sub	sp, #24
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	0c1b      	lsrs	r3, r3, #16
 8006572:	f003 0303 	and.w	r3, r3, #3
 8006576:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 031f 	and.w	r3, r3, #31
 8006580:	2201      	movs	r2, #1
 8006582:	fa02 f303 	lsl.w	r3, r2, r3
 8006586:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8006588:	f7fd fecc 	bl	8004324 <HAL_GetCurrentCPUID>
 800658c:	4603      	mov	r3, r0
 800658e:	2b03      	cmp	r3, #3
 8006590:	d105      	bne.n	800659e <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	011a      	lsls	r2, r3, #4
 8006596:	4b0f      	ldr	r3, [pc, #60]	@ (80065d4 <HAL_EXTI_IRQHandler+0x70>)
 8006598:	4413      	add	r3, r2
 800659a:	617b      	str	r3, [r7, #20]
 800659c:	e004      	b.n	80065a8 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	011a      	lsls	r2, r3, #4
 80065a2:	4b0d      	ldr	r3, [pc, #52]	@ (80065d8 <HAL_EXTI_IRQHandler+0x74>)
 80065a4:	4413      	add	r3, r2
 80065a6:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68fa      	ldr	r2, [r7, #12]
 80065ae:	4013      	ands	r3, r2
 80065b0:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d009      	beq.n	80065cc <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d002      	beq.n	80065cc <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	4798      	blx	r3
    }
  }
}
 80065cc:	bf00      	nop
 80065ce:	3718      	adds	r7, #24
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}
 80065d4:	58000088 	.word	0x58000088
 80065d8:	580000c8 	.word	0x580000c8

080065dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065dc:	b480      	push	{r7}
 80065de:	b089      	sub	sp, #36	@ 0x24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80065e6:	2300      	movs	r3, #0
 80065e8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80065ea:	4b89      	ldr	r3, [pc, #548]	@ (8006810 <HAL_GPIO_Init+0x234>)
 80065ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80065ee:	e194      	b.n	800691a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	2101      	movs	r1, #1
 80065f6:	69fb      	ldr	r3, [r7, #28]
 80065f8:	fa01 f303 	lsl.w	r3, r1, r3
 80065fc:	4013      	ands	r3, r2
 80065fe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	2b00      	cmp	r3, #0
 8006604:	f000 8186 	beq.w	8006914 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f003 0303 	and.w	r3, r3, #3
 8006610:	2b01      	cmp	r3, #1
 8006612:	d005      	beq.n	8006620 <HAL_GPIO_Init+0x44>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f003 0303 	and.w	r3, r3, #3
 800661c:	2b02      	cmp	r3, #2
 800661e:	d130      	bne.n	8006682 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	005b      	lsls	r3, r3, #1
 800662a:	2203      	movs	r2, #3
 800662c:	fa02 f303 	lsl.w	r3, r2, r3
 8006630:	43db      	mvns	r3, r3
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	4013      	ands	r3, r2
 8006636:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	68da      	ldr	r2, [r3, #12]
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	005b      	lsls	r3, r3, #1
 8006640:	fa02 f303 	lsl.w	r3, r2, r3
 8006644:	69ba      	ldr	r2, [r7, #24]
 8006646:	4313      	orrs	r3, r2
 8006648:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	69ba      	ldr	r2, [r7, #24]
 800664e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006656:	2201      	movs	r2, #1
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	fa02 f303 	lsl.w	r3, r2, r3
 800665e:	43db      	mvns	r3, r3
 8006660:	69ba      	ldr	r2, [r7, #24]
 8006662:	4013      	ands	r3, r2
 8006664:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	091b      	lsrs	r3, r3, #4
 800666c:	f003 0201 	and.w	r2, r3, #1
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	fa02 f303 	lsl.w	r3, r2, r3
 8006676:	69ba      	ldr	r2, [r7, #24]
 8006678:	4313      	orrs	r3, r2
 800667a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	69ba      	ldr	r2, [r7, #24]
 8006680:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	f003 0303 	and.w	r3, r3, #3
 800668a:	2b03      	cmp	r3, #3
 800668c:	d017      	beq.n	80066be <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	005b      	lsls	r3, r3, #1
 8006698:	2203      	movs	r2, #3
 800669a:	fa02 f303 	lsl.w	r3, r2, r3
 800669e:	43db      	mvns	r3, r3
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	4013      	ands	r3, r2
 80066a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	689a      	ldr	r2, [r3, #8]
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	005b      	lsls	r3, r3, #1
 80066ae:	fa02 f303 	lsl.w	r3, r2, r3
 80066b2:	69ba      	ldr	r2, [r7, #24]
 80066b4:	4313      	orrs	r3, r2
 80066b6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	69ba      	ldr	r2, [r7, #24]
 80066bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f003 0303 	and.w	r3, r3, #3
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d123      	bne.n	8006712 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	08da      	lsrs	r2, r3, #3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	3208      	adds	r2, #8
 80066d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80066d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	f003 0307 	and.w	r3, r3, #7
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	220f      	movs	r2, #15
 80066e2:	fa02 f303 	lsl.w	r3, r2, r3
 80066e6:	43db      	mvns	r3, r3
 80066e8:	69ba      	ldr	r2, [r7, #24]
 80066ea:	4013      	ands	r3, r2
 80066ec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	691a      	ldr	r2, [r3, #16]
 80066f2:	69fb      	ldr	r3, [r7, #28]
 80066f4:	f003 0307 	and.w	r3, r3, #7
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	fa02 f303 	lsl.w	r3, r2, r3
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	4313      	orrs	r3, r2
 8006702:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	08da      	lsrs	r2, r3, #3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	3208      	adds	r2, #8
 800670c:	69b9      	ldr	r1, [r7, #24]
 800670e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	005b      	lsls	r3, r3, #1
 800671c:	2203      	movs	r2, #3
 800671e:	fa02 f303 	lsl.w	r3, r2, r3
 8006722:	43db      	mvns	r3, r3
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	4013      	ands	r3, r2
 8006728:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f003 0203 	and.w	r2, r3, #3
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	005b      	lsls	r3, r3, #1
 8006736:	fa02 f303 	lsl.w	r3, r2, r3
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	4313      	orrs	r3, r2
 800673e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	69ba      	ldr	r2, [r7, #24]
 8006744:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800674e:	2b00      	cmp	r3, #0
 8006750:	f000 80e0 	beq.w	8006914 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006754:	4b2f      	ldr	r3, [pc, #188]	@ (8006814 <HAL_GPIO_Init+0x238>)
 8006756:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800675a:	4a2e      	ldr	r2, [pc, #184]	@ (8006814 <HAL_GPIO_Init+0x238>)
 800675c:	f043 0302 	orr.w	r3, r3, #2
 8006760:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006764:	4b2b      	ldr	r3, [pc, #172]	@ (8006814 <HAL_GPIO_Init+0x238>)
 8006766:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800676a:	f003 0302 	and.w	r3, r3, #2
 800676e:	60fb      	str	r3, [r7, #12]
 8006770:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006772:	4a29      	ldr	r2, [pc, #164]	@ (8006818 <HAL_GPIO_Init+0x23c>)
 8006774:	69fb      	ldr	r3, [r7, #28]
 8006776:	089b      	lsrs	r3, r3, #2
 8006778:	3302      	adds	r3, #2
 800677a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800677e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	f003 0303 	and.w	r3, r3, #3
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	220f      	movs	r2, #15
 800678a:	fa02 f303 	lsl.w	r3, r2, r3
 800678e:	43db      	mvns	r3, r3
 8006790:	69ba      	ldr	r2, [r7, #24]
 8006792:	4013      	ands	r3, r2
 8006794:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4a20      	ldr	r2, [pc, #128]	@ (800681c <HAL_GPIO_Init+0x240>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d052      	beq.n	8006844 <HAL_GPIO_Init+0x268>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4a1f      	ldr	r2, [pc, #124]	@ (8006820 <HAL_GPIO_Init+0x244>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d031      	beq.n	800680a <HAL_GPIO_Init+0x22e>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	4a1e      	ldr	r2, [pc, #120]	@ (8006824 <HAL_GPIO_Init+0x248>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d02b      	beq.n	8006806 <HAL_GPIO_Init+0x22a>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a1d      	ldr	r2, [pc, #116]	@ (8006828 <HAL_GPIO_Init+0x24c>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d025      	beq.n	8006802 <HAL_GPIO_Init+0x226>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a1c      	ldr	r2, [pc, #112]	@ (800682c <HAL_GPIO_Init+0x250>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d01f      	beq.n	80067fe <HAL_GPIO_Init+0x222>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a1b      	ldr	r2, [pc, #108]	@ (8006830 <HAL_GPIO_Init+0x254>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d019      	beq.n	80067fa <HAL_GPIO_Init+0x21e>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006834 <HAL_GPIO_Init+0x258>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d013      	beq.n	80067f6 <HAL_GPIO_Init+0x21a>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a19      	ldr	r2, [pc, #100]	@ (8006838 <HAL_GPIO_Init+0x25c>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d00d      	beq.n	80067f2 <HAL_GPIO_Init+0x216>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a18      	ldr	r2, [pc, #96]	@ (800683c <HAL_GPIO_Init+0x260>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d007      	beq.n	80067ee <HAL_GPIO_Init+0x212>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a17      	ldr	r2, [pc, #92]	@ (8006840 <HAL_GPIO_Init+0x264>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d101      	bne.n	80067ea <HAL_GPIO_Init+0x20e>
 80067e6:	2309      	movs	r3, #9
 80067e8:	e02d      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 80067ea:	230a      	movs	r3, #10
 80067ec:	e02b      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 80067ee:	2308      	movs	r3, #8
 80067f0:	e029      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 80067f2:	2307      	movs	r3, #7
 80067f4:	e027      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 80067f6:	2306      	movs	r3, #6
 80067f8:	e025      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 80067fa:	2305      	movs	r3, #5
 80067fc:	e023      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 80067fe:	2304      	movs	r3, #4
 8006800:	e021      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 8006802:	2303      	movs	r3, #3
 8006804:	e01f      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 8006806:	2302      	movs	r3, #2
 8006808:	e01d      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 800680a:	2301      	movs	r3, #1
 800680c:	e01b      	b.n	8006846 <HAL_GPIO_Init+0x26a>
 800680e:	bf00      	nop
 8006810:	58000080 	.word	0x58000080
 8006814:	58024400 	.word	0x58024400
 8006818:	58000400 	.word	0x58000400
 800681c:	58020000 	.word	0x58020000
 8006820:	58020400 	.word	0x58020400
 8006824:	58020800 	.word	0x58020800
 8006828:	58020c00 	.word	0x58020c00
 800682c:	58021000 	.word	0x58021000
 8006830:	58021400 	.word	0x58021400
 8006834:	58021800 	.word	0x58021800
 8006838:	58021c00 	.word	0x58021c00
 800683c:	58022000 	.word	0x58022000
 8006840:	58022400 	.word	0x58022400
 8006844:	2300      	movs	r3, #0
 8006846:	69fa      	ldr	r2, [r7, #28]
 8006848:	f002 0203 	and.w	r2, r2, #3
 800684c:	0092      	lsls	r2, r2, #2
 800684e:	4093      	lsls	r3, r2
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	4313      	orrs	r3, r2
 8006854:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006856:	4938      	ldr	r1, [pc, #224]	@ (8006938 <HAL_GPIO_Init+0x35c>)
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	089b      	lsrs	r3, r3, #2
 800685c:	3302      	adds	r3, #2
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006864:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	43db      	mvns	r3, r3
 8006870:	69ba      	ldr	r2, [r7, #24]
 8006872:	4013      	ands	r3, r2
 8006874:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006882:	69ba      	ldr	r2, [r7, #24]
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	4313      	orrs	r3, r2
 8006888:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800688a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006892:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	43db      	mvns	r3, r3
 800689e:	69ba      	ldr	r2, [r7, #24]
 80068a0:	4013      	ands	r3, r2
 80068a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d003      	beq.n	80068b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80068b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	43db      	mvns	r3, r3
 80068ca:	69ba      	ldr	r2, [r7, #24]
 80068cc:	4013      	ands	r3, r2
 80068ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d003      	beq.n	80068e4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80068dc:	69ba      	ldr	r2, [r7, #24]
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	69ba      	ldr	r2, [r7, #24]
 80068e8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	43db      	mvns	r3, r3
 80068f4:	69ba      	ldr	r2, [r7, #24]
 80068f6:	4013      	ands	r3, r2
 80068f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006906:	69ba      	ldr	r2, [r7, #24]
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	4313      	orrs	r3, r2
 800690c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006914:	69fb      	ldr	r3, [r7, #28]
 8006916:	3301      	adds	r3, #1
 8006918:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	fa22 f303 	lsr.w	r3, r2, r3
 8006924:	2b00      	cmp	r3, #0
 8006926:	f47f ae63 	bne.w	80065f0 <HAL_GPIO_Init+0x14>
  }
}
 800692a:	bf00      	nop
 800692c:	bf00      	nop
 800692e:	3724      	adds	r7, #36	@ 0x24
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr
 8006938:	58000400 	.word	0x58000400

0800693c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800693c:	b480      	push	{r7}
 800693e:	b083      	sub	sp, #12
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	460b      	mov	r3, r1
 8006946:	807b      	strh	r3, [r7, #2]
 8006948:	4613      	mov	r3, r2
 800694a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800694c:	787b      	ldrb	r3, [r7, #1]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d003      	beq.n	800695a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006952:	887a      	ldrh	r2, [r7, #2]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006958:	e003      	b.n	8006962 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800695a:	887b      	ldrh	r3, [r7, #2]
 800695c:	041a      	lsls	r2, r3, #16
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	619a      	str	r2, [r3, #24]
}
 8006962:	bf00      	nop
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800696e:	b480      	push	{r7}
 8006970:	b085      	sub	sp, #20
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	460b      	mov	r3, r1
 8006978:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006980:	887a      	ldrh	r2, [r7, #2]
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	4013      	ands	r3, r2
 8006986:	041a      	lsls	r2, r3, #16
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	43d9      	mvns	r1, r3
 800698c:	887b      	ldrh	r3, [r7, #2]
 800698e:	400b      	ands	r3, r1
 8006990:	431a      	orrs	r2, r3
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	619a      	str	r2, [r3, #24]
}
 8006996:	bf00      	nop
 8006998:	3714      	adds	r7, #20
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
	...

080069a4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80069ac:	4a08      	ldr	r2, [pc, #32]	@ (80069d0 <HAL_HSEM_FastTake+0x2c>)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	3320      	adds	r3, #32
 80069b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069b6:	4a07      	ldr	r2, [pc, #28]	@ (80069d4 <HAL_HSEM_FastTake+0x30>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d101      	bne.n	80069c0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80069bc:	2300      	movs	r3, #0
 80069be:	e000      	b.n	80069c2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	370c      	adds	r7, #12
 80069c6:	46bd      	mov	sp, r7
 80069c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069cc:	4770      	bx	lr
 80069ce:	bf00      	nop
 80069d0:	58026400 	.word	0x58026400
 80069d4:	80000300 	.word	0x80000300

080069d8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80069e2:	4906      	ldr	r1, [pc, #24]	@ (80069fc <HAL_HSEM_Release+0x24>)
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80069f0:	bf00      	nop
 80069f2:	370c      	adds	r7, #12
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr
 80069fc:	58026400 	.word	0x58026400

08006a00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b086      	sub	sp, #24
 8006a04:	af02      	add	r7, sp, #8
 8006a06:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d101      	bne.n	8006a12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e0fe      	b.n	8006c10 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d106      	bne.n	8006a2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f00b f8ea 	bl	8011c00 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2203      	movs	r2, #3
 8006a30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4618      	mov	r0, r3
 8006a3a:	f007 fd14 	bl	800e466 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6818      	ldr	r0, [r3, #0]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	7c1a      	ldrb	r2, [r3, #16]
 8006a46:	f88d 2000 	strb.w	r2, [sp]
 8006a4a:	3304      	adds	r3, #4
 8006a4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a4e:	f007 fbe5 	bl	800e21c <USB_CoreInit>
 8006a52:	4603      	mov	r3, r0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d005      	beq.n	8006a64 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e0d5      	b.n	8006c10 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2100      	movs	r1, #0
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f007 fd0c 	bl	800e488 <USB_SetCurrentMode>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d005      	beq.n	8006a82 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2202      	movs	r2, #2
 8006a7a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e0c6      	b.n	8006c10 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006a82:	2300      	movs	r3, #0
 8006a84:	73fb      	strb	r3, [r7, #15]
 8006a86:	e04a      	b.n	8006b1e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006a88:	7bfa      	ldrb	r2, [r7, #15]
 8006a8a:	6879      	ldr	r1, [r7, #4]
 8006a8c:	4613      	mov	r3, r2
 8006a8e:	00db      	lsls	r3, r3, #3
 8006a90:	4413      	add	r3, r2
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	440b      	add	r3, r1
 8006a96:	3315      	adds	r3, #21
 8006a98:	2201      	movs	r2, #1
 8006a9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006a9c:	7bfa      	ldrb	r2, [r7, #15]
 8006a9e:	6879      	ldr	r1, [r7, #4]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	00db      	lsls	r3, r3, #3
 8006aa4:	4413      	add	r3, r2
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	3314      	adds	r3, #20
 8006aac:	7bfa      	ldrb	r2, [r7, #15]
 8006aae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006ab0:	7bfa      	ldrb	r2, [r7, #15]
 8006ab2:	7bfb      	ldrb	r3, [r7, #15]
 8006ab4:	b298      	uxth	r0, r3
 8006ab6:	6879      	ldr	r1, [r7, #4]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	00db      	lsls	r3, r3, #3
 8006abc:	4413      	add	r3, r2
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	440b      	add	r3, r1
 8006ac2:	332e      	adds	r3, #46	@ 0x2e
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006ac8:	7bfa      	ldrb	r2, [r7, #15]
 8006aca:	6879      	ldr	r1, [r7, #4]
 8006acc:	4613      	mov	r3, r2
 8006ace:	00db      	lsls	r3, r3, #3
 8006ad0:	4413      	add	r3, r2
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	440b      	add	r3, r1
 8006ad6:	3318      	adds	r3, #24
 8006ad8:	2200      	movs	r2, #0
 8006ada:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006adc:	7bfa      	ldrb	r2, [r7, #15]
 8006ade:	6879      	ldr	r1, [r7, #4]
 8006ae0:	4613      	mov	r3, r2
 8006ae2:	00db      	lsls	r3, r3, #3
 8006ae4:	4413      	add	r3, r2
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	440b      	add	r3, r1
 8006aea:	331c      	adds	r3, #28
 8006aec:	2200      	movs	r2, #0
 8006aee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006af0:	7bfa      	ldrb	r2, [r7, #15]
 8006af2:	6879      	ldr	r1, [r7, #4]
 8006af4:	4613      	mov	r3, r2
 8006af6:	00db      	lsls	r3, r3, #3
 8006af8:	4413      	add	r3, r2
 8006afa:	009b      	lsls	r3, r3, #2
 8006afc:	440b      	add	r3, r1
 8006afe:	3320      	adds	r3, #32
 8006b00:	2200      	movs	r2, #0
 8006b02:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006b04:	7bfa      	ldrb	r2, [r7, #15]
 8006b06:	6879      	ldr	r1, [r7, #4]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	00db      	lsls	r3, r3, #3
 8006b0c:	4413      	add	r3, r2
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	440b      	add	r3, r1
 8006b12:	3324      	adds	r3, #36	@ 0x24
 8006b14:	2200      	movs	r2, #0
 8006b16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	73fb      	strb	r3, [r7, #15]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	791b      	ldrb	r3, [r3, #4]
 8006b22:	7bfa      	ldrb	r2, [r7, #15]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d3af      	bcc.n	8006a88 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b28:	2300      	movs	r3, #0
 8006b2a:	73fb      	strb	r3, [r7, #15]
 8006b2c:	e044      	b.n	8006bb8 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006b2e:	7bfa      	ldrb	r2, [r7, #15]
 8006b30:	6879      	ldr	r1, [r7, #4]
 8006b32:	4613      	mov	r3, r2
 8006b34:	00db      	lsls	r3, r3, #3
 8006b36:	4413      	add	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	440b      	add	r3, r1
 8006b3c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006b40:	2200      	movs	r2, #0
 8006b42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006b44:	7bfa      	ldrb	r2, [r7, #15]
 8006b46:	6879      	ldr	r1, [r7, #4]
 8006b48:	4613      	mov	r3, r2
 8006b4a:	00db      	lsls	r3, r3, #3
 8006b4c:	4413      	add	r3, r2
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	440b      	add	r3, r1
 8006b52:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006b56:	7bfa      	ldrb	r2, [r7, #15]
 8006b58:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006b5a:	7bfa      	ldrb	r2, [r7, #15]
 8006b5c:	6879      	ldr	r1, [r7, #4]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	00db      	lsls	r3, r3, #3
 8006b62:	4413      	add	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	440b      	add	r3, r1
 8006b68:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006b70:	7bfa      	ldrb	r2, [r7, #15]
 8006b72:	6879      	ldr	r1, [r7, #4]
 8006b74:	4613      	mov	r3, r2
 8006b76:	00db      	lsls	r3, r3, #3
 8006b78:	4413      	add	r3, r2
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	440b      	add	r3, r1
 8006b7e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006b82:	2200      	movs	r2, #0
 8006b84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006b86:	7bfa      	ldrb	r2, [r7, #15]
 8006b88:	6879      	ldr	r1, [r7, #4]
 8006b8a:	4613      	mov	r3, r2
 8006b8c:	00db      	lsls	r3, r3, #3
 8006b8e:	4413      	add	r3, r2
 8006b90:	009b      	lsls	r3, r3, #2
 8006b92:	440b      	add	r3, r1
 8006b94:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006b98:	2200      	movs	r2, #0
 8006b9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006b9c:	7bfa      	ldrb	r2, [r7, #15]
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	00db      	lsls	r3, r3, #3
 8006ba4:	4413      	add	r3, r2
 8006ba6:	009b      	lsls	r3, r3, #2
 8006ba8:	440b      	add	r3, r1
 8006baa:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006bae:	2200      	movs	r2, #0
 8006bb0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006bb2:	7bfb      	ldrb	r3, [r7, #15]
 8006bb4:	3301      	adds	r3, #1
 8006bb6:	73fb      	strb	r3, [r7, #15]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	791b      	ldrb	r3, [r3, #4]
 8006bbc:	7bfa      	ldrb	r2, [r7, #15]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d3b5      	bcc.n	8006b2e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6818      	ldr	r0, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	7c1a      	ldrb	r2, [r3, #16]
 8006bca:	f88d 2000 	strb.w	r2, [sp]
 8006bce:	3304      	adds	r3, #4
 8006bd0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006bd2:	f007 fca5 	bl	800e520 <USB_DevInit>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d005      	beq.n	8006be8 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2202      	movs	r2, #2
 8006be0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e013      	b.n	8006c10 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2200      	movs	r2, #0
 8006bec:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	7b1b      	ldrb	r3, [r3, #12]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d102      	bne.n	8006c04 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f001 f96c 	bl	8007edc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f008 fce4 	bl	800f5d6 <USB_DevDisconnect>

  return HAL_OK;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d101      	bne.n	8006c34 <HAL_PCD_Start+0x1c>
 8006c30:	2302      	movs	r3, #2
 8006c32:	e022      	b.n	8006c7a <HAL_PCD_Start+0x62>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d009      	beq.n	8006c5c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d105      	bne.n	8006c5c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c54:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4618      	mov	r0, r3
 8006c62:	f007 fbef 	bl	800e444 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4618      	mov	r0, r3
 8006c6c:	f008 fc92 	bl	800f594 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006c82:	b590      	push	{r4, r7, lr}
 8006c84:	b08d      	sub	sp, #52	@ 0x34
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c90:	6a3b      	ldr	r3, [r7, #32]
 8006c92:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f008 fd50 	bl	800f73e <USB_GetMode>
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f040 84b9 	bne.w	8007618 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f008 fcb4 	bl	800f618 <USB_ReadInterrupts>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f000 84af 	beq.w	8007616 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006cb8:	69fb      	ldr	r3, [r7, #28]
 8006cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	0a1b      	lsrs	r3, r3, #8
 8006cc2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f008 fca1 	bl	800f618 <USB_ReadInterrupts>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	f003 0302 	and.w	r3, r3, #2
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d107      	bne.n	8006cf0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	695a      	ldr	r2, [r3, #20]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f002 0202 	and.w	r2, r2, #2
 8006cee:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f008 fc8f 	bl	800f618 <USB_ReadInterrupts>
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	f003 0310 	and.w	r3, r3, #16
 8006d00:	2b10      	cmp	r3, #16
 8006d02:	d161      	bne.n	8006dc8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	699a      	ldr	r2, [r3, #24]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f022 0210 	bic.w	r2, r2, #16
 8006d12:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006d14:	6a3b      	ldr	r3, [r7, #32]
 8006d16:	6a1b      	ldr	r3, [r3, #32]
 8006d18:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	f003 020f 	and.w	r2, r3, #15
 8006d20:	4613      	mov	r3, r2
 8006d22:	00db      	lsls	r3, r3, #3
 8006d24:	4413      	add	r3, r2
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	4413      	add	r3, r2
 8006d30:	3304      	adds	r3, #4
 8006d32:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006d34:	69bb      	ldr	r3, [r7, #24]
 8006d36:	0c5b      	lsrs	r3, r3, #17
 8006d38:	f003 030f 	and.w	r3, r3, #15
 8006d3c:	2b02      	cmp	r3, #2
 8006d3e:	d124      	bne.n	8006d8a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8006d46:	4013      	ands	r3, r2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d035      	beq.n	8006db8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	091b      	lsrs	r3, r3, #4
 8006d54:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	6a38      	ldr	r0, [r7, #32]
 8006d60:	f008 fac6 	bl	800f2f0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	68da      	ldr	r2, [r3, #12]
 8006d68:	69bb      	ldr	r3, [r7, #24]
 8006d6a:	091b      	lsrs	r3, r3, #4
 8006d6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d70:	441a      	add	r2, r3
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	695a      	ldr	r2, [r3, #20]
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	091b      	lsrs	r3, r3, #4
 8006d7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d82:	441a      	add	r2, r3
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	615a      	str	r2, [r3, #20]
 8006d88:	e016      	b.n	8006db8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	0c5b      	lsrs	r3, r3, #17
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	2b06      	cmp	r3, #6
 8006d94:	d110      	bne.n	8006db8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006d9c:	2208      	movs	r2, #8
 8006d9e:	4619      	mov	r1, r3
 8006da0:	6a38      	ldr	r0, [r7, #32]
 8006da2:	f008 faa5 	bl	800f2f0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	695a      	ldr	r2, [r3, #20]
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	091b      	lsrs	r3, r3, #4
 8006dae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006db2:	441a      	add	r2, r3
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	699a      	ldr	r2, [r3, #24]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f042 0210 	orr.w	r2, r2, #16
 8006dc6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4618      	mov	r0, r3
 8006dce:	f008 fc23 	bl	800f618 <USB_ReadInterrupts>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006dd8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006ddc:	f040 80a7 	bne.w	8006f2e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006de0:	2300      	movs	r3, #0
 8006de2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4618      	mov	r0, r3
 8006dea:	f008 fc28 	bl	800f63e <USB_ReadDevAllOutEpInterrupt>
 8006dee:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006df0:	e099      	b.n	8006f26 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df4:	f003 0301 	and.w	r3, r3, #1
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 808e 	beq.w	8006f1a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e04:	b2d2      	uxtb	r2, r2
 8006e06:	4611      	mov	r1, r2
 8006e08:	4618      	mov	r0, r3
 8006e0a:	f008 fc4c 	bl	800f6a6 <USB_ReadDevOutEPInterrupt>
 8006e0e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00c      	beq.n	8006e34 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e1c:	015a      	lsls	r2, r3, #5
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	4413      	add	r3, r2
 8006e22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e26:	461a      	mov	r2, r3
 8006e28:	2301      	movs	r3, #1
 8006e2a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006e2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fece 	bl	8007bd0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	f003 0308 	and.w	r3, r3, #8
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00c      	beq.n	8006e58 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e40:	015a      	lsls	r2, r3, #5
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	4413      	add	r3, r2
 8006e46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	2308      	movs	r3, #8
 8006e4e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006e50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f000 ffa4 	bl	8007da0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006e58:	693b      	ldr	r3, [r7, #16]
 8006e5a:	f003 0310 	and.w	r3, r3, #16
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d008      	beq.n	8006e74 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e64:	015a      	lsls	r2, r3, #5
 8006e66:	69fb      	ldr	r3, [r7, #28]
 8006e68:	4413      	add	r3, r2
 8006e6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e6e:	461a      	mov	r2, r3
 8006e70:	2310      	movs	r3, #16
 8006e72:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d030      	beq.n	8006ee0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006e7e:	6a3b      	ldr	r3, [r7, #32]
 8006e80:	695b      	ldr	r3, [r3, #20]
 8006e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e86:	2b80      	cmp	r3, #128	@ 0x80
 8006e88:	d109      	bne.n	8006e9e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	69fa      	ldr	r2, [r7, #28]
 8006e94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e98:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006e9c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8006e9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	00db      	lsls	r3, r3, #3
 8006ea4:	4413      	add	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	4413      	add	r3, r2
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	78db      	ldrb	r3, [r3, #3]
 8006eb8:	2b01      	cmp	r3, #1
 8006eba:	d108      	bne.n	8006ece <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f00a ffcf 	bl	8011e6c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8006ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed0:	015a      	lsls	r2, r3, #5
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	4413      	add	r3, r2
 8006ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006eda:	461a      	mov	r2, r3
 8006edc:	2302      	movs	r3, #2
 8006ede:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	f003 0320 	and.w	r3, r3, #32
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d008      	beq.n	8006efc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eec:	015a      	lsls	r2, r3, #5
 8006eee:	69fb      	ldr	r3, [r7, #28]
 8006ef0:	4413      	add	r3, r2
 8006ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	2320      	movs	r3, #32
 8006efa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d009      	beq.n	8006f1a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f08:	015a      	lsls	r2, r3, #5
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f12:	461a      	mov	r2, r3
 8006f14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006f18:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f22:	085b      	lsrs	r3, r3, #1
 8006f24:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f47f af62 	bne.w	8006df2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4618      	mov	r0, r3
 8006f34:	f008 fb70 	bl	800f618 <USB_ReadInterrupts>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006f42:	f040 80db 	bne.w	80070fc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f008 fb91 	bl	800f672 <USB_ReadDevAllInEpInterrupt>
 8006f50:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8006f56:	e0cd      	b.n	80070f4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f5a:	f003 0301 	and.w	r3, r3, #1
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	f000 80c2 	beq.w	80070e8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f6a:	b2d2      	uxtb	r2, r2
 8006f6c:	4611      	mov	r1, r2
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f008 fbb7 	bl	800f6e2 <USB_ReadDevInEPInterrupt>
 8006f74:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f003 0301 	and.w	r3, r3, #1
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d057      	beq.n	8007030 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f82:	f003 030f 	and.w	r3, r3, #15
 8006f86:	2201      	movs	r2, #1
 8006f88:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	43db      	mvns	r3, r3
 8006f9a:	69f9      	ldr	r1, [r7, #28]
 8006f9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	799b      	ldrb	r3, [r3, #6]
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d132      	bne.n	8007024 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006fbe:	6879      	ldr	r1, [r7, #4]
 8006fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	00db      	lsls	r3, r3, #3
 8006fc6:	4413      	add	r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	440b      	add	r3, r1
 8006fcc:	3320      	adds	r3, #32
 8006fce:	6819      	ldr	r1, [r3, #0]
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fd4:	4613      	mov	r3, r2
 8006fd6:	00db      	lsls	r3, r3, #3
 8006fd8:	4413      	add	r3, r2
 8006fda:	009b      	lsls	r3, r3, #2
 8006fdc:	4403      	add	r3, r0
 8006fde:	331c      	adds	r3, #28
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4419      	add	r1, r3
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fe8:	4613      	mov	r3, r2
 8006fea:	00db      	lsls	r3, r3, #3
 8006fec:	4413      	add	r3, r2
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	4403      	add	r3, r0
 8006ff2:	3320      	adds	r3, #32
 8006ff4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d113      	bne.n	8007024 <HAL_PCD_IRQHandler+0x3a2>
 8006ffc:	6879      	ldr	r1, [r7, #4]
 8006ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007000:	4613      	mov	r3, r2
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	4413      	add	r3, r2
 8007006:	009b      	lsls	r3, r3, #2
 8007008:	440b      	add	r3, r1
 800700a:	3324      	adds	r3, #36	@ 0x24
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d108      	bne.n	8007024 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6818      	ldr	r0, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800701c:	461a      	mov	r2, r3
 800701e:	2101      	movs	r1, #1
 8007020:	f008 fbc0 	bl	800f7a4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8007024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007026:	b2db      	uxtb	r3, r3
 8007028:	4619      	mov	r1, r3
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f00a fe99 	bl	8011d62 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	f003 0308 	and.w	r3, r3, #8
 8007036:	2b00      	cmp	r3, #0
 8007038:	d008      	beq.n	800704c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800703a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703c:	015a      	lsls	r2, r3, #5
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	4413      	add	r3, r2
 8007042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007046:	461a      	mov	r2, r3
 8007048:	2308      	movs	r3, #8
 800704a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	f003 0310 	and.w	r3, r3, #16
 8007052:	2b00      	cmp	r3, #0
 8007054:	d008      	beq.n	8007068 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8007056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007058:	015a      	lsls	r2, r3, #5
 800705a:	69fb      	ldr	r3, [r7, #28]
 800705c:	4413      	add	r3, r2
 800705e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007062:	461a      	mov	r2, r3
 8007064:	2310      	movs	r3, #16
 8007066:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800706e:	2b00      	cmp	r3, #0
 8007070:	d008      	beq.n	8007084 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8007072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007074:	015a      	lsls	r2, r3, #5
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	4413      	add	r3, r2
 800707a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800707e:	461a      	mov	r2, r3
 8007080:	2340      	movs	r3, #64	@ 0x40
 8007082:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	f003 0302 	and.w	r3, r3, #2
 800708a:	2b00      	cmp	r3, #0
 800708c:	d023      	beq.n	80070d6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800708e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007090:	6a38      	ldr	r0, [r7, #32]
 8007092:	f007 fba3 	bl	800e7dc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8007096:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007098:	4613      	mov	r3, r2
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	4413      	add	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	3310      	adds	r3, #16
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	4413      	add	r3, r2
 80070a6:	3304      	adds	r3, #4
 80070a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	78db      	ldrb	r3, [r3, #3]
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d108      	bne.n	80070c4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	2200      	movs	r2, #0
 80070b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80070b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ba:	b2db      	uxtb	r3, r3
 80070bc:	4619      	mov	r1, r3
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f00a fee6 	bl	8011e90 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80070c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c6:	015a      	lsls	r2, r3, #5
 80070c8:	69fb      	ldr	r3, [r7, #28]
 80070ca:	4413      	add	r3, r2
 80070cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070d0:	461a      	mov	r2, r3
 80070d2:	2302      	movs	r3, #2
 80070d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d003      	beq.n	80070e8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80070e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fce8 	bl	8007ab8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80070e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ea:	3301      	adds	r3, #1
 80070ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80070ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f0:	085b      	lsrs	r3, r3, #1
 80070f2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80070f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f47f af2e 	bne.w	8006f58 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4618      	mov	r0, r3
 8007102:	f008 fa89 	bl	800f618 <USB_ReadInterrupts>
 8007106:	4603      	mov	r3, r0
 8007108:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800710c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007110:	d122      	bne.n	8007158 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	69fa      	ldr	r2, [r7, #28]
 800711c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007120:	f023 0301 	bic.w	r3, r3, #1
 8007124:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800712c:	2b01      	cmp	r3, #1
 800712e:	d108      	bne.n	8007142 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007138:	2100      	movs	r1, #0
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fef2 	bl	8007f24 <HAL_PCDEx_LPM_Callback>
 8007140:	e002      	b.n	8007148 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f00a fe84 	bl	8011e50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	695a      	ldr	r2, [r3, #20]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8007156:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4618      	mov	r0, r3
 800715e:	f008 fa5b 	bl	800f618 <USB_ReadInterrupts>
 8007162:	4603      	mov	r3, r0
 8007164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007168:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800716c:	d112      	bne.n	8007194 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f003 0301 	and.w	r3, r3, #1
 800717a:	2b01      	cmp	r3, #1
 800717c:	d102      	bne.n	8007184 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f00a fe40 	bl	8011e04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	695a      	ldr	r2, [r3, #20]
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8007192:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4618      	mov	r0, r3
 800719a:	f008 fa3d 	bl	800f618 <USB_ReadInterrupts>
 800719e:	4603      	mov	r3, r0
 80071a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071a8:	d121      	bne.n	80071ee <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	695a      	ldr	r2, [r3, #20]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80071b8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d111      	bne.n	80071e8 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071d2:	089b      	lsrs	r3, r3, #2
 80071d4:	f003 020f 	and.w	r2, r3, #15
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80071de:	2101      	movs	r1, #1
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 fe9f 	bl	8007f24 <HAL_PCDEx_LPM_Callback>
 80071e6:	e002      	b.n	80071ee <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f00a fe0b 	bl	8011e04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4618      	mov	r0, r3
 80071f4:	f008 fa10 	bl	800f618 <USB_ReadInterrupts>
 80071f8:	4603      	mov	r3, r0
 80071fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007202:	f040 80b7 	bne.w	8007374 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	69fa      	ldr	r2, [r7, #28]
 8007210:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007214:	f023 0301 	bic.w	r3, r3, #1
 8007218:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2110      	movs	r1, #16
 8007220:	4618      	mov	r0, r3
 8007222:	f007 fadb 	bl	800e7dc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007226:	2300      	movs	r3, #0
 8007228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800722a:	e046      	b.n	80072ba <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800722c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800722e:	015a      	lsls	r2, r3, #5
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	4413      	add	r3, r2
 8007234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007238:	461a      	mov	r2, r3
 800723a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800723e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007242:	015a      	lsls	r2, r3, #5
 8007244:	69fb      	ldr	r3, [r7, #28]
 8007246:	4413      	add	r3, r2
 8007248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007250:	0151      	lsls	r1, r2, #5
 8007252:	69fa      	ldr	r2, [r7, #28]
 8007254:	440a      	add	r2, r1
 8007256:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800725a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800725e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8007260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007262:	015a      	lsls	r2, r3, #5
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	4413      	add	r3, r2
 8007268:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800726c:	461a      	mov	r2, r3
 800726e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007272:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	69fb      	ldr	r3, [r7, #28]
 800727a:	4413      	add	r3, r2
 800727c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007284:	0151      	lsls	r1, r2, #5
 8007286:	69fa      	ldr	r2, [r7, #28]
 8007288:	440a      	add	r2, r1
 800728a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800728e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007292:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007296:	015a      	lsls	r2, r3, #5
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	4413      	add	r3, r2
 800729c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072a4:	0151      	lsls	r1, r2, #5
 80072a6:	69fa      	ldr	r2, [r7, #28]
 80072a8:	440a      	add	r2, r1
 80072aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80072b2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80072b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072b6:	3301      	adds	r3, #1
 80072b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	791b      	ldrb	r3, [r3, #4]
 80072be:	461a      	mov	r2, r3
 80072c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d3b2      	bcc.n	800722c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80072c6:	69fb      	ldr	r3, [r7, #28]
 80072c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072cc:	69db      	ldr	r3, [r3, #28]
 80072ce:	69fa      	ldr	r2, [r7, #28]
 80072d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072d4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80072d8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	7bdb      	ldrb	r3, [r3, #15]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d016      	beq.n	8007310 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80072e2:	69fb      	ldr	r3, [r7, #28]
 80072e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072ec:	69fa      	ldr	r2, [r7, #28]
 80072ee:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072f2:	f043 030b 	orr.w	r3, r3, #11
 80072f6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007302:	69fa      	ldr	r2, [r7, #28]
 8007304:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007308:	f043 030b 	orr.w	r3, r3, #11
 800730c:	6453      	str	r3, [r2, #68]	@ 0x44
 800730e:	e015      	b.n	800733c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007316:	695a      	ldr	r2, [r3, #20]
 8007318:	69fb      	ldr	r3, [r7, #28]
 800731a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800731e:	4619      	mov	r1, r3
 8007320:	f242 032b 	movw	r3, #8235	@ 0x202b
 8007324:	4313      	orrs	r3, r2
 8007326:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	69fa      	ldr	r2, [r7, #28]
 8007332:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007336:	f043 030b 	orr.w	r3, r3, #11
 800733a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800734a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800734e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6818      	ldr	r0, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800735e:	461a      	mov	r2, r3
 8007360:	f008 fa20 	bl	800f7a4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	695a      	ldr	r2, [r3, #20]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8007372:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4618      	mov	r0, r3
 800737a:	f008 f94d 	bl	800f618 <USB_ReadInterrupts>
 800737e:	4603      	mov	r3, r0
 8007380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007388:	d123      	bne.n	80073d2 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4618      	mov	r0, r3
 8007390:	f008 f9e4 	bl	800f75c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4618      	mov	r0, r3
 800739a:	f007 fa98 	bl	800e8ce <USB_GetDevSpeed>
 800739e:	4603      	mov	r3, r0
 80073a0:	461a      	mov	r2, r3
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681c      	ldr	r4, [r3, #0]
 80073aa:	f001 fdbb 	bl	8008f24 <HAL_RCC_GetHCLKFreq>
 80073ae:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80073b4:	461a      	mov	r2, r3
 80073b6:	4620      	mov	r0, r4
 80073b8:	f006 ffa2 	bl	800e300 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f00a fcf8 	bl	8011db2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	695a      	ldr	r2, [r3, #20]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80073d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4618      	mov	r0, r3
 80073d8:	f008 f91e 	bl	800f618 <USB_ReadInterrupts>
 80073dc:	4603      	mov	r3, r0
 80073de:	f003 0308 	and.w	r3, r3, #8
 80073e2:	2b08      	cmp	r3, #8
 80073e4:	d10a      	bne.n	80073fc <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f00a fcd5 	bl	8011d96 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	695a      	ldr	r2, [r3, #20]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f002 0208 	and.w	r2, r2, #8
 80073fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4618      	mov	r0, r3
 8007402:	f008 f909 	bl	800f618 <USB_ReadInterrupts>
 8007406:	4603      	mov	r3, r0
 8007408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800740c:	2b80      	cmp	r3, #128	@ 0x80
 800740e:	d123      	bne.n	8007458 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8007410:	6a3b      	ldr	r3, [r7, #32]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007418:	6a3b      	ldr	r3, [r7, #32]
 800741a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800741c:	2301      	movs	r3, #1
 800741e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007420:	e014      	b.n	800744c <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8007422:	6879      	ldr	r1, [r7, #4]
 8007424:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007426:	4613      	mov	r3, r2
 8007428:	00db      	lsls	r3, r3, #3
 800742a:	4413      	add	r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	440b      	add	r3, r1
 8007430:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	2b01      	cmp	r3, #1
 8007438:	d105      	bne.n	8007446 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800743a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743c:	b2db      	uxtb	r3, r3
 800743e:	4619      	mov	r1, r3
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f000 fb08 	bl	8007a56 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	3301      	adds	r3, #1
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	791b      	ldrb	r3, [r3, #4]
 8007450:	461a      	mov	r2, r3
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	4293      	cmp	r3, r2
 8007456:	d3e4      	bcc.n	8007422 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4618      	mov	r0, r3
 800745e:	f008 f8db 	bl	800f618 <USB_ReadInterrupts>
 8007462:	4603      	mov	r3, r0
 8007464:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007468:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800746c:	d13c      	bne.n	80074e8 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800746e:	2301      	movs	r3, #1
 8007470:	627b      	str	r3, [r7, #36]	@ 0x24
 8007472:	e02b      	b.n	80074cc <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8007474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8007484:	6879      	ldr	r1, [r7, #4]
 8007486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007488:	4613      	mov	r3, r2
 800748a:	00db      	lsls	r3, r3, #3
 800748c:	4413      	add	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	440b      	add	r3, r1
 8007492:	3318      	adds	r3, #24
 8007494:	781b      	ldrb	r3, [r3, #0]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d115      	bne.n	80074c6 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800749a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800749c:	2b00      	cmp	r3, #0
 800749e:	da12      	bge.n	80074c6 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80074a0:	6879      	ldr	r1, [r7, #4]
 80074a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074a4:	4613      	mov	r3, r2
 80074a6:	00db      	lsls	r3, r3, #3
 80074a8:	4413      	add	r3, r2
 80074aa:	009b      	lsls	r3, r3, #2
 80074ac:	440b      	add	r3, r1
 80074ae:	3317      	adds	r3, #23
 80074b0:	2201      	movs	r2, #1
 80074b2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80074b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b6:	b2db      	uxtb	r3, r3
 80074b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	4619      	mov	r1, r3
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 fac8 	bl	8007a56 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	3301      	adds	r3, #1
 80074ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	791b      	ldrb	r3, [r3, #4]
 80074d0:	461a      	mov	r2, r3
 80074d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d3cd      	bcc.n	8007474 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	695a      	ldr	r2, [r3, #20]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80074e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4618      	mov	r0, r3
 80074ee:	f008 f893 	bl	800f618 <USB_ReadInterrupts>
 80074f2:	4603      	mov	r3, r0
 80074f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80074f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074fc:	d156      	bne.n	80075ac <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80074fe:	2301      	movs	r3, #1
 8007500:	627b      	str	r3, [r7, #36]	@ 0x24
 8007502:	e045      	b.n	8007590 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8007504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007506:	015a      	lsls	r2, r3, #5
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	4413      	add	r3, r2
 800750c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8007514:	6879      	ldr	r1, [r7, #4]
 8007516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007518:	4613      	mov	r3, r2
 800751a:	00db      	lsls	r3, r3, #3
 800751c:	4413      	add	r3, r2
 800751e:	009b      	lsls	r3, r3, #2
 8007520:	440b      	add	r3, r1
 8007522:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	2b01      	cmp	r3, #1
 800752a:	d12e      	bne.n	800758a <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800752c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800752e:	2b00      	cmp	r3, #0
 8007530:	da2b      	bge.n	800758a <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800753e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8007542:	429a      	cmp	r2, r3
 8007544:	d121      	bne.n	800758a <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8007546:	6879      	ldr	r1, [r7, #4]
 8007548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800754a:	4613      	mov	r3, r2
 800754c:	00db      	lsls	r3, r3, #3
 800754e:	4413      	add	r3, r2
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	440b      	add	r3, r1
 8007554:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8007558:	2201      	movs	r2, #1
 800755a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800755c:	6a3b      	ldr	r3, [r7, #32]
 800755e:	699b      	ldr	r3, [r3, #24]
 8007560:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007564:	6a3b      	ldr	r3, [r7, #32]
 8007566:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8007568:	6a3b      	ldr	r3, [r7, #32]
 800756a:	695b      	ldr	r3, [r3, #20]
 800756c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10a      	bne.n	800758a <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800757a:	685b      	ldr	r3, [r3, #4]
 800757c:	69fa      	ldr	r2, [r7, #28]
 800757e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007582:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007586:	6053      	str	r3, [r2, #4]
            break;
 8007588:	e008      	b.n	800759c <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	3301      	adds	r3, #1
 800758e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	791b      	ldrb	r3, [r3, #4]
 8007594:	461a      	mov	r2, r3
 8007596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007598:	4293      	cmp	r3, r2
 800759a:	d3b3      	bcc.n	8007504 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	695a      	ldr	r2, [r3, #20]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80075aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f008 f831 	bl	800f618 <USB_ReadInterrupts>
 80075b6:	4603      	mov	r3, r0
 80075b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80075bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075c0:	d10a      	bne.n	80075d8 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f00a fc76 	bl	8011eb4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	695a      	ldr	r2, [r3, #20]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80075d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4618      	mov	r0, r3
 80075de:	f008 f81b 	bl	800f618 <USB_ReadInterrupts>
 80075e2:	4603      	mov	r3, r0
 80075e4:	f003 0304 	and.w	r3, r3, #4
 80075e8:	2b04      	cmp	r3, #4
 80075ea:	d115      	bne.n	8007618 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80075f4:	69bb      	ldr	r3, [r7, #24]
 80075f6:	f003 0304 	and.w	r3, r3, #4
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d002      	beq.n	8007604 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f00a fc66 	bl	8011ed0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6859      	ldr	r1, [r3, #4]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	69ba      	ldr	r2, [r7, #24]
 8007610:	430a      	orrs	r2, r1
 8007612:	605a      	str	r2, [r3, #4]
 8007614:	e000      	b.n	8007618 <HAL_PCD_IRQHandler+0x996>
      return;
 8007616:	bf00      	nop
    }
  }
}
 8007618:	3734      	adds	r7, #52	@ 0x34
 800761a:	46bd      	mov	sp, r7
 800761c:	bd90      	pop	{r4, r7, pc}

0800761e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800761e:	b580      	push	{r7, lr}
 8007620:	b082      	sub	sp, #8
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	460b      	mov	r3, r1
 8007628:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007630:	2b01      	cmp	r3, #1
 8007632:	d101      	bne.n	8007638 <HAL_PCD_SetAddress+0x1a>
 8007634:	2302      	movs	r3, #2
 8007636:	e012      	b.n	800765e <HAL_PCD_SetAddress+0x40>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	78fa      	ldrb	r2, [r7, #3]
 8007644:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	78fa      	ldrb	r2, [r7, #3]
 800764c:	4611      	mov	r1, r2
 800764e:	4618      	mov	r0, r3
 8007650:	f007 ff7a 	bl	800f548 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800765c:	2300      	movs	r3, #0
}
 800765e:	4618      	mov	r0, r3
 8007660:	3708      	adds	r7, #8
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}

08007666 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007666:	b580      	push	{r7, lr}
 8007668:	b084      	sub	sp, #16
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
 800766e:	4608      	mov	r0, r1
 8007670:	4611      	mov	r1, r2
 8007672:	461a      	mov	r2, r3
 8007674:	4603      	mov	r3, r0
 8007676:	70fb      	strb	r3, [r7, #3]
 8007678:	460b      	mov	r3, r1
 800767a:	803b      	strh	r3, [r7, #0]
 800767c:	4613      	mov	r3, r2
 800767e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007680:	2300      	movs	r3, #0
 8007682:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007684:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007688:	2b00      	cmp	r3, #0
 800768a:	da0f      	bge.n	80076ac <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800768c:	78fb      	ldrb	r3, [r7, #3]
 800768e:	f003 020f 	and.w	r2, r3, #15
 8007692:	4613      	mov	r3, r2
 8007694:	00db      	lsls	r3, r3, #3
 8007696:	4413      	add	r3, r2
 8007698:	009b      	lsls	r3, r3, #2
 800769a:	3310      	adds	r3, #16
 800769c:	687a      	ldr	r2, [r7, #4]
 800769e:	4413      	add	r3, r2
 80076a0:	3304      	adds	r3, #4
 80076a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2201      	movs	r2, #1
 80076a8:	705a      	strb	r2, [r3, #1]
 80076aa:	e00f      	b.n	80076cc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80076ac:	78fb      	ldrb	r3, [r7, #3]
 80076ae:	f003 020f 	and.w	r2, r3, #15
 80076b2:	4613      	mov	r3, r2
 80076b4:	00db      	lsls	r3, r3, #3
 80076b6:	4413      	add	r3, r2
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80076be:	687a      	ldr	r2, [r7, #4]
 80076c0:	4413      	add	r3, r2
 80076c2:	3304      	adds	r3, #4
 80076c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80076cc:	78fb      	ldrb	r3, [r7, #3]
 80076ce:	f003 030f 	and.w	r3, r3, #15
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80076d8:	883a      	ldrh	r2, [r7, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	78ba      	ldrb	r2, [r7, #2]
 80076e2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	785b      	ldrb	r3, [r3, #1]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d004      	beq.n	80076f6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	461a      	mov	r2, r3
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80076f6:	78bb      	ldrb	r3, [r7, #2]
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d102      	bne.n	8007702 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2200      	movs	r2, #0
 8007700:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007708:	2b01      	cmp	r3, #1
 800770a:	d101      	bne.n	8007710 <HAL_PCD_EP_Open+0xaa>
 800770c:	2302      	movs	r3, #2
 800770e:	e00e      	b.n	800772e <HAL_PCD_EP_Open+0xc8>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68f9      	ldr	r1, [r7, #12]
 800771e:	4618      	mov	r0, r3
 8007720:	f007 f8fa 	bl	800e918 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800772c:	7afb      	ldrb	r3, [r7, #11]
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b084      	sub	sp, #16
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
 800773e:	460b      	mov	r3, r1
 8007740:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007742:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007746:	2b00      	cmp	r3, #0
 8007748:	da0f      	bge.n	800776a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800774a:	78fb      	ldrb	r3, [r7, #3]
 800774c:	f003 020f 	and.w	r2, r3, #15
 8007750:	4613      	mov	r3, r2
 8007752:	00db      	lsls	r3, r3, #3
 8007754:	4413      	add	r3, r2
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	3310      	adds	r3, #16
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	4413      	add	r3, r2
 800775e:	3304      	adds	r3, #4
 8007760:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2201      	movs	r2, #1
 8007766:	705a      	strb	r2, [r3, #1]
 8007768:	e00f      	b.n	800778a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800776a:	78fb      	ldrb	r3, [r7, #3]
 800776c:	f003 020f 	and.w	r2, r3, #15
 8007770:	4613      	mov	r3, r2
 8007772:	00db      	lsls	r3, r3, #3
 8007774:	4413      	add	r3, r2
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	4413      	add	r3, r2
 8007780:	3304      	adds	r3, #4
 8007782:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800778a:	78fb      	ldrb	r3, [r7, #3]
 800778c:	f003 030f 	and.w	r3, r3, #15
 8007790:	b2da      	uxtb	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800779c:	2b01      	cmp	r3, #1
 800779e:	d101      	bne.n	80077a4 <HAL_PCD_EP_Close+0x6e>
 80077a0:	2302      	movs	r3, #2
 80077a2:	e00e      	b.n	80077c2 <HAL_PCD_EP_Close+0x8c>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68f9      	ldr	r1, [r7, #12]
 80077b2:	4618      	mov	r0, r3
 80077b4:	f007 f938 	bl	800ea28 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80077c0:	2300      	movs	r3, #0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3710      	adds	r7, #16
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b086      	sub	sp, #24
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	60f8      	str	r0, [r7, #12]
 80077d2:	607a      	str	r2, [r7, #4]
 80077d4:	603b      	str	r3, [r7, #0]
 80077d6:	460b      	mov	r3, r1
 80077d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80077da:	7afb      	ldrb	r3, [r7, #11]
 80077dc:	f003 020f 	and.w	r2, r3, #15
 80077e0:	4613      	mov	r3, r2
 80077e2:	00db      	lsls	r3, r3, #3
 80077e4:	4413      	add	r3, r2
 80077e6:	009b      	lsls	r3, r3, #2
 80077e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	4413      	add	r3, r2
 80077f0:	3304      	adds	r3, #4
 80077f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	2200      	movs	r2, #0
 8007804:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	2200      	movs	r2, #0
 800780a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800780c:	7afb      	ldrb	r3, [r7, #11]
 800780e:	f003 030f 	and.w	r3, r3, #15
 8007812:	b2da      	uxtb	r2, r3
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	799b      	ldrb	r3, [r3, #6]
 800781c:	2b01      	cmp	r3, #1
 800781e:	d102      	bne.n	8007826 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	6818      	ldr	r0, [r3, #0]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	799b      	ldrb	r3, [r3, #6]
 800782e:	461a      	mov	r2, r3
 8007830:	6979      	ldr	r1, [r7, #20]
 8007832:	f007 f9d5 	bl	800ebe0 <USB_EPStartXfer>

  return HAL_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3718      	adds	r7, #24
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007840:	b480      	push	{r7}
 8007842:	b083      	sub	sp, #12
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	460b      	mov	r3, r1
 800784a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800784c:	78fb      	ldrb	r3, [r7, #3]
 800784e:	f003 020f 	and.w	r2, r3, #15
 8007852:	6879      	ldr	r1, [r7, #4]
 8007854:	4613      	mov	r3, r2
 8007856:	00db      	lsls	r3, r3, #3
 8007858:	4413      	add	r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	440b      	add	r3, r1
 800785e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8007862:	681b      	ldr	r3, [r3, #0]
}
 8007864:	4618      	mov	r0, r3
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	607a      	str	r2, [r7, #4]
 800787a:	603b      	str	r3, [r7, #0]
 800787c:	460b      	mov	r3, r1
 800787e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007880:	7afb      	ldrb	r3, [r7, #11]
 8007882:	f003 020f 	and.w	r2, r3, #15
 8007886:	4613      	mov	r3, r2
 8007888:	00db      	lsls	r3, r3, #3
 800788a:	4413      	add	r3, r2
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	3310      	adds	r3, #16
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	4413      	add	r3, r2
 8007894:	3304      	adds	r3, #4
 8007896:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	683a      	ldr	r2, [r7, #0]
 80078a2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	2200      	movs	r2, #0
 80078a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	2201      	movs	r2, #1
 80078ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80078b0:	7afb      	ldrb	r3, [r7, #11]
 80078b2:	f003 030f 	and.w	r3, r3, #15
 80078b6:	b2da      	uxtb	r2, r3
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	799b      	ldrb	r3, [r3, #6]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d102      	bne.n	80078ca <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	6818      	ldr	r0, [r3, #0]
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	799b      	ldrb	r3, [r3, #6]
 80078d2:	461a      	mov	r2, r3
 80078d4:	6979      	ldr	r1, [r7, #20]
 80078d6:	f007 f983 	bl	800ebe0 <USB_EPStartXfer>

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3718      	adds	r7, #24
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}

080078e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	460b      	mov	r3, r1
 80078ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80078f0:	78fb      	ldrb	r3, [r7, #3]
 80078f2:	f003 030f 	and.w	r3, r3, #15
 80078f6:	687a      	ldr	r2, [r7, #4]
 80078f8:	7912      	ldrb	r2, [r2, #4]
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d901      	bls.n	8007902 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80078fe:	2301      	movs	r3, #1
 8007900:	e04f      	b.n	80079a2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007902:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007906:	2b00      	cmp	r3, #0
 8007908:	da0f      	bge.n	800792a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800790a:	78fb      	ldrb	r3, [r7, #3]
 800790c:	f003 020f 	and.w	r2, r3, #15
 8007910:	4613      	mov	r3, r2
 8007912:	00db      	lsls	r3, r3, #3
 8007914:	4413      	add	r3, r2
 8007916:	009b      	lsls	r3, r3, #2
 8007918:	3310      	adds	r3, #16
 800791a:	687a      	ldr	r2, [r7, #4]
 800791c:	4413      	add	r3, r2
 800791e:	3304      	adds	r3, #4
 8007920:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2201      	movs	r2, #1
 8007926:	705a      	strb	r2, [r3, #1]
 8007928:	e00d      	b.n	8007946 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800792a:	78fa      	ldrb	r2, [r7, #3]
 800792c:	4613      	mov	r3, r2
 800792e:	00db      	lsls	r3, r3, #3
 8007930:	4413      	add	r3, r2
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	4413      	add	r3, r2
 800793c:	3304      	adds	r3, #4
 800793e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	2200      	movs	r2, #0
 8007944:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2201      	movs	r2, #1
 800794a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800794c:	78fb      	ldrb	r3, [r7, #3]
 800794e:	f003 030f 	and.w	r3, r3, #15
 8007952:	b2da      	uxtb	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800795e:	2b01      	cmp	r3, #1
 8007960:	d101      	bne.n	8007966 <HAL_PCD_EP_SetStall+0x82>
 8007962:	2302      	movs	r3, #2
 8007964:	e01d      	b.n	80079a2 <HAL_PCD_EP_SetStall+0xbe>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2201      	movs	r2, #1
 800796a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	68f9      	ldr	r1, [r7, #12]
 8007974:	4618      	mov	r0, r3
 8007976:	f007 fd13 	bl	800f3a0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800797a:	78fb      	ldrb	r3, [r7, #3]
 800797c:	f003 030f 	and.w	r3, r3, #15
 8007980:	2b00      	cmp	r3, #0
 8007982:	d109      	bne.n	8007998 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6818      	ldr	r0, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	7999      	ldrb	r1, [r3, #6]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007992:	461a      	mov	r2, r3
 8007994:	f007 ff06 	bl	800f7a4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2200      	movs	r2, #0
 800799c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}

080079aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80079aa:	b580      	push	{r7, lr}
 80079ac:	b084      	sub	sp, #16
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
 80079b2:	460b      	mov	r3, r1
 80079b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80079b6:	78fb      	ldrb	r3, [r7, #3]
 80079b8:	f003 030f 	and.w	r3, r3, #15
 80079bc:	687a      	ldr	r2, [r7, #4]
 80079be:	7912      	ldrb	r2, [r2, #4]
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d901      	bls.n	80079c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	e042      	b.n	8007a4e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80079c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	da0f      	bge.n	80079f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80079d0:	78fb      	ldrb	r3, [r7, #3]
 80079d2:	f003 020f 	and.w	r2, r3, #15
 80079d6:	4613      	mov	r3, r2
 80079d8:	00db      	lsls	r3, r3, #3
 80079da:	4413      	add	r3, r2
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	3310      	adds	r3, #16
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	4413      	add	r3, r2
 80079e4:	3304      	adds	r3, #4
 80079e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2201      	movs	r2, #1
 80079ec:	705a      	strb	r2, [r3, #1]
 80079ee:	e00f      	b.n	8007a10 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80079f0:	78fb      	ldrb	r3, [r7, #3]
 80079f2:	f003 020f 	and.w	r2, r3, #15
 80079f6:	4613      	mov	r3, r2
 80079f8:	00db      	lsls	r3, r3, #3
 80079fa:	4413      	add	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	4413      	add	r3, r2
 8007a06:	3304      	adds	r3, #4
 8007a08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a16:	78fb      	ldrb	r3, [r7, #3]
 8007a18:	f003 030f 	and.w	r3, r3, #15
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d101      	bne.n	8007a30 <HAL_PCD_EP_ClrStall+0x86>
 8007a2c:	2302      	movs	r3, #2
 8007a2e:	e00e      	b.n	8007a4e <HAL_PCD_EP_ClrStall+0xa4>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	68f9      	ldr	r1, [r7, #12]
 8007a3e:	4618      	mov	r0, r3
 8007a40:	f007 fd1c 	bl	800f47c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3710      	adds	r7, #16
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}

08007a56 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007a56:	b580      	push	{r7, lr}
 8007a58:	b084      	sub	sp, #16
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
 8007a5e:	460b      	mov	r3, r1
 8007a60:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8007a62:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	da0c      	bge.n	8007a84 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a6a:	78fb      	ldrb	r3, [r7, #3]
 8007a6c:	f003 020f 	and.w	r2, r3, #15
 8007a70:	4613      	mov	r3, r2
 8007a72:	00db      	lsls	r3, r3, #3
 8007a74:	4413      	add	r3, r2
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	3310      	adds	r3, #16
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	3304      	adds	r3, #4
 8007a80:	60fb      	str	r3, [r7, #12]
 8007a82:	e00c      	b.n	8007a9e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007a84:	78fb      	ldrb	r3, [r7, #3]
 8007a86:	f003 020f 	and.w	r2, r3, #15
 8007a8a:	4613      	mov	r3, r2
 8007a8c:	00db      	lsls	r3, r3, #3
 8007a8e:	4413      	add	r3, r2
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	4413      	add	r3, r2
 8007a9a:	3304      	adds	r3, #4
 8007a9c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68f9      	ldr	r1, [r7, #12]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f007 fb3b 	bl	800f120 <USB_EPStopXfer>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	72fb      	strb	r3, [r7, #11]

  return ret;
 8007aae:	7afb      	ldrb	r3, [r7, #11]
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b08a      	sub	sp, #40	@ 0x28
 8007abc:	af02      	add	r7, sp, #8
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	4613      	mov	r3, r2
 8007ad0:	00db      	lsls	r3, r3, #3
 8007ad2:	4413      	add	r3, r2
 8007ad4:	009b      	lsls	r3, r3, #2
 8007ad6:	3310      	adds	r3, #16
 8007ad8:	687a      	ldr	r2, [r7, #4]
 8007ada:	4413      	add	r3, r2
 8007adc:	3304      	adds	r3, #4
 8007ade:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	695a      	ldr	r2, [r3, #20]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d901      	bls.n	8007af0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007aec:	2301      	movs	r3, #1
 8007aee:	e06b      	b.n	8007bc8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	691a      	ldr	r2, [r3, #16]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	695b      	ldr	r3, [r3, #20]
 8007af8:	1ad3      	subs	r3, r2, r3
 8007afa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	69fa      	ldr	r2, [r7, #28]
 8007b02:	429a      	cmp	r2, r3
 8007b04:	d902      	bls.n	8007b0c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	3303      	adds	r3, #3
 8007b10:	089b      	lsrs	r3, r3, #2
 8007b12:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007b14:	e02a      	b.n	8007b6c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	691a      	ldr	r2, [r3, #16]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	695b      	ldr	r3, [r3, #20]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	69fa      	ldr	r2, [r7, #28]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d902      	bls.n	8007b32 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	3303      	adds	r3, #3
 8007b36:	089b      	lsrs	r3, r3, #2
 8007b38:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	68d9      	ldr	r1, [r3, #12]
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	b2da      	uxtb	r2, r3
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	6978      	ldr	r0, [r7, #20]
 8007b50:	f007 fb90 	bl	800f274 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	68da      	ldr	r2, [r3, #12]
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	441a      	add	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	695a      	ldr	r2, [r3, #20]
 8007b64:	69fb      	ldr	r3, [r7, #28]
 8007b66:	441a      	add	r2, r3
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	015a      	lsls	r2, r3, #5
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	4413      	add	r3, r2
 8007b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b78:	699b      	ldr	r3, [r3, #24]
 8007b7a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007b7c:	69ba      	ldr	r2, [r7, #24]
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d809      	bhi.n	8007b96 <PCD_WriteEmptyTxFifo+0xde>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	695a      	ldr	r2, [r3, #20]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007b8a:	429a      	cmp	r2, r3
 8007b8c:	d203      	bcs.n	8007b96 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d1bf      	bne.n	8007b16 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	691a      	ldr	r2, [r3, #16]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d811      	bhi.n	8007bc6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	f003 030f 	and.w	r3, r3, #15
 8007ba8:	2201      	movs	r2, #1
 8007baa:	fa02 f303 	lsl.w	r3, r2, r3
 8007bae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	43db      	mvns	r3, r3
 8007bbc:	6939      	ldr	r1, [r7, #16]
 8007bbe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bc2:	4013      	ands	r3, r2
 8007bc4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007bc6:	2300      	movs	r3, #0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3720      	adds	r7, #32
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b088      	sub	sp, #32
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007be4:	69fb      	ldr	r3, [r7, #28]
 8007be6:	333c      	adds	r3, #60	@ 0x3c
 8007be8:	3304      	adds	r3, #4
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	015a      	lsls	r2, r3, #5
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	799b      	ldrb	r3, [r3, #6]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d17b      	bne.n	8007cfe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	f003 0308 	and.w	r3, r3, #8
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d015      	beq.n	8007c3c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	4a61      	ldr	r2, [pc, #388]	@ (8007d98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	f240 80b9 	bls.w	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007c1a:	693b      	ldr	r3, [r7, #16]
 8007c1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 80b3 	beq.w	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	015a      	lsls	r2, r3, #5
 8007c2a:	69bb      	ldr	r3, [r7, #24]
 8007c2c:	4413      	add	r3, r2
 8007c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c32:	461a      	mov	r2, r3
 8007c34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c38:	6093      	str	r3, [r2, #8]
 8007c3a:	e0a7      	b.n	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	f003 0320 	and.w	r3, r3, #32
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d009      	beq.n	8007c5a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	015a      	lsls	r2, r3, #5
 8007c4a:	69bb      	ldr	r3, [r7, #24]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c52:	461a      	mov	r2, r3
 8007c54:	2320      	movs	r3, #32
 8007c56:	6093      	str	r3, [r2, #8]
 8007c58:	e098      	b.n	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	f040 8093 	bne.w	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	4a4b      	ldr	r2, [pc, #300]	@ (8007d98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d90f      	bls.n	8007c8e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d00a      	beq.n	8007c8e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	015a      	lsls	r2, r3, #5
 8007c7c:	69bb      	ldr	r3, [r7, #24]
 8007c7e:	4413      	add	r3, r2
 8007c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c84:	461a      	mov	r2, r3
 8007c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c8a:	6093      	str	r3, [r2, #8]
 8007c8c:	e07e      	b.n	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8007c8e:	683a      	ldr	r2, [r7, #0]
 8007c90:	4613      	mov	r3, r2
 8007c92:	00db      	lsls	r3, r3, #3
 8007c94:	4413      	add	r3, r2
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	4413      	add	r3, r2
 8007ca0:	3304      	adds	r3, #4
 8007ca2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6a1a      	ldr	r2, [r3, #32]
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	0159      	lsls	r1, r3, #5
 8007cac:	69bb      	ldr	r3, [r7, #24]
 8007cae:	440b      	add	r3, r1
 8007cb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb4:	691b      	ldr	r3, [r3, #16]
 8007cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cba:	1ad2      	subs	r2, r2, r3
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d114      	bne.n	8007cf0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d109      	bne.n	8007ce2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6818      	ldr	r0, [r3, #0]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007cd8:	461a      	mov	r2, r3
 8007cda:	2101      	movs	r1, #1
 8007cdc:	f007 fd62 	bl	800f7a4 <USB_EP0_OutStart>
 8007ce0:	e006      	b.n	8007cf0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	68da      	ldr	r2, [r3, #12]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	695b      	ldr	r3, [r3, #20]
 8007cea:	441a      	add	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f00a f818 	bl	8011d2c <HAL_PCD_DataOutStageCallback>
 8007cfc:	e046      	b.n	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	4a26      	ldr	r2, [pc, #152]	@ (8007d9c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d124      	bne.n	8007d50 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00a      	beq.n	8007d26 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	015a      	lsls	r2, r3, #5
 8007d14:	69bb      	ldr	r3, [r7, #24]
 8007d16:	4413      	add	r3, r2
 8007d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d22:	6093      	str	r3, [r2, #8]
 8007d24:	e032      	b.n	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	f003 0320 	and.w	r3, r3, #32
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d008      	beq.n	8007d42 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	015a      	lsls	r2, r3, #5
 8007d34:	69bb      	ldr	r3, [r7, #24]
 8007d36:	4413      	add	r3, r2
 8007d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	2320      	movs	r3, #32
 8007d40:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	4619      	mov	r1, r3
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f009 ffef 	bl	8011d2c <HAL_PCD_DataOutStageCallback>
 8007d4e:	e01d      	b.n	8007d8c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d114      	bne.n	8007d80 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007d56:	6879      	ldr	r1, [r7, #4]
 8007d58:	683a      	ldr	r2, [r7, #0]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	00db      	lsls	r3, r3, #3
 8007d5e:	4413      	add	r3, r2
 8007d60:	009b      	lsls	r3, r3, #2
 8007d62:	440b      	add	r3, r1
 8007d64:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d108      	bne.n	8007d80 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6818      	ldr	r0, [r3, #0]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007d78:	461a      	mov	r2, r3
 8007d7a:	2100      	movs	r1, #0
 8007d7c:	f007 fd12 	bl	800f7a4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	4619      	mov	r1, r3
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f009 ffd0 	bl	8011d2c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3720      	adds	r7, #32
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	4f54300a 	.word	0x4f54300a
 8007d9c:	4f54310a 	.word	0x4f54310a

08007da0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b086      	sub	sp, #24
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	333c      	adds	r3, #60	@ 0x3c
 8007db8:	3304      	adds	r3, #4
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	015a      	lsls	r2, r3, #5
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	4a15      	ldr	r2, [pc, #84]	@ (8007e28 <PCD_EP_OutSetupPacket_int+0x88>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d90e      	bls.n	8007df4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d009      	beq.n	8007df4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dec:	461a      	mov	r2, r3
 8007dee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007df2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f009 ff87 	bl	8011d08 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	4a0a      	ldr	r2, [pc, #40]	@ (8007e28 <PCD_EP_OutSetupPacket_int+0x88>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d90c      	bls.n	8007e1c <PCD_EP_OutSetupPacket_int+0x7c>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	799b      	ldrb	r3, [r3, #6]
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d108      	bne.n	8007e1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6818      	ldr	r0, [r3, #0]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007e14:	461a      	mov	r2, r3
 8007e16:	2101      	movs	r1, #1
 8007e18:	f007 fcc4 	bl	800f7a4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007e1c:	2300      	movs	r3, #0
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	4f54300a 	.word	0x4f54300a

08007e2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	460b      	mov	r3, r1
 8007e36:	70fb      	strb	r3, [r7, #3]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007e44:	78fb      	ldrb	r3, [r7, #3]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d107      	bne.n	8007e5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007e4a:	883b      	ldrh	r3, [r7, #0]
 8007e4c:	0419      	lsls	r1, r3, #16
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	430a      	orrs	r2, r1
 8007e56:	629a      	str	r2, [r3, #40]	@ 0x28
 8007e58:	e028      	b.n	8007eac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e60:	0c1b      	lsrs	r3, r3, #16
 8007e62:	68ba      	ldr	r2, [r7, #8]
 8007e64:	4413      	add	r3, r2
 8007e66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007e68:	2300      	movs	r3, #0
 8007e6a:	73fb      	strb	r3, [r7, #15]
 8007e6c:	e00d      	b.n	8007e8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	7bfb      	ldrb	r3, [r7, #15]
 8007e74:	3340      	adds	r3, #64	@ 0x40
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	4413      	add	r3, r2
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	0c1b      	lsrs	r3, r3, #16
 8007e7e:	68ba      	ldr	r2, [r7, #8]
 8007e80:	4413      	add	r3, r2
 8007e82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007e84:	7bfb      	ldrb	r3, [r7, #15]
 8007e86:	3301      	adds	r3, #1
 8007e88:	73fb      	strb	r3, [r7, #15]
 8007e8a:	7bfa      	ldrb	r2, [r7, #15]
 8007e8c:	78fb      	ldrb	r3, [r7, #3]
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d3ec      	bcc.n	8007e6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007e94:	883b      	ldrh	r3, [r7, #0]
 8007e96:	0418      	lsls	r0, r3, #16
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6819      	ldr	r1, [r3, #0]
 8007e9c:	78fb      	ldrb	r3, [r7, #3]
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	4302      	orrs	r2, r0
 8007ea4:	3340      	adds	r3, #64	@ 0x40
 8007ea6:	009b      	lsls	r3, r3, #2
 8007ea8:	440b      	add	r3, r1
 8007eaa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3714      	adds	r7, #20
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr

08007eba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007eba:	b480      	push	{r7}
 8007ebc:	b083      	sub	sp, #12
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
 8007ec2:	460b      	mov	r3, r1
 8007ec4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	887a      	ldrh	r2, [r7, #2]
 8007ecc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2201      	movs	r2, #1
 8007eee:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	699b      	ldr	r3, [r3, #24]
 8007efe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007f0a:	4b05      	ldr	r3, [pc, #20]	@ (8007f20 <HAL_PCDEx_ActivateLPM+0x44>)
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8007f12:	2300      	movs	r3, #0
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3714      	adds	r7, #20
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr
 8007f20:	10000003 	.word	0x10000003

08007f24 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	460b      	mov	r3, r1
 8007f2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007f30:	bf00      	nop
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr

08007f3c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007f44:	4b29      	ldr	r3, [pc, #164]	@ (8007fec <HAL_PWREx_ConfigSupply+0xb0>)
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f003 0307 	and.w	r3, r3, #7
 8007f4c:	2b06      	cmp	r3, #6
 8007f4e:	d00a      	beq.n	8007f66 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007f50:	4b26      	ldr	r3, [pc, #152]	@ (8007fec <HAL_PWREx_ConfigSupply+0xb0>)
 8007f52:	68db      	ldr	r3, [r3, #12]
 8007f54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d001      	beq.n	8007f62 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e040      	b.n	8007fe4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007f62:	2300      	movs	r3, #0
 8007f64:	e03e      	b.n	8007fe4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007f66:	4b21      	ldr	r3, [pc, #132]	@ (8007fec <HAL_PWREx_ConfigSupply+0xb0>)
 8007f68:	68db      	ldr	r3, [r3, #12]
 8007f6a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8007f6e:	491f      	ldr	r1, [pc, #124]	@ (8007fec <HAL_PWREx_ConfigSupply+0xb0>)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4313      	orrs	r3, r2
 8007f74:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007f76:	f7fa fd43 	bl	8002a00 <HAL_GetTick>
 8007f7a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f7c:	e009      	b.n	8007f92 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007f7e:	f7fa fd3f 	bl	8002a00 <HAL_GetTick>
 8007f82:	4602      	mov	r2, r0
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	1ad3      	subs	r3, r2, r3
 8007f88:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f8c:	d901      	bls.n	8007f92 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e028      	b.n	8007fe4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007f92:	4b16      	ldr	r3, [pc, #88]	@ (8007fec <HAL_PWREx_ConfigSupply+0xb0>)
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f9e:	d1ee      	bne.n	8007f7e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2b1e      	cmp	r3, #30
 8007fa4:	d008      	beq.n	8007fb8 <HAL_PWREx_ConfigSupply+0x7c>
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007faa:	d005      	beq.n	8007fb8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2b1d      	cmp	r3, #29
 8007fb0:	d002      	beq.n	8007fb8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2b2d      	cmp	r3, #45	@ 0x2d
 8007fb6:	d114      	bne.n	8007fe2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007fb8:	f7fa fd22 	bl	8002a00 <HAL_GetTick>
 8007fbc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007fbe:	e009      	b.n	8007fd4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007fc0:	f7fa fd1e 	bl	8002a00 <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007fce:	d901      	bls.n	8007fd4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007fd0:	2301      	movs	r3, #1
 8007fd2:	e007      	b.n	8007fe4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007fd4:	4b05      	ldr	r3, [pc, #20]	@ (8007fec <HAL_PWREx_ConfigSupply+0xb0>)
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007fdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fe0:	d1ee      	bne.n	8007fc0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3710      	adds	r7, #16
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}
 8007fec:	58024800 	.word	0x58024800

08007ff0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8007ff4:	4b05      	ldr	r3, [pc, #20]	@ (800800c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007ff6:	68db      	ldr	r3, [r3, #12]
 8007ff8:	4a04      	ldr	r2, [pc, #16]	@ (800800c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8007ffa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007ffe:	60d3      	str	r3, [r2, #12]
}
 8008000:	bf00      	nop
 8008002:	46bd      	mov	sp, r7
 8008004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop
 800800c:	58024800 	.word	0x58024800

08008010 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b08c      	sub	sp, #48	@ 0x30
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d102      	bne.n	8008024 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800801e:	2301      	movs	r3, #1
 8008020:	f000 bc48 	b.w	80088b4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f003 0301 	and.w	r3, r3, #1
 800802c:	2b00      	cmp	r3, #0
 800802e:	f000 8088 	beq.w	8008142 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008032:	4b99      	ldr	r3, [pc, #612]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800803a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800803c:	4b96      	ldr	r3, [pc, #600]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 800803e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008040:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008044:	2b10      	cmp	r3, #16
 8008046:	d007      	beq.n	8008058 <HAL_RCC_OscConfig+0x48>
 8008048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804a:	2b18      	cmp	r3, #24
 800804c:	d111      	bne.n	8008072 <HAL_RCC_OscConfig+0x62>
 800804e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008050:	f003 0303 	and.w	r3, r3, #3
 8008054:	2b02      	cmp	r3, #2
 8008056:	d10c      	bne.n	8008072 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008058:	4b8f      	ldr	r3, [pc, #572]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d06d      	beq.n	8008140 <HAL_RCC_OscConfig+0x130>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d169      	bne.n	8008140 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800806c:	2301      	movs	r3, #1
 800806e:	f000 bc21 	b.w	80088b4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800807a:	d106      	bne.n	800808a <HAL_RCC_OscConfig+0x7a>
 800807c:	4b86      	ldr	r3, [pc, #536]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a85      	ldr	r2, [pc, #532]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008082:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008086:	6013      	str	r3, [r2, #0]
 8008088:	e02e      	b.n	80080e8 <HAL_RCC_OscConfig+0xd8>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d10c      	bne.n	80080ac <HAL_RCC_OscConfig+0x9c>
 8008092:	4b81      	ldr	r3, [pc, #516]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a80      	ldr	r2, [pc, #512]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008098:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800809c:	6013      	str	r3, [r2, #0]
 800809e:	4b7e      	ldr	r3, [pc, #504]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a7d      	ldr	r2, [pc, #500]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80080a8:	6013      	str	r3, [r2, #0]
 80080aa:	e01d      	b.n	80080e8 <HAL_RCC_OscConfig+0xd8>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80080b4:	d10c      	bne.n	80080d0 <HAL_RCC_OscConfig+0xc0>
 80080b6:	4b78      	ldr	r3, [pc, #480]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a77      	ldr	r2, [pc, #476]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80080c0:	6013      	str	r3, [r2, #0]
 80080c2:	4b75      	ldr	r3, [pc, #468]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a74      	ldr	r2, [pc, #464]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80080cc:	6013      	str	r3, [r2, #0]
 80080ce:	e00b      	b.n	80080e8 <HAL_RCC_OscConfig+0xd8>
 80080d0:	4b71      	ldr	r3, [pc, #452]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a70      	ldr	r2, [pc, #448]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80080da:	6013      	str	r3, [r2, #0]
 80080dc:	4b6e      	ldr	r3, [pc, #440]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a6d      	ldr	r2, [pc, #436]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80080e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80080e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d013      	beq.n	8008118 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080f0:	f7fa fc86 	bl	8002a00 <HAL_GetTick>
 80080f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80080f6:	e008      	b.n	800810a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80080f8:	f7fa fc82 	bl	8002a00 <HAL_GetTick>
 80080fc:	4602      	mov	r2, r0
 80080fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	2b64      	cmp	r3, #100	@ 0x64
 8008104:	d901      	bls.n	800810a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e3d4      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800810a:	4b63      	ldr	r3, [pc, #396]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008112:	2b00      	cmp	r3, #0
 8008114:	d0f0      	beq.n	80080f8 <HAL_RCC_OscConfig+0xe8>
 8008116:	e014      	b.n	8008142 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008118:	f7fa fc72 	bl	8002a00 <HAL_GetTick>
 800811c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800811e:	e008      	b.n	8008132 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008120:	f7fa fc6e 	bl	8002a00 <HAL_GetTick>
 8008124:	4602      	mov	r2, r0
 8008126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	2b64      	cmp	r3, #100	@ 0x64
 800812c:	d901      	bls.n	8008132 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	e3c0      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008132:	4b59      	ldr	r3, [pc, #356]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1f0      	bne.n	8008120 <HAL_RCC_OscConfig+0x110>
 800813e:	e000      	b.n	8008142 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008140:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 0302 	and.w	r3, r3, #2
 800814a:	2b00      	cmp	r3, #0
 800814c:	f000 80ca 	beq.w	80082e4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008150:	4b51      	ldr	r3, [pc, #324]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008158:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800815a:	4b4f      	ldr	r3, [pc, #316]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 800815c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800815e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d007      	beq.n	8008176 <HAL_RCC_OscConfig+0x166>
 8008166:	6a3b      	ldr	r3, [r7, #32]
 8008168:	2b18      	cmp	r3, #24
 800816a:	d156      	bne.n	800821a <HAL_RCC_OscConfig+0x20a>
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	f003 0303 	and.w	r3, r3, #3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d151      	bne.n	800821a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008176:	4b48      	ldr	r3, [pc, #288]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0304 	and.w	r3, r3, #4
 800817e:	2b00      	cmp	r3, #0
 8008180:	d005      	beq.n	800818e <HAL_RCC_OscConfig+0x17e>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	68db      	ldr	r3, [r3, #12]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d101      	bne.n	800818e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e392      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800818e:	4b42      	ldr	r3, [pc, #264]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f023 0219 	bic.w	r2, r3, #25
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	68db      	ldr	r3, [r3, #12]
 800819a:	493f      	ldr	r1, [pc, #252]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 800819c:	4313      	orrs	r3, r2
 800819e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a0:	f7fa fc2e 	bl	8002a00 <HAL_GetTick>
 80081a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80081a6:	e008      	b.n	80081ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081a8:	f7fa fc2a 	bl	8002a00 <HAL_GetTick>
 80081ac:	4602      	mov	r2, r0
 80081ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	2b02      	cmp	r3, #2
 80081b4:	d901      	bls.n	80081ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e37c      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80081ba:	4b37      	ldr	r3, [pc, #220]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f003 0304 	and.w	r3, r3, #4
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d0f0      	beq.n	80081a8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081c6:	f7fa fc4b 	bl	8002a60 <HAL_GetREVID>
 80081ca:	4603      	mov	r3, r0
 80081cc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d817      	bhi.n	8008204 <HAL_RCC_OscConfig+0x1f4>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	691b      	ldr	r3, [r3, #16]
 80081d8:	2b40      	cmp	r3, #64	@ 0x40
 80081da:	d108      	bne.n	80081ee <HAL_RCC_OscConfig+0x1de>
 80081dc:	4b2e      	ldr	r3, [pc, #184]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80081e4:	4a2c      	ldr	r2, [pc, #176]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80081e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081ea:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80081ec:	e07a      	b.n	80082e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80081ee:	4b2a      	ldr	r3, [pc, #168]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	691b      	ldr	r3, [r3, #16]
 80081fa:	031b      	lsls	r3, r3, #12
 80081fc:	4926      	ldr	r1, [pc, #152]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 80081fe:	4313      	orrs	r3, r2
 8008200:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008202:	e06f      	b.n	80082e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008204:	4b24      	ldr	r3, [pc, #144]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008206:	685b      	ldr	r3, [r3, #4]
 8008208:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	691b      	ldr	r3, [r3, #16]
 8008210:	061b      	lsls	r3, r3, #24
 8008212:	4921      	ldr	r1, [pc, #132]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008214:	4313      	orrs	r3, r2
 8008216:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008218:	e064      	b.n	80082e4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d047      	beq.n	80082b2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8008222:	4b1d      	ldr	r3, [pc, #116]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f023 0219 	bic.w	r2, r3, #25
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	68db      	ldr	r3, [r3, #12]
 800822e:	491a      	ldr	r1, [pc, #104]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008230:	4313      	orrs	r3, r2
 8008232:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008234:	f7fa fbe4 	bl	8002a00 <HAL_GetTick>
 8008238:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800823a:	e008      	b.n	800824e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800823c:	f7fa fbe0 	bl	8002a00 <HAL_GetTick>
 8008240:	4602      	mov	r2, r0
 8008242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008244:	1ad3      	subs	r3, r2, r3
 8008246:	2b02      	cmp	r3, #2
 8008248:	d901      	bls.n	800824e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800824a:	2303      	movs	r3, #3
 800824c:	e332      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800824e:	4b12      	ldr	r3, [pc, #72]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f003 0304 	and.w	r3, r3, #4
 8008256:	2b00      	cmp	r3, #0
 8008258:	d0f0      	beq.n	800823c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800825a:	f7fa fc01 	bl	8002a60 <HAL_GetREVID>
 800825e:	4603      	mov	r3, r0
 8008260:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008264:	4293      	cmp	r3, r2
 8008266:	d819      	bhi.n	800829c <HAL_RCC_OscConfig+0x28c>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	691b      	ldr	r3, [r3, #16]
 800826c:	2b40      	cmp	r3, #64	@ 0x40
 800826e:	d108      	bne.n	8008282 <HAL_RCC_OscConfig+0x272>
 8008270:	4b09      	ldr	r3, [pc, #36]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8008278:	4a07      	ldr	r2, [pc, #28]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 800827a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800827e:	6053      	str	r3, [r2, #4]
 8008280:	e030      	b.n	80082e4 <HAL_RCC_OscConfig+0x2d4>
 8008282:	4b05      	ldr	r3, [pc, #20]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	691b      	ldr	r3, [r3, #16]
 800828e:	031b      	lsls	r3, r3, #12
 8008290:	4901      	ldr	r1, [pc, #4]	@ (8008298 <HAL_RCC_OscConfig+0x288>)
 8008292:	4313      	orrs	r3, r2
 8008294:	604b      	str	r3, [r1, #4]
 8008296:	e025      	b.n	80082e4 <HAL_RCC_OscConfig+0x2d4>
 8008298:	58024400 	.word	0x58024400
 800829c:	4b9a      	ldr	r3, [pc, #616]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	061b      	lsls	r3, r3, #24
 80082aa:	4997      	ldr	r1, [pc, #604]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80082ac:	4313      	orrs	r3, r2
 80082ae:	604b      	str	r3, [r1, #4]
 80082b0:	e018      	b.n	80082e4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082b2:	4b95      	ldr	r3, [pc, #596]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a94      	ldr	r2, [pc, #592]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80082b8:	f023 0301 	bic.w	r3, r3, #1
 80082bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082be:	f7fa fb9f 	bl	8002a00 <HAL_GetTick>
 80082c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80082c4:	e008      	b.n	80082d8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082c6:	f7fa fb9b 	bl	8002a00 <HAL_GetTick>
 80082ca:	4602      	mov	r2, r0
 80082cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ce:	1ad3      	subs	r3, r2, r3
 80082d0:	2b02      	cmp	r3, #2
 80082d2:	d901      	bls.n	80082d8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e2ed      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80082d8:	4b8b      	ldr	r3, [pc, #556]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f003 0304 	and.w	r3, r3, #4
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d1f0      	bne.n	80082c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0310 	and.w	r3, r3, #16
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f000 80a9 	beq.w	8008444 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80082f2:	4b85      	ldr	r3, [pc, #532]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082fa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80082fc:	4b82      	ldr	r3, [pc, #520]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80082fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008300:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	2b08      	cmp	r3, #8
 8008306:	d007      	beq.n	8008318 <HAL_RCC_OscConfig+0x308>
 8008308:	69bb      	ldr	r3, [r7, #24]
 800830a:	2b18      	cmp	r3, #24
 800830c:	d13a      	bne.n	8008384 <HAL_RCC_OscConfig+0x374>
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	f003 0303 	and.w	r3, r3, #3
 8008314:	2b01      	cmp	r3, #1
 8008316:	d135      	bne.n	8008384 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008318:	4b7b      	ldr	r3, [pc, #492]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008320:	2b00      	cmp	r3, #0
 8008322:	d005      	beq.n	8008330 <HAL_RCC_OscConfig+0x320>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	69db      	ldr	r3, [r3, #28]
 8008328:	2b80      	cmp	r3, #128	@ 0x80
 800832a:	d001      	beq.n	8008330 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	e2c1      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008330:	f7fa fb96 	bl	8002a60 <HAL_GetREVID>
 8008334:	4603      	mov	r3, r0
 8008336:	f241 0203 	movw	r2, #4099	@ 0x1003
 800833a:	4293      	cmp	r3, r2
 800833c:	d817      	bhi.n	800836e <HAL_RCC_OscConfig+0x35e>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6a1b      	ldr	r3, [r3, #32]
 8008342:	2b20      	cmp	r3, #32
 8008344:	d108      	bne.n	8008358 <HAL_RCC_OscConfig+0x348>
 8008346:	4b70      	ldr	r3, [pc, #448]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008348:	685b      	ldr	r3, [r3, #4]
 800834a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800834e:	4a6e      	ldr	r2, [pc, #440]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008350:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008354:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008356:	e075      	b.n	8008444 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008358:	4b6b      	ldr	r3, [pc, #428]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800835a:	685b      	ldr	r3, [r3, #4]
 800835c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a1b      	ldr	r3, [r3, #32]
 8008364:	069b      	lsls	r3, r3, #26
 8008366:	4968      	ldr	r1, [pc, #416]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008368:	4313      	orrs	r3, r2
 800836a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800836c:	e06a      	b.n	8008444 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800836e:	4b66      	ldr	r3, [pc, #408]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a1b      	ldr	r3, [r3, #32]
 800837a:	061b      	lsls	r3, r3, #24
 800837c:	4962      	ldr	r1, [pc, #392]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800837e:	4313      	orrs	r3, r2
 8008380:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008382:	e05f      	b.n	8008444 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	69db      	ldr	r3, [r3, #28]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d042      	beq.n	8008412 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800838c:	4b5e      	ldr	r3, [pc, #376]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a5d      	ldr	r2, [pc, #372]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008398:	f7fa fb32 	bl	8002a00 <HAL_GetTick>
 800839c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800839e:	e008      	b.n	80083b2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80083a0:	f7fa fb2e 	bl	8002a00 <HAL_GetTick>
 80083a4:	4602      	mov	r2, r0
 80083a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083a8:	1ad3      	subs	r3, r2, r3
 80083aa:	2b02      	cmp	r3, #2
 80083ac:	d901      	bls.n	80083b2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80083ae:	2303      	movs	r3, #3
 80083b0:	e280      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80083b2:	4b55      	ldr	r3, [pc, #340]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d0f0      	beq.n	80083a0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80083be:	f7fa fb4f 	bl	8002a60 <HAL_GetREVID>
 80083c2:	4603      	mov	r3, r0
 80083c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d817      	bhi.n	80083fc <HAL_RCC_OscConfig+0x3ec>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a1b      	ldr	r3, [r3, #32]
 80083d0:	2b20      	cmp	r3, #32
 80083d2:	d108      	bne.n	80083e6 <HAL_RCC_OscConfig+0x3d6>
 80083d4:	4b4c      	ldr	r3, [pc, #304]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80083dc:	4a4a      	ldr	r2, [pc, #296]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80083de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80083e2:	6053      	str	r3, [r2, #4]
 80083e4:	e02e      	b.n	8008444 <HAL_RCC_OscConfig+0x434>
 80083e6:	4b48      	ldr	r3, [pc, #288]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6a1b      	ldr	r3, [r3, #32]
 80083f2:	069b      	lsls	r3, r3, #26
 80083f4:	4944      	ldr	r1, [pc, #272]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80083f6:	4313      	orrs	r3, r2
 80083f8:	604b      	str	r3, [r1, #4]
 80083fa:	e023      	b.n	8008444 <HAL_RCC_OscConfig+0x434>
 80083fc:	4b42      	ldr	r3, [pc, #264]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6a1b      	ldr	r3, [r3, #32]
 8008408:	061b      	lsls	r3, r3, #24
 800840a:	493f      	ldr	r1, [pc, #252]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800840c:	4313      	orrs	r3, r2
 800840e:	60cb      	str	r3, [r1, #12]
 8008410:	e018      	b.n	8008444 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8008412:	4b3d      	ldr	r3, [pc, #244]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a3c      	ldr	r2, [pc, #240]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008418:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800841c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800841e:	f7fa faef 	bl	8002a00 <HAL_GetTick>
 8008422:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008424:	e008      	b.n	8008438 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8008426:	f7fa faeb 	bl	8002a00 <HAL_GetTick>
 800842a:	4602      	mov	r2, r0
 800842c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842e:	1ad3      	subs	r3, r2, r3
 8008430:	2b02      	cmp	r3, #2
 8008432:	d901      	bls.n	8008438 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008434:	2303      	movs	r3, #3
 8008436:	e23d      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008438:	4b33      	ldr	r3, [pc, #204]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1f0      	bne.n	8008426 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f003 0308 	and.w	r3, r3, #8
 800844c:	2b00      	cmp	r3, #0
 800844e:	d036      	beq.n	80084be <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	695b      	ldr	r3, [r3, #20]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d019      	beq.n	800848c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008458:	4b2b      	ldr	r3, [pc, #172]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800845a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800845c:	4a2a      	ldr	r2, [pc, #168]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800845e:	f043 0301 	orr.w	r3, r3, #1
 8008462:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008464:	f7fa facc 	bl	8002a00 <HAL_GetTick>
 8008468:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800846a:	e008      	b.n	800847e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800846c:	f7fa fac8 	bl	8002a00 <HAL_GetTick>
 8008470:	4602      	mov	r2, r0
 8008472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008474:	1ad3      	subs	r3, r2, r3
 8008476:	2b02      	cmp	r3, #2
 8008478:	d901      	bls.n	800847e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800847a:	2303      	movs	r3, #3
 800847c:	e21a      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800847e:	4b22      	ldr	r3, [pc, #136]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008480:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008482:	f003 0302 	and.w	r3, r3, #2
 8008486:	2b00      	cmp	r3, #0
 8008488:	d0f0      	beq.n	800846c <HAL_RCC_OscConfig+0x45c>
 800848a:	e018      	b.n	80084be <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800848c:	4b1e      	ldr	r3, [pc, #120]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 800848e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008490:	4a1d      	ldr	r2, [pc, #116]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 8008492:	f023 0301 	bic.w	r3, r3, #1
 8008496:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008498:	f7fa fab2 	bl	8002a00 <HAL_GetTick>
 800849c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800849e:	e008      	b.n	80084b2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80084a0:	f7fa faae 	bl	8002a00 <HAL_GetTick>
 80084a4:	4602      	mov	r2, r0
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	2b02      	cmp	r3, #2
 80084ac:	d901      	bls.n	80084b2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80084ae:	2303      	movs	r3, #3
 80084b0:	e200      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80084b2:	4b15      	ldr	r3, [pc, #84]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80084b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084b6:	f003 0302 	and.w	r3, r3, #2
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d1f0      	bne.n	80084a0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 0320 	and.w	r3, r3, #32
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d039      	beq.n	800853e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d01c      	beq.n	800850c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80084d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80084d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80084dc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80084de:	f7fa fa8f 	bl	8002a00 <HAL_GetTick>
 80084e2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80084e4:	e008      	b.n	80084f8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80084e6:	f7fa fa8b 	bl	8002a00 <HAL_GetTick>
 80084ea:	4602      	mov	r2, r0
 80084ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ee:	1ad3      	subs	r3, r2, r3
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	d901      	bls.n	80084f8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80084f4:	2303      	movs	r3, #3
 80084f6:	e1dd      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80084f8:	4b03      	ldr	r3, [pc, #12]	@ (8008508 <HAL_RCC_OscConfig+0x4f8>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008500:	2b00      	cmp	r3, #0
 8008502:	d0f0      	beq.n	80084e6 <HAL_RCC_OscConfig+0x4d6>
 8008504:	e01b      	b.n	800853e <HAL_RCC_OscConfig+0x52e>
 8008506:	bf00      	nop
 8008508:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800850c:	4b9b      	ldr	r3, [pc, #620]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a9a      	ldr	r2, [pc, #616]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008512:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008516:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008518:	f7fa fa72 	bl	8002a00 <HAL_GetTick>
 800851c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800851e:	e008      	b.n	8008532 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008520:	f7fa fa6e 	bl	8002a00 <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	2b02      	cmp	r3, #2
 800852c:	d901      	bls.n	8008532 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e1c0      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008532:	4b92      	ldr	r3, [pc, #584]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1f0      	bne.n	8008520 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 0304 	and.w	r3, r3, #4
 8008546:	2b00      	cmp	r3, #0
 8008548:	f000 8081 	beq.w	800864e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800854c:	4b8c      	ldr	r3, [pc, #560]	@ (8008780 <HAL_RCC_OscConfig+0x770>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a8b      	ldr	r2, [pc, #556]	@ (8008780 <HAL_RCC_OscConfig+0x770>)
 8008552:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008556:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008558:	f7fa fa52 	bl	8002a00 <HAL_GetTick>
 800855c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800855e:	e008      	b.n	8008572 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008560:	f7fa fa4e 	bl	8002a00 <HAL_GetTick>
 8008564:	4602      	mov	r2, r0
 8008566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	2b64      	cmp	r3, #100	@ 0x64
 800856c:	d901      	bls.n	8008572 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e1a0      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008572:	4b83      	ldr	r3, [pc, #524]	@ (8008780 <HAL_RCC_OscConfig+0x770>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800857a:	2b00      	cmp	r3, #0
 800857c:	d0f0      	beq.n	8008560 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	2b01      	cmp	r3, #1
 8008584:	d106      	bne.n	8008594 <HAL_RCC_OscConfig+0x584>
 8008586:	4b7d      	ldr	r3, [pc, #500]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800858a:	4a7c      	ldr	r2, [pc, #496]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800858c:	f043 0301 	orr.w	r3, r3, #1
 8008590:	6713      	str	r3, [r2, #112]	@ 0x70
 8008592:	e02d      	b.n	80085f0 <HAL_RCC_OscConfig+0x5e0>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d10c      	bne.n	80085b6 <HAL_RCC_OscConfig+0x5a6>
 800859c:	4b77      	ldr	r3, [pc, #476]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800859e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085a0:	4a76      	ldr	r2, [pc, #472]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085a2:	f023 0301 	bic.w	r3, r3, #1
 80085a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80085a8:	4b74      	ldr	r3, [pc, #464]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ac:	4a73      	ldr	r2, [pc, #460]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085ae:	f023 0304 	bic.w	r3, r3, #4
 80085b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80085b4:	e01c      	b.n	80085f0 <HAL_RCC_OscConfig+0x5e0>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	2b05      	cmp	r3, #5
 80085bc:	d10c      	bne.n	80085d8 <HAL_RCC_OscConfig+0x5c8>
 80085be:	4b6f      	ldr	r3, [pc, #444]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085c2:	4a6e      	ldr	r2, [pc, #440]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085c4:	f043 0304 	orr.w	r3, r3, #4
 80085c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80085ca:	4b6c      	ldr	r3, [pc, #432]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085ce:	4a6b      	ldr	r2, [pc, #428]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085d0:	f043 0301 	orr.w	r3, r3, #1
 80085d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80085d6:	e00b      	b.n	80085f0 <HAL_RCC_OscConfig+0x5e0>
 80085d8:	4b68      	ldr	r3, [pc, #416]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085dc:	4a67      	ldr	r2, [pc, #412]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085de:	f023 0301 	bic.w	r3, r3, #1
 80085e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80085e4:	4b65      	ldr	r3, [pc, #404]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80085e8:	4a64      	ldr	r2, [pc, #400]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80085ea:	f023 0304 	bic.w	r3, r3, #4
 80085ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d015      	beq.n	8008624 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085f8:	f7fa fa02 	bl	8002a00 <HAL_GetTick>
 80085fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80085fe:	e00a      	b.n	8008616 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008600:	f7fa f9fe 	bl	8002a00 <HAL_GetTick>
 8008604:	4602      	mov	r2, r0
 8008606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008608:	1ad3      	subs	r3, r2, r3
 800860a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800860e:	4293      	cmp	r3, r2
 8008610:	d901      	bls.n	8008616 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e14e      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008616:	4b59      	ldr	r3, [pc, #356]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800861a:	f003 0302 	and.w	r3, r3, #2
 800861e:	2b00      	cmp	r3, #0
 8008620:	d0ee      	beq.n	8008600 <HAL_RCC_OscConfig+0x5f0>
 8008622:	e014      	b.n	800864e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008624:	f7fa f9ec 	bl	8002a00 <HAL_GetTick>
 8008628:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800862a:	e00a      	b.n	8008642 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800862c:	f7fa f9e8 	bl	8002a00 <HAL_GetTick>
 8008630:	4602      	mov	r2, r0
 8008632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008634:	1ad3      	subs	r3, r2, r3
 8008636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800863a:	4293      	cmp	r3, r2
 800863c:	d901      	bls.n	8008642 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800863e:	2303      	movs	r3, #3
 8008640:	e138      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008642:	4b4e      	ldr	r3, [pc, #312]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008646:	f003 0302 	and.w	r3, r3, #2
 800864a:	2b00      	cmp	r3, #0
 800864c:	d1ee      	bne.n	800862c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008652:	2b00      	cmp	r3, #0
 8008654:	f000 812d 	beq.w	80088b2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008658:	4b48      	ldr	r3, [pc, #288]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800865a:	691b      	ldr	r3, [r3, #16]
 800865c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008660:	2b18      	cmp	r3, #24
 8008662:	f000 80bd 	beq.w	80087e0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866a:	2b02      	cmp	r3, #2
 800866c:	f040 809e 	bne.w	80087ac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008670:	4b42      	ldr	r3, [pc, #264]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a41      	ldr	r2, [pc, #260]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008676:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800867a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800867c:	f7fa f9c0 	bl	8002a00 <HAL_GetTick>
 8008680:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008682:	e008      	b.n	8008696 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008684:	f7fa f9bc 	bl	8002a00 <HAL_GetTick>
 8008688:	4602      	mov	r2, r0
 800868a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868c:	1ad3      	subs	r3, r2, r3
 800868e:	2b02      	cmp	r3, #2
 8008690:	d901      	bls.n	8008696 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8008692:	2303      	movs	r3, #3
 8008694:	e10e      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008696:	4b39      	ldr	r3, [pc, #228]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1f0      	bne.n	8008684 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80086a2:	4b36      	ldr	r3, [pc, #216]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80086a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80086a6:	4b37      	ldr	r3, [pc, #220]	@ (8008784 <HAL_RCC_OscConfig+0x774>)
 80086a8:	4013      	ands	r3, r2
 80086aa:	687a      	ldr	r2, [r7, #4]
 80086ac:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80086b2:	0112      	lsls	r2, r2, #4
 80086b4:	430a      	orrs	r2, r1
 80086b6:	4931      	ldr	r1, [pc, #196]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80086b8:	4313      	orrs	r3, r2
 80086ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086c0:	3b01      	subs	r3, #1
 80086c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086ca:	3b01      	subs	r3, #1
 80086cc:	025b      	lsls	r3, r3, #9
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	431a      	orrs	r2, r3
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d6:	3b01      	subs	r3, #1
 80086d8:	041b      	lsls	r3, r3, #16
 80086da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80086de:	431a      	orrs	r2, r3
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086e4:	3b01      	subs	r3, #1
 80086e6:	061b      	lsls	r3, r3, #24
 80086e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80086ec:	4923      	ldr	r1, [pc, #140]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80086ee:	4313      	orrs	r3, r2
 80086f0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80086f2:	4b22      	ldr	r3, [pc, #136]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80086f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086f6:	4a21      	ldr	r2, [pc, #132]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 80086f8:	f023 0301 	bic.w	r3, r3, #1
 80086fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80086fe:	4b1f      	ldr	r3, [pc, #124]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008700:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008702:	4b21      	ldr	r3, [pc, #132]	@ (8008788 <HAL_RCC_OscConfig+0x778>)
 8008704:	4013      	ands	r3, r2
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800870a:	00d2      	lsls	r2, r2, #3
 800870c:	491b      	ldr	r1, [pc, #108]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800870e:	4313      	orrs	r3, r2
 8008710:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008712:	4b1a      	ldr	r3, [pc, #104]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008716:	f023 020c 	bic.w	r2, r3, #12
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871e:	4917      	ldr	r1, [pc, #92]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008720:	4313      	orrs	r3, r2
 8008722:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008724:	4b15      	ldr	r3, [pc, #84]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008728:	f023 0202 	bic.w	r2, r3, #2
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008730:	4912      	ldr	r1, [pc, #72]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008732:	4313      	orrs	r3, r2
 8008734:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008736:	4b11      	ldr	r3, [pc, #68]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800873a:	4a10      	ldr	r2, [pc, #64]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800873c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008740:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008742:	4b0e      	ldr	r3, [pc, #56]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008746:	4a0d      	ldr	r2, [pc, #52]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008748:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800874c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800874e:	4b0b      	ldr	r3, [pc, #44]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008752:	4a0a      	ldr	r2, [pc, #40]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008754:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008758:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800875a:	4b08      	ldr	r3, [pc, #32]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800875c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875e:	4a07      	ldr	r2, [pc, #28]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008760:	f043 0301 	orr.w	r3, r3, #1
 8008764:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008766:	4b05      	ldr	r3, [pc, #20]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a04      	ldr	r2, [pc, #16]	@ (800877c <HAL_RCC_OscConfig+0x76c>)
 800876c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008770:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008772:	f7fa f945 	bl	8002a00 <HAL_GetTick>
 8008776:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008778:	e011      	b.n	800879e <HAL_RCC_OscConfig+0x78e>
 800877a:	bf00      	nop
 800877c:	58024400 	.word	0x58024400
 8008780:	58024800 	.word	0x58024800
 8008784:	fffffc0c 	.word	0xfffffc0c
 8008788:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800878c:	f7fa f938 	bl	8002a00 <HAL_GetTick>
 8008790:	4602      	mov	r2, r0
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	1ad3      	subs	r3, r2, r3
 8008796:	2b02      	cmp	r3, #2
 8008798:	d901      	bls.n	800879e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800879a:	2303      	movs	r3, #3
 800879c:	e08a      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800879e:	4b47      	ldr	r3, [pc, #284]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d0f0      	beq.n	800878c <HAL_RCC_OscConfig+0x77c>
 80087aa:	e082      	b.n	80088b2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087ac:	4b43      	ldr	r3, [pc, #268]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a42      	ldr	r2, [pc, #264]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80087b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80087b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087b8:	f7fa f922 	bl	8002a00 <HAL_GetTick>
 80087bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80087be:	e008      	b.n	80087d2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087c0:	f7fa f91e 	bl	8002a00 <HAL_GetTick>
 80087c4:	4602      	mov	r2, r0
 80087c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c8:	1ad3      	subs	r3, r2, r3
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	d901      	bls.n	80087d2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80087ce:	2303      	movs	r3, #3
 80087d0:	e070      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80087d2:	4b3a      	ldr	r3, [pc, #232]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d1f0      	bne.n	80087c0 <HAL_RCC_OscConfig+0x7b0>
 80087de:	e068      	b.n	80088b2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80087e0:	4b36      	ldr	r3, [pc, #216]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80087e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80087e6:	4b35      	ldr	r3, [pc, #212]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80087e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d031      	beq.n	8008858 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	f003 0203 	and.w	r2, r3, #3
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80087fe:	429a      	cmp	r2, r3
 8008800:	d12a      	bne.n	8008858 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	091b      	lsrs	r3, r3, #4
 8008806:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800880e:	429a      	cmp	r2, r3
 8008810:	d122      	bne.n	8008858 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800881c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800881e:	429a      	cmp	r2, r3
 8008820:	d11a      	bne.n	8008858 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	0a5b      	lsrs	r3, r3, #9
 8008826:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800882e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008830:	429a      	cmp	r2, r3
 8008832:	d111      	bne.n	8008858 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	0c1b      	lsrs	r3, r3, #16
 8008838:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008840:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008842:	429a      	cmp	r2, r3
 8008844:	d108      	bne.n	8008858 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	0e1b      	lsrs	r3, r3, #24
 800884a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008852:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008854:	429a      	cmp	r2, r3
 8008856:	d001      	beq.n	800885c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008858:	2301      	movs	r3, #1
 800885a:	e02b      	b.n	80088b4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800885c:	4b17      	ldr	r3, [pc, #92]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 800885e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008860:	08db      	lsrs	r3, r3, #3
 8008862:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008866:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800886c:	693a      	ldr	r2, [r7, #16]
 800886e:	429a      	cmp	r2, r3
 8008870:	d01f      	beq.n	80088b2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008872:	4b12      	ldr	r3, [pc, #72]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 8008874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008876:	4a11      	ldr	r2, [pc, #68]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 8008878:	f023 0301 	bic.w	r3, r3, #1
 800887c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800887e:	f7fa f8bf 	bl	8002a00 <HAL_GetTick>
 8008882:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008884:	bf00      	nop
 8008886:	f7fa f8bb 	bl	8002a00 <HAL_GetTick>
 800888a:	4602      	mov	r2, r0
 800888c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888e:	4293      	cmp	r3, r2
 8008890:	d0f9      	beq.n	8008886 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008892:	4b0a      	ldr	r3, [pc, #40]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 8008894:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008896:	4b0a      	ldr	r3, [pc, #40]	@ (80088c0 <HAL_RCC_OscConfig+0x8b0>)
 8008898:	4013      	ands	r3, r2
 800889a:	687a      	ldr	r2, [r7, #4]
 800889c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800889e:	00d2      	lsls	r2, r2, #3
 80088a0:	4906      	ldr	r1, [pc, #24]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80088a2:	4313      	orrs	r3, r2
 80088a4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80088a6:	4b05      	ldr	r3, [pc, #20]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80088a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088aa:	4a04      	ldr	r2, [pc, #16]	@ (80088bc <HAL_RCC_OscConfig+0x8ac>)
 80088ac:	f043 0301 	orr.w	r3, r3, #1
 80088b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80088b2:	2300      	movs	r3, #0
}
 80088b4:	4618      	mov	r0, r3
 80088b6:	3730      	adds	r7, #48	@ 0x30
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}
 80088bc:	58024400 	.word	0x58024400
 80088c0:	ffff0007 	.word	0xffff0007

080088c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b086      	sub	sp, #24
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
 80088cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d101      	bne.n	80088d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e19c      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80088d8:	4b8a      	ldr	r3, [pc, #552]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f003 030f 	and.w	r3, r3, #15
 80088e0:	683a      	ldr	r2, [r7, #0]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d910      	bls.n	8008908 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088e6:	4b87      	ldr	r3, [pc, #540]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f023 020f 	bic.w	r2, r3, #15
 80088ee:	4985      	ldr	r1, [pc, #532]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088f6:	4b83      	ldr	r3, [pc, #524]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 030f 	and.w	r3, r3, #15
 80088fe:	683a      	ldr	r2, [r7, #0]
 8008900:	429a      	cmp	r2, r3
 8008902:	d001      	beq.n	8008908 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	e184      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 0304 	and.w	r3, r3, #4
 8008910:	2b00      	cmp	r3, #0
 8008912:	d010      	beq.n	8008936 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	691a      	ldr	r2, [r3, #16]
 8008918:	4b7b      	ldr	r3, [pc, #492]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 800891a:	699b      	ldr	r3, [r3, #24]
 800891c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008920:	429a      	cmp	r2, r3
 8008922:	d908      	bls.n	8008936 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008924:	4b78      	ldr	r3, [pc, #480]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008926:	699b      	ldr	r3, [r3, #24]
 8008928:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	691b      	ldr	r3, [r3, #16]
 8008930:	4975      	ldr	r1, [pc, #468]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008932:	4313      	orrs	r3, r2
 8008934:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f003 0308 	and.w	r3, r3, #8
 800893e:	2b00      	cmp	r3, #0
 8008940:	d010      	beq.n	8008964 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	695a      	ldr	r2, [r3, #20]
 8008946:	4b70      	ldr	r3, [pc, #448]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008948:	69db      	ldr	r3, [r3, #28]
 800894a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800894e:	429a      	cmp	r2, r3
 8008950:	d908      	bls.n	8008964 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008952:	4b6d      	ldr	r3, [pc, #436]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008954:	69db      	ldr	r3, [r3, #28]
 8008956:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	695b      	ldr	r3, [r3, #20]
 800895e:	496a      	ldr	r1, [pc, #424]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008960:	4313      	orrs	r3, r2
 8008962:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f003 0310 	and.w	r3, r3, #16
 800896c:	2b00      	cmp	r3, #0
 800896e:	d010      	beq.n	8008992 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	699a      	ldr	r2, [r3, #24]
 8008974:	4b64      	ldr	r3, [pc, #400]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008976:	69db      	ldr	r3, [r3, #28]
 8008978:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800897c:	429a      	cmp	r2, r3
 800897e:	d908      	bls.n	8008992 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008980:	4b61      	ldr	r3, [pc, #388]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008982:	69db      	ldr	r3, [r3, #28]
 8008984:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	699b      	ldr	r3, [r3, #24]
 800898c:	495e      	ldr	r1, [pc, #376]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 800898e:	4313      	orrs	r3, r2
 8008990:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 0320 	and.w	r3, r3, #32
 800899a:	2b00      	cmp	r3, #0
 800899c:	d010      	beq.n	80089c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	69da      	ldr	r2, [r3, #28]
 80089a2:	4b59      	ldr	r3, [pc, #356]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 80089a4:	6a1b      	ldr	r3, [r3, #32]
 80089a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d908      	bls.n	80089c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80089ae:	4b56      	ldr	r3, [pc, #344]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 80089b0:	6a1b      	ldr	r3, [r3, #32]
 80089b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	69db      	ldr	r3, [r3, #28]
 80089ba:	4953      	ldr	r1, [pc, #332]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 80089bc:	4313      	orrs	r3, r2
 80089be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 0302 	and.w	r3, r3, #2
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d010      	beq.n	80089ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	68da      	ldr	r2, [r3, #12]
 80089d0:	4b4d      	ldr	r3, [pc, #308]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 80089d2:	699b      	ldr	r3, [r3, #24]
 80089d4:	f003 030f 	and.w	r3, r3, #15
 80089d8:	429a      	cmp	r2, r3
 80089da:	d908      	bls.n	80089ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089dc:	4b4a      	ldr	r3, [pc, #296]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 80089de:	699b      	ldr	r3, [r3, #24]
 80089e0:	f023 020f 	bic.w	r2, r3, #15
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	68db      	ldr	r3, [r3, #12]
 80089e8:	4947      	ldr	r1, [pc, #284]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 80089ea:	4313      	orrs	r3, r2
 80089ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f003 0301 	and.w	r3, r3, #1
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d055      	beq.n	8008aa6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80089fa:	4b43      	ldr	r3, [pc, #268]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 80089fc:	699b      	ldr	r3, [r3, #24]
 80089fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	4940      	ldr	r1, [pc, #256]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	2b02      	cmp	r3, #2
 8008a12:	d107      	bne.n	8008a24 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008a14:	4b3c      	ldr	r3, [pc, #240]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d121      	bne.n	8008a64 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e0f6      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	2b03      	cmp	r3, #3
 8008a2a:	d107      	bne.n	8008a3c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a2c:	4b36      	ldr	r3, [pc, #216]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d115      	bne.n	8008a64 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	e0ea      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	685b      	ldr	r3, [r3, #4]
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d107      	bne.n	8008a54 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8008a44:	4b30      	ldr	r3, [pc, #192]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d109      	bne.n	8008a64 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e0de      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008a54:	4b2c      	ldr	r3, [pc, #176]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f003 0304 	and.w	r3, r3, #4
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d101      	bne.n	8008a64 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008a60:	2301      	movs	r3, #1
 8008a62:	e0d6      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008a64:	4b28      	ldr	r3, [pc, #160]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	f023 0207 	bic.w	r2, r3, #7
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	4925      	ldr	r1, [pc, #148]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a72:	4313      	orrs	r3, r2
 8008a74:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a76:	f7f9 ffc3 	bl	8002a00 <HAL_GetTick>
 8008a7a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a7c:	e00a      	b.n	8008a94 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a7e:	f7f9 ffbf 	bl	8002a00 <HAL_GetTick>
 8008a82:	4602      	mov	r2, r0
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	1ad3      	subs	r3, r2, r3
 8008a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d901      	bls.n	8008a94 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8008a90:	2303      	movs	r3, #3
 8008a92:	e0be      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a94:	4b1c      	ldr	r3, [pc, #112]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008a96:	691b      	ldr	r3, [r3, #16]
 8008a98:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	00db      	lsls	r3, r3, #3
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d1eb      	bne.n	8008a7e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f003 0302 	and.w	r3, r3, #2
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d010      	beq.n	8008ad4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	68da      	ldr	r2, [r3, #12]
 8008ab6:	4b14      	ldr	r3, [pc, #80]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	f003 030f 	and.w	r3, r3, #15
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d208      	bcs.n	8008ad4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ac2:	4b11      	ldr	r3, [pc, #68]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008ac4:	699b      	ldr	r3, [r3, #24]
 8008ac6:	f023 020f 	bic.w	r2, r3, #15
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	490e      	ldr	r1, [pc, #56]	@ (8008b08 <HAL_RCC_ClockConfig+0x244>)
 8008ad0:	4313      	orrs	r3, r2
 8008ad2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f003 030f 	and.w	r3, r3, #15
 8008adc:	683a      	ldr	r2, [r7, #0]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d214      	bcs.n	8008b0c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ae2:	4b08      	ldr	r3, [pc, #32]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f023 020f 	bic.w	r2, r3, #15
 8008aea:	4906      	ldr	r1, [pc, #24]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008af2:	4b04      	ldr	r3, [pc, #16]	@ (8008b04 <HAL_RCC_ClockConfig+0x240>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f003 030f 	and.w	r3, r3, #15
 8008afa:	683a      	ldr	r2, [r7, #0]
 8008afc:	429a      	cmp	r2, r3
 8008afe:	d005      	beq.n	8008b0c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008b00:	2301      	movs	r3, #1
 8008b02:	e086      	b.n	8008c12 <HAL_RCC_ClockConfig+0x34e>
 8008b04:	52002000 	.word	0x52002000
 8008b08:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f003 0304 	and.w	r3, r3, #4
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d010      	beq.n	8008b3a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	691a      	ldr	r2, [r3, #16]
 8008b1c:	4b3f      	ldr	r3, [pc, #252]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b1e:	699b      	ldr	r3, [r3, #24]
 8008b20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d208      	bcs.n	8008b3a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008b28:	4b3c      	ldr	r3, [pc, #240]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b2a:	699b      	ldr	r3, [r3, #24]
 8008b2c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	4939      	ldr	r1, [pc, #228]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b36:	4313      	orrs	r3, r2
 8008b38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f003 0308 	and.w	r3, r3, #8
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d010      	beq.n	8008b68 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	695a      	ldr	r2, [r3, #20]
 8008b4a:	4b34      	ldr	r3, [pc, #208]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b4c:	69db      	ldr	r3, [r3, #28]
 8008b4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d208      	bcs.n	8008b68 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008b56:	4b31      	ldr	r3, [pc, #196]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	492e      	ldr	r1, [pc, #184]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b64:	4313      	orrs	r3, r2
 8008b66:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f003 0310 	and.w	r3, r3, #16
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d010      	beq.n	8008b96 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	699a      	ldr	r2, [r3, #24]
 8008b78:	4b28      	ldr	r3, [pc, #160]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b7a:	69db      	ldr	r3, [r3, #28]
 8008b7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d208      	bcs.n	8008b96 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008b84:	4b25      	ldr	r3, [pc, #148]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b86:	69db      	ldr	r3, [r3, #28]
 8008b88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	699b      	ldr	r3, [r3, #24]
 8008b90:	4922      	ldr	r1, [pc, #136]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008b92:	4313      	orrs	r3, r2
 8008b94:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f003 0320 	and.w	r3, r3, #32
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d010      	beq.n	8008bc4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	69da      	ldr	r2, [r3, #28]
 8008ba6:	4b1d      	ldr	r3, [pc, #116]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008ba8:	6a1b      	ldr	r3, [r3, #32]
 8008baa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008bae:	429a      	cmp	r2, r3
 8008bb0:	d208      	bcs.n	8008bc4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008bb2:	4b1a      	ldr	r3, [pc, #104]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008bb4:	6a1b      	ldr	r3, [r3, #32]
 8008bb6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	69db      	ldr	r3, [r3, #28]
 8008bbe:	4917      	ldr	r1, [pc, #92]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008bc0:	4313      	orrs	r3, r2
 8008bc2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008bc4:	f000 f834 	bl	8008c30 <HAL_RCC_GetSysClockFreq>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	4b14      	ldr	r3, [pc, #80]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008bcc:	699b      	ldr	r3, [r3, #24]
 8008bce:	0a1b      	lsrs	r3, r3, #8
 8008bd0:	f003 030f 	and.w	r3, r3, #15
 8008bd4:	4912      	ldr	r1, [pc, #72]	@ (8008c20 <HAL_RCC_ClockConfig+0x35c>)
 8008bd6:	5ccb      	ldrb	r3, [r1, r3]
 8008bd8:	f003 031f 	and.w	r3, r3, #31
 8008bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8008be0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008be2:	4b0e      	ldr	r3, [pc, #56]	@ (8008c1c <HAL_RCC_ClockConfig+0x358>)
 8008be4:	699b      	ldr	r3, [r3, #24]
 8008be6:	f003 030f 	and.w	r3, r3, #15
 8008bea:	4a0d      	ldr	r2, [pc, #52]	@ (8008c20 <HAL_RCC_ClockConfig+0x35c>)
 8008bec:	5cd3      	ldrb	r3, [r2, r3]
 8008bee:	f003 031f 	and.w	r3, r3, #31
 8008bf2:	693a      	ldr	r2, [r7, #16]
 8008bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8008bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8008c24 <HAL_RCC_ClockConfig+0x360>)
 8008bfa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008bfc:	4a0a      	ldr	r2, [pc, #40]	@ (8008c28 <HAL_RCC_ClockConfig+0x364>)
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008c02:	4b0a      	ldr	r3, [pc, #40]	@ (8008c2c <HAL_RCC_ClockConfig+0x368>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7f9 feb0 	bl	800296c <HAL_InitTick>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3718      	adds	r7, #24
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	58024400 	.word	0x58024400
 8008c20:	08014b58 	.word	0x08014b58
 8008c24:	24000004 	.word	0x24000004
 8008c28:	24000000 	.word	0x24000000
 8008c2c:	24000030 	.word	0x24000030

08008c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b089      	sub	sp, #36	@ 0x24
 8008c34:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008c36:	4bb3      	ldr	r3, [pc, #716]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c38:	691b      	ldr	r3, [r3, #16]
 8008c3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c3e:	2b18      	cmp	r3, #24
 8008c40:	f200 8155 	bhi.w	8008eee <HAL_RCC_GetSysClockFreq+0x2be>
 8008c44:	a201      	add	r2, pc, #4	@ (adr r2, 8008c4c <HAL_RCC_GetSysClockFreq+0x1c>)
 8008c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c4a:	bf00      	nop
 8008c4c:	08008cb1 	.word	0x08008cb1
 8008c50:	08008eef 	.word	0x08008eef
 8008c54:	08008eef 	.word	0x08008eef
 8008c58:	08008eef 	.word	0x08008eef
 8008c5c:	08008eef 	.word	0x08008eef
 8008c60:	08008eef 	.word	0x08008eef
 8008c64:	08008eef 	.word	0x08008eef
 8008c68:	08008eef 	.word	0x08008eef
 8008c6c:	08008cd7 	.word	0x08008cd7
 8008c70:	08008eef 	.word	0x08008eef
 8008c74:	08008eef 	.word	0x08008eef
 8008c78:	08008eef 	.word	0x08008eef
 8008c7c:	08008eef 	.word	0x08008eef
 8008c80:	08008eef 	.word	0x08008eef
 8008c84:	08008eef 	.word	0x08008eef
 8008c88:	08008eef 	.word	0x08008eef
 8008c8c:	08008cdd 	.word	0x08008cdd
 8008c90:	08008eef 	.word	0x08008eef
 8008c94:	08008eef 	.word	0x08008eef
 8008c98:	08008eef 	.word	0x08008eef
 8008c9c:	08008eef 	.word	0x08008eef
 8008ca0:	08008eef 	.word	0x08008eef
 8008ca4:	08008eef 	.word	0x08008eef
 8008ca8:	08008eef 	.word	0x08008eef
 8008cac:	08008ce3 	.word	0x08008ce3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008cb0:	4b94      	ldr	r3, [pc, #592]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f003 0320 	and.w	r3, r3, #32
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d009      	beq.n	8008cd0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008cbc:	4b91      	ldr	r3, [pc, #580]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	08db      	lsrs	r3, r3, #3
 8008cc2:	f003 0303 	and.w	r3, r3, #3
 8008cc6:	4a90      	ldr	r2, [pc, #576]	@ (8008f08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008cc8:	fa22 f303 	lsr.w	r3, r2, r3
 8008ccc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008cce:	e111      	b.n	8008ef4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008cd0:	4b8d      	ldr	r3, [pc, #564]	@ (8008f08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008cd2:	61bb      	str	r3, [r7, #24]
      break;
 8008cd4:	e10e      	b.n	8008ef4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008cd6:	4b8d      	ldr	r3, [pc, #564]	@ (8008f0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008cd8:	61bb      	str	r3, [r7, #24]
      break;
 8008cda:	e10b      	b.n	8008ef4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008cdc:	4b8c      	ldr	r3, [pc, #560]	@ (8008f10 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008cde:	61bb      	str	r3, [r7, #24]
      break;
 8008ce0:	e108      	b.n	8008ef4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ce2:	4b88      	ldr	r3, [pc, #544]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ce6:	f003 0303 	and.w	r3, r3, #3
 8008cea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008cec:	4b85      	ldr	r3, [pc, #532]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cf0:	091b      	lsrs	r3, r3, #4
 8008cf2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008cf6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008cf8:	4b82      	ldr	r3, [pc, #520]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cfc:	f003 0301 	and.w	r3, r3, #1
 8008d00:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008d02:	4b80      	ldr	r3, [pc, #512]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008d06:	08db      	lsrs	r3, r3, #3
 8008d08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	fb02 f303 	mul.w	r3, r2, r3
 8008d12:	ee07 3a90 	vmov	s15, r3
 8008d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d1a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008d1e:	693b      	ldr	r3, [r7, #16]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f000 80e1 	beq.w	8008ee8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	f000 8083 	beq.w	8008e34 <HAL_RCC_GetSysClockFreq+0x204>
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	f200 80a1 	bhi.w	8008e78 <HAL_RCC_GetSysClockFreq+0x248>
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d003      	beq.n	8008d44 <HAL_RCC_GetSysClockFreq+0x114>
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	2b01      	cmp	r3, #1
 8008d40:	d056      	beq.n	8008df0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008d42:	e099      	b.n	8008e78 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d44:	4b6f      	ldr	r3, [pc, #444]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f003 0320 	and.w	r3, r3, #32
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d02d      	beq.n	8008dac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d50:	4b6c      	ldr	r3, [pc, #432]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	08db      	lsrs	r3, r3, #3
 8008d56:	f003 0303 	and.w	r3, r3, #3
 8008d5a:	4a6b      	ldr	r2, [pc, #428]	@ (8008f08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d60:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	ee07 3a90 	vmov	s15, r3
 8008d68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	ee07 3a90 	vmov	s15, r3
 8008d72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d7a:	4b62      	ldr	r3, [pc, #392]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d82:	ee07 3a90 	vmov	s15, r3
 8008d86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d8e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008f14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008da2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008da6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008daa:	e087      	b.n	8008ebc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	ee07 3a90 	vmov	s15, r3
 8008db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008db6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008f18 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dbe:	4b51      	ldr	r3, [pc, #324]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dc6:	ee07 3a90 	vmov	s15, r3
 8008dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dce:	ed97 6a02 	vldr	s12, [r7, #8]
 8008dd2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008f14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008dee:	e065      	b.n	8008ebc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	ee07 3a90 	vmov	s15, r3
 8008df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dfa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008f1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008dfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e02:	4b40      	ldr	r3, [pc, #256]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e0a:	ee07 3a90 	vmov	s15, r3
 8008e0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e12:	ed97 6a02 	vldr	s12, [r7, #8]
 8008e16:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008f14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008e1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008e32:	e043      	b.n	8008ebc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	ee07 3a90 	vmov	s15, r3
 8008e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e3e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008f20 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008e42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e46:	4b2f      	ldr	r3, [pc, #188]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e4e:	ee07 3a90 	vmov	s15, r3
 8008e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e56:	ed97 6a02 	vldr	s12, [r7, #8]
 8008e5a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008f14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e72:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008e76:	e021      	b.n	8008ebc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	ee07 3a90 	vmov	s15, r3
 8008e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e82:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008f1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8008e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e92:	ee07 3a90 	vmov	s15, r3
 8008e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008e9e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008f14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8008ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008eb6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008eba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008ebc:	4b11      	ldr	r3, [pc, #68]	@ (8008f04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ec0:	0a5b      	lsrs	r3, r3, #9
 8008ec2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	ee07 3a90 	vmov	s15, r3
 8008ed0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008ed4:	edd7 6a07 	vldr	s13, [r7, #28]
 8008ed8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008edc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ee0:	ee17 3a90 	vmov	r3, s15
 8008ee4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008ee6:	e005      	b.n	8008ef4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	61bb      	str	r3, [r7, #24]
      break;
 8008eec:	e002      	b.n	8008ef4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008eee:	4b07      	ldr	r3, [pc, #28]	@ (8008f0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008ef0:	61bb      	str	r3, [r7, #24]
      break;
 8008ef2:	bf00      	nop
  }

  return sysclockfreq;
 8008ef4:	69bb      	ldr	r3, [r7, #24]
}
 8008ef6:	4618      	mov	r0, r3
 8008ef8:	3724      	adds	r7, #36	@ 0x24
 8008efa:	46bd      	mov	sp, r7
 8008efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f00:	4770      	bx	lr
 8008f02:	bf00      	nop
 8008f04:	58024400 	.word	0x58024400
 8008f08:	03d09000 	.word	0x03d09000
 8008f0c:	003d0900 	.word	0x003d0900
 8008f10:	017d7840 	.word	0x017d7840
 8008f14:	46000000 	.word	0x46000000
 8008f18:	4c742400 	.word	0x4c742400
 8008f1c:	4a742400 	.word	0x4a742400
 8008f20:	4bbebc20 	.word	0x4bbebc20

08008f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b082      	sub	sp, #8
 8008f28:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008f2a:	f7ff fe81 	bl	8008c30 <HAL_RCC_GetSysClockFreq>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	4b10      	ldr	r3, [pc, #64]	@ (8008f74 <HAL_RCC_GetHCLKFreq+0x50>)
 8008f32:	699b      	ldr	r3, [r3, #24]
 8008f34:	0a1b      	lsrs	r3, r3, #8
 8008f36:	f003 030f 	and.w	r3, r3, #15
 8008f3a:	490f      	ldr	r1, [pc, #60]	@ (8008f78 <HAL_RCC_GetHCLKFreq+0x54>)
 8008f3c:	5ccb      	ldrb	r3, [r1, r3]
 8008f3e:	f003 031f 	and.w	r3, r3, #31
 8008f42:	fa22 f303 	lsr.w	r3, r2, r3
 8008f46:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008f48:	4b0a      	ldr	r3, [pc, #40]	@ (8008f74 <HAL_RCC_GetHCLKFreq+0x50>)
 8008f4a:	699b      	ldr	r3, [r3, #24]
 8008f4c:	f003 030f 	and.w	r3, r3, #15
 8008f50:	4a09      	ldr	r2, [pc, #36]	@ (8008f78 <HAL_RCC_GetHCLKFreq+0x54>)
 8008f52:	5cd3      	ldrb	r3, [r2, r3]
 8008f54:	f003 031f 	and.w	r3, r3, #31
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f5e:	4a07      	ldr	r2, [pc, #28]	@ (8008f7c <HAL_RCC_GetHCLKFreq+0x58>)
 8008f60:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008f62:	4a07      	ldr	r2, [pc, #28]	@ (8008f80 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008f68:	4b04      	ldr	r3, [pc, #16]	@ (8008f7c <HAL_RCC_GetHCLKFreq+0x58>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3708      	adds	r7, #8
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	58024400 	.word	0x58024400
 8008f78:	08014b58 	.word	0x08014b58
 8008f7c:	24000004 	.word	0x24000004
 8008f80:	24000000 	.word	0x24000000

08008f84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008f88:	f7ff ffcc 	bl	8008f24 <HAL_RCC_GetHCLKFreq>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	4b06      	ldr	r3, [pc, #24]	@ (8008fa8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008f90:	69db      	ldr	r3, [r3, #28]
 8008f92:	091b      	lsrs	r3, r3, #4
 8008f94:	f003 0307 	and.w	r3, r3, #7
 8008f98:	4904      	ldr	r1, [pc, #16]	@ (8008fac <HAL_RCC_GetPCLK1Freq+0x28>)
 8008f9a:	5ccb      	ldrb	r3, [r1, r3]
 8008f9c:	f003 031f 	and.w	r3, r3, #31
 8008fa0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	58024400 	.word	0x58024400
 8008fac:	08014b58 	.word	0x08014b58

08008fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008fb4:	f7ff ffb6 	bl	8008f24 <HAL_RCC_GetHCLKFreq>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	4b06      	ldr	r3, [pc, #24]	@ (8008fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008fbc:	69db      	ldr	r3, [r3, #28]
 8008fbe:	0a1b      	lsrs	r3, r3, #8
 8008fc0:	f003 0307 	and.w	r3, r3, #7
 8008fc4:	4904      	ldr	r1, [pc, #16]	@ (8008fd8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008fc6:	5ccb      	ldrb	r3, [r1, r3]
 8008fc8:	f003 031f 	and.w	r3, r3, #31
 8008fcc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	bd80      	pop	{r7, pc}
 8008fd4:	58024400 	.word	0x58024400
 8008fd8:	08014b58 	.word	0x08014b58

08008fdc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008fdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008fe0:	b0ca      	sub	sp, #296	@ 0x128
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008fe8:	2300      	movs	r3, #0
 8008fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008fee:	2300      	movs	r3, #0
 8008ff0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ffc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009000:	2500      	movs	r5, #0
 8009002:	ea54 0305 	orrs.w	r3, r4, r5
 8009006:	d049      	beq.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8009008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800900c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800900e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009012:	d02f      	beq.n	8009074 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8009014:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009018:	d828      	bhi.n	800906c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800901a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800901e:	d01a      	beq.n	8009056 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8009020:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009024:	d822      	bhi.n	800906c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800902a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800902e:	d007      	beq.n	8009040 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8009030:	e01c      	b.n	800906c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009032:	4bb8      	ldr	r3, [pc, #736]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009036:	4ab7      	ldr	r2, [pc, #732]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800903c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800903e:	e01a      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009044:	3308      	adds	r3, #8
 8009046:	2102      	movs	r1, #2
 8009048:	4618      	mov	r0, r3
 800904a:	f002 fb61 	bl	800b710 <RCCEx_PLL2_Config>
 800904e:	4603      	mov	r3, r0
 8009050:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8009054:	e00f      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800905a:	3328      	adds	r3, #40	@ 0x28
 800905c:	2102      	movs	r1, #2
 800905e:	4618      	mov	r0, r3
 8009060:	f002 fc08 	bl	800b874 <RCCEx_PLL3_Config>
 8009064:	4603      	mov	r3, r0
 8009066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800906a:	e004      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800906c:	2301      	movs	r3, #1
 800906e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009072:	e000      	b.n	8009076 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009074:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009076:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800907a:	2b00      	cmp	r3, #0
 800907c:	d10a      	bne.n	8009094 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800907e:	4ba5      	ldr	r3, [pc, #660]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009082:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800908a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800908c:	4aa1      	ldr	r2, [pc, #644]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800908e:	430b      	orrs	r3, r1
 8009090:	6513      	str	r3, [r2, #80]	@ 0x50
 8009092:	e003      	b.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009094:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009098:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800909c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80090a8:	f04f 0900 	mov.w	r9, #0
 80090ac:	ea58 0309 	orrs.w	r3, r8, r9
 80090b0:	d047      	beq.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80090b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090b8:	2b04      	cmp	r3, #4
 80090ba:	d82a      	bhi.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80090bc:	a201      	add	r2, pc, #4	@ (adr r2, 80090c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80090be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090c2:	bf00      	nop
 80090c4:	080090d9 	.word	0x080090d9
 80090c8:	080090e7 	.word	0x080090e7
 80090cc:	080090fd 	.word	0x080090fd
 80090d0:	0800911b 	.word	0x0800911b
 80090d4:	0800911b 	.word	0x0800911b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090d8:	4b8e      	ldr	r3, [pc, #568]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090dc:	4a8d      	ldr	r2, [pc, #564]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80090e4:	e01a      	b.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80090e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090ea:	3308      	adds	r3, #8
 80090ec:	2100      	movs	r1, #0
 80090ee:	4618      	mov	r0, r3
 80090f0:	f002 fb0e 	bl	800b710 <RCCEx_PLL2_Config>
 80090f4:	4603      	mov	r3, r0
 80090f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80090fa:	e00f      	b.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009100:	3328      	adds	r3, #40	@ 0x28
 8009102:	2100      	movs	r1, #0
 8009104:	4618      	mov	r0, r3
 8009106:	f002 fbb5 	bl	800b874 <RCCEx_PLL3_Config>
 800910a:	4603      	mov	r3, r0
 800910c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009110:	e004      	b.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009112:	2301      	movs	r3, #1
 8009114:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009118:	e000      	b.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800911a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800911c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009120:	2b00      	cmp	r3, #0
 8009122:	d10a      	bne.n	800913a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009124:	4b7b      	ldr	r3, [pc, #492]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009126:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009128:	f023 0107 	bic.w	r1, r3, #7
 800912c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009132:	4a78      	ldr	r2, [pc, #480]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009134:	430b      	orrs	r3, r1
 8009136:	6513      	str	r3, [r2, #80]	@ 0x50
 8009138:	e003      	b.n	8009142 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800913a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800913e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8009142:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800914e:	f04f 0b00 	mov.w	fp, #0
 8009152:	ea5a 030b 	orrs.w	r3, sl, fp
 8009156:	d04c      	beq.n	80091f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800915c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800915e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009162:	d030      	beq.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8009164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009168:	d829      	bhi.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800916a:	2bc0      	cmp	r3, #192	@ 0xc0
 800916c:	d02d      	beq.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800916e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009170:	d825      	bhi.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009172:	2b80      	cmp	r3, #128	@ 0x80
 8009174:	d018      	beq.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8009176:	2b80      	cmp	r3, #128	@ 0x80
 8009178:	d821      	bhi.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800917a:	2b00      	cmp	r3, #0
 800917c:	d002      	beq.n	8009184 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800917e:	2b40      	cmp	r3, #64	@ 0x40
 8009180:	d007      	beq.n	8009192 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8009182:	e01c      	b.n	80091be <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009184:	4b63      	ldr	r3, [pc, #396]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009188:	4a62      	ldr	r2, [pc, #392]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800918a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800918e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8009190:	e01c      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009196:	3308      	adds	r3, #8
 8009198:	2100      	movs	r1, #0
 800919a:	4618      	mov	r0, r3
 800919c:	f002 fab8 	bl	800b710 <RCCEx_PLL2_Config>
 80091a0:	4603      	mov	r3, r0
 80091a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80091a6:	e011      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80091a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ac:	3328      	adds	r3, #40	@ 0x28
 80091ae:	2100      	movs	r1, #0
 80091b0:	4618      	mov	r0, r3
 80091b2:	f002 fb5f 	bl	800b874 <RCCEx_PLL3_Config>
 80091b6:	4603      	mov	r3, r0
 80091b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80091bc:	e006      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80091be:	2301      	movs	r3, #1
 80091c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091c4:	e002      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80091c6:	bf00      	nop
 80091c8:	e000      	b.n	80091cc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80091ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d10a      	bne.n	80091ea <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80091d4:	4b4f      	ldr	r3, [pc, #316]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80091d8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80091dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091e2:	4a4c      	ldr	r2, [pc, #304]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091e4:	430b      	orrs	r3, r1
 80091e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80091e8:	e003      	b.n	80091f2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80091f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091fa:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80091fe:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8009202:	2300      	movs	r3, #0
 8009204:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009208:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800920c:	460b      	mov	r3, r1
 800920e:	4313      	orrs	r3, r2
 8009210:	d053      	beq.n	80092ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8009212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009216:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800921a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800921e:	d035      	beq.n	800928c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009220:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009224:	d82e      	bhi.n	8009284 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009226:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800922a:	d031      	beq.n	8009290 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800922c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009230:	d828      	bhi.n	8009284 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009232:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009236:	d01a      	beq.n	800926e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009238:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800923c:	d822      	bhi.n	8009284 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800923e:	2b00      	cmp	r3, #0
 8009240:	d003      	beq.n	800924a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8009242:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009246:	d007      	beq.n	8009258 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009248:	e01c      	b.n	8009284 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800924a:	4b32      	ldr	r3, [pc, #200]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800924c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800924e:	4a31      	ldr	r2, [pc, #196]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009250:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009254:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009256:	e01c      	b.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800925c:	3308      	adds	r3, #8
 800925e:	2100      	movs	r1, #0
 8009260:	4618      	mov	r0, r3
 8009262:	f002 fa55 	bl	800b710 <RCCEx_PLL2_Config>
 8009266:	4603      	mov	r3, r0
 8009268:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800926c:	e011      	b.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800926e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009272:	3328      	adds	r3, #40	@ 0x28
 8009274:	2100      	movs	r1, #0
 8009276:	4618      	mov	r0, r3
 8009278:	f002 fafc 	bl	800b874 <RCCEx_PLL3_Config>
 800927c:	4603      	mov	r3, r0
 800927e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009282:	e006      	b.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009284:	2301      	movs	r3, #1
 8009286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800928a:	e002      	b.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800928c:	bf00      	nop
 800928e:	e000      	b.n	8009292 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8009290:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10b      	bne.n	80092b2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800929a:	4b1e      	ldr	r3, [pc, #120]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800929c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800929e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80092a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092a6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80092aa:	4a1a      	ldr	r2, [pc, #104]	@ (8009314 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80092ac:	430b      	orrs	r3, r1
 80092ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80092b0:	e003      	b.n	80092ba <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80092ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80092c6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80092ca:	2300      	movs	r3, #0
 80092cc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80092d0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80092d4:	460b      	mov	r3, r1
 80092d6:	4313      	orrs	r3, r2
 80092d8:	d056      	beq.n	8009388 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80092da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80092e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80092e6:	d038      	beq.n	800935a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80092e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80092ec:	d831      	bhi.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80092ee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80092f2:	d034      	beq.n	800935e <HAL_RCCEx_PeriphCLKConfig+0x382>
 80092f4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80092f8:	d82b      	bhi.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80092fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092fe:	d01d      	beq.n	800933c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009300:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009304:	d825      	bhi.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009306:	2b00      	cmp	r3, #0
 8009308:	d006      	beq.n	8009318 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800930a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800930e:	d00a      	beq.n	8009326 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009310:	e01f      	b.n	8009352 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009312:	bf00      	nop
 8009314:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009318:	4ba2      	ldr	r3, [pc, #648]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800931a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931c:	4aa1      	ldr	r2, [pc, #644]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800931e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009322:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009324:	e01c      	b.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800932a:	3308      	adds	r3, #8
 800932c:	2100      	movs	r1, #0
 800932e:	4618      	mov	r0, r3
 8009330:	f002 f9ee 	bl	800b710 <RCCEx_PLL2_Config>
 8009334:	4603      	mov	r3, r0
 8009336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800933a:	e011      	b.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800933c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009340:	3328      	adds	r3, #40	@ 0x28
 8009342:	2100      	movs	r1, #0
 8009344:	4618      	mov	r0, r3
 8009346:	f002 fa95 	bl	800b874 <RCCEx_PLL3_Config>
 800934a:	4603      	mov	r3, r0
 800934c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009350:	e006      	b.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009352:	2301      	movs	r3, #1
 8009354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009358:	e002      	b.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800935a:	bf00      	nop
 800935c:	e000      	b.n	8009360 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800935e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009364:	2b00      	cmp	r3, #0
 8009366:	d10b      	bne.n	8009380 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009368:	4b8e      	ldr	r3, [pc, #568]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800936a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800936c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009374:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009378:	4a8a      	ldr	r2, [pc, #552]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800937a:	430b      	orrs	r3, r1
 800937c:	6593      	str	r3, [r2, #88]	@ 0x58
 800937e:	e003      	b.n	8009388 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009384:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800938c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009390:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8009394:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8009398:	2300      	movs	r3, #0
 800939a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800939e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80093a2:	460b      	mov	r3, r1
 80093a4:	4313      	orrs	r3, r2
 80093a6:	d03a      	beq.n	800941e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80093a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ae:	2b30      	cmp	r3, #48	@ 0x30
 80093b0:	d01f      	beq.n	80093f2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80093b2:	2b30      	cmp	r3, #48	@ 0x30
 80093b4:	d819      	bhi.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80093b6:	2b20      	cmp	r3, #32
 80093b8:	d00c      	beq.n	80093d4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80093ba:	2b20      	cmp	r3, #32
 80093bc:	d815      	bhi.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d019      	beq.n	80093f6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80093c2:	2b10      	cmp	r3, #16
 80093c4:	d111      	bne.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80093c6:	4b77      	ldr	r3, [pc, #476]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ca:	4a76      	ldr	r2, [pc, #472]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80093d2:	e011      	b.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80093d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093d8:	3308      	adds	r3, #8
 80093da:	2102      	movs	r1, #2
 80093dc:	4618      	mov	r0, r3
 80093de:	f002 f997 	bl	800b710 <RCCEx_PLL2_Config>
 80093e2:	4603      	mov	r3, r0
 80093e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80093e8:	e006      	b.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093f0:	e002      	b.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80093f2:	bf00      	nop
 80093f4:	e000      	b.n	80093f8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80093f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d10a      	bne.n	8009416 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009400:	4b68      	ldr	r3, [pc, #416]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009402:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009404:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800940c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800940e:	4a65      	ldr	r2, [pc, #404]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009410:	430b      	orrs	r3, r1
 8009412:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009414:	e003      	b.n	800941e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009416:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800941a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800941e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009426:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800942a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800942e:	2300      	movs	r3, #0
 8009430:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009434:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009438:	460b      	mov	r3, r1
 800943a:	4313      	orrs	r3, r2
 800943c:	d051      	beq.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800943e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009444:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009448:	d035      	beq.n	80094b6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800944a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800944e:	d82e      	bhi.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009450:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009454:	d031      	beq.n	80094ba <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8009456:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800945a:	d828      	bhi.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800945c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009460:	d01a      	beq.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8009462:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009466:	d822      	bhi.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009468:	2b00      	cmp	r3, #0
 800946a:	d003      	beq.n	8009474 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800946c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009470:	d007      	beq.n	8009482 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8009472:	e01c      	b.n	80094ae <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009474:	4b4b      	ldr	r3, [pc, #300]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009478:	4a4a      	ldr	r2, [pc, #296]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800947a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800947e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009480:	e01c      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009486:	3308      	adds	r3, #8
 8009488:	2100      	movs	r1, #0
 800948a:	4618      	mov	r0, r3
 800948c:	f002 f940 	bl	800b710 <RCCEx_PLL2_Config>
 8009490:	4603      	mov	r3, r0
 8009492:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009496:	e011      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800949c:	3328      	adds	r3, #40	@ 0x28
 800949e:	2100      	movs	r1, #0
 80094a0:	4618      	mov	r0, r3
 80094a2:	f002 f9e7 	bl	800b874 <RCCEx_PLL3_Config>
 80094a6:	4603      	mov	r3, r0
 80094a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80094ac:	e006      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80094ae:	2301      	movs	r3, #1
 80094b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80094b4:	e002      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80094b6:	bf00      	nop
 80094b8:	e000      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80094ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d10a      	bne.n	80094da <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80094c4:	4b37      	ldr	r3, [pc, #220]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094c8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80094cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094d2:	4a34      	ldr	r2, [pc, #208]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094d4:	430b      	orrs	r3, r1
 80094d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80094d8:	e003      	b.n	80094e2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80094e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ea:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80094ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80094f2:	2300      	movs	r3, #0
 80094f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80094f8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80094fc:	460b      	mov	r3, r1
 80094fe:	4313      	orrs	r3, r2
 8009500:	d056      	beq.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8009502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009506:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800950c:	d033      	beq.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800950e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009512:	d82c      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009514:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009518:	d02f      	beq.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800951a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800951e:	d826      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009520:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009524:	d02b      	beq.n	800957e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8009526:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800952a:	d820      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800952c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009530:	d012      	beq.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8009532:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009536:	d81a      	bhi.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009538:	2b00      	cmp	r3, #0
 800953a:	d022      	beq.n	8009582 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800953c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009540:	d115      	bne.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009546:	3308      	adds	r3, #8
 8009548:	2101      	movs	r1, #1
 800954a:	4618      	mov	r0, r3
 800954c:	f002 f8e0 	bl	800b710 <RCCEx_PLL2_Config>
 8009550:	4603      	mov	r3, r0
 8009552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009556:	e015      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800955c:	3328      	adds	r3, #40	@ 0x28
 800955e:	2101      	movs	r1, #1
 8009560:	4618      	mov	r0, r3
 8009562:	f002 f987 	bl	800b874 <RCCEx_PLL3_Config>
 8009566:	4603      	mov	r3, r0
 8009568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800956c:	e00a      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800956e:	2301      	movs	r3, #1
 8009570:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009574:	e006      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009576:	bf00      	nop
 8009578:	e004      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800957a:	bf00      	nop
 800957c:	e002      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800957e:	bf00      	nop
 8009580:	e000      	b.n	8009584 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8009582:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009588:	2b00      	cmp	r3, #0
 800958a:	d10d      	bne.n	80095a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800958c:	4b05      	ldr	r3, [pc, #20]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800958e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009590:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009598:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800959a:	4a02      	ldr	r2, [pc, #8]	@ (80095a4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800959c:	430b      	orrs	r3, r1
 800959e:	6513      	str	r3, [r2, #80]	@ 0x50
 80095a0:	e006      	b.n	80095b0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80095a2:	bf00      	nop
 80095a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80095a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80095b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80095bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80095c0:	2300      	movs	r3, #0
 80095c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80095c6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80095ca:	460b      	mov	r3, r1
 80095cc:	4313      	orrs	r3, r2
 80095ce:	d055      	beq.n	800967c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80095d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80095d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095dc:	d033      	beq.n	8009646 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80095de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80095e2:	d82c      	bhi.n	800963e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80095e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095e8:	d02f      	beq.n	800964a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80095ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ee:	d826      	bhi.n	800963e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80095f0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80095f4:	d02b      	beq.n	800964e <HAL_RCCEx_PeriphCLKConfig+0x672>
 80095f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80095fa:	d820      	bhi.n	800963e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80095fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009600:	d012      	beq.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8009602:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009606:	d81a      	bhi.n	800963e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009608:	2b00      	cmp	r3, #0
 800960a:	d022      	beq.n	8009652 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800960c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009610:	d115      	bne.n	800963e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009616:	3308      	adds	r3, #8
 8009618:	2101      	movs	r1, #1
 800961a:	4618      	mov	r0, r3
 800961c:	f002 f878 	bl	800b710 <RCCEx_PLL2_Config>
 8009620:	4603      	mov	r3, r0
 8009622:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009626:	e015      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800962c:	3328      	adds	r3, #40	@ 0x28
 800962e:	2101      	movs	r1, #1
 8009630:	4618      	mov	r0, r3
 8009632:	f002 f91f 	bl	800b874 <RCCEx_PLL3_Config>
 8009636:	4603      	mov	r3, r0
 8009638:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800963c:	e00a      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800963e:	2301      	movs	r3, #1
 8009640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009644:	e006      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009646:	bf00      	nop
 8009648:	e004      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800964a:	bf00      	nop
 800964c:	e002      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800964e:	bf00      	nop
 8009650:	e000      	b.n	8009654 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009658:	2b00      	cmp	r3, #0
 800965a:	d10b      	bne.n	8009674 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800965c:	4ba3      	ldr	r3, [pc, #652]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800965e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009660:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009668:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800966c:	4a9f      	ldr	r2, [pc, #636]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800966e:	430b      	orrs	r3, r1
 8009670:	6593      	str	r3, [r2, #88]	@ 0x58
 8009672:	e003      	b.n	800967c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009678:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800967c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009684:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009688:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800968c:	2300      	movs	r3, #0
 800968e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009692:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009696:	460b      	mov	r3, r1
 8009698:	4313      	orrs	r3, r2
 800969a:	d037      	beq.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800969c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096a2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096a6:	d00e      	beq.n	80096c6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80096a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096ac:	d816      	bhi.n	80096dc <HAL_RCCEx_PeriphCLKConfig+0x700>
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d018      	beq.n	80096e4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80096b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096b6:	d111      	bne.n	80096dc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80096b8:	4b8c      	ldr	r3, [pc, #560]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096bc:	4a8b      	ldr	r2, [pc, #556]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80096c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80096c4:	e00f      	b.n	80096e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80096c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096ca:	3308      	adds	r3, #8
 80096cc:	2101      	movs	r1, #1
 80096ce:	4618      	mov	r0, r3
 80096d0:	f002 f81e 	bl	800b710 <RCCEx_PLL2_Config>
 80096d4:	4603      	mov	r3, r0
 80096d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80096da:	e004      	b.n	80096e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096dc:	2301      	movs	r3, #1
 80096de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80096e2:	e000      	b.n	80096e6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80096e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d10a      	bne.n	8009704 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80096ee:	4b7f      	ldr	r3, [pc, #508]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096f2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80096f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80096fc:	4a7b      	ldr	r2, [pc, #492]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096fe:	430b      	orrs	r3, r1
 8009700:	6513      	str	r3, [r2, #80]	@ 0x50
 8009702:	e003      	b.n	800970c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009704:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009708:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800970c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009714:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009718:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800971c:	2300      	movs	r3, #0
 800971e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009722:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009726:	460b      	mov	r3, r1
 8009728:	4313      	orrs	r3, r2
 800972a:	d039      	beq.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800972c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009732:	2b03      	cmp	r3, #3
 8009734:	d81c      	bhi.n	8009770 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8009736:	a201      	add	r2, pc, #4	@ (adr r2, 800973c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009738:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800973c:	08009779 	.word	0x08009779
 8009740:	0800974d 	.word	0x0800974d
 8009744:	0800975b 	.word	0x0800975b
 8009748:	08009779 	.word	0x08009779
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800974c:	4b67      	ldr	r3, [pc, #412]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800974e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009750:	4a66      	ldr	r2, [pc, #408]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009752:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009756:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009758:	e00f      	b.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800975a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800975e:	3308      	adds	r3, #8
 8009760:	2102      	movs	r1, #2
 8009762:	4618      	mov	r0, r3
 8009764:	f001 ffd4 	bl	800b710 <RCCEx_PLL2_Config>
 8009768:	4603      	mov	r3, r0
 800976a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800976e:	e004      	b.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009770:	2301      	movs	r3, #1
 8009772:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009776:	e000      	b.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8009778:	bf00      	nop
    }

    if (ret == HAL_OK)
 800977a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800977e:	2b00      	cmp	r3, #0
 8009780:	d10a      	bne.n	8009798 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009782:	4b5a      	ldr	r3, [pc, #360]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009786:	f023 0103 	bic.w	r1, r3, #3
 800978a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800978e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009790:	4a56      	ldr	r2, [pc, #344]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009792:	430b      	orrs	r3, r1
 8009794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009796:	e003      	b.n	80097a0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009798:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800979c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80097a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80097ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80097b0:	2300      	movs	r3, #0
 80097b2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80097b6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80097ba:	460b      	mov	r3, r1
 80097bc:	4313      	orrs	r3, r2
 80097be:	f000 809f 	beq.w	8009900 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80097c2:	4b4b      	ldr	r3, [pc, #300]	@ (80098f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a4a      	ldr	r2, [pc, #296]	@ (80098f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80097c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80097ce:	f7f9 f917 	bl	8002a00 <HAL_GetTick>
 80097d2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80097d6:	e00b      	b.n	80097f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097d8:	f7f9 f912 	bl	8002a00 <HAL_GetTick>
 80097dc:	4602      	mov	r2, r0
 80097de:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80097e2:	1ad3      	subs	r3, r2, r3
 80097e4:	2b64      	cmp	r3, #100	@ 0x64
 80097e6:	d903      	bls.n	80097f0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80097e8:	2303      	movs	r3, #3
 80097ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80097ee:	e005      	b.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80097f0:	4b3f      	ldr	r3, [pc, #252]	@ (80098f0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d0ed      	beq.n	80097d8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80097fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009800:	2b00      	cmp	r3, #0
 8009802:	d179      	bne.n	80098f8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009804:	4b39      	ldr	r3, [pc, #228]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009806:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800980c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009810:	4053      	eors	r3, r2
 8009812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009816:	2b00      	cmp	r3, #0
 8009818:	d015      	beq.n	8009846 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800981a:	4b34      	ldr	r3, [pc, #208]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800981c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800981e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009822:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009826:	4b31      	ldr	r3, [pc, #196]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800982a:	4a30      	ldr	r2, [pc, #192]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800982c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009830:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009832:	4b2e      	ldr	r3, [pc, #184]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009836:	4a2d      	ldr	r2, [pc, #180]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009838:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800983c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800983e:	4a2b      	ldr	r2, [pc, #172]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009840:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8009844:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009846:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800984a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800984e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009852:	d118      	bne.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009854:	f7f9 f8d4 	bl	8002a00 <HAL_GetTick>
 8009858:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800985c:	e00d      	b.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800985e:	f7f9 f8cf 	bl	8002a00 <HAL_GetTick>
 8009862:	4602      	mov	r2, r0
 8009864:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009868:	1ad2      	subs	r2, r2, r3
 800986a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800986e:	429a      	cmp	r2, r3
 8009870:	d903      	bls.n	800987a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8009878:	e005      	b.n	8009886 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800987a:	4b1c      	ldr	r3, [pc, #112]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800987c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800987e:	f003 0302 	and.w	r3, r3, #2
 8009882:	2b00      	cmp	r3, #0
 8009884:	d0eb      	beq.n	800985e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8009886:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800988a:	2b00      	cmp	r3, #0
 800988c:	d129      	bne.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800988e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009892:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009896:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800989a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800989e:	d10e      	bne.n	80098be <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80098a0:	4b12      	ldr	r3, [pc, #72]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80098a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80098b0:	091a      	lsrs	r2, r3, #4
 80098b2:	4b10      	ldr	r3, [pc, #64]	@ (80098f4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80098b4:	4013      	ands	r3, r2
 80098b6:	4a0d      	ldr	r2, [pc, #52]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098b8:	430b      	orrs	r3, r1
 80098ba:	6113      	str	r3, [r2, #16]
 80098bc:	e005      	b.n	80098ca <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80098be:	4b0b      	ldr	r3, [pc, #44]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098c0:	691b      	ldr	r3, [r3, #16]
 80098c2:	4a0a      	ldr	r2, [pc, #40]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80098c8:	6113      	str	r3, [r2, #16]
 80098ca:	4b08      	ldr	r3, [pc, #32]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098cc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80098ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80098d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80098d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098da:	4a04      	ldr	r2, [pc, #16]	@ (80098ec <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80098dc:	430b      	orrs	r3, r1
 80098de:	6713      	str	r3, [r2, #112]	@ 0x70
 80098e0:	e00e      	b.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80098e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80098ea:	e009      	b.n	8009900 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80098ec:	58024400 	.word	0x58024400
 80098f0:	58024800 	.word	0x58024800
 80098f4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80098f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80098fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009908:	f002 0301 	and.w	r3, r2, #1
 800990c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009910:	2300      	movs	r3, #0
 8009912:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009916:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800991a:	460b      	mov	r3, r1
 800991c:	4313      	orrs	r3, r2
 800991e:	f000 8089 	beq.w	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009926:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009928:	2b28      	cmp	r3, #40	@ 0x28
 800992a:	d86b      	bhi.n	8009a04 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800992c:	a201      	add	r2, pc, #4	@ (adr r2, 8009934 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800992e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009932:	bf00      	nop
 8009934:	08009a0d 	.word	0x08009a0d
 8009938:	08009a05 	.word	0x08009a05
 800993c:	08009a05 	.word	0x08009a05
 8009940:	08009a05 	.word	0x08009a05
 8009944:	08009a05 	.word	0x08009a05
 8009948:	08009a05 	.word	0x08009a05
 800994c:	08009a05 	.word	0x08009a05
 8009950:	08009a05 	.word	0x08009a05
 8009954:	080099d9 	.word	0x080099d9
 8009958:	08009a05 	.word	0x08009a05
 800995c:	08009a05 	.word	0x08009a05
 8009960:	08009a05 	.word	0x08009a05
 8009964:	08009a05 	.word	0x08009a05
 8009968:	08009a05 	.word	0x08009a05
 800996c:	08009a05 	.word	0x08009a05
 8009970:	08009a05 	.word	0x08009a05
 8009974:	080099ef 	.word	0x080099ef
 8009978:	08009a05 	.word	0x08009a05
 800997c:	08009a05 	.word	0x08009a05
 8009980:	08009a05 	.word	0x08009a05
 8009984:	08009a05 	.word	0x08009a05
 8009988:	08009a05 	.word	0x08009a05
 800998c:	08009a05 	.word	0x08009a05
 8009990:	08009a05 	.word	0x08009a05
 8009994:	08009a0d 	.word	0x08009a0d
 8009998:	08009a05 	.word	0x08009a05
 800999c:	08009a05 	.word	0x08009a05
 80099a0:	08009a05 	.word	0x08009a05
 80099a4:	08009a05 	.word	0x08009a05
 80099a8:	08009a05 	.word	0x08009a05
 80099ac:	08009a05 	.word	0x08009a05
 80099b0:	08009a05 	.word	0x08009a05
 80099b4:	08009a0d 	.word	0x08009a0d
 80099b8:	08009a05 	.word	0x08009a05
 80099bc:	08009a05 	.word	0x08009a05
 80099c0:	08009a05 	.word	0x08009a05
 80099c4:	08009a05 	.word	0x08009a05
 80099c8:	08009a05 	.word	0x08009a05
 80099cc:	08009a05 	.word	0x08009a05
 80099d0:	08009a05 	.word	0x08009a05
 80099d4:	08009a0d 	.word	0x08009a0d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099dc:	3308      	adds	r3, #8
 80099de:	2101      	movs	r1, #1
 80099e0:	4618      	mov	r0, r3
 80099e2:	f001 fe95 	bl	800b710 <RCCEx_PLL2_Config>
 80099e6:	4603      	mov	r3, r0
 80099e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80099ec:	e00f      	b.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80099ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099f2:	3328      	adds	r3, #40	@ 0x28
 80099f4:	2101      	movs	r1, #1
 80099f6:	4618      	mov	r0, r3
 80099f8:	f001 ff3c 	bl	800b874 <RCCEx_PLL3_Config>
 80099fc:	4603      	mov	r3, r0
 80099fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009a02:	e004      	b.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a04:	2301      	movs	r3, #1
 8009a06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a0a:	e000      	b.n	8009a0e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009a0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d10a      	bne.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009a16:	4bbf      	ldr	r3, [pc, #764]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a1a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a24:	4abb      	ldr	r2, [pc, #748]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a26:	430b      	orrs	r3, r1
 8009a28:	6553      	str	r3, [r2, #84]	@ 0x54
 8009a2a:	e003      	b.n	8009a34 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3c:	f002 0302 	and.w	r3, r2, #2
 8009a40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009a44:	2300      	movs	r3, #0
 8009a46:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009a4a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009a4e:	460b      	mov	r3, r1
 8009a50:	4313      	orrs	r3, r2
 8009a52:	d041      	beq.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a5a:	2b05      	cmp	r3, #5
 8009a5c:	d824      	bhi.n	8009aa8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a64 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a64:	08009ab1 	.word	0x08009ab1
 8009a68:	08009a7d 	.word	0x08009a7d
 8009a6c:	08009a93 	.word	0x08009a93
 8009a70:	08009ab1 	.word	0x08009ab1
 8009a74:	08009ab1 	.word	0x08009ab1
 8009a78:	08009ab1 	.word	0x08009ab1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a80:	3308      	adds	r3, #8
 8009a82:	2101      	movs	r1, #1
 8009a84:	4618      	mov	r0, r3
 8009a86:	f001 fe43 	bl	800b710 <RCCEx_PLL2_Config>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009a90:	e00f      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a96:	3328      	adds	r3, #40	@ 0x28
 8009a98:	2101      	movs	r1, #1
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f001 feea 	bl	800b874 <RCCEx_PLL3_Config>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009aa6:	e004      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009aae:	e000      	b.n	8009ab2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8009ab0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009ab2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d10a      	bne.n	8009ad0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009aba:	4b96      	ldr	r3, [pc, #600]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009abe:	f023 0107 	bic.w	r1, r3, #7
 8009ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ac6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ac8:	4a92      	ldr	r2, [pc, #584]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009aca:	430b      	orrs	r3, r1
 8009acc:	6553      	str	r3, [r2, #84]	@ 0x54
 8009ace:	e003      	b.n	8009ad8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009ad0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ad4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae0:	f002 0304 	and.w	r3, r2, #4
 8009ae4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009ae8:	2300      	movs	r3, #0
 8009aea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009aee:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009af2:	460b      	mov	r3, r1
 8009af4:	4313      	orrs	r3, r2
 8009af6:	d044      	beq.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b00:	2b05      	cmp	r3, #5
 8009b02:	d825      	bhi.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009b04:	a201      	add	r2, pc, #4	@ (adr r2, 8009b0c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b0a:	bf00      	nop
 8009b0c:	08009b59 	.word	0x08009b59
 8009b10:	08009b25 	.word	0x08009b25
 8009b14:	08009b3b 	.word	0x08009b3b
 8009b18:	08009b59 	.word	0x08009b59
 8009b1c:	08009b59 	.word	0x08009b59
 8009b20:	08009b59 	.word	0x08009b59
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b28:	3308      	adds	r3, #8
 8009b2a:	2101      	movs	r1, #1
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f001 fdef 	bl	800b710 <RCCEx_PLL2_Config>
 8009b32:	4603      	mov	r3, r0
 8009b34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009b38:	e00f      	b.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b3e:	3328      	adds	r3, #40	@ 0x28
 8009b40:	2101      	movs	r1, #1
 8009b42:	4618      	mov	r0, r3
 8009b44:	f001 fe96 	bl	800b874 <RCCEx_PLL3_Config>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009b4e:	e004      	b.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b50:	2301      	movs	r3, #1
 8009b52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b56:	e000      	b.n	8009b5a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009b58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d10b      	bne.n	8009b7a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009b62:	4b6c      	ldr	r3, [pc, #432]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b66:	f023 0107 	bic.w	r1, r3, #7
 8009b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009b72:	4a68      	ldr	r2, [pc, #416]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b74:	430b      	orrs	r3, r1
 8009b76:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b78:	e003      	b.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8a:	f002 0320 	and.w	r3, r2, #32
 8009b8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009b92:	2300      	movs	r3, #0
 8009b94:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009b98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	d055      	beq.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009baa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009bae:	d033      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009bb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009bb4:	d82c      	bhi.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009bb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bba:	d02f      	beq.n	8009c1c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009bc0:	d826      	bhi.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009bc2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009bc6:	d02b      	beq.n	8009c20 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009bc8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009bcc:	d820      	bhi.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009bce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bd2:	d012      	beq.n	8009bfa <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009bd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009bd8:	d81a      	bhi.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d022      	beq.n	8009c24 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009bde:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009be2:	d115      	bne.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009be8:	3308      	adds	r3, #8
 8009bea:	2100      	movs	r1, #0
 8009bec:	4618      	mov	r0, r3
 8009bee:	f001 fd8f 	bl	800b710 <RCCEx_PLL2_Config>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009bf8:	e015      	b.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bfe:	3328      	adds	r3, #40	@ 0x28
 8009c00:	2102      	movs	r1, #2
 8009c02:	4618      	mov	r0, r3
 8009c04:	f001 fe36 	bl	800b874 <RCCEx_PLL3_Config>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009c0e:	e00a      	b.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c10:	2301      	movs	r3, #1
 8009c12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c16:	e006      	b.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c18:	bf00      	nop
 8009c1a:	e004      	b.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c1c:	bf00      	nop
 8009c1e:	e002      	b.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c20:	bf00      	nop
 8009c22:	e000      	b.n	8009c26 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009c24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d10b      	bne.n	8009c46 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009c2e:	4b39      	ldr	r3, [pc, #228]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c32:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c3e:	4a35      	ldr	r2, [pc, #212]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c40:	430b      	orrs	r3, r1
 8009c42:	6553      	str	r3, [r2, #84]	@ 0x54
 8009c44:	e003      	b.n	8009c4e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c56:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009c5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009c5e:	2300      	movs	r3, #0
 8009c60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009c64:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009c68:	460b      	mov	r3, r1
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	d058      	beq.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c76:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009c7a:	d033      	beq.n	8009ce4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009c7c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009c80:	d82c      	bhi.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009c82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c86:	d02f      	beq.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c8c:	d826      	bhi.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009c8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c92:	d02b      	beq.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009c94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c98:	d820      	bhi.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009c9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c9e:	d012      	beq.n	8009cc6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ca4:	d81a      	bhi.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d022      	beq.n	8009cf0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009caa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cae:	d115      	bne.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cb4:	3308      	adds	r3, #8
 8009cb6:	2100      	movs	r1, #0
 8009cb8:	4618      	mov	r0, r3
 8009cba:	f001 fd29 	bl	800b710 <RCCEx_PLL2_Config>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009cc4:	e015      	b.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cca:	3328      	adds	r3, #40	@ 0x28
 8009ccc:	2102      	movs	r1, #2
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f001 fdd0 	bl	800b874 <RCCEx_PLL3_Config>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009cda:	e00a      	b.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ce2:	e006      	b.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009ce4:	bf00      	nop
 8009ce6:	e004      	b.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009ce8:	bf00      	nop
 8009cea:	e002      	b.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009cec:	bf00      	nop
 8009cee:	e000      	b.n	8009cf2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009cf0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d10e      	bne.n	8009d18 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009cfa:	4b06      	ldr	r3, [pc, #24]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cfe:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009d0a:	4a02      	ldr	r2, [pc, #8]	@ (8009d14 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009d0c:	430b      	orrs	r3, r1
 8009d0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d10:	e006      	b.n	8009d20 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009d12:	bf00      	nop
 8009d14:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d28:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009d2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d30:	2300      	movs	r3, #0
 8009d32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009d36:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	d055      	beq.n	8009dec <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009d40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009d48:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009d4c:	d033      	beq.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009d4e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009d52:	d82c      	bhi.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009d54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d58:	d02f      	beq.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009d5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d5e:	d826      	bhi.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009d60:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009d64:	d02b      	beq.n	8009dbe <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009d66:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009d6a:	d820      	bhi.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009d6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d70:	d012      	beq.n	8009d98 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009d72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d76:	d81a      	bhi.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d022      	beq.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009d7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d80:	d115      	bne.n	8009dae <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d86:	3308      	adds	r3, #8
 8009d88:	2100      	movs	r1, #0
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f001 fcc0 	bl	800b710 <RCCEx_PLL2_Config>
 8009d90:	4603      	mov	r3, r0
 8009d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009d96:	e015      	b.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d9c:	3328      	adds	r3, #40	@ 0x28
 8009d9e:	2102      	movs	r1, #2
 8009da0:	4618      	mov	r0, r3
 8009da2:	f001 fd67 	bl	800b874 <RCCEx_PLL3_Config>
 8009da6:	4603      	mov	r3, r0
 8009da8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009dac:	e00a      	b.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009db4:	e006      	b.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009db6:	bf00      	nop
 8009db8:	e004      	b.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009dba:	bf00      	nop
 8009dbc:	e002      	b.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009dbe:	bf00      	nop
 8009dc0:	e000      	b.n	8009dc4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009dc2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009dc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d10b      	bne.n	8009de4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009dcc:	4ba1      	ldr	r3, [pc, #644]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dd0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009dd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dd8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009ddc:	4a9d      	ldr	r2, [pc, #628]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dde:	430b      	orrs	r3, r1
 8009de0:	6593      	str	r3, [r2, #88]	@ 0x58
 8009de2:	e003      	b.n	8009dec <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009de4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009de8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df4:	f002 0308 	and.w	r3, r2, #8
 8009df8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e02:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009e06:	460b      	mov	r3, r1
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	d01e      	beq.n	8009e4a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009e18:	d10c      	bne.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e1e:	3328      	adds	r3, #40	@ 0x28
 8009e20:	2102      	movs	r1, #2
 8009e22:	4618      	mov	r0, r3
 8009e24:	f001 fd26 	bl	800b874 <RCCEx_PLL3_Config>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d002      	beq.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009e34:	4b87      	ldr	r3, [pc, #540]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e38:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e44:	4a83      	ldr	r2, [pc, #524]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e46:	430b      	orrs	r3, r1
 8009e48:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e52:	f002 0310 	and.w	r3, r2, #16
 8009e56:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009e60:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009e64:	460b      	mov	r3, r1
 8009e66:	4313      	orrs	r3, r2
 8009e68:	d01e      	beq.n	8009ea8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e76:	d10c      	bne.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009e78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e7c:	3328      	adds	r3, #40	@ 0x28
 8009e7e:	2102      	movs	r1, #2
 8009e80:	4618      	mov	r0, r3
 8009e82:	f001 fcf7 	bl	800b874 <RCCEx_PLL3_Config>
 8009e86:	4603      	mov	r3, r0
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d002      	beq.n	8009e92 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009e8c:	2301      	movs	r3, #1
 8009e8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009e92:	4b70      	ldr	r3, [pc, #448]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e96:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ea2:	4a6c      	ldr	r2, [pc, #432]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009ea4:	430b      	orrs	r3, r1
 8009ea6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009eb4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009eb8:	2300      	movs	r3, #0
 8009eba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009ebe:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	d03e      	beq.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ecc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009ed0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ed4:	d022      	beq.n	8009f1c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009ed6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009eda:	d81b      	bhi.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d003      	beq.n	8009ee8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ee4:	d00b      	beq.n	8009efe <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009ee6:	e015      	b.n	8009f14 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eec:	3308      	adds	r3, #8
 8009eee:	2100      	movs	r1, #0
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f001 fc0d 	bl	800b710 <RCCEx_PLL2_Config>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009efc:	e00f      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f02:	3328      	adds	r3, #40	@ 0x28
 8009f04:	2102      	movs	r1, #2
 8009f06:	4618      	mov	r0, r3
 8009f08:	f001 fcb4 	bl	800b874 <RCCEx_PLL3_Config>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009f12:	e004      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f1a:	e000      	b.n	8009f1e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009f1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d10b      	bne.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009f26:	4b4b      	ldr	r3, [pc, #300]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f2a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f32:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f36:	4a47      	ldr	r2, [pc, #284]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f38:	430b      	orrs	r3, r1
 8009f3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009f3c:	e003      	b.n	8009f46 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009f52:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009f54:	2300      	movs	r3, #0
 8009f56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009f58:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	d03b      	beq.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009f6e:	d01f      	beq.n	8009fb0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009f70:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009f74:	d818      	bhi.n	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009f76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f7a:	d003      	beq.n	8009f84 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009f7c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009f80:	d007      	beq.n	8009f92 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009f82:	e011      	b.n	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f84:	4b33      	ldr	r3, [pc, #204]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f88:	4a32      	ldr	r2, [pc, #200]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009f90:	e00f      	b.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f96:	3328      	adds	r3, #40	@ 0x28
 8009f98:	2101      	movs	r1, #1
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f001 fc6a 	bl	800b874 <RCCEx_PLL3_Config>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009fa6:	e004      	b.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009fae:	e000      	b.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009fb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009fb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d10b      	bne.n	8009fd2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009fba:	4b26      	ldr	r3, [pc, #152]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009fbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fbe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fca:	4a22      	ldr	r2, [pc, #136]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009fcc:	430b      	orrs	r3, r1
 8009fce:	6553      	str	r3, [r2, #84]	@ 0x54
 8009fd0:	e003      	b.n	8009fda <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009fd6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009fe6:	673b      	str	r3, [r7, #112]	@ 0x70
 8009fe8:	2300      	movs	r3, #0
 8009fea:	677b      	str	r3, [r7, #116]	@ 0x74
 8009fec:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009ff0:	460b      	mov	r3, r1
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	d034      	beq.n	800a060 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d003      	beq.n	800a008 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800a000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a004:	d007      	beq.n	800a016 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800a006:	e011      	b.n	800a02c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a008:	4b12      	ldr	r3, [pc, #72]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a00c:	4a11      	ldr	r2, [pc, #68]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a00e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a012:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a014:	e00e      	b.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a01a:	3308      	adds	r3, #8
 800a01c:	2102      	movs	r1, #2
 800a01e:	4618      	mov	r0, r3
 800a020:	f001 fb76 	bl	800b710 <RCCEx_PLL2_Config>
 800a024:	4603      	mov	r3, r0
 800a026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a02a:	e003      	b.n	800a034 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800a02c:	2301      	movs	r3, #1
 800a02e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a032:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d10d      	bne.n	800a058 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a03c:	4b05      	ldr	r3, [pc, #20]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a03e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a040:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a048:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a04a:	4a02      	ldr	r2, [pc, #8]	@ (800a054 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800a04c:	430b      	orrs	r3, r1
 800a04e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a050:	e006      	b.n	800a060 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800a052:	bf00      	nop
 800a054:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a058:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a05c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a068:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a06c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a06e:	2300      	movs	r3, #0
 800a070:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a072:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a076:	460b      	mov	r3, r1
 800a078:	4313      	orrs	r3, r2
 800a07a:	d00c      	beq.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a07c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a080:	3328      	adds	r3, #40	@ 0x28
 800a082:	2102      	movs	r1, #2
 800a084:	4618      	mov	r0, r3
 800a086:	f001 fbf5 	bl	800b874 <RCCEx_PLL3_Config>
 800a08a:	4603      	mov	r3, r0
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d002      	beq.n	800a096 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800a090:	2301      	movs	r3, #1
 800a092:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a0a2:	663b      	str	r3, [r7, #96]	@ 0x60
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	667b      	str	r3, [r7, #100]	@ 0x64
 800a0a8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a0ac:	460b      	mov	r3, r1
 800a0ae:	4313      	orrs	r3, r2
 800a0b0:	d038      	beq.n	800a124 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a0b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0be:	d018      	beq.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800a0c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a0c4:	d811      	bhi.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a0c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0ca:	d014      	beq.n	800a0f6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800a0cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a0d0:	d80b      	bhi.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d011      	beq.n	800a0fa <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800a0d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a0da:	d106      	bne.n	800a0ea <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a0dc:	4bc3      	ldr	r3, [pc, #780]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e0:	4ac2      	ldr	r2, [pc, #776]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a0e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a0e8:	e008      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a0ea:	2301      	movs	r3, #1
 800a0ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a0f0:	e004      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a0f2:	bf00      	nop
 800a0f4:	e002      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a0f6:	bf00      	nop
 800a0f8:	e000      	b.n	800a0fc <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a0fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a0fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a100:	2b00      	cmp	r3, #0
 800a102:	d10b      	bne.n	800a11c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a104:	4bb9      	ldr	r3, [pc, #740]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a108:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a110:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a114:	4ab5      	ldr	r2, [pc, #724]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a116:	430b      	orrs	r3, r1
 800a118:	6553      	str	r3, [r2, #84]	@ 0x54
 800a11a:	e003      	b.n	800a124 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a11c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a120:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a124:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a130:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a132:	2300      	movs	r3, #0
 800a134:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a136:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a13a:	460b      	mov	r3, r1
 800a13c:	4313      	orrs	r3, r2
 800a13e:	d009      	beq.n	800a154 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a140:	4baa      	ldr	r3, [pc, #680]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a142:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a144:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a14c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a14e:	4aa7      	ldr	r2, [pc, #668]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a150:	430b      	orrs	r3, r1
 800a152:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a15c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a160:	653b      	str	r3, [r7, #80]	@ 0x50
 800a162:	2300      	movs	r3, #0
 800a164:	657b      	str	r3, [r7, #84]	@ 0x54
 800a166:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a16a:	460b      	mov	r3, r1
 800a16c:	4313      	orrs	r3, r2
 800a16e:	d00a      	beq.n	800a186 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a170:	4b9e      	ldr	r3, [pc, #632]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a172:	691b      	ldr	r3, [r3, #16]
 800a174:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a17c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a180:	4a9a      	ldr	r2, [pc, #616]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a182:	430b      	orrs	r3, r1
 800a184:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a18e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a192:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a194:	2300      	movs	r3, #0
 800a196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a198:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a19c:	460b      	mov	r3, r1
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	d009      	beq.n	800a1b6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a1a2:	4b92      	ldr	r3, [pc, #584]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1a6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a1aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a1b0:	4a8e      	ldr	r2, [pc, #568]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1b2:	430b      	orrs	r3, r1
 800a1b4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a1b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1be:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a1c2:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1c8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	d00e      	beq.n	800a1f0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a1d2:	4b86      	ldr	r3, [pc, #536]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	4a85      	ldr	r2, [pc, #532]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a1dc:	6113      	str	r3, [r2, #16]
 800a1de:	4b83      	ldr	r3, [pc, #524]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1e0:	6919      	ldr	r1, [r3, #16]
 800a1e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1e6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a1ea:	4a80      	ldr	r2, [pc, #512]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a1ec:	430b      	orrs	r3, r1
 800a1ee:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a1f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a1fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a1fe:	2300      	movs	r3, #0
 800a200:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a202:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a206:	460b      	mov	r3, r1
 800a208:	4313      	orrs	r3, r2
 800a20a:	d009      	beq.n	800a220 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a20c:	4b77      	ldr	r3, [pc, #476]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a20e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a210:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a21a:	4a74      	ldr	r2, [pc, #464]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a21c:	430b      	orrs	r3, r1
 800a21e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a224:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a228:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a22c:	633b      	str	r3, [r7, #48]	@ 0x30
 800a22e:	2300      	movs	r3, #0
 800a230:	637b      	str	r3, [r7, #52]	@ 0x34
 800a232:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a236:	460b      	mov	r3, r1
 800a238:	4313      	orrs	r3, r2
 800a23a:	d00a      	beq.n	800a252 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a23c:	4b6b      	ldr	r3, [pc, #428]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a23e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a240:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a248:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a24c:	4a67      	ldr	r2, [pc, #412]	@ (800a3ec <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a24e:	430b      	orrs	r3, r1
 800a250:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a25a:	2100      	movs	r1, #0
 800a25c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a25e:	f003 0301 	and.w	r3, r3, #1
 800a262:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a264:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a268:	460b      	mov	r3, r1
 800a26a:	4313      	orrs	r3, r2
 800a26c:	d011      	beq.n	800a292 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a26e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a272:	3308      	adds	r3, #8
 800a274:	2100      	movs	r1, #0
 800a276:	4618      	mov	r0, r3
 800a278:	f001 fa4a 	bl	800b710 <RCCEx_PLL2_Config>
 800a27c:	4603      	mov	r3, r0
 800a27e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a282:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a286:	2b00      	cmp	r3, #0
 800a288:	d003      	beq.n	800a292 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a28a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a28e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a292:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a29a:	2100      	movs	r1, #0
 800a29c:	6239      	str	r1, [r7, #32]
 800a29e:	f003 0302 	and.w	r3, r3, #2
 800a2a2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a2a4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a2a8:	460b      	mov	r3, r1
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	d011      	beq.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a2ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2b2:	3308      	adds	r3, #8
 800a2b4:	2101      	movs	r1, #1
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f001 fa2a 	bl	800b710 <RCCEx_PLL2_Config>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d003      	beq.n	800a2d2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a2d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2da:	2100      	movs	r1, #0
 800a2dc:	61b9      	str	r1, [r7, #24]
 800a2de:	f003 0304 	and.w	r3, r3, #4
 800a2e2:	61fb      	str	r3, [r7, #28]
 800a2e4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a2e8:	460b      	mov	r3, r1
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	d011      	beq.n	800a312 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a2ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2f2:	3308      	adds	r3, #8
 800a2f4:	2102      	movs	r1, #2
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f001 fa0a 	bl	800b710 <RCCEx_PLL2_Config>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a306:	2b00      	cmp	r3, #0
 800a308:	d003      	beq.n	800a312 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a30a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a30e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a312:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31a:	2100      	movs	r1, #0
 800a31c:	6139      	str	r1, [r7, #16]
 800a31e:	f003 0308 	and.w	r3, r3, #8
 800a322:	617b      	str	r3, [r7, #20]
 800a324:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a328:	460b      	mov	r3, r1
 800a32a:	4313      	orrs	r3, r2
 800a32c:	d011      	beq.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a32e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a332:	3328      	adds	r3, #40	@ 0x28
 800a334:	2100      	movs	r1, #0
 800a336:	4618      	mov	r0, r3
 800a338:	f001 fa9c 	bl	800b874 <RCCEx_PLL3_Config>
 800a33c:	4603      	mov	r3, r0
 800a33e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a346:	2b00      	cmp	r3, #0
 800a348:	d003      	beq.n	800a352 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a34a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a34e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35a:	2100      	movs	r1, #0
 800a35c:	60b9      	str	r1, [r7, #8]
 800a35e:	f003 0310 	and.w	r3, r3, #16
 800a362:	60fb      	str	r3, [r7, #12]
 800a364:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a368:	460b      	mov	r3, r1
 800a36a:	4313      	orrs	r3, r2
 800a36c:	d011      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a36e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a372:	3328      	adds	r3, #40	@ 0x28
 800a374:	2101      	movs	r1, #1
 800a376:	4618      	mov	r0, r3
 800a378:	f001 fa7c 	bl	800b874 <RCCEx_PLL3_Config>
 800a37c:	4603      	mov	r3, r0
 800a37e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a386:	2b00      	cmp	r3, #0
 800a388:	d003      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a38a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a38e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39a:	2100      	movs	r1, #0
 800a39c:	6039      	str	r1, [r7, #0]
 800a39e:	f003 0320 	and.w	r3, r3, #32
 800a3a2:	607b      	str	r3, [r7, #4]
 800a3a4:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	d011      	beq.n	800a3d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a3ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a3b2:	3328      	adds	r3, #40	@ 0x28
 800a3b4:	2102      	movs	r1, #2
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f001 fa5c 	bl	800b874 <RCCEx_PLL3_Config>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a3c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d003      	beq.n	800a3d2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a3ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a3d2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d101      	bne.n	800a3de <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	e000      	b.n	800a3e0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a3de:	2301      	movs	r3, #1
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3ec:	58024400 	.word	0x58024400

0800a3f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b090      	sub	sp, #64	@ 0x40
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a3fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a3fe:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a402:	430b      	orrs	r3, r1
 800a404:	f040 8094 	bne.w	800a530 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a408:	4b9e      	ldr	r3, [pc, #632]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a40a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a40c:	f003 0307 	and.w	r3, r3, #7
 800a410:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a414:	2b04      	cmp	r3, #4
 800a416:	f200 8087 	bhi.w	800a528 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a41a:	a201      	add	r2, pc, #4	@ (adr r2, 800a420 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a41c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a420:	0800a435 	.word	0x0800a435
 800a424:	0800a45d 	.word	0x0800a45d
 800a428:	0800a485 	.word	0x0800a485
 800a42c:	0800a521 	.word	0x0800a521
 800a430:	0800a4ad 	.word	0x0800a4ad
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a434:	4b93      	ldr	r3, [pc, #588]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a43c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a440:	d108      	bne.n	800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a442:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a446:	4618      	mov	r0, r3
 800a448:	f001 f810 	bl	800b46c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a44e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a450:	f000 bd45 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a454:	2300      	movs	r3, #0
 800a456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a458:	f000 bd41 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a45c:	4b89      	ldr	r3, [pc, #548]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a468:	d108      	bne.n	800a47c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a46a:	f107 0318 	add.w	r3, r7, #24
 800a46e:	4618      	mov	r0, r3
 800a470:	f000 fd54 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a474:	69bb      	ldr	r3, [r7, #24]
 800a476:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a478:	f000 bd31 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a47c:	2300      	movs	r3, #0
 800a47e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a480:	f000 bd2d 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a484:	4b7f      	ldr	r3, [pc, #508]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a48c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a490:	d108      	bne.n	800a4a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a492:	f107 030c 	add.w	r3, r7, #12
 800a496:	4618      	mov	r0, r3
 800a498:	f000 fe94 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a4a0:	f000 bd1d 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4a8:	f000 bd19 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a4ac:	4b75      	ldr	r3, [pc, #468]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4b0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a4b4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a4b6:	4b73      	ldr	r3, [pc, #460]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f003 0304 	and.w	r3, r3, #4
 800a4be:	2b04      	cmp	r3, #4
 800a4c0:	d10c      	bne.n	800a4dc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a4c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d109      	bne.n	800a4dc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4c8:	4b6e      	ldr	r3, [pc, #440]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	08db      	lsrs	r3, r3, #3
 800a4ce:	f003 0303 	and.w	r3, r3, #3
 800a4d2:	4a6d      	ldr	r2, [pc, #436]	@ (800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a4d4:	fa22 f303 	lsr.w	r3, r2, r3
 800a4d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4da:	e01f      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a4dc:	4b69      	ldr	r3, [pc, #420]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4e8:	d106      	bne.n	800a4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a4ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a4f0:	d102      	bne.n	800a4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a4f2:	4b66      	ldr	r3, [pc, #408]	@ (800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a4f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a4f6:	e011      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a4f8:	4b62      	ldr	r3, [pc, #392]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a500:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a504:	d106      	bne.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a50c:	d102      	bne.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a50e:	4b60      	ldr	r3, [pc, #384]	@ (800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a510:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a512:	e003      	b.n	800a51c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a514:	2300      	movs	r3, #0
 800a516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a518:	f000 bce1 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a51c:	f000 bcdf 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a520:	4b5c      	ldr	r3, [pc, #368]	@ (800a694 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a524:	f000 bcdb 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a528:	2300      	movs	r3, #0
 800a52a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a52c:	f000 bcd7 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800a530:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a534:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800a538:	430b      	orrs	r3, r1
 800a53a:	f040 80ad 	bne.w	800a698 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800a53e:	4b51      	ldr	r3, [pc, #324]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a542:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a546:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a54e:	d056      	beq.n	800a5fe <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800a550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a556:	f200 8090 	bhi.w	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55c:	2bc0      	cmp	r3, #192	@ 0xc0
 800a55e:	f000 8088 	beq.w	800a672 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800a562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a564:	2bc0      	cmp	r3, #192	@ 0xc0
 800a566:	f200 8088 	bhi.w	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a56a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a56c:	2b80      	cmp	r3, #128	@ 0x80
 800a56e:	d032      	beq.n	800a5d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a572:	2b80      	cmp	r3, #128	@ 0x80
 800a574:	f200 8081 	bhi.w	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800a578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d003      	beq.n	800a586 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a57e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a580:	2b40      	cmp	r3, #64	@ 0x40
 800a582:	d014      	beq.n	800a5ae <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800a584:	e079      	b.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a586:	4b3f      	ldr	r3, [pc, #252]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a58e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a592:	d108      	bne.n	800a5a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a594:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a598:	4618      	mov	r0, r3
 800a59a:	f000 ff67 	bl	800b46c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5a2:	f000 bc9c 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5aa:	f000 bc98 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a5ae:	4b35      	ldr	r3, [pc, #212]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5ba:	d108      	bne.n	800a5ce <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a5bc:	f107 0318 	add.w	r3, r7, #24
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f000 fcab 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a5c6:	69bb      	ldr	r3, [r7, #24]
 800a5c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5ca:	f000 bc88 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5d2:	f000 bc84 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a5d6:	4b2b      	ldr	r3, [pc, #172]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a5de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a5e2:	d108      	bne.n	800a5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a5e4:	f107 030c 	add.w	r3, r7, #12
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f000 fdeb 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a5f2:	f000 bc74 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5fa:	f000 bc70 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a5fe:	4b21      	ldr	r3, [pc, #132]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a602:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a606:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a608:	4b1e      	ldr	r3, [pc, #120]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	f003 0304 	and.w	r3, r3, #4
 800a610:	2b04      	cmp	r3, #4
 800a612:	d10c      	bne.n	800a62e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800a614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a616:	2b00      	cmp	r3, #0
 800a618:	d109      	bne.n	800a62e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a61a:	4b1a      	ldr	r3, [pc, #104]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	08db      	lsrs	r3, r3, #3
 800a620:	f003 0303 	and.w	r3, r3, #3
 800a624:	4a18      	ldr	r2, [pc, #96]	@ (800a688 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a626:	fa22 f303 	lsr.w	r3, r2, r3
 800a62a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a62c:	e01f      	b.n	800a66e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a62e:	4b15      	ldr	r3, [pc, #84]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a636:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a63a:	d106      	bne.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800a63c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a63e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a642:	d102      	bne.n	800a64a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a644:	4b11      	ldr	r3, [pc, #68]	@ (800a68c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800a646:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a648:	e011      	b.n	800a66e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a64a:	4b0e      	ldr	r3, [pc, #56]	@ (800a684 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a652:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a656:	d106      	bne.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800a658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a65a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a65e:	d102      	bne.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a660:	4b0b      	ldr	r3, [pc, #44]	@ (800a690 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800a662:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a664:	e003      	b.n	800a66e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a666:	2300      	movs	r3, #0
 800a668:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a66a:	f000 bc38 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a66e:	f000 bc36 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a672:	4b08      	ldr	r3, [pc, #32]	@ (800a694 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800a674:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a676:	f000 bc32 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800a67a:	2300      	movs	r3, #0
 800a67c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a67e:	f000 bc2e 	b.w	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a682:	bf00      	nop
 800a684:	58024400 	.word	0x58024400
 800a688:	03d09000 	.word	0x03d09000
 800a68c:	003d0900 	.word	0x003d0900
 800a690:	017d7840 	.word	0x017d7840
 800a694:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a69c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a6a0:	430b      	orrs	r3, r1
 800a6a2:	f040 809c 	bne.w	800a7de <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a6a6:	4b9e      	ldr	r3, [pc, #632]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6aa:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a6ae:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a6b6:	d054      	beq.n	800a762 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800a6b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a6be:	f200 808b 	bhi.w	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a6c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a6c8:	f000 8083 	beq.w	800a7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800a6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a6d2:	f200 8081 	bhi.w	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a6dc:	d02f      	beq.n	800a73e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800a6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a6e4:	d878      	bhi.n	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800a6e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d004      	beq.n	800a6f6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800a6ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a6f2:	d012      	beq.n	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800a6f4:	e070      	b.n	800a7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a6f6:	4b8a      	ldr	r3, [pc, #552]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a702:	d107      	bne.n	800a714 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a708:	4618      	mov	r0, r3
 800a70a:	f000 feaf 	bl	800b46c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a712:	e3e4      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a714:	2300      	movs	r3, #0
 800a716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a718:	e3e1      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a71a:	4b81      	ldr	r3, [pc, #516]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a722:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a726:	d107      	bne.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a728:	f107 0318 	add.w	r3, r7, #24
 800a72c:	4618      	mov	r0, r3
 800a72e:	f000 fbf5 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a732:	69bb      	ldr	r3, [r7, #24]
 800a734:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a736:	e3d2      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a738:	2300      	movs	r3, #0
 800a73a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a73c:	e3cf      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a73e:	4b78      	ldr	r3, [pc, #480]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a746:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a74a:	d107      	bne.n	800a75c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a74c:	f107 030c 	add.w	r3, r7, #12
 800a750:	4618      	mov	r0, r3
 800a752:	f000 fd37 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a75a:	e3c0      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a75c:	2300      	movs	r3, #0
 800a75e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a760:	e3bd      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a762:	4b6f      	ldr	r3, [pc, #444]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a766:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a76a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a76c:	4b6c      	ldr	r3, [pc, #432]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f003 0304 	and.w	r3, r3, #4
 800a774:	2b04      	cmp	r3, #4
 800a776:	d10c      	bne.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800a778:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d109      	bne.n	800a792 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a77e:	4b68      	ldr	r3, [pc, #416]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	08db      	lsrs	r3, r3, #3
 800a784:	f003 0303 	and.w	r3, r3, #3
 800a788:	4a66      	ldr	r2, [pc, #408]	@ (800a924 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a78a:	fa22 f303 	lsr.w	r3, r2, r3
 800a78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a790:	e01e      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a792:	4b63      	ldr	r3, [pc, #396]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a79a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a79e:	d106      	bne.n	800a7ae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800a7a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a7a6:	d102      	bne.n	800a7ae <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a7a8:	4b5f      	ldr	r3, [pc, #380]	@ (800a928 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a7aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7ac:	e010      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a7ae:	4b5c      	ldr	r3, [pc, #368]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a7b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7ba:	d106      	bne.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800a7bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7c2:	d102      	bne.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a7c4:	4b59      	ldr	r3, [pc, #356]	@ (800a92c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7c8:	e002      	b.n	800a7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a7ca:	2300      	movs	r3, #0
 800a7cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a7ce:	e386      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a7d0:	e385      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a7d2:	4b57      	ldr	r3, [pc, #348]	@ (800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a7d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7d6:	e382      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800a7d8:	2300      	movs	r3, #0
 800a7da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a7dc:	e37f      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800a7de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7e2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800a7e6:	430b      	orrs	r3, r1
 800a7e8:	f040 80a7 	bne.w	800a93a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800a7ec:	4b4c      	ldr	r3, [pc, #304]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a7ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7f0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a7f4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a7f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a7fc:	d055      	beq.n	800a8aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800a7fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a800:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a804:	f200 8096 	bhi.w	800a934 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a80a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a80e:	f000 8084 	beq.w	800a91a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800a812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a814:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a818:	f200 808c 	bhi.w	800a934 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a81c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a81e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a822:	d030      	beq.n	800a886 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800a824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a826:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a82a:	f200 8083 	bhi.w	800a934 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800a82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a830:	2b00      	cmp	r3, #0
 800a832:	d004      	beq.n	800a83e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800a834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a836:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a83a:	d012      	beq.n	800a862 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800a83c:	e07a      	b.n	800a934 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a83e:	4b38      	ldr	r3, [pc, #224]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a846:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a84a:	d107      	bne.n	800a85c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a84c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a850:	4618      	mov	r0, r3
 800a852:	f000 fe0b 	bl	800b46c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a85a:	e340      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a85c:	2300      	movs	r3, #0
 800a85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a860:	e33d      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a862:	4b2f      	ldr	r3, [pc, #188]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a86a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a86e:	d107      	bne.n	800a880 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a870:	f107 0318 	add.w	r3, r7, #24
 800a874:	4618      	mov	r0, r3
 800a876:	f000 fb51 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a87a:	69bb      	ldr	r3, [r7, #24]
 800a87c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a87e:	e32e      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a880:	2300      	movs	r3, #0
 800a882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a884:	e32b      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a886:	4b26      	ldr	r3, [pc, #152]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a88e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a892:	d107      	bne.n	800a8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a894:	f107 030c 	add.w	r3, r7, #12
 800a898:	4618      	mov	r0, r3
 800a89a:	f000 fc93 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a8a2:	e31c      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a8a4:	2300      	movs	r3, #0
 800a8a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8a8:	e319      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a8aa:	4b1d      	ldr	r3, [pc, #116]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a8ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a8ae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a8b2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a8b4:	4b1a      	ldr	r3, [pc, #104]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f003 0304 	and.w	r3, r3, #4
 800a8bc:	2b04      	cmp	r3, #4
 800a8be:	d10c      	bne.n	800a8da <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a8c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d109      	bne.n	800a8da <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a8c6:	4b16      	ldr	r3, [pc, #88]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	08db      	lsrs	r3, r3, #3
 800a8cc:	f003 0303 	and.w	r3, r3, #3
 800a8d0:	4a14      	ldr	r2, [pc, #80]	@ (800a924 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800a8d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a8d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8d8:	e01e      	b.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a8da:	4b11      	ldr	r3, [pc, #68]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a8e6:	d106      	bne.n	800a8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800a8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8ee:	d102      	bne.n	800a8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a8f0:	4b0d      	ldr	r3, [pc, #52]	@ (800a928 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800a8f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8f4:	e010      	b.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a8f6:	4b0a      	ldr	r3, [pc, #40]	@ (800a920 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a8fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a902:	d106      	bne.n	800a912 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800a904:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a906:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a90a:	d102      	bne.n	800a912 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a90c:	4b07      	ldr	r3, [pc, #28]	@ (800a92c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800a90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a910:	e002      	b.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a912:	2300      	movs	r3, #0
 800a914:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a916:	e2e2      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a918:	e2e1      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a91a:	4b05      	ldr	r3, [pc, #20]	@ (800a930 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800a91c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a91e:	e2de      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800a920:	58024400 	.word	0x58024400
 800a924:	03d09000 	.word	0x03d09000
 800a928:	003d0900 	.word	0x003d0900
 800a92c:	017d7840 	.word	0x017d7840
 800a930:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800a934:	2300      	movs	r3, #0
 800a936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a938:	e2d1      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800a93a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a93e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800a942:	430b      	orrs	r3, r1
 800a944:	f040 809c 	bne.w	800aa80 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800a948:	4b93      	ldr	r3, [pc, #588]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a94a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a94c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a950:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800a952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a954:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a958:	d054      	beq.n	800aa04 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800a95a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a95c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a960:	f200 808b 	bhi.w	800aa7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a966:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a96a:	f000 8083 	beq.w	800aa74 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800a96e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a970:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a974:	f200 8081 	bhi.w	800aa7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a97a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a97e:	d02f      	beq.n	800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800a980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a982:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a986:	d878      	bhi.n	800aa7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800a988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d004      	beq.n	800a998 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800a98e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a994:	d012      	beq.n	800a9bc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800a996:	e070      	b.n	800aa7a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a998:	4b7f      	ldr	r3, [pc, #508]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a9a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9a4:	d107      	bne.n	800a9b6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a9a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	f000 fd5e 	bl	800b46c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a9b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9b4:	e293      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ba:	e290      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a9bc:	4b76      	ldr	r3, [pc, #472]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a9c8:	d107      	bne.n	800a9da <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9ca:	f107 0318 	add.w	r3, r7, #24
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 faa4 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9d8:	e281      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9de:	e27e      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a9e0:	4b6d      	ldr	r3, [pc, #436]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a9e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9ec:	d107      	bne.n	800a9fe <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9ee:	f107 030c 	add.w	r3, r7, #12
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	f000 fbe6 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a9fc:	e26f      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa02:	e26c      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aa04:	4b64      	ldr	r3, [pc, #400]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aa0c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aa0e:	4b62      	ldr	r3, [pc, #392]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f003 0304 	and.w	r3, r3, #4
 800aa16:	2b04      	cmp	r3, #4
 800aa18:	d10c      	bne.n	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800aa1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d109      	bne.n	800aa34 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aa20:	4b5d      	ldr	r3, [pc, #372]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	08db      	lsrs	r3, r3, #3
 800aa26:	f003 0303 	and.w	r3, r3, #3
 800aa2a:	4a5c      	ldr	r2, [pc, #368]	@ (800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800aa2c:	fa22 f303 	lsr.w	r3, r2, r3
 800aa30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa32:	e01e      	b.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aa34:	4b58      	ldr	r3, [pc, #352]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa40:	d106      	bne.n	800aa50 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800aa42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aa48:	d102      	bne.n	800aa50 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800aa4a:	4b55      	ldr	r3, [pc, #340]	@ (800aba0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800aa4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa4e:	e010      	b.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800aa50:	4b51      	ldr	r3, [pc, #324]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aa58:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aa5c:	d106      	bne.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800aa5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa64:	d102      	bne.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800aa66:	4b4f      	ldr	r3, [pc, #316]	@ (800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aa6a:	e002      	b.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aa70:	e235      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800aa72:	e234      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800aa74:	4b4c      	ldr	r3, [pc, #304]	@ (800aba8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800aa76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa78:	e231      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa7e:	e22e      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800aa80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa84:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800aa88:	430b      	orrs	r3, r1
 800aa8a:	f040 808f 	bne.w	800abac <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800aa8e:	4b42      	ldr	r3, [pc, #264]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aa90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa92:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800aa96:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800aa98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa9a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aa9e:	d06b      	beq.n	800ab78 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800aaa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaa2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800aaa6:	d874      	bhi.n	800ab92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800aaa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaaa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aaae:	d056      	beq.n	800ab5e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800aab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aab2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800aab6:	d86c      	bhi.n	800ab92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800aab8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800aabe:	d03b      	beq.n	800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800aac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aac2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800aac6:	d864      	bhi.n	800ab92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800aac8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aaca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aace:	d021      	beq.n	800ab14 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800aad0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aad6:	d85c      	bhi.n	800ab92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800aad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d004      	beq.n	800aae8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800aade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aae4:	d004      	beq.n	800aaf0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800aae6:	e054      	b.n	800ab92 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800aae8:	f7fe fa4c 	bl	8008f84 <HAL_RCC_GetPCLK1Freq>
 800aaec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800aaee:	e1f6      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aaf0:	4b29      	ldr	r3, [pc, #164]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aaf8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aafc:	d107      	bne.n	800ab0e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aafe:	f107 0318 	add.w	r3, r7, #24
 800ab02:	4618      	mov	r0, r3
 800ab04:	f000 fa0a 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab0c:	e1e7      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab12:	e1e4      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ab14:	4b20      	ldr	r3, [pc, #128]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab20:	d107      	bne.n	800ab32 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab22:	f107 030c 	add.w	r3, r7, #12
 800ab26:	4618      	mov	r0, r3
 800ab28:	f000 fb4c 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab30:	e1d5      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab32:	2300      	movs	r3, #0
 800ab34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab36:	e1d2      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ab38:	4b17      	ldr	r3, [pc, #92]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f003 0304 	and.w	r3, r3, #4
 800ab40:	2b04      	cmp	r3, #4
 800ab42:	d109      	bne.n	800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ab44:	4b14      	ldr	r3, [pc, #80]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	08db      	lsrs	r3, r3, #3
 800ab4a:	f003 0303 	and.w	r3, r3, #3
 800ab4e:	4a13      	ldr	r2, [pc, #76]	@ (800ab9c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800ab50:	fa22 f303 	lsr.w	r3, r2, r3
 800ab54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab56:	e1c2      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab5c:	e1bf      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ab5e:	4b0e      	ldr	r3, [pc, #56]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab6a:	d102      	bne.n	800ab72 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800ab6c:	4b0c      	ldr	r3, [pc, #48]	@ (800aba0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800ab6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab70:	e1b5      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab72:	2300      	movs	r3, #0
 800ab74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab76:	e1b2      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ab78:	4b07      	ldr	r3, [pc, #28]	@ (800ab98 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab80:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab84:	d102      	bne.n	800ab8c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800ab86:	4b07      	ldr	r3, [pc, #28]	@ (800aba4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800ab88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ab8a:	e1a8      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab90:	e1a5      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ab92:	2300      	movs	r3, #0
 800ab94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab96:	e1a2      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ab98:	58024400 	.word	0x58024400
 800ab9c:	03d09000 	.word	0x03d09000
 800aba0:	003d0900 	.word	0x003d0900
 800aba4:	017d7840 	.word	0x017d7840
 800aba8:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800abac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abb0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800abb4:	430b      	orrs	r3, r1
 800abb6:	d173      	bne.n	800aca0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800abb8:	4b9c      	ldr	r3, [pc, #624]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800abc0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800abc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abc8:	d02f      	beq.n	800ac2a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800abca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abcc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abd0:	d863      	bhi.n	800ac9a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800abd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d004      	beq.n	800abe2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800abd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abde:	d012      	beq.n	800ac06 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800abe0:	e05b      	b.n	800ac9a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abe2:	4b92      	ldr	r3, [pc, #584]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abee:	d107      	bne.n	800ac00 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abf0:	f107 0318 	add.w	r3, r7, #24
 800abf4:	4618      	mov	r0, r3
 800abf6:	f000 f991 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800abfa:	69bb      	ldr	r3, [r7, #24]
 800abfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abfe:	e16e      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac00:	2300      	movs	r3, #0
 800ac02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac04:	e16b      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ac06:	4b89      	ldr	r3, [pc, #548]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ac0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac12:	d107      	bne.n	800ac24 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac14:	f107 030c 	add.w	r3, r7, #12
 800ac18:	4618      	mov	r0, r3
 800ac1a:	f000 fad3 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac22:	e15c      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ac24:	2300      	movs	r3, #0
 800ac26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac28:	e159      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac2a:	4b80      	ldr	r3, [pc, #512]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac2e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac32:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac34:	4b7d      	ldr	r3, [pc, #500]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f003 0304 	and.w	r3, r3, #4
 800ac3c:	2b04      	cmp	r3, #4
 800ac3e:	d10c      	bne.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800ac40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d109      	bne.n	800ac5a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac46:	4b79      	ldr	r3, [pc, #484]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	08db      	lsrs	r3, r3, #3
 800ac4c:	f003 0303 	and.w	r3, r3, #3
 800ac50:	4a77      	ldr	r2, [pc, #476]	@ (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ac52:	fa22 f303 	lsr.w	r3, r2, r3
 800ac56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac58:	e01e      	b.n	800ac98 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac5a:	4b74      	ldr	r3, [pc, #464]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac66:	d106      	bne.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800ac68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac6e:	d102      	bne.n	800ac76 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac70:	4b70      	ldr	r3, [pc, #448]	@ (800ae34 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ac72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac74:	e010      	b.n	800ac98 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac76:	4b6d      	ldr	r3, [pc, #436]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac82:	d106      	bne.n	800ac92 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800ac84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac8a:	d102      	bne.n	800ac92 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac8c:	4b6a      	ldr	r3, [pc, #424]	@ (800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ac8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac90:	e002      	b.n	800ac98 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac92:	2300      	movs	r3, #0
 800ac94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac96:	e122      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ac98:	e121      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac9e:	e11e      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800aca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aca4:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800aca8:	430b      	orrs	r3, r1
 800acaa:	d133      	bne.n	800ad14 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800acac:	4b5f      	ldr	r3, [pc, #380]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800acb4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800acb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d004      	beq.n	800acc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800acbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acc2:	d012      	beq.n	800acea <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800acc4:	e023      	b.n	800ad0e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800acc6:	4b59      	ldr	r3, [pc, #356]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acd2:	d107      	bne.n	800ace4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800acd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800acd8:	4618      	mov	r0, r3
 800acda:	f000 fbc7 	bl	800b46c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800acde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ace2:	e0fc      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ace4:	2300      	movs	r3, #0
 800ace6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ace8:	e0f9      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800acea:	4b50      	ldr	r3, [pc, #320]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800acf2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800acf6:	d107      	bne.n	800ad08 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800acf8:	f107 0318 	add.w	r3, r7, #24
 800acfc:	4618      	mov	r0, r3
 800acfe:	f000 f90d 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ad02:	6a3b      	ldr	r3, [r7, #32]
 800ad04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad06:	e0ea      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad0c:	e0e7      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ad0e:	2300      	movs	r3, #0
 800ad10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad12:	e0e4      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800ad14:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad18:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800ad1c:	430b      	orrs	r3, r1
 800ad1e:	f040 808d 	bne.w	800ae3c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800ad22:	4b42      	ldr	r3, [pc, #264]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad26:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800ad2a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ad2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad32:	d06b      	beq.n	800ae0c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800ad34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad3a:	d874      	bhi.n	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ad3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad42:	d056      	beq.n	800adf2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800ad44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad4a:	d86c      	bhi.n	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ad4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ad52:	d03b      	beq.n	800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800ad54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad56:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ad5a:	d864      	bhi.n	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ad5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad62:	d021      	beq.n	800ada8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800ad64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad6a:	d85c      	bhi.n	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800ad6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d004      	beq.n	800ad7c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800ad72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad78:	d004      	beq.n	800ad84 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800ad7a:	e054      	b.n	800ae26 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800ad7c:	f000 f8b8 	bl	800aef0 <HAL_RCCEx_GetD3PCLK1Freq>
 800ad80:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad82:	e0ac      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad84:	4b29      	ldr	r3, [pc, #164]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad90:	d107      	bne.n	800ada2 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad92:	f107 0318 	add.w	r3, r7, #24
 800ad96:	4618      	mov	r0, r3
 800ad98:	f000 f8c0 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ad9c:	69fb      	ldr	r3, [r7, #28]
 800ad9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ada0:	e09d      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ada2:	2300      	movs	r3, #0
 800ada4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ada6:	e09a      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ada8:	4b20      	ldr	r3, [pc, #128]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800adb0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adb4:	d107      	bne.n	800adc6 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800adb6:	f107 030c 	add.w	r3, r7, #12
 800adba:	4618      	mov	r0, r3
 800adbc:	f000 fa02 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adc4:	e08b      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adc6:	2300      	movs	r3, #0
 800adc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adca:	e088      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800adcc:	4b17      	ldr	r3, [pc, #92]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f003 0304 	and.w	r3, r3, #4
 800add4:	2b04      	cmp	r3, #4
 800add6:	d109      	bne.n	800adec <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800add8:	4b14      	ldr	r3, [pc, #80]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	08db      	lsrs	r3, r3, #3
 800adde:	f003 0303 	and.w	r3, r3, #3
 800ade2:	4a13      	ldr	r2, [pc, #76]	@ (800ae30 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ade4:	fa22 f303 	lsr.w	r3, r2, r3
 800ade8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800adea:	e078      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800adec:	2300      	movs	r3, #0
 800adee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adf0:	e075      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800adf2:	4b0e      	ldr	r3, [pc, #56]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adfe:	d102      	bne.n	800ae06 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ae00:	4b0c      	ldr	r3, [pc, #48]	@ (800ae34 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ae02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae04:	e06b      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae06:	2300      	movs	r3, #0
 800ae08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae0a:	e068      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ae0c:	4b07      	ldr	r3, [pc, #28]	@ (800ae2c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae14:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae18:	d102      	bne.n	800ae20 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ae1a:	4b07      	ldr	r3, [pc, #28]	@ (800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ae1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae1e:	e05e      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae20:	2300      	movs	r3, #0
 800ae22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae24:	e05b      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ae26:	2300      	movs	r3, #0
 800ae28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae2a:	e058      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ae2c:	58024400 	.word	0x58024400
 800ae30:	03d09000 	.word	0x03d09000
 800ae34:	003d0900 	.word	0x003d0900
 800ae38:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ae3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae40:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ae44:	430b      	orrs	r3, r1
 800ae46:	d148      	bne.n	800aeda <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ae48:	4b27      	ldr	r3, [pc, #156]	@ (800aee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ae4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae4c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ae50:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ae52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae58:	d02a      	beq.n	800aeb0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800ae5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae60:	d838      	bhi.n	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800ae62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	d004      	beq.n	800ae72 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ae68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae6e:	d00d      	beq.n	800ae8c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800ae70:	e030      	b.n	800aed4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ae72:	4b1d      	ldr	r3, [pc, #116]	@ (800aee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae7e:	d102      	bne.n	800ae86 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800ae80:	4b1a      	ldr	r3, [pc, #104]	@ (800aeec <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800ae82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae84:	e02b      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ae86:	2300      	movs	r3, #0
 800ae88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae8a:	e028      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ae8c:	4b16      	ldr	r3, [pc, #88]	@ (800aee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ae98:	d107      	bne.n	800aeaa <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ae9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f000 fae4 	bl	800b46c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aea8:	e019      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeae:	e016      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aeb0:	4b0d      	ldr	r3, [pc, #52]	@ (800aee8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aeb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aebc:	d107      	bne.n	800aece <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aebe:	f107 0318 	add.w	r3, r7, #24
 800aec2:	4618      	mov	r0, r3
 800aec4:	f000 f82a 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aec8:	69fb      	ldr	r3, [r7, #28]
 800aeca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aecc:	e007      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800aece:	2300      	movs	r3, #0
 800aed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aed2:	e004      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800aed4:	2300      	movs	r3, #0
 800aed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aed8:	e001      	b.n	800aede <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800aeda:	2300      	movs	r3, #0
 800aedc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800aede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3740      	adds	r7, #64	@ 0x40
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}
 800aee8:	58024400 	.word	0x58024400
 800aeec:	017d7840 	.word	0x017d7840

0800aef0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800aef4:	f7fe f816 	bl	8008f24 <HAL_RCC_GetHCLKFreq>
 800aef8:	4602      	mov	r2, r0
 800aefa:	4b06      	ldr	r3, [pc, #24]	@ (800af14 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800aefc:	6a1b      	ldr	r3, [r3, #32]
 800aefe:	091b      	lsrs	r3, r3, #4
 800af00:	f003 0307 	and.w	r3, r3, #7
 800af04:	4904      	ldr	r1, [pc, #16]	@ (800af18 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800af06:	5ccb      	ldrb	r3, [r1, r3]
 800af08:	f003 031f 	and.w	r3, r3, #31
 800af0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800af10:	4618      	mov	r0, r3
 800af12:	bd80      	pop	{r7, pc}
 800af14:	58024400 	.word	0x58024400
 800af18:	08014b58 	.word	0x08014b58

0800af1c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b089      	sub	sp, #36	@ 0x24
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800af24:	4ba1      	ldr	r3, [pc, #644]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af28:	f003 0303 	and.w	r3, r3, #3
 800af2c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800af2e:	4b9f      	ldr	r3, [pc, #636]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af32:	0b1b      	lsrs	r3, r3, #12
 800af34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800af38:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800af3a:	4b9c      	ldr	r3, [pc, #624]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af3e:	091b      	lsrs	r3, r3, #4
 800af40:	f003 0301 	and.w	r3, r3, #1
 800af44:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800af46:	4b99      	ldr	r3, [pc, #612]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af4a:	08db      	lsrs	r3, r3, #3
 800af4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af50:	693a      	ldr	r2, [r7, #16]
 800af52:	fb02 f303 	mul.w	r3, r2, r3
 800af56:	ee07 3a90 	vmov	s15, r3
 800af5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800af5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800af62:	697b      	ldr	r3, [r7, #20]
 800af64:	2b00      	cmp	r3, #0
 800af66:	f000 8111 	beq.w	800b18c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	2b02      	cmp	r3, #2
 800af6e:	f000 8083 	beq.w	800b078 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800af72:	69bb      	ldr	r3, [r7, #24]
 800af74:	2b02      	cmp	r3, #2
 800af76:	f200 80a1 	bhi.w	800b0bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d003      	beq.n	800af88 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800af80:	69bb      	ldr	r3, [r7, #24]
 800af82:	2b01      	cmp	r3, #1
 800af84:	d056      	beq.n	800b034 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800af86:	e099      	b.n	800b0bc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af88:	4b88      	ldr	r3, [pc, #544]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f003 0320 	and.w	r3, r3, #32
 800af90:	2b00      	cmp	r3, #0
 800af92:	d02d      	beq.n	800aff0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800af94:	4b85      	ldr	r3, [pc, #532]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	08db      	lsrs	r3, r3, #3
 800af9a:	f003 0303 	and.w	r3, r3, #3
 800af9e:	4a84      	ldr	r2, [pc, #528]	@ (800b1b0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800afa0:	fa22 f303 	lsr.w	r3, r2, r3
 800afa4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	ee07 3a90 	vmov	s15, r3
 800afac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afb0:	697b      	ldr	r3, [r7, #20]
 800afb2:	ee07 3a90 	vmov	s15, r3
 800afb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800afba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800afbe:	4b7b      	ldr	r3, [pc, #492]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800afc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afc6:	ee07 3a90 	vmov	s15, r3
 800afca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800afce:	ed97 6a03 	vldr	s12, [r7, #12]
 800afd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b1b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800afd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800afda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800afde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800afe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800afe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800afea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800afee:	e087      	b.n	800b100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	ee07 3a90 	vmov	s15, r3
 800aff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800affa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b1b8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800affe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b002:	4b6a      	ldr	r3, [pc, #424]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b00a:	ee07 3a90 	vmov	s15, r3
 800b00e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b012:	ed97 6a03 	vldr	s12, [r7, #12]
 800b016:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b1b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b01a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b01e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b022:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b026:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b02a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b02e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b032:	e065      	b.n	800b100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	ee07 3a90 	vmov	s15, r3
 800b03a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b03e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b1bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b046:	4b59      	ldr	r3, [pc, #356]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b04a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b04e:	ee07 3a90 	vmov	s15, r3
 800b052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b056:	ed97 6a03 	vldr	s12, [r7, #12]
 800b05a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b1b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b05e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b066:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b06a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b06e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b072:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b076:	e043      	b.n	800b100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	ee07 3a90 	vmov	s15, r3
 800b07e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b082:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b1c0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b08a:	4b48      	ldr	r3, [pc, #288]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b08c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b08e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b092:	ee07 3a90 	vmov	s15, r3
 800b096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b09a:	ed97 6a03 	vldr	s12, [r7, #12]
 800b09e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b1b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0ba:	e021      	b.n	800b100 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	ee07 3a90 	vmov	s15, r3
 800b0c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b0c6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b1bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b0ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b0ce:	4b37      	ldr	r3, [pc, #220]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b0d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0d6:	ee07 3a90 	vmov	s15, r3
 800b0da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b0de:	ed97 6a03 	vldr	s12, [r7, #12]
 800b0e2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b1b4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b0e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b0ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b0ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b0f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b0f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b0fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b0fe:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b100:	4b2a      	ldr	r3, [pc, #168]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b104:	0a5b      	lsrs	r3, r3, #9
 800b106:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b10a:	ee07 3a90 	vmov	s15, r3
 800b10e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b112:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b116:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b11a:	edd7 6a07 	vldr	s13, [r7, #28]
 800b11e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b126:	ee17 2a90 	vmov	r2, s15
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b12e:	4b1f      	ldr	r3, [pc, #124]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b130:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b132:	0c1b      	lsrs	r3, r3, #16
 800b134:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b138:	ee07 3a90 	vmov	s15, r3
 800b13c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b140:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b144:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b148:	edd7 6a07 	vldr	s13, [r7, #28]
 800b14c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b154:	ee17 2a90 	vmov	r2, s15
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b15c:	4b13      	ldr	r3, [pc, #76]	@ (800b1ac <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b15e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b160:	0e1b      	lsrs	r3, r3, #24
 800b162:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b166:	ee07 3a90 	vmov	s15, r3
 800b16a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b16e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b172:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b176:	edd7 6a07 	vldr	s13, [r7, #28]
 800b17a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b17e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b182:	ee17 2a90 	vmov	r2, s15
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b18a:	e008      	b.n	800b19e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	2200      	movs	r2, #0
 800b190:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2200      	movs	r2, #0
 800b19c:	609a      	str	r2, [r3, #8]
}
 800b19e:	bf00      	nop
 800b1a0:	3724      	adds	r7, #36	@ 0x24
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr
 800b1aa:	bf00      	nop
 800b1ac:	58024400 	.word	0x58024400
 800b1b0:	03d09000 	.word	0x03d09000
 800b1b4:	46000000 	.word	0x46000000
 800b1b8:	4c742400 	.word	0x4c742400
 800b1bc:	4a742400 	.word	0x4a742400
 800b1c0:	4bbebc20 	.word	0x4bbebc20

0800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b1c4:	b480      	push	{r7}
 800b1c6:	b089      	sub	sp, #36	@ 0x24
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b1cc:	4ba1      	ldr	r3, [pc, #644]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d0:	f003 0303 	and.w	r3, r3, #3
 800b1d4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b1d6:	4b9f      	ldr	r3, [pc, #636]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1da:	0d1b      	lsrs	r3, r3, #20
 800b1dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b1e0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b1e2:	4b9c      	ldr	r3, [pc, #624]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1e6:	0a1b      	lsrs	r3, r3, #8
 800b1e8:	f003 0301 	and.w	r3, r3, #1
 800b1ec:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b1ee:	4b99      	ldr	r3, [pc, #612]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b1f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b1f2:	08db      	lsrs	r3, r3, #3
 800b1f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b1f8:	693a      	ldr	r2, [r7, #16]
 800b1fa:	fb02 f303 	mul.w	r3, r2, r3
 800b1fe:	ee07 3a90 	vmov	s15, r3
 800b202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b206:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b20a:	697b      	ldr	r3, [r7, #20]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	f000 8111 	beq.w	800b434 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b212:	69bb      	ldr	r3, [r7, #24]
 800b214:	2b02      	cmp	r3, #2
 800b216:	f000 8083 	beq.w	800b320 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b21a:	69bb      	ldr	r3, [r7, #24]
 800b21c:	2b02      	cmp	r3, #2
 800b21e:	f200 80a1 	bhi.w	800b364 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b222:	69bb      	ldr	r3, [r7, #24]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d003      	beq.n	800b230 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b228:	69bb      	ldr	r3, [r7, #24]
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d056      	beq.n	800b2dc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b22e:	e099      	b.n	800b364 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b230:	4b88      	ldr	r3, [pc, #544]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f003 0320 	and.w	r3, r3, #32
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d02d      	beq.n	800b298 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b23c:	4b85      	ldr	r3, [pc, #532]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	08db      	lsrs	r3, r3, #3
 800b242:	f003 0303 	and.w	r3, r3, #3
 800b246:	4a84      	ldr	r2, [pc, #528]	@ (800b458 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b248:	fa22 f303 	lsr.w	r3, r2, r3
 800b24c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	ee07 3a90 	vmov	s15, r3
 800b254:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	ee07 3a90 	vmov	s15, r3
 800b25e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b262:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b266:	4b7b      	ldr	r3, [pc, #492]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b26a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b26e:	ee07 3a90 	vmov	s15, r3
 800b272:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b276:	ed97 6a03 	vldr	s12, [r7, #12]
 800b27a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b45c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b27e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b282:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b286:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b28a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b28e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b292:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b296:	e087      	b.n	800b3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	ee07 3a90 	vmov	s15, r3
 800b29e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b460 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b2a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2aa:	4b6a      	ldr	r3, [pc, #424]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2b2:	ee07 3a90 	vmov	s15, r3
 800b2b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800b2be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b45c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b2c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b2ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b2da:	e065      	b.n	800b3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	ee07 3a90 	vmov	s15, r3
 800b2e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b464 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b2ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2ee:	4b59      	ldr	r3, [pc, #356]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b2f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2f6:	ee07 3a90 	vmov	s15, r3
 800b2fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800b302:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b45c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b30a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b30e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b31a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b31e:	e043      	b.n	800b3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	ee07 3a90 	vmov	s15, r3
 800b326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b32a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b468 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b32e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b332:	4b48      	ldr	r3, [pc, #288]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b336:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b33a:	ee07 3a90 	vmov	s15, r3
 800b33e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b342:	ed97 6a03 	vldr	s12, [r7, #12]
 800b346:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b45c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b34a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b34e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b352:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b35a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b35e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b362:	e021      	b.n	800b3a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b364:	697b      	ldr	r3, [r7, #20]
 800b366:	ee07 3a90 	vmov	s15, r3
 800b36a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b36e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b464 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b372:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b376:	4b37      	ldr	r3, [pc, #220]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b37a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b37e:	ee07 3a90 	vmov	s15, r3
 800b382:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b386:	ed97 6a03 	vldr	s12, [r7, #12]
 800b38a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b45c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b38e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b392:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b396:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b39a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b39e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3a6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b3a8:	4b2a      	ldr	r3, [pc, #168]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3ac:	0a5b      	lsrs	r3, r3, #9
 800b3ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3b2:	ee07 3a90 	vmov	s15, r3
 800b3b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3be:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3c2:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3ce:	ee17 2a90 	vmov	r2, s15
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b3d6:	4b1f      	ldr	r3, [pc, #124]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b3d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3da:	0c1b      	lsrs	r3, r3, #16
 800b3dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b3e0:	ee07 3a90 	vmov	s15, r3
 800b3e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b3f0:	edd7 6a07 	vldr	s13, [r7, #28]
 800b3f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b3fc:	ee17 2a90 	vmov	r2, s15
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b404:	4b13      	ldr	r3, [pc, #76]	@ (800b454 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b408:	0e1b      	lsrs	r3, r3, #24
 800b40a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b40e:	ee07 3a90 	vmov	s15, r3
 800b412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b416:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b41a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b41e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b42a:	ee17 2a90 	vmov	r2, s15
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b432:	e008      	b.n	800b446 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2200      	movs	r2, #0
 800b438:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2200      	movs	r2, #0
 800b43e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	609a      	str	r2, [r3, #8]
}
 800b446:	bf00      	nop
 800b448:	3724      	adds	r7, #36	@ 0x24
 800b44a:	46bd      	mov	sp, r7
 800b44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b450:	4770      	bx	lr
 800b452:	bf00      	nop
 800b454:	58024400 	.word	0x58024400
 800b458:	03d09000 	.word	0x03d09000
 800b45c:	46000000 	.word	0x46000000
 800b460:	4c742400 	.word	0x4c742400
 800b464:	4a742400 	.word	0x4a742400
 800b468:	4bbebc20 	.word	0x4bbebc20

0800b46c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b46c:	b480      	push	{r7}
 800b46e:	b089      	sub	sp, #36	@ 0x24
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b474:	4ba0      	ldr	r3, [pc, #640]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b478:	f003 0303 	and.w	r3, r3, #3
 800b47c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b47e:	4b9e      	ldr	r3, [pc, #632]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b482:	091b      	lsrs	r3, r3, #4
 800b484:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b488:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b48a:	4b9b      	ldr	r3, [pc, #620]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b48c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b48e:	f003 0301 	and.w	r3, r3, #1
 800b492:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b494:	4b98      	ldr	r3, [pc, #608]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b498:	08db      	lsrs	r3, r3, #3
 800b49a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b49e:	693a      	ldr	r2, [r7, #16]
 800b4a0:	fb02 f303 	mul.w	r3, r2, r3
 800b4a4:	ee07 3a90 	vmov	s15, r3
 800b4a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4ac:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b4b0:	697b      	ldr	r3, [r7, #20]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	f000 8111 	beq.w	800b6da <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b4b8:	69bb      	ldr	r3, [r7, #24]
 800b4ba:	2b02      	cmp	r3, #2
 800b4bc:	f000 8083 	beq.w	800b5c6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b4c0:	69bb      	ldr	r3, [r7, #24]
 800b4c2:	2b02      	cmp	r3, #2
 800b4c4:	f200 80a1 	bhi.w	800b60a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b4c8:	69bb      	ldr	r3, [r7, #24]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d003      	beq.n	800b4d6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b4ce:	69bb      	ldr	r3, [r7, #24]
 800b4d0:	2b01      	cmp	r3, #1
 800b4d2:	d056      	beq.n	800b582 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b4d4:	e099      	b.n	800b60a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b4d6:	4b88      	ldr	r3, [pc, #544]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f003 0320 	and.w	r3, r3, #32
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d02d      	beq.n	800b53e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b4e2:	4b85      	ldr	r3, [pc, #532]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	08db      	lsrs	r3, r3, #3
 800b4e8:	f003 0303 	and.w	r3, r3, #3
 800b4ec:	4a83      	ldr	r2, [pc, #524]	@ (800b6fc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b4ee:	fa22 f303 	lsr.w	r3, r2, r3
 800b4f2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	ee07 3a90 	vmov	s15, r3
 800b4fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4fe:	697b      	ldr	r3, [r7, #20]
 800b500:	ee07 3a90 	vmov	s15, r3
 800b504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b508:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b50c:	4b7a      	ldr	r3, [pc, #488]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b50e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b514:	ee07 3a90 	vmov	s15, r3
 800b518:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b51c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b520:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800b700 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b524:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b528:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b52c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b530:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b534:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b538:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b53c:	e087      	b.n	800b64e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	ee07 3a90 	vmov	s15, r3
 800b544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b548:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800b704 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b54c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b550:	4b69      	ldr	r3, [pc, #420]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b558:	ee07 3a90 	vmov	s15, r3
 800b55c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b560:	ed97 6a03 	vldr	s12, [r7, #12]
 800b564:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800b700 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b568:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b56c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b570:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b574:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b57c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b580:	e065      	b.n	800b64e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	ee07 3a90 	vmov	s15, r3
 800b588:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b58c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800b708 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b590:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b594:	4b58      	ldr	r3, [pc, #352]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b59c:	ee07 3a90 	vmov	s15, r3
 800b5a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5a4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5a8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800b700 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b5ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5c0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5c4:	e043      	b.n	800b64e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	ee07 3a90 	vmov	s15, r3
 800b5cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5d0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800b70c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b5d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5d8:	4b47      	ldr	r3, [pc, #284]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b5da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5e0:	ee07 3a90 	vmov	s15, r3
 800b5e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5e8:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5ec:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800b700 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b5f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b600:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b604:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b608:	e021      	b.n	800b64e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	ee07 3a90 	vmov	s15, r3
 800b610:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b614:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800b704 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b618:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b61c:	4b36      	ldr	r3, [pc, #216]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b61e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b624:	ee07 3a90 	vmov	s15, r3
 800b628:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b62c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b630:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b700 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b634:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b638:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b63c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b640:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b644:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b648:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b64c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b64e:	4b2a      	ldr	r3, [pc, #168]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b652:	0a5b      	lsrs	r3, r3, #9
 800b654:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b658:	ee07 3a90 	vmov	s15, r3
 800b65c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b660:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b664:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b668:	edd7 6a07 	vldr	s13, [r7, #28]
 800b66c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b670:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b674:	ee17 2a90 	vmov	r2, s15
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b67c:	4b1e      	ldr	r3, [pc, #120]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b67e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b680:	0c1b      	lsrs	r3, r3, #16
 800b682:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b686:	ee07 3a90 	vmov	s15, r3
 800b68a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b68e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b692:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b696:	edd7 6a07 	vldr	s13, [r7, #28]
 800b69a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b69e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6a2:	ee17 2a90 	vmov	r2, s15
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800b6aa:	4b13      	ldr	r3, [pc, #76]	@ (800b6f8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b6ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6ae:	0e1b      	lsrs	r3, r3, #24
 800b6b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6b4:	ee07 3a90 	vmov	s15, r3
 800b6b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b6c4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b6c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b6d0:	ee17 2a90 	vmov	r2, s15
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800b6d8:	e008      	b.n	800b6ec <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	609a      	str	r2, [r3, #8]
}
 800b6ec:	bf00      	nop
 800b6ee:	3724      	adds	r7, #36	@ 0x24
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f6:	4770      	bx	lr
 800b6f8:	58024400 	.word	0x58024400
 800b6fc:	03d09000 	.word	0x03d09000
 800b700:	46000000 	.word	0x46000000
 800b704:	4c742400 	.word	0x4c742400
 800b708:	4a742400 	.word	0x4a742400
 800b70c:	4bbebc20 	.word	0x4bbebc20

0800b710 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b084      	sub	sp, #16
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
 800b718:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b71a:	2300      	movs	r3, #0
 800b71c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b71e:	4b53      	ldr	r3, [pc, #332]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b722:	f003 0303 	and.w	r3, r3, #3
 800b726:	2b03      	cmp	r3, #3
 800b728:	d101      	bne.n	800b72e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800b72a:	2301      	movs	r3, #1
 800b72c:	e099      	b.n	800b862 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b72e:	4b4f      	ldr	r3, [pc, #316]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	4a4e      	ldr	r2, [pc, #312]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b734:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b738:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b73a:	f7f7 f961 	bl	8002a00 <HAL_GetTick>
 800b73e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b740:	e008      	b.n	800b754 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b742:	f7f7 f95d 	bl	8002a00 <HAL_GetTick>
 800b746:	4602      	mov	r2, r0
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	1ad3      	subs	r3, r2, r3
 800b74c:	2b02      	cmp	r3, #2
 800b74e:	d901      	bls.n	800b754 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b750:	2303      	movs	r3, #3
 800b752:	e086      	b.n	800b862 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b754:	4b45      	ldr	r3, [pc, #276]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d1f0      	bne.n	800b742 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b760:	4b42      	ldr	r3, [pc, #264]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b764:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	031b      	lsls	r3, r3, #12
 800b76e:	493f      	ldr	r1, [pc, #252]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b770:	4313      	orrs	r3, r2
 800b772:	628b      	str	r3, [r1, #40]	@ 0x28
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	685b      	ldr	r3, [r3, #4]
 800b778:	3b01      	subs	r3, #1
 800b77a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	3b01      	subs	r3, #1
 800b784:	025b      	lsls	r3, r3, #9
 800b786:	b29b      	uxth	r3, r3
 800b788:	431a      	orrs	r2, r3
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	68db      	ldr	r3, [r3, #12]
 800b78e:	3b01      	subs	r3, #1
 800b790:	041b      	lsls	r3, r3, #16
 800b792:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b796:	431a      	orrs	r2, r3
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	691b      	ldr	r3, [r3, #16]
 800b79c:	3b01      	subs	r3, #1
 800b79e:	061b      	lsls	r3, r3, #24
 800b7a0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b7a4:	4931      	ldr	r1, [pc, #196]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7a6:	4313      	orrs	r3, r2
 800b7a8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b7aa:	4b30      	ldr	r3, [pc, #192]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	695b      	ldr	r3, [r3, #20]
 800b7b6:	492d      	ldr	r1, [pc, #180]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b7bc:	4b2b      	ldr	r3, [pc, #172]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7c0:	f023 0220 	bic.w	r2, r3, #32
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	699b      	ldr	r3, [r3, #24]
 800b7c8:	4928      	ldr	r1, [pc, #160]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b7ce:	4b27      	ldr	r3, [pc, #156]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d2:	4a26      	ldr	r2, [pc, #152]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7d4:	f023 0310 	bic.w	r3, r3, #16
 800b7d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b7da:	4b24      	ldr	r3, [pc, #144]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b7de:	4b24      	ldr	r3, [pc, #144]	@ (800b870 <RCCEx_PLL2_Config+0x160>)
 800b7e0:	4013      	ands	r3, r2
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	69d2      	ldr	r2, [r2, #28]
 800b7e6:	00d2      	lsls	r2, r2, #3
 800b7e8:	4920      	ldr	r1, [pc, #128]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b7ee:	4b1f      	ldr	r3, [pc, #124]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7f2:	4a1e      	ldr	r2, [pc, #120]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b7f4:	f043 0310 	orr.w	r3, r3, #16
 800b7f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d106      	bne.n	800b80e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b800:	4b1a      	ldr	r3, [pc, #104]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b804:	4a19      	ldr	r2, [pc, #100]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b806:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b80a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b80c:	e00f      	b.n	800b82e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b80e:	683b      	ldr	r3, [r7, #0]
 800b810:	2b01      	cmp	r3, #1
 800b812:	d106      	bne.n	800b822 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b814:	4b15      	ldr	r3, [pc, #84]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b818:	4a14      	ldr	r2, [pc, #80]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b81a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b81e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b820:	e005      	b.n	800b82e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b822:	4b12      	ldr	r3, [pc, #72]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b826:	4a11      	ldr	r2, [pc, #68]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b828:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800b82c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b82e:	4b0f      	ldr	r3, [pc, #60]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	4a0e      	ldr	r2, [pc, #56]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b834:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b838:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b83a:	f7f7 f8e1 	bl	8002a00 <HAL_GetTick>
 800b83e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b840:	e008      	b.n	800b854 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b842:	f7f7 f8dd 	bl	8002a00 <HAL_GetTick>
 800b846:	4602      	mov	r2, r0
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	1ad3      	subs	r3, r2, r3
 800b84c:	2b02      	cmp	r3, #2
 800b84e:	d901      	bls.n	800b854 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b850:	2303      	movs	r3, #3
 800b852:	e006      	b.n	800b862 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b854:	4b05      	ldr	r3, [pc, #20]	@ (800b86c <RCCEx_PLL2_Config+0x15c>)
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d0f0      	beq.n	800b842 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800b860:	7bfb      	ldrb	r3, [r7, #15]
}
 800b862:	4618      	mov	r0, r3
 800b864:	3710      	adds	r7, #16
 800b866:	46bd      	mov	sp, r7
 800b868:	bd80      	pop	{r7, pc}
 800b86a:	bf00      	nop
 800b86c:	58024400 	.word	0x58024400
 800b870:	ffff0007 	.word	0xffff0007

0800b874 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b084      	sub	sp, #16
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b87e:	2300      	movs	r3, #0
 800b880:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b882:	4b53      	ldr	r3, [pc, #332]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b886:	f003 0303 	and.w	r3, r3, #3
 800b88a:	2b03      	cmp	r3, #3
 800b88c:	d101      	bne.n	800b892 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800b88e:	2301      	movs	r3, #1
 800b890:	e099      	b.n	800b9c6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b892:	4b4f      	ldr	r3, [pc, #316]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	4a4e      	ldr	r2, [pc, #312]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b898:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b89c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b89e:	f7f7 f8af 	bl	8002a00 <HAL_GetTick>
 800b8a2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b8a4:	e008      	b.n	800b8b8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b8a6:	f7f7 f8ab 	bl	8002a00 <HAL_GetTick>
 800b8aa:	4602      	mov	r2, r0
 800b8ac:	68bb      	ldr	r3, [r7, #8]
 800b8ae:	1ad3      	subs	r3, r2, r3
 800b8b0:	2b02      	cmp	r3, #2
 800b8b2:	d901      	bls.n	800b8b8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800b8b4:	2303      	movs	r3, #3
 800b8b6:	e086      	b.n	800b9c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b8b8:	4b45      	ldr	r3, [pc, #276]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d1f0      	bne.n	800b8a6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b8c4:	4b42      	ldr	r3, [pc, #264]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b8c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b8c8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	051b      	lsls	r3, r3, #20
 800b8d2:	493f      	ldr	r1, [pc, #252]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	628b      	str	r3, [r1, #40]	@ 0x28
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	685b      	ldr	r3, [r3, #4]
 800b8dc:	3b01      	subs	r3, #1
 800b8de:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	689b      	ldr	r3, [r3, #8]
 800b8e6:	3b01      	subs	r3, #1
 800b8e8:	025b      	lsls	r3, r3, #9
 800b8ea:	b29b      	uxth	r3, r3
 800b8ec:	431a      	orrs	r2, r3
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	68db      	ldr	r3, [r3, #12]
 800b8f2:	3b01      	subs	r3, #1
 800b8f4:	041b      	lsls	r3, r3, #16
 800b8f6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800b8fa:	431a      	orrs	r2, r3
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	691b      	ldr	r3, [r3, #16]
 800b900:	3b01      	subs	r3, #1
 800b902:	061b      	lsls	r3, r3, #24
 800b904:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800b908:	4931      	ldr	r1, [pc, #196]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b90a:	4313      	orrs	r3, r2
 800b90c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b90e:	4b30      	ldr	r3, [pc, #192]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b912:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	695b      	ldr	r3, [r3, #20]
 800b91a:	492d      	ldr	r1, [pc, #180]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b91c:	4313      	orrs	r3, r2
 800b91e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b920:	4b2b      	ldr	r3, [pc, #172]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b924:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	699b      	ldr	r3, [r3, #24]
 800b92c:	4928      	ldr	r1, [pc, #160]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b92e:	4313      	orrs	r3, r2
 800b930:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b932:	4b27      	ldr	r3, [pc, #156]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b936:	4a26      	ldr	r2, [pc, #152]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b938:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b93c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b93e:	4b24      	ldr	r3, [pc, #144]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b940:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b942:	4b24      	ldr	r3, [pc, #144]	@ (800b9d4 <RCCEx_PLL3_Config+0x160>)
 800b944:	4013      	ands	r3, r2
 800b946:	687a      	ldr	r2, [r7, #4]
 800b948:	69d2      	ldr	r2, [r2, #28]
 800b94a:	00d2      	lsls	r2, r2, #3
 800b94c:	4920      	ldr	r1, [pc, #128]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b94e:	4313      	orrs	r3, r2
 800b950:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b952:	4b1f      	ldr	r3, [pc, #124]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b956:	4a1e      	ldr	r2, [pc, #120]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b95c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d106      	bne.n	800b972 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b964:	4b1a      	ldr	r3, [pc, #104]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b968:	4a19      	ldr	r2, [pc, #100]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b96a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b96e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b970:	e00f      	b.n	800b992 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	2b01      	cmp	r3, #1
 800b976:	d106      	bne.n	800b986 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b978:	4b15      	ldr	r3, [pc, #84]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b97c:	4a14      	ldr	r2, [pc, #80]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b97e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b982:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800b984:	e005      	b.n	800b992 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b986:	4b12      	ldr	r3, [pc, #72]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b98a:	4a11      	ldr	r2, [pc, #68]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b98c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b990:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b992:	4b0f      	ldr	r3, [pc, #60]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	4a0e      	ldr	r2, [pc, #56]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b99c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b99e:	f7f7 f82f 	bl	8002a00 <HAL_GetTick>
 800b9a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b9a4:	e008      	b.n	800b9b8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b9a6:	f7f7 f82b 	bl	8002a00 <HAL_GetTick>
 800b9aa:	4602      	mov	r2, r0
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	1ad3      	subs	r3, r2, r3
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	d901      	bls.n	800b9b8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800b9b4:	2303      	movs	r3, #3
 800b9b6:	e006      	b.n	800b9c6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b9b8:	4b05      	ldr	r3, [pc, #20]	@ (800b9d0 <RCCEx_PLL3_Config+0x15c>)
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d0f0      	beq.n	800b9a6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800b9c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	3710      	adds	r7, #16
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bd80      	pop	{r7, pc}
 800b9ce:	bf00      	nop
 800b9d0:	58024400 	.word	0x58024400
 800b9d4:	ffff0007 	.word	0xffff0007

0800b9d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b9d8:	b580      	push	{r7, lr}
 800b9da:	b082      	sub	sp, #8
 800b9dc:	af00      	add	r7, sp, #0
 800b9de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d101      	bne.n	800b9ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b9e6:	2301      	movs	r3, #1
 800b9e8:	e049      	b.n	800ba7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d106      	bne.n	800ba04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f7f6 fce2 	bl	80023c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2202      	movs	r2, #2
 800ba08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	681a      	ldr	r2, [r3, #0]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	3304      	adds	r3, #4
 800ba14:	4619      	mov	r1, r3
 800ba16:	4610      	mov	r0, r2
 800ba18:	f000 fea4 	bl	800c764 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2201      	movs	r2, #1
 800ba28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2201      	movs	r2, #1
 800ba30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2201      	movs	r2, #1
 800ba38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2201      	movs	r2, #1
 800ba48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	2201      	movs	r2, #1
 800ba50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2201      	movs	r2, #1
 800ba58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2201      	movs	r2, #1
 800ba60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2201      	movs	r2, #1
 800ba68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	2201      	movs	r2, #1
 800ba70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	2201      	movs	r2, #1
 800ba78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ba7c:	2300      	movs	r3, #0
}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3708      	adds	r7, #8
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}
	...

0800ba88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ba88:	b480      	push	{r7}
 800ba8a:	b085      	sub	sp, #20
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ba96:	b2db      	uxtb	r3, r3
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d001      	beq.n	800baa0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	e054      	b.n	800bb4a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2202      	movs	r2, #2
 800baa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	68da      	ldr	r2, [r3, #12]
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	f042 0201 	orr.w	r2, r2, #1
 800bab6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	4a26      	ldr	r2, [pc, #152]	@ (800bb58 <HAL_TIM_Base_Start_IT+0xd0>)
 800babe:	4293      	cmp	r3, r2
 800bac0:	d022      	beq.n	800bb08 <HAL_TIM_Base_Start_IT+0x80>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800baca:	d01d      	beq.n	800bb08 <HAL_TIM_Base_Start_IT+0x80>
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	4a22      	ldr	r2, [pc, #136]	@ (800bb5c <HAL_TIM_Base_Start_IT+0xd4>)
 800bad2:	4293      	cmp	r3, r2
 800bad4:	d018      	beq.n	800bb08 <HAL_TIM_Base_Start_IT+0x80>
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a21      	ldr	r2, [pc, #132]	@ (800bb60 <HAL_TIM_Base_Start_IT+0xd8>)
 800badc:	4293      	cmp	r3, r2
 800bade:	d013      	beq.n	800bb08 <HAL_TIM_Base_Start_IT+0x80>
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4a1f      	ldr	r2, [pc, #124]	@ (800bb64 <HAL_TIM_Base_Start_IT+0xdc>)
 800bae6:	4293      	cmp	r3, r2
 800bae8:	d00e      	beq.n	800bb08 <HAL_TIM_Base_Start_IT+0x80>
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	4a1e      	ldr	r2, [pc, #120]	@ (800bb68 <HAL_TIM_Base_Start_IT+0xe0>)
 800baf0:	4293      	cmp	r3, r2
 800baf2:	d009      	beq.n	800bb08 <HAL_TIM_Base_Start_IT+0x80>
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4a1c      	ldr	r2, [pc, #112]	@ (800bb6c <HAL_TIM_Base_Start_IT+0xe4>)
 800bafa:	4293      	cmp	r3, r2
 800bafc:	d004      	beq.n	800bb08 <HAL_TIM_Base_Start_IT+0x80>
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	4a1b      	ldr	r2, [pc, #108]	@ (800bb70 <HAL_TIM_Base_Start_IT+0xe8>)
 800bb04:	4293      	cmp	r3, r2
 800bb06:	d115      	bne.n	800bb34 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	689a      	ldr	r2, [r3, #8]
 800bb0e:	4b19      	ldr	r3, [pc, #100]	@ (800bb74 <HAL_TIM_Base_Start_IT+0xec>)
 800bb10:	4013      	ands	r3, r2
 800bb12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	2b06      	cmp	r3, #6
 800bb18:	d015      	beq.n	800bb46 <HAL_TIM_Base_Start_IT+0xbe>
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb20:	d011      	beq.n	800bb46 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	681a      	ldr	r2, [r3, #0]
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f042 0201 	orr.w	r2, r2, #1
 800bb30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb32:	e008      	b.n	800bb46 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	681a      	ldr	r2, [r3, #0]
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	f042 0201 	orr.w	r2, r2, #1
 800bb42:	601a      	str	r2, [r3, #0]
 800bb44:	e000      	b.n	800bb48 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bb48:	2300      	movs	r3, #0
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3714      	adds	r7, #20
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr
 800bb56:	bf00      	nop
 800bb58:	40010000 	.word	0x40010000
 800bb5c:	40000400 	.word	0x40000400
 800bb60:	40000800 	.word	0x40000800
 800bb64:	40000c00 	.word	0x40000c00
 800bb68:	40010400 	.word	0x40010400
 800bb6c:	40001800 	.word	0x40001800
 800bb70:	40014000 	.word	0x40014000
 800bb74:	00010007 	.word	0x00010007

0800bb78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d101      	bne.n	800bb8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bb86:	2301      	movs	r3, #1
 800bb88:	e049      	b.n	800bc1e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bb90:	b2db      	uxtb	r3, r3
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d106      	bne.n	800bba4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f7f6 fae6 	bl	8002170 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2202      	movs	r2, #2
 800bba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681a      	ldr	r2, [r3, #0]
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	3304      	adds	r3, #4
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	4610      	mov	r0, r2
 800bbb8:	f000 fdd4 	bl	800c764 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	2201      	movs	r2, #1
 800bbd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	2201      	movs	r2, #1
 800bbd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2201      	movs	r2, #1
 800bbe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2201      	movs	r2, #1
 800bbe8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2201      	movs	r2, #1
 800bbf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2201      	movs	r2, #1
 800bbf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	2201      	movs	r2, #1
 800bc00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2201      	movs	r2, #1
 800bc08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2201      	movs	r2, #1
 800bc10:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2201      	movs	r2, #1
 800bc18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bc1c:	2300      	movs	r3, #0
}
 800bc1e:	4618      	mov	r0, r3
 800bc20:	3708      	adds	r7, #8
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
	...

0800bc28 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b084      	sub	sp, #16
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
 800bc30:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d109      	bne.n	800bc4c <HAL_TIM_PWM_Start+0x24>
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bc3e:	b2db      	uxtb	r3, r3
 800bc40:	2b01      	cmp	r3, #1
 800bc42:	bf14      	ite	ne
 800bc44:	2301      	movne	r3, #1
 800bc46:	2300      	moveq	r3, #0
 800bc48:	b2db      	uxtb	r3, r3
 800bc4a:	e03c      	b.n	800bcc6 <HAL_TIM_PWM_Start+0x9e>
 800bc4c:	683b      	ldr	r3, [r7, #0]
 800bc4e:	2b04      	cmp	r3, #4
 800bc50:	d109      	bne.n	800bc66 <HAL_TIM_PWM_Start+0x3e>
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bc58:	b2db      	uxtb	r3, r3
 800bc5a:	2b01      	cmp	r3, #1
 800bc5c:	bf14      	ite	ne
 800bc5e:	2301      	movne	r3, #1
 800bc60:	2300      	moveq	r3, #0
 800bc62:	b2db      	uxtb	r3, r3
 800bc64:	e02f      	b.n	800bcc6 <HAL_TIM_PWM_Start+0x9e>
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	2b08      	cmp	r3, #8
 800bc6a:	d109      	bne.n	800bc80 <HAL_TIM_PWM_Start+0x58>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bc72:	b2db      	uxtb	r3, r3
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	bf14      	ite	ne
 800bc78:	2301      	movne	r3, #1
 800bc7a:	2300      	moveq	r3, #0
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	e022      	b.n	800bcc6 <HAL_TIM_PWM_Start+0x9e>
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	2b0c      	cmp	r3, #12
 800bc84:	d109      	bne.n	800bc9a <HAL_TIM_PWM_Start+0x72>
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bc8c:	b2db      	uxtb	r3, r3
 800bc8e:	2b01      	cmp	r3, #1
 800bc90:	bf14      	ite	ne
 800bc92:	2301      	movne	r3, #1
 800bc94:	2300      	moveq	r3, #0
 800bc96:	b2db      	uxtb	r3, r3
 800bc98:	e015      	b.n	800bcc6 <HAL_TIM_PWM_Start+0x9e>
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	2b10      	cmp	r3, #16
 800bc9e:	d109      	bne.n	800bcb4 <HAL_TIM_PWM_Start+0x8c>
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800bca6:	b2db      	uxtb	r3, r3
 800bca8:	2b01      	cmp	r3, #1
 800bcaa:	bf14      	ite	ne
 800bcac:	2301      	movne	r3, #1
 800bcae:	2300      	moveq	r3, #0
 800bcb0:	b2db      	uxtb	r3, r3
 800bcb2:	e008      	b.n	800bcc6 <HAL_TIM_PWM_Start+0x9e>
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800bcba:	b2db      	uxtb	r3, r3
 800bcbc:	2b01      	cmp	r3, #1
 800bcbe:	bf14      	ite	ne
 800bcc0:	2301      	movne	r3, #1
 800bcc2:	2300      	moveq	r3, #0
 800bcc4:	b2db      	uxtb	r3, r3
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d001      	beq.n	800bcce <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800bcca:	2301      	movs	r3, #1
 800bccc:	e0a1      	b.n	800be12 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d104      	bne.n	800bcde <HAL_TIM_PWM_Start+0xb6>
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	2202      	movs	r2, #2
 800bcd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bcdc:	e023      	b.n	800bd26 <HAL_TIM_PWM_Start+0xfe>
 800bcde:	683b      	ldr	r3, [r7, #0]
 800bce0:	2b04      	cmp	r3, #4
 800bce2:	d104      	bne.n	800bcee <HAL_TIM_PWM_Start+0xc6>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2202      	movs	r2, #2
 800bce8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bcec:	e01b      	b.n	800bd26 <HAL_TIM_PWM_Start+0xfe>
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	2b08      	cmp	r3, #8
 800bcf2:	d104      	bne.n	800bcfe <HAL_TIM_PWM_Start+0xd6>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2202      	movs	r2, #2
 800bcf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bcfc:	e013      	b.n	800bd26 <HAL_TIM_PWM_Start+0xfe>
 800bcfe:	683b      	ldr	r3, [r7, #0]
 800bd00:	2b0c      	cmp	r3, #12
 800bd02:	d104      	bne.n	800bd0e <HAL_TIM_PWM_Start+0xe6>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2202      	movs	r2, #2
 800bd08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bd0c:	e00b      	b.n	800bd26 <HAL_TIM_PWM_Start+0xfe>
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	2b10      	cmp	r3, #16
 800bd12:	d104      	bne.n	800bd1e <HAL_TIM_PWM_Start+0xf6>
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2202      	movs	r2, #2
 800bd18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bd1c:	e003      	b.n	800bd26 <HAL_TIM_PWM_Start+0xfe>
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	2202      	movs	r2, #2
 800bd22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	6839      	ldr	r1, [r7, #0]
 800bd2e:	4618      	mov	r0, r3
 800bd30:	f001 f932 	bl	800cf98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	4a38      	ldr	r2, [pc, #224]	@ (800be1c <HAL_TIM_PWM_Start+0x1f4>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d013      	beq.n	800bd66 <HAL_TIM_PWM_Start+0x13e>
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	4a37      	ldr	r2, [pc, #220]	@ (800be20 <HAL_TIM_PWM_Start+0x1f8>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d00e      	beq.n	800bd66 <HAL_TIM_PWM_Start+0x13e>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a35      	ldr	r2, [pc, #212]	@ (800be24 <HAL_TIM_PWM_Start+0x1fc>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d009      	beq.n	800bd66 <HAL_TIM_PWM_Start+0x13e>
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	4a34      	ldr	r2, [pc, #208]	@ (800be28 <HAL_TIM_PWM_Start+0x200>)
 800bd58:	4293      	cmp	r3, r2
 800bd5a:	d004      	beq.n	800bd66 <HAL_TIM_PWM_Start+0x13e>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	4a32      	ldr	r2, [pc, #200]	@ (800be2c <HAL_TIM_PWM_Start+0x204>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d101      	bne.n	800bd6a <HAL_TIM_PWM_Start+0x142>
 800bd66:	2301      	movs	r3, #1
 800bd68:	e000      	b.n	800bd6c <HAL_TIM_PWM_Start+0x144>
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d007      	beq.n	800bd80 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bd7e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	4a25      	ldr	r2, [pc, #148]	@ (800be1c <HAL_TIM_PWM_Start+0x1f4>)
 800bd86:	4293      	cmp	r3, r2
 800bd88:	d022      	beq.n	800bdd0 <HAL_TIM_PWM_Start+0x1a8>
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd92:	d01d      	beq.n	800bdd0 <HAL_TIM_PWM_Start+0x1a8>
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	4a25      	ldr	r2, [pc, #148]	@ (800be30 <HAL_TIM_PWM_Start+0x208>)
 800bd9a:	4293      	cmp	r3, r2
 800bd9c:	d018      	beq.n	800bdd0 <HAL_TIM_PWM_Start+0x1a8>
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	4a24      	ldr	r2, [pc, #144]	@ (800be34 <HAL_TIM_PWM_Start+0x20c>)
 800bda4:	4293      	cmp	r3, r2
 800bda6:	d013      	beq.n	800bdd0 <HAL_TIM_PWM_Start+0x1a8>
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	4a22      	ldr	r2, [pc, #136]	@ (800be38 <HAL_TIM_PWM_Start+0x210>)
 800bdae:	4293      	cmp	r3, r2
 800bdb0:	d00e      	beq.n	800bdd0 <HAL_TIM_PWM_Start+0x1a8>
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	4a1a      	ldr	r2, [pc, #104]	@ (800be20 <HAL_TIM_PWM_Start+0x1f8>)
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d009      	beq.n	800bdd0 <HAL_TIM_PWM_Start+0x1a8>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4a1e      	ldr	r2, [pc, #120]	@ (800be3c <HAL_TIM_PWM_Start+0x214>)
 800bdc2:	4293      	cmp	r3, r2
 800bdc4:	d004      	beq.n	800bdd0 <HAL_TIM_PWM_Start+0x1a8>
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	4a16      	ldr	r2, [pc, #88]	@ (800be24 <HAL_TIM_PWM_Start+0x1fc>)
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	d115      	bne.n	800bdfc <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	689a      	ldr	r2, [r3, #8]
 800bdd6:	4b1a      	ldr	r3, [pc, #104]	@ (800be40 <HAL_TIM_PWM_Start+0x218>)
 800bdd8:	4013      	ands	r3, r2
 800bdda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	2b06      	cmp	r3, #6
 800bde0:	d015      	beq.n	800be0e <HAL_TIM_PWM_Start+0x1e6>
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bde8:	d011      	beq.n	800be0e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	681a      	ldr	r2, [r3, #0]
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f042 0201 	orr.w	r2, r2, #1
 800bdf8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdfa:	e008      	b.n	800be0e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	681a      	ldr	r2, [r3, #0]
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	f042 0201 	orr.w	r2, r2, #1
 800be0a:	601a      	str	r2, [r3, #0]
 800be0c:	e000      	b.n	800be10 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800be10:	2300      	movs	r3, #0
}
 800be12:	4618      	mov	r0, r3
 800be14:	3710      	adds	r7, #16
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}
 800be1a:	bf00      	nop
 800be1c:	40010000 	.word	0x40010000
 800be20:	40010400 	.word	0x40010400
 800be24:	40014000 	.word	0x40014000
 800be28:	40014400 	.word	0x40014400
 800be2c:	40014800 	.word	0x40014800
 800be30:	40000400 	.word	0x40000400
 800be34:	40000800 	.word	0x40000800
 800be38:	40000c00 	.word	0x40000c00
 800be3c:	40001800 	.word	0x40001800
 800be40:	00010007 	.word	0x00010007

0800be44 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800be44:	b580      	push	{r7, lr}
 800be46:	b086      	sub	sp, #24
 800be48:	af00      	add	r7, sp, #0
 800be4a:	6078      	str	r0, [r7, #4]
 800be4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d101      	bne.n	800be58 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800be54:	2301      	movs	r3, #1
 800be56:	e08f      	b.n	800bf78 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800be5e:	b2db      	uxtb	r3, r3
 800be60:	2b00      	cmp	r3, #0
 800be62:	d106      	bne.n	800be72 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2200      	movs	r2, #0
 800be68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800be6c:	6878      	ldr	r0, [r7, #4]
 800be6e:	f7f6 f883 	bl	8001f78 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	2202      	movs	r2, #2
 800be76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	6899      	ldr	r1, [r3, #8]
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681a      	ldr	r2, [r3, #0]
 800be84:	4b3e      	ldr	r3, [pc, #248]	@ (800bf80 <HAL_TIM_Encoder_Init+0x13c>)
 800be86:	400b      	ands	r3, r1
 800be88:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681a      	ldr	r2, [r3, #0]
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	3304      	adds	r3, #4
 800be92:	4619      	mov	r1, r3
 800be94:	4610      	mov	r0, r2
 800be96:	f000 fc65 	bl	800c764 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	689b      	ldr	r3, [r3, #8]
 800bea0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	699b      	ldr	r3, [r3, #24]
 800bea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	6a1b      	ldr	r3, [r3, #32]
 800beb0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800beb2:	683b      	ldr	r3, [r7, #0]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	697a      	ldr	r2, [r7, #20]
 800beb8:	4313      	orrs	r3, r2
 800beba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800bebc:	693a      	ldr	r2, [r7, #16]
 800bebe:	4b31      	ldr	r3, [pc, #196]	@ (800bf84 <HAL_TIM_Encoder_Init+0x140>)
 800bec0:	4013      	ands	r3, r2
 800bec2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	689a      	ldr	r2, [r3, #8]
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	699b      	ldr	r3, [r3, #24]
 800becc:	021b      	lsls	r3, r3, #8
 800bece:	4313      	orrs	r3, r2
 800bed0:	693a      	ldr	r2, [r7, #16]
 800bed2:	4313      	orrs	r3, r2
 800bed4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800bed6:	693a      	ldr	r2, [r7, #16]
 800bed8:	4b2b      	ldr	r3, [pc, #172]	@ (800bf88 <HAL_TIM_Encoder_Init+0x144>)
 800beda:	4013      	ands	r3, r2
 800bedc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800bede:	693a      	ldr	r2, [r7, #16]
 800bee0:	4b2a      	ldr	r3, [pc, #168]	@ (800bf8c <HAL_TIM_Encoder_Init+0x148>)
 800bee2:	4013      	ands	r3, r2
 800bee4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800bee6:	683b      	ldr	r3, [r7, #0]
 800bee8:	68da      	ldr	r2, [r3, #12]
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	69db      	ldr	r3, [r3, #28]
 800beee:	021b      	lsls	r3, r3, #8
 800bef0:	4313      	orrs	r3, r2
 800bef2:	693a      	ldr	r2, [r7, #16]
 800bef4:	4313      	orrs	r3, r2
 800bef6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	691b      	ldr	r3, [r3, #16]
 800befc:	011a      	lsls	r2, r3, #4
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	6a1b      	ldr	r3, [r3, #32]
 800bf02:	031b      	lsls	r3, r3, #12
 800bf04:	4313      	orrs	r3, r2
 800bf06:	693a      	ldr	r2, [r7, #16]
 800bf08:	4313      	orrs	r3, r2
 800bf0a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800bf12:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800bf1a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	685a      	ldr	r2, [r3, #4]
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	695b      	ldr	r3, [r3, #20]
 800bf24:	011b      	lsls	r3, r3, #4
 800bf26:	4313      	orrs	r3, r2
 800bf28:	68fa      	ldr	r2, [r7, #12]
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	697a      	ldr	r2, [r7, #20]
 800bf34:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	693a      	ldr	r2, [r7, #16]
 800bf3c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	68fa      	ldr	r2, [r7, #12]
 800bf44:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	2201      	movs	r2, #1
 800bf4a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	2201      	movs	r2, #1
 800bf52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2201      	movs	r2, #1
 800bf5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	2201      	movs	r2, #1
 800bf62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	2201      	movs	r2, #1
 800bf6a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2201      	movs	r2, #1
 800bf72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bf76:	2300      	movs	r3, #0
}
 800bf78:	4618      	mov	r0, r3
 800bf7a:	3718      	adds	r7, #24
 800bf7c:	46bd      	mov	sp, r7
 800bf7e:	bd80      	pop	{r7, pc}
 800bf80:	fffebff8 	.word	0xfffebff8
 800bf84:	fffffcfc 	.word	0xfffffcfc
 800bf88:	fffff3f3 	.word	0xfffff3f3
 800bf8c:	ffff0f0f 	.word	0xffff0f0f

0800bf90 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b084      	sub	sp, #16
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
 800bf98:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800bfa0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800bfa8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bfb0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bfb8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800bfba:	683b      	ldr	r3, [r7, #0]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d110      	bne.n	800bfe2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800bfc0:	7bfb      	ldrb	r3, [r7, #15]
 800bfc2:	2b01      	cmp	r3, #1
 800bfc4:	d102      	bne.n	800bfcc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800bfc6:	7b7b      	ldrb	r3, [r7, #13]
 800bfc8:	2b01      	cmp	r3, #1
 800bfca:	d001      	beq.n	800bfd0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	e089      	b.n	800c0e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2202      	movs	r2, #2
 800bfd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2202      	movs	r2, #2
 800bfdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bfe0:	e031      	b.n	800c046 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800bfe2:	683b      	ldr	r3, [r7, #0]
 800bfe4:	2b04      	cmp	r3, #4
 800bfe6:	d110      	bne.n	800c00a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800bfe8:	7bbb      	ldrb	r3, [r7, #14]
 800bfea:	2b01      	cmp	r3, #1
 800bfec:	d102      	bne.n	800bff4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800bfee:	7b3b      	ldrb	r3, [r7, #12]
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	d001      	beq.n	800bff8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 800bff4:	2301      	movs	r3, #1
 800bff6:	e075      	b.n	800c0e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2202      	movs	r2, #2
 800bffc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2202      	movs	r2, #2
 800c004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c008:	e01d      	b.n	800c046 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c00a:	7bfb      	ldrb	r3, [r7, #15]
 800c00c:	2b01      	cmp	r3, #1
 800c00e:	d108      	bne.n	800c022 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800c010:	7bbb      	ldrb	r3, [r7, #14]
 800c012:	2b01      	cmp	r3, #1
 800c014:	d105      	bne.n	800c022 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800c016:	7b7b      	ldrb	r3, [r7, #13]
 800c018:	2b01      	cmp	r3, #1
 800c01a:	d102      	bne.n	800c022 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800c01c:	7b3b      	ldrb	r3, [r7, #12]
 800c01e:	2b01      	cmp	r3, #1
 800c020:	d001      	beq.n	800c026 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 800c022:	2301      	movs	r3, #1
 800c024:	e05e      	b.n	800c0e4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	2202      	movs	r2, #2
 800c02a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2202      	movs	r2, #2
 800c032:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2202      	movs	r2, #2
 800c03a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2202      	movs	r2, #2
 800c042:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d003      	beq.n	800c054 <HAL_TIM_Encoder_Start_IT+0xc4>
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	2b04      	cmp	r3, #4
 800c050:	d010      	beq.n	800c074 <HAL_TIM_Encoder_Start_IT+0xe4>
 800c052:	e01f      	b.n	800c094 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	2201      	movs	r2, #1
 800c05a:	2100      	movs	r1, #0
 800c05c:	4618      	mov	r0, r3
 800c05e:	f000 ff9b 	bl	800cf98 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	68da      	ldr	r2, [r3, #12]
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f042 0202 	orr.w	r2, r2, #2
 800c070:	60da      	str	r2, [r3, #12]
      break;
 800c072:	e02e      	b.n	800c0d2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	2201      	movs	r2, #1
 800c07a:	2104      	movs	r1, #4
 800c07c:	4618      	mov	r0, r3
 800c07e:	f000 ff8b 	bl	800cf98 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	68da      	ldr	r2, [r3, #12]
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f042 0204 	orr.w	r2, r2, #4
 800c090:	60da      	str	r2, [r3, #12]
      break;
 800c092:	e01e      	b.n	800c0d2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	2201      	movs	r2, #1
 800c09a:	2100      	movs	r1, #0
 800c09c:	4618      	mov	r0, r3
 800c09e:	f000 ff7b 	bl	800cf98 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	2104      	movs	r1, #4
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f000 ff74 	bl	800cf98 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	68da      	ldr	r2, [r3, #12]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f042 0202 	orr.w	r2, r2, #2
 800c0be:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	68da      	ldr	r2, [r3, #12]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f042 0204 	orr.w	r2, r2, #4
 800c0ce:	60da      	str	r2, [r3, #12]
      break;
 800c0d0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	681a      	ldr	r2, [r3, #0]
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	f042 0201 	orr.w	r2, r2, #1
 800c0e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c0e2:	2300      	movs	r3, #0
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3710      	adds	r7, #16
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}

0800c0ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b084      	sub	sp, #16
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	68db      	ldr	r3, [r3, #12]
 800c0fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	691b      	ldr	r3, [r3, #16]
 800c102:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	f003 0302 	and.w	r3, r3, #2
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d020      	beq.n	800c150 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f003 0302 	and.w	r3, r3, #2
 800c114:	2b00      	cmp	r3, #0
 800c116:	d01b      	beq.n	800c150 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	f06f 0202 	mvn.w	r2, #2
 800c120:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	2201      	movs	r2, #1
 800c126:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	699b      	ldr	r3, [r3, #24]
 800c12e:	f003 0303 	and.w	r3, r3, #3
 800c132:	2b00      	cmp	r3, #0
 800c134:	d003      	beq.n	800c13e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c136:	6878      	ldr	r0, [r7, #4]
 800c138:	f7f4 fec2 	bl	8000ec0 <HAL_TIM_IC_CaptureCallback>
 800c13c:	e005      	b.n	800c14a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f000 faf2 	bl	800c728 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c144:	6878      	ldr	r0, [r7, #4]
 800c146:	f000 faf9 	bl	800c73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2200      	movs	r2, #0
 800c14e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c150:	68bb      	ldr	r3, [r7, #8]
 800c152:	f003 0304 	and.w	r3, r3, #4
 800c156:	2b00      	cmp	r3, #0
 800c158:	d020      	beq.n	800c19c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	f003 0304 	and.w	r3, r3, #4
 800c160:	2b00      	cmp	r3, #0
 800c162:	d01b      	beq.n	800c19c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f06f 0204 	mvn.w	r2, #4
 800c16c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2202      	movs	r2, #2
 800c172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	699b      	ldr	r3, [r3, #24]
 800c17a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d003      	beq.n	800c18a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	f7f4 fe9c 	bl	8000ec0 <HAL_TIM_IC_CaptureCallback>
 800c188:	e005      	b.n	800c196 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c18a:	6878      	ldr	r0, [r7, #4]
 800c18c:	f000 facc 	bl	800c728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f000 fad3 	bl	800c73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2200      	movs	r2, #0
 800c19a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	f003 0308 	and.w	r3, r3, #8
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d020      	beq.n	800c1e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	f003 0308 	and.w	r3, r3, #8
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d01b      	beq.n	800c1e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f06f 0208 	mvn.w	r2, #8
 800c1b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2204      	movs	r2, #4
 800c1be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	69db      	ldr	r3, [r3, #28]
 800c1c6:	f003 0303 	and.w	r3, r3, #3
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d003      	beq.n	800c1d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	f7f4 fe76 	bl	8000ec0 <HAL_TIM_IC_CaptureCallback>
 800c1d4:	e005      	b.n	800c1e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1d6:	6878      	ldr	r0, [r7, #4]
 800c1d8:	f000 faa6 	bl	800c728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1dc:	6878      	ldr	r0, [r7, #4]
 800c1de:	f000 faad 	bl	800c73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c1e8:	68bb      	ldr	r3, [r7, #8]
 800c1ea:	f003 0310 	and.w	r3, r3, #16
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d020      	beq.n	800c234 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	f003 0310 	and.w	r3, r3, #16
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d01b      	beq.n	800c234 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	f06f 0210 	mvn.w	r2, #16
 800c204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	2208      	movs	r2, #8
 800c20a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	69db      	ldr	r3, [r3, #28]
 800c212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c216:	2b00      	cmp	r3, #0
 800c218:	d003      	beq.n	800c222 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c21a:	6878      	ldr	r0, [r7, #4]
 800c21c:	f7f4 fe50 	bl	8000ec0 <HAL_TIM_IC_CaptureCallback>
 800c220:	e005      	b.n	800c22e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c222:	6878      	ldr	r0, [r7, #4]
 800c224:	f000 fa80 	bl	800c728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f000 fa87 	bl	800c73c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	2200      	movs	r2, #0
 800c232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c234:	68bb      	ldr	r3, [r7, #8]
 800c236:	f003 0301 	and.w	r3, r3, #1
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d00c      	beq.n	800c258 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	f003 0301 	and.w	r3, r3, #1
 800c244:	2b00      	cmp	r3, #0
 800c246:	d007      	beq.n	800c258 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	f06f 0201 	mvn.w	r2, #1
 800c250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c252:	6878      	ldr	r0, [r7, #4]
 800c254:	f000 fa5e 	bl	800c714 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c258:	68bb      	ldr	r3, [r7, #8]
 800c25a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d104      	bne.n	800c26c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d00c      	beq.n	800c286 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c272:	2b00      	cmp	r3, #0
 800c274:	d007      	beq.n	800c286 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c27e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c280:	6878      	ldr	r0, [r7, #4]
 800c282:	f000 ff47 	bl	800d114 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d00c      	beq.n	800c2aa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c296:	2b00      	cmp	r3, #0
 800c298:	d007      	beq.n	800c2aa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c2a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c2a4:	6878      	ldr	r0, [r7, #4]
 800c2a6:	f000 ff3f 	bl	800d128 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c2aa:	68bb      	ldr	r3, [r7, #8]
 800c2ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d00c      	beq.n	800c2ce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d007      	beq.n	800c2ce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c2c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f000 fa41 	bl	800c750 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c2ce:	68bb      	ldr	r3, [r7, #8]
 800c2d0:	f003 0320 	and.w	r3, r3, #32
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d00c      	beq.n	800c2f2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	f003 0320 	and.w	r3, r3, #32
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d007      	beq.n	800c2f2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	f06f 0220 	mvn.w	r2, #32
 800c2ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f000 ff07 	bl	800d100 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c2f2:	bf00      	nop
 800c2f4:	3710      	adds	r7, #16
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}
	...

0800c2fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c2fc:	b580      	push	{r7, lr}
 800c2fe:	b086      	sub	sp, #24
 800c300:	af00      	add	r7, sp, #0
 800c302:	60f8      	str	r0, [r7, #12]
 800c304:	60b9      	str	r1, [r7, #8]
 800c306:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c308:	2300      	movs	r3, #0
 800c30a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c312:	2b01      	cmp	r3, #1
 800c314:	d101      	bne.n	800c31a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c316:	2302      	movs	r3, #2
 800c318:	e0ff      	b.n	800c51a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2201      	movs	r2, #1
 800c31e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2b14      	cmp	r3, #20
 800c326:	f200 80f0 	bhi.w	800c50a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800c32a:	a201      	add	r2, pc, #4	@ (adr r2, 800c330 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c330:	0800c385 	.word	0x0800c385
 800c334:	0800c50b 	.word	0x0800c50b
 800c338:	0800c50b 	.word	0x0800c50b
 800c33c:	0800c50b 	.word	0x0800c50b
 800c340:	0800c3c5 	.word	0x0800c3c5
 800c344:	0800c50b 	.word	0x0800c50b
 800c348:	0800c50b 	.word	0x0800c50b
 800c34c:	0800c50b 	.word	0x0800c50b
 800c350:	0800c407 	.word	0x0800c407
 800c354:	0800c50b 	.word	0x0800c50b
 800c358:	0800c50b 	.word	0x0800c50b
 800c35c:	0800c50b 	.word	0x0800c50b
 800c360:	0800c447 	.word	0x0800c447
 800c364:	0800c50b 	.word	0x0800c50b
 800c368:	0800c50b 	.word	0x0800c50b
 800c36c:	0800c50b 	.word	0x0800c50b
 800c370:	0800c489 	.word	0x0800c489
 800c374:	0800c50b 	.word	0x0800c50b
 800c378:	0800c50b 	.word	0x0800c50b
 800c37c:	0800c50b 	.word	0x0800c50b
 800c380:	0800c4c9 	.word	0x0800c4c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	68b9      	ldr	r1, [r7, #8]
 800c38a:	4618      	mov	r0, r3
 800c38c:	f000 fa90 	bl	800c8b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	699a      	ldr	r2, [r3, #24]
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	f042 0208 	orr.w	r2, r2, #8
 800c39e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	699a      	ldr	r2, [r3, #24]
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	f022 0204 	bic.w	r2, r2, #4
 800c3ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	6999      	ldr	r1, [r3, #24]
 800c3b6:	68bb      	ldr	r3, [r7, #8]
 800c3b8:	691a      	ldr	r2, [r3, #16]
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	430a      	orrs	r2, r1
 800c3c0:	619a      	str	r2, [r3, #24]
      break;
 800c3c2:	e0a5      	b.n	800c510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	68b9      	ldr	r1, [r7, #8]
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f000 fb00 	bl	800c9d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	699a      	ldr	r2, [r3, #24]
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c3de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	699a      	ldr	r2, [r3, #24]
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c3ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	6999      	ldr	r1, [r3, #24]
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	691b      	ldr	r3, [r3, #16]
 800c3fa:	021a      	lsls	r2, r3, #8
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	430a      	orrs	r2, r1
 800c402:	619a      	str	r2, [r3, #24]
      break;
 800c404:	e084      	b.n	800c510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	68b9      	ldr	r1, [r7, #8]
 800c40c:	4618      	mov	r0, r3
 800c40e:	f000 fb69 	bl	800cae4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	69da      	ldr	r2, [r3, #28]
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f042 0208 	orr.w	r2, r2, #8
 800c420:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	69da      	ldr	r2, [r3, #28]
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	f022 0204 	bic.w	r2, r2, #4
 800c430:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	69d9      	ldr	r1, [r3, #28]
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	691a      	ldr	r2, [r3, #16]
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	430a      	orrs	r2, r1
 800c442:	61da      	str	r2, [r3, #28]
      break;
 800c444:	e064      	b.n	800c510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	68b9      	ldr	r1, [r7, #8]
 800c44c:	4618      	mov	r0, r3
 800c44e:	f000 fbd1 	bl	800cbf4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	69da      	ldr	r2, [r3, #28]
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c460:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c462:	68fb      	ldr	r3, [r7, #12]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	69da      	ldr	r2, [r3, #28]
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c470:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c472:	68fb      	ldr	r3, [r7, #12]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	69d9      	ldr	r1, [r3, #28]
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	691b      	ldr	r3, [r3, #16]
 800c47c:	021a      	lsls	r2, r3, #8
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	430a      	orrs	r2, r1
 800c484:	61da      	str	r2, [r3, #28]
      break;
 800c486:	e043      	b.n	800c510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	68b9      	ldr	r1, [r7, #8]
 800c48e:	4618      	mov	r0, r3
 800c490:	f000 fc1a 	bl	800ccc8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f042 0208 	orr.w	r2, r2, #8
 800c4a2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f022 0204 	bic.w	r2, r2, #4
 800c4b2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c4ba:	68bb      	ldr	r3, [r7, #8]
 800c4bc:	691a      	ldr	r2, [r3, #16]
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	430a      	orrs	r2, r1
 800c4c4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c4c6:	e023      	b.n	800c510 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	68b9      	ldr	r1, [r7, #8]
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f000 fc5e 	bl	800cd90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c4d4:	68fb      	ldr	r3, [r7, #12]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800c4e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800c4f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	691b      	ldr	r3, [r3, #16]
 800c4fe:	021a      	lsls	r2, r3, #8
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	430a      	orrs	r2, r1
 800c506:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c508:	e002      	b.n	800c510 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800c50a:	2301      	movs	r3, #1
 800c50c:	75fb      	strb	r3, [r7, #23]
      break;
 800c50e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	2200      	movs	r2, #0
 800c514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c518:	7dfb      	ldrb	r3, [r7, #23]
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3718      	adds	r7, #24
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
 800c522:	bf00      	nop

0800c524 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b084      	sub	sp, #16
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
 800c52c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c52e:	2300      	movs	r3, #0
 800c530:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c538:	2b01      	cmp	r3, #1
 800c53a:	d101      	bne.n	800c540 <HAL_TIM_ConfigClockSource+0x1c>
 800c53c:	2302      	movs	r3, #2
 800c53e:	e0dc      	b.n	800c6fa <HAL_TIM_ConfigClockSource+0x1d6>
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	2201      	movs	r2, #1
 800c544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2202      	movs	r2, #2
 800c54c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	689b      	ldr	r3, [r3, #8]
 800c556:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c558:	68ba      	ldr	r2, [r7, #8]
 800c55a:	4b6a      	ldr	r3, [pc, #424]	@ (800c704 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c55c:	4013      	ands	r3, r2
 800c55e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c566:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	68ba      	ldr	r2, [r7, #8]
 800c56e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c570:	683b      	ldr	r3, [r7, #0]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	4a64      	ldr	r2, [pc, #400]	@ (800c708 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c576:	4293      	cmp	r3, r2
 800c578:	f000 80a9 	beq.w	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c57c:	4a62      	ldr	r2, [pc, #392]	@ (800c708 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c57e:	4293      	cmp	r3, r2
 800c580:	f200 80ae 	bhi.w	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c584:	4a61      	ldr	r2, [pc, #388]	@ (800c70c <HAL_TIM_ConfigClockSource+0x1e8>)
 800c586:	4293      	cmp	r3, r2
 800c588:	f000 80a1 	beq.w	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c58c:	4a5f      	ldr	r2, [pc, #380]	@ (800c70c <HAL_TIM_ConfigClockSource+0x1e8>)
 800c58e:	4293      	cmp	r3, r2
 800c590:	f200 80a6 	bhi.w	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c594:	4a5e      	ldr	r2, [pc, #376]	@ (800c710 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c596:	4293      	cmp	r3, r2
 800c598:	f000 8099 	beq.w	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c59c:	4a5c      	ldr	r2, [pc, #368]	@ (800c710 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c59e:	4293      	cmp	r3, r2
 800c5a0:	f200 809e 	bhi.w	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c5a8:	f000 8091 	beq.w	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c5ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c5b0:	f200 8096 	bhi.w	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5b4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5b8:	f000 8089 	beq.w	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c5bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5c0:	f200 808e 	bhi.w	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5c8:	d03e      	beq.n	800c648 <HAL_TIM_ConfigClockSource+0x124>
 800c5ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5ce:	f200 8087 	bhi.w	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5d6:	f000 8086 	beq.w	800c6e6 <HAL_TIM_ConfigClockSource+0x1c2>
 800c5da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5de:	d87f      	bhi.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5e0:	2b70      	cmp	r3, #112	@ 0x70
 800c5e2:	d01a      	beq.n	800c61a <HAL_TIM_ConfigClockSource+0xf6>
 800c5e4:	2b70      	cmp	r3, #112	@ 0x70
 800c5e6:	d87b      	bhi.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5e8:	2b60      	cmp	r3, #96	@ 0x60
 800c5ea:	d050      	beq.n	800c68e <HAL_TIM_ConfigClockSource+0x16a>
 800c5ec:	2b60      	cmp	r3, #96	@ 0x60
 800c5ee:	d877      	bhi.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5f0:	2b50      	cmp	r3, #80	@ 0x50
 800c5f2:	d03c      	beq.n	800c66e <HAL_TIM_ConfigClockSource+0x14a>
 800c5f4:	2b50      	cmp	r3, #80	@ 0x50
 800c5f6:	d873      	bhi.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c5f8:	2b40      	cmp	r3, #64	@ 0x40
 800c5fa:	d058      	beq.n	800c6ae <HAL_TIM_ConfigClockSource+0x18a>
 800c5fc:	2b40      	cmp	r3, #64	@ 0x40
 800c5fe:	d86f      	bhi.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c600:	2b30      	cmp	r3, #48	@ 0x30
 800c602:	d064      	beq.n	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c604:	2b30      	cmp	r3, #48	@ 0x30
 800c606:	d86b      	bhi.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c608:	2b20      	cmp	r3, #32
 800c60a:	d060      	beq.n	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c60c:	2b20      	cmp	r3, #32
 800c60e:	d867      	bhi.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
 800c610:	2b00      	cmp	r3, #0
 800c612:	d05c      	beq.n	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c614:	2b10      	cmp	r3, #16
 800c616:	d05a      	beq.n	800c6ce <HAL_TIM_ConfigClockSource+0x1aa>
 800c618:	e062      	b.n	800c6e0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c61e:	683b      	ldr	r3, [r7, #0]
 800c620:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c622:	683b      	ldr	r3, [r7, #0]
 800c624:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c62a:	f000 fc95 	bl	800cf58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	689b      	ldr	r3, [r3, #8]
 800c634:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c63c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	68ba      	ldr	r2, [r7, #8]
 800c644:	609a      	str	r2, [r3, #8]
      break;
 800c646:	e04f      	b.n	800c6e8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c64c:	683b      	ldr	r3, [r7, #0]
 800c64e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c658:	f000 fc7e 	bl	800cf58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	689a      	ldr	r2, [r3, #8]
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c66a:	609a      	str	r2, [r3, #8]
      break;
 800c66c:	e03c      	b.n	800c6e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c672:	683b      	ldr	r3, [r7, #0]
 800c674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c676:	683b      	ldr	r3, [r7, #0]
 800c678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c67a:	461a      	mov	r2, r3
 800c67c:	f000 fbee 	bl	800ce5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2150      	movs	r1, #80	@ 0x50
 800c686:	4618      	mov	r0, r3
 800c688:	f000 fc48 	bl	800cf1c <TIM_ITRx_SetConfig>
      break;
 800c68c:	e02c      	b.n	800c6e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c69a:	461a      	mov	r2, r3
 800c69c:	f000 fc0d 	bl	800ceba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	2160      	movs	r1, #96	@ 0x60
 800c6a6:	4618      	mov	r0, r3
 800c6a8:	f000 fc38 	bl	800cf1c <TIM_ITRx_SetConfig>
      break;
 800c6ac:	e01c      	b.n	800c6e8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c6b2:	683b      	ldr	r3, [r7, #0]
 800c6b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c6ba:	461a      	mov	r2, r3
 800c6bc:	f000 fbce 	bl	800ce5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	2140      	movs	r1, #64	@ 0x40
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f000 fc28 	bl	800cf1c <TIM_ITRx_SetConfig>
      break;
 800c6cc:	e00c      	b.n	800c6e8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681a      	ldr	r2, [r3, #0]
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	4619      	mov	r1, r3
 800c6d8:	4610      	mov	r0, r2
 800c6da:	f000 fc1f 	bl	800cf1c <TIM_ITRx_SetConfig>
      break;
 800c6de:	e003      	b.n	800c6e8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c6e0:	2301      	movs	r3, #1
 800c6e2:	73fb      	strb	r3, [r7, #15]
      break;
 800c6e4:	e000      	b.n	800c6e8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c6e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2201      	movs	r2, #1
 800c6ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c6f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	3710      	adds	r7, #16
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
 800c702:	bf00      	nop
 800c704:	ffceff88 	.word	0xffceff88
 800c708:	00100040 	.word	0x00100040
 800c70c:	00100030 	.word	0x00100030
 800c710:	00100020 	.word	0x00100020

0800c714 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c714:	b480      	push	{r7}
 800c716:	b083      	sub	sp, #12
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c71c:	bf00      	nop
 800c71e:	370c      	adds	r7, #12
 800c720:	46bd      	mov	sp, r7
 800c722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c726:	4770      	bx	lr

0800c728 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c728:	b480      	push	{r7}
 800c72a:	b083      	sub	sp, #12
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c730:	bf00      	nop
 800c732:	370c      	adds	r7, #12
 800c734:	46bd      	mov	sp, r7
 800c736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73a:	4770      	bx	lr

0800c73c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b083      	sub	sp, #12
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c744:	bf00      	nop
 800c746:	370c      	adds	r7, #12
 800c748:	46bd      	mov	sp, r7
 800c74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74e:	4770      	bx	lr

0800c750 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c750:	b480      	push	{r7}
 800c752:	b083      	sub	sp, #12
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c758:	bf00      	nop
 800c75a:	370c      	adds	r7, #12
 800c75c:	46bd      	mov	sp, r7
 800c75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c762:	4770      	bx	lr

0800c764 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c764:	b480      	push	{r7}
 800c766:	b085      	sub	sp, #20
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
 800c76c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	4a46      	ldr	r2, [pc, #280]	@ (800c890 <TIM_Base_SetConfig+0x12c>)
 800c778:	4293      	cmp	r3, r2
 800c77a:	d013      	beq.n	800c7a4 <TIM_Base_SetConfig+0x40>
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c782:	d00f      	beq.n	800c7a4 <TIM_Base_SetConfig+0x40>
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	4a43      	ldr	r2, [pc, #268]	@ (800c894 <TIM_Base_SetConfig+0x130>)
 800c788:	4293      	cmp	r3, r2
 800c78a:	d00b      	beq.n	800c7a4 <TIM_Base_SetConfig+0x40>
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	4a42      	ldr	r2, [pc, #264]	@ (800c898 <TIM_Base_SetConfig+0x134>)
 800c790:	4293      	cmp	r3, r2
 800c792:	d007      	beq.n	800c7a4 <TIM_Base_SetConfig+0x40>
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	4a41      	ldr	r2, [pc, #260]	@ (800c89c <TIM_Base_SetConfig+0x138>)
 800c798:	4293      	cmp	r3, r2
 800c79a:	d003      	beq.n	800c7a4 <TIM_Base_SetConfig+0x40>
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	4a40      	ldr	r2, [pc, #256]	@ (800c8a0 <TIM_Base_SetConfig+0x13c>)
 800c7a0:	4293      	cmp	r3, r2
 800c7a2:	d108      	bne.n	800c7b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c7aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	685b      	ldr	r3, [r3, #4]
 800c7b0:	68fa      	ldr	r2, [r7, #12]
 800c7b2:	4313      	orrs	r3, r2
 800c7b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	4a35      	ldr	r2, [pc, #212]	@ (800c890 <TIM_Base_SetConfig+0x12c>)
 800c7ba:	4293      	cmp	r3, r2
 800c7bc:	d01f      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c7c4:	d01b      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	4a32      	ldr	r2, [pc, #200]	@ (800c894 <TIM_Base_SetConfig+0x130>)
 800c7ca:	4293      	cmp	r3, r2
 800c7cc:	d017      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	4a31      	ldr	r2, [pc, #196]	@ (800c898 <TIM_Base_SetConfig+0x134>)
 800c7d2:	4293      	cmp	r3, r2
 800c7d4:	d013      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	4a30      	ldr	r2, [pc, #192]	@ (800c89c <TIM_Base_SetConfig+0x138>)
 800c7da:	4293      	cmp	r3, r2
 800c7dc:	d00f      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	4a2f      	ldr	r2, [pc, #188]	@ (800c8a0 <TIM_Base_SetConfig+0x13c>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d00b      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	4a2e      	ldr	r2, [pc, #184]	@ (800c8a4 <TIM_Base_SetConfig+0x140>)
 800c7ea:	4293      	cmp	r3, r2
 800c7ec:	d007      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	4a2d      	ldr	r2, [pc, #180]	@ (800c8a8 <TIM_Base_SetConfig+0x144>)
 800c7f2:	4293      	cmp	r3, r2
 800c7f4:	d003      	beq.n	800c7fe <TIM_Base_SetConfig+0x9a>
 800c7f6:	687b      	ldr	r3, [r7, #4]
 800c7f8:	4a2c      	ldr	r2, [pc, #176]	@ (800c8ac <TIM_Base_SetConfig+0x148>)
 800c7fa:	4293      	cmp	r3, r2
 800c7fc:	d108      	bne.n	800c810 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	68db      	ldr	r3, [r3, #12]
 800c80a:	68fa      	ldr	r2, [r7, #12]
 800c80c:	4313      	orrs	r3, r2
 800c80e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	695b      	ldr	r3, [r3, #20]
 800c81a:	4313      	orrs	r3, r2
 800c81c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	68fa      	ldr	r2, [r7, #12]
 800c822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	689a      	ldr	r2, [r3, #8]
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	681a      	ldr	r2, [r3, #0]
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	4a16      	ldr	r2, [pc, #88]	@ (800c890 <TIM_Base_SetConfig+0x12c>)
 800c838:	4293      	cmp	r3, r2
 800c83a:	d00f      	beq.n	800c85c <TIM_Base_SetConfig+0xf8>
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	4a18      	ldr	r2, [pc, #96]	@ (800c8a0 <TIM_Base_SetConfig+0x13c>)
 800c840:	4293      	cmp	r3, r2
 800c842:	d00b      	beq.n	800c85c <TIM_Base_SetConfig+0xf8>
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	4a17      	ldr	r2, [pc, #92]	@ (800c8a4 <TIM_Base_SetConfig+0x140>)
 800c848:	4293      	cmp	r3, r2
 800c84a:	d007      	beq.n	800c85c <TIM_Base_SetConfig+0xf8>
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	4a16      	ldr	r2, [pc, #88]	@ (800c8a8 <TIM_Base_SetConfig+0x144>)
 800c850:	4293      	cmp	r3, r2
 800c852:	d003      	beq.n	800c85c <TIM_Base_SetConfig+0xf8>
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	4a15      	ldr	r2, [pc, #84]	@ (800c8ac <TIM_Base_SetConfig+0x148>)
 800c858:	4293      	cmp	r3, r2
 800c85a:	d103      	bne.n	800c864 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	691a      	ldr	r2, [r3, #16]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	2201      	movs	r2, #1
 800c868:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	691b      	ldr	r3, [r3, #16]
 800c86e:	f003 0301 	and.w	r3, r3, #1
 800c872:	2b01      	cmp	r3, #1
 800c874:	d105      	bne.n	800c882 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	691b      	ldr	r3, [r3, #16]
 800c87a:	f023 0201 	bic.w	r2, r3, #1
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	611a      	str	r2, [r3, #16]
  }
}
 800c882:	bf00      	nop
 800c884:	3714      	adds	r7, #20
 800c886:	46bd      	mov	sp, r7
 800c888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88c:	4770      	bx	lr
 800c88e:	bf00      	nop
 800c890:	40010000 	.word	0x40010000
 800c894:	40000400 	.word	0x40000400
 800c898:	40000800 	.word	0x40000800
 800c89c:	40000c00 	.word	0x40000c00
 800c8a0:	40010400 	.word	0x40010400
 800c8a4:	40014000 	.word	0x40014000
 800c8a8:	40014400 	.word	0x40014400
 800c8ac:	40014800 	.word	0x40014800

0800c8b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b087      	sub	sp, #28
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	6078      	str	r0, [r7, #4]
 800c8b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6a1b      	ldr	r3, [r3, #32]
 800c8be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6a1b      	ldr	r3, [r3, #32]
 800c8c4:	f023 0201 	bic.w	r2, r3, #1
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	685b      	ldr	r3, [r3, #4]
 800c8d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	699b      	ldr	r3, [r3, #24]
 800c8d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c8d8:	68fa      	ldr	r2, [r7, #12]
 800c8da:	4b37      	ldr	r3, [pc, #220]	@ (800c9b8 <TIM_OC1_SetConfig+0x108>)
 800c8dc:	4013      	ands	r3, r2
 800c8de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	f023 0303 	bic.w	r3, r3, #3
 800c8e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	68fa      	ldr	r2, [r7, #12]
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	f023 0302 	bic.w	r3, r3, #2
 800c8f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	689b      	ldr	r3, [r3, #8]
 800c8fe:	697a      	ldr	r2, [r7, #20]
 800c900:	4313      	orrs	r3, r2
 800c902:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	4a2d      	ldr	r2, [pc, #180]	@ (800c9bc <TIM_OC1_SetConfig+0x10c>)
 800c908:	4293      	cmp	r3, r2
 800c90a:	d00f      	beq.n	800c92c <TIM_OC1_SetConfig+0x7c>
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	4a2c      	ldr	r2, [pc, #176]	@ (800c9c0 <TIM_OC1_SetConfig+0x110>)
 800c910:	4293      	cmp	r3, r2
 800c912:	d00b      	beq.n	800c92c <TIM_OC1_SetConfig+0x7c>
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	4a2b      	ldr	r2, [pc, #172]	@ (800c9c4 <TIM_OC1_SetConfig+0x114>)
 800c918:	4293      	cmp	r3, r2
 800c91a:	d007      	beq.n	800c92c <TIM_OC1_SetConfig+0x7c>
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	4a2a      	ldr	r2, [pc, #168]	@ (800c9c8 <TIM_OC1_SetConfig+0x118>)
 800c920:	4293      	cmp	r3, r2
 800c922:	d003      	beq.n	800c92c <TIM_OC1_SetConfig+0x7c>
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	4a29      	ldr	r2, [pc, #164]	@ (800c9cc <TIM_OC1_SetConfig+0x11c>)
 800c928:	4293      	cmp	r3, r2
 800c92a:	d10c      	bne.n	800c946 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c92c:	697b      	ldr	r3, [r7, #20]
 800c92e:	f023 0308 	bic.w	r3, r3, #8
 800c932:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	68db      	ldr	r3, [r3, #12]
 800c938:	697a      	ldr	r2, [r7, #20]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	f023 0304 	bic.w	r3, r3, #4
 800c944:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	4a1c      	ldr	r2, [pc, #112]	@ (800c9bc <TIM_OC1_SetConfig+0x10c>)
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d00f      	beq.n	800c96e <TIM_OC1_SetConfig+0xbe>
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	4a1b      	ldr	r2, [pc, #108]	@ (800c9c0 <TIM_OC1_SetConfig+0x110>)
 800c952:	4293      	cmp	r3, r2
 800c954:	d00b      	beq.n	800c96e <TIM_OC1_SetConfig+0xbe>
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	4a1a      	ldr	r2, [pc, #104]	@ (800c9c4 <TIM_OC1_SetConfig+0x114>)
 800c95a:	4293      	cmp	r3, r2
 800c95c:	d007      	beq.n	800c96e <TIM_OC1_SetConfig+0xbe>
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	4a19      	ldr	r2, [pc, #100]	@ (800c9c8 <TIM_OC1_SetConfig+0x118>)
 800c962:	4293      	cmp	r3, r2
 800c964:	d003      	beq.n	800c96e <TIM_OC1_SetConfig+0xbe>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	4a18      	ldr	r2, [pc, #96]	@ (800c9cc <TIM_OC1_SetConfig+0x11c>)
 800c96a:	4293      	cmp	r3, r2
 800c96c:	d111      	bne.n	800c992 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c96e:	693b      	ldr	r3, [r7, #16]
 800c970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c974:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c976:	693b      	ldr	r3, [r7, #16]
 800c978:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800c97c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	695b      	ldr	r3, [r3, #20]
 800c982:	693a      	ldr	r2, [r7, #16]
 800c984:	4313      	orrs	r3, r2
 800c986:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	699b      	ldr	r3, [r3, #24]
 800c98c:	693a      	ldr	r2, [r7, #16]
 800c98e:	4313      	orrs	r3, r2
 800c990:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	693a      	ldr	r2, [r7, #16]
 800c996:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	68fa      	ldr	r2, [r7, #12]
 800c99c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c99e:	683b      	ldr	r3, [r7, #0]
 800c9a0:	685a      	ldr	r2, [r3, #4]
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	697a      	ldr	r2, [r7, #20]
 800c9aa:	621a      	str	r2, [r3, #32]
}
 800c9ac:	bf00      	nop
 800c9ae:	371c      	adds	r7, #28
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr
 800c9b8:	fffeff8f 	.word	0xfffeff8f
 800c9bc:	40010000 	.word	0x40010000
 800c9c0:	40010400 	.word	0x40010400
 800c9c4:	40014000 	.word	0x40014000
 800c9c8:	40014400 	.word	0x40014400
 800c9cc:	40014800 	.word	0x40014800

0800c9d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c9d0:	b480      	push	{r7}
 800c9d2:	b087      	sub	sp, #28
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	6078      	str	r0, [r7, #4]
 800c9d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	6a1b      	ldr	r3, [r3, #32]
 800c9de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	6a1b      	ldr	r3, [r3, #32]
 800c9e4:	f023 0210 	bic.w	r2, r3, #16
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	685b      	ldr	r3, [r3, #4]
 800c9f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	699b      	ldr	r3, [r3, #24]
 800c9f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c9f8:	68fa      	ldr	r2, [r7, #12]
 800c9fa:	4b34      	ldr	r3, [pc, #208]	@ (800cacc <TIM_OC2_SetConfig+0xfc>)
 800c9fc:	4013      	ands	r3, r2
 800c9fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ca06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	021b      	lsls	r3, r3, #8
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	f023 0320 	bic.w	r3, r3, #32
 800ca1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	689b      	ldr	r3, [r3, #8]
 800ca20:	011b      	lsls	r3, r3, #4
 800ca22:	697a      	ldr	r2, [r7, #20]
 800ca24:	4313      	orrs	r3, r2
 800ca26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	4a29      	ldr	r2, [pc, #164]	@ (800cad0 <TIM_OC2_SetConfig+0x100>)
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	d003      	beq.n	800ca38 <TIM_OC2_SetConfig+0x68>
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	4a28      	ldr	r2, [pc, #160]	@ (800cad4 <TIM_OC2_SetConfig+0x104>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d10d      	bne.n	800ca54 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ca3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ca40:	683b      	ldr	r3, [r7, #0]
 800ca42:	68db      	ldr	r3, [r3, #12]
 800ca44:	011b      	lsls	r3, r3, #4
 800ca46:	697a      	ldr	r2, [r7, #20]
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ca4c:	697b      	ldr	r3, [r7, #20]
 800ca4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	4a1e      	ldr	r2, [pc, #120]	@ (800cad0 <TIM_OC2_SetConfig+0x100>)
 800ca58:	4293      	cmp	r3, r2
 800ca5a:	d00f      	beq.n	800ca7c <TIM_OC2_SetConfig+0xac>
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	4a1d      	ldr	r2, [pc, #116]	@ (800cad4 <TIM_OC2_SetConfig+0x104>)
 800ca60:	4293      	cmp	r3, r2
 800ca62:	d00b      	beq.n	800ca7c <TIM_OC2_SetConfig+0xac>
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	4a1c      	ldr	r2, [pc, #112]	@ (800cad8 <TIM_OC2_SetConfig+0x108>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d007      	beq.n	800ca7c <TIM_OC2_SetConfig+0xac>
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	4a1b      	ldr	r2, [pc, #108]	@ (800cadc <TIM_OC2_SetConfig+0x10c>)
 800ca70:	4293      	cmp	r3, r2
 800ca72:	d003      	beq.n	800ca7c <TIM_OC2_SetConfig+0xac>
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	4a1a      	ldr	r2, [pc, #104]	@ (800cae0 <TIM_OC2_SetConfig+0x110>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d113      	bne.n	800caa4 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ca7c:	693b      	ldr	r3, [r7, #16]
 800ca7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ca82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ca8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ca8c:	683b      	ldr	r3, [r7, #0]
 800ca8e:	695b      	ldr	r3, [r3, #20]
 800ca90:	009b      	lsls	r3, r3, #2
 800ca92:	693a      	ldr	r2, [r7, #16]
 800ca94:	4313      	orrs	r3, r2
 800ca96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	699b      	ldr	r3, [r3, #24]
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	693a      	ldr	r2, [r7, #16]
 800caa0:	4313      	orrs	r3, r2
 800caa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	693a      	ldr	r2, [r7, #16]
 800caa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	68fa      	ldr	r2, [r7, #12]
 800caae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	685a      	ldr	r2, [r3, #4]
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	697a      	ldr	r2, [r7, #20]
 800cabc:	621a      	str	r2, [r3, #32]
}
 800cabe:	bf00      	nop
 800cac0:	371c      	adds	r7, #28
 800cac2:	46bd      	mov	sp, r7
 800cac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac8:	4770      	bx	lr
 800caca:	bf00      	nop
 800cacc:	feff8fff 	.word	0xfeff8fff
 800cad0:	40010000 	.word	0x40010000
 800cad4:	40010400 	.word	0x40010400
 800cad8:	40014000 	.word	0x40014000
 800cadc:	40014400 	.word	0x40014400
 800cae0:	40014800 	.word	0x40014800

0800cae4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cae4:	b480      	push	{r7}
 800cae6:	b087      	sub	sp, #28
 800cae8:	af00      	add	r7, sp, #0
 800caea:	6078      	str	r0, [r7, #4]
 800caec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	6a1b      	ldr	r3, [r3, #32]
 800caf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	6a1b      	ldr	r3, [r3, #32]
 800caf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	685b      	ldr	r3, [r3, #4]
 800cb04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	69db      	ldr	r3, [r3, #28]
 800cb0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cb0c:	68fa      	ldr	r2, [r7, #12]
 800cb0e:	4b33      	ldr	r3, [pc, #204]	@ (800cbdc <TIM_OC3_SetConfig+0xf8>)
 800cb10:	4013      	ands	r3, r2
 800cb12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	f023 0303 	bic.w	r3, r3, #3
 800cb1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	68fa      	ldr	r2, [r7, #12]
 800cb22:	4313      	orrs	r3, r2
 800cb24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800cb26:	697b      	ldr	r3, [r7, #20]
 800cb28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800cb2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800cb2e:	683b      	ldr	r3, [r7, #0]
 800cb30:	689b      	ldr	r3, [r3, #8]
 800cb32:	021b      	lsls	r3, r3, #8
 800cb34:	697a      	ldr	r2, [r7, #20]
 800cb36:	4313      	orrs	r3, r2
 800cb38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	4a28      	ldr	r2, [pc, #160]	@ (800cbe0 <TIM_OC3_SetConfig+0xfc>)
 800cb3e:	4293      	cmp	r3, r2
 800cb40:	d003      	beq.n	800cb4a <TIM_OC3_SetConfig+0x66>
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	4a27      	ldr	r2, [pc, #156]	@ (800cbe4 <TIM_OC3_SetConfig+0x100>)
 800cb46:	4293      	cmp	r3, r2
 800cb48:	d10d      	bne.n	800cb66 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800cb50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	68db      	ldr	r3, [r3, #12]
 800cb56:	021b      	lsls	r3, r3, #8
 800cb58:	697a      	ldr	r2, [r7, #20]
 800cb5a:	4313      	orrs	r3, r2
 800cb5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800cb5e:	697b      	ldr	r3, [r7, #20]
 800cb60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cb64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	4a1d      	ldr	r2, [pc, #116]	@ (800cbe0 <TIM_OC3_SetConfig+0xfc>)
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	d00f      	beq.n	800cb8e <TIM_OC3_SetConfig+0xaa>
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	4a1c      	ldr	r2, [pc, #112]	@ (800cbe4 <TIM_OC3_SetConfig+0x100>)
 800cb72:	4293      	cmp	r3, r2
 800cb74:	d00b      	beq.n	800cb8e <TIM_OC3_SetConfig+0xaa>
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	4a1b      	ldr	r2, [pc, #108]	@ (800cbe8 <TIM_OC3_SetConfig+0x104>)
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	d007      	beq.n	800cb8e <TIM_OC3_SetConfig+0xaa>
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	4a1a      	ldr	r2, [pc, #104]	@ (800cbec <TIM_OC3_SetConfig+0x108>)
 800cb82:	4293      	cmp	r3, r2
 800cb84:	d003      	beq.n	800cb8e <TIM_OC3_SetConfig+0xaa>
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	4a19      	ldr	r2, [pc, #100]	@ (800cbf0 <TIM_OC3_SetConfig+0x10c>)
 800cb8a:	4293      	cmp	r3, r2
 800cb8c:	d113      	bne.n	800cbb6 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cb94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cb96:	693b      	ldr	r3, [r7, #16]
 800cb98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cb9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	695b      	ldr	r3, [r3, #20]
 800cba2:	011b      	lsls	r3, r3, #4
 800cba4:	693a      	ldr	r2, [r7, #16]
 800cba6:	4313      	orrs	r3, r2
 800cba8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	699b      	ldr	r3, [r3, #24]
 800cbae:	011b      	lsls	r3, r3, #4
 800cbb0:	693a      	ldr	r2, [r7, #16]
 800cbb2:	4313      	orrs	r3, r2
 800cbb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	693a      	ldr	r2, [r7, #16]
 800cbba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	68fa      	ldr	r2, [r7, #12]
 800cbc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cbc2:	683b      	ldr	r3, [r7, #0]
 800cbc4:	685a      	ldr	r2, [r3, #4]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	697a      	ldr	r2, [r7, #20]
 800cbce:	621a      	str	r2, [r3, #32]
}
 800cbd0:	bf00      	nop
 800cbd2:	371c      	adds	r7, #28
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr
 800cbdc:	fffeff8f 	.word	0xfffeff8f
 800cbe0:	40010000 	.word	0x40010000
 800cbe4:	40010400 	.word	0x40010400
 800cbe8:	40014000 	.word	0x40014000
 800cbec:	40014400 	.word	0x40014400
 800cbf0:	40014800 	.word	0x40014800

0800cbf4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cbf4:	b480      	push	{r7}
 800cbf6:	b087      	sub	sp, #28
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
 800cbfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6a1b      	ldr	r3, [r3, #32]
 800cc02:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6a1b      	ldr	r3, [r3, #32]
 800cc08:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	685b      	ldr	r3, [r3, #4]
 800cc14:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	69db      	ldr	r3, [r3, #28]
 800cc1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cc1c:	68fa      	ldr	r2, [r7, #12]
 800cc1e:	4b24      	ldr	r3, [pc, #144]	@ (800ccb0 <TIM_OC4_SetConfig+0xbc>)
 800cc20:	4013      	ands	r3, r2
 800cc22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cc2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	021b      	lsls	r3, r3, #8
 800cc32:	68fa      	ldr	r2, [r7, #12]
 800cc34:	4313      	orrs	r3, r2
 800cc36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800cc3e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	689b      	ldr	r3, [r3, #8]
 800cc44:	031b      	lsls	r3, r3, #12
 800cc46:	693a      	ldr	r2, [r7, #16]
 800cc48:	4313      	orrs	r3, r2
 800cc4a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	4a19      	ldr	r2, [pc, #100]	@ (800ccb4 <TIM_OC4_SetConfig+0xc0>)
 800cc50:	4293      	cmp	r3, r2
 800cc52:	d00f      	beq.n	800cc74 <TIM_OC4_SetConfig+0x80>
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	4a18      	ldr	r2, [pc, #96]	@ (800ccb8 <TIM_OC4_SetConfig+0xc4>)
 800cc58:	4293      	cmp	r3, r2
 800cc5a:	d00b      	beq.n	800cc74 <TIM_OC4_SetConfig+0x80>
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	4a17      	ldr	r2, [pc, #92]	@ (800ccbc <TIM_OC4_SetConfig+0xc8>)
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d007      	beq.n	800cc74 <TIM_OC4_SetConfig+0x80>
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	4a16      	ldr	r2, [pc, #88]	@ (800ccc0 <TIM_OC4_SetConfig+0xcc>)
 800cc68:	4293      	cmp	r3, r2
 800cc6a:	d003      	beq.n	800cc74 <TIM_OC4_SetConfig+0x80>
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	4a15      	ldr	r2, [pc, #84]	@ (800ccc4 <TIM_OC4_SetConfig+0xd0>)
 800cc70:	4293      	cmp	r3, r2
 800cc72:	d109      	bne.n	800cc88 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cc7c:	683b      	ldr	r3, [r7, #0]
 800cc7e:	695b      	ldr	r3, [r3, #20]
 800cc80:	019b      	lsls	r3, r3, #6
 800cc82:	697a      	ldr	r2, [r7, #20]
 800cc84:	4313      	orrs	r3, r2
 800cc86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	697a      	ldr	r2, [r7, #20]
 800cc8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	68fa      	ldr	r2, [r7, #12]
 800cc92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	685a      	ldr	r2, [r3, #4]
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	693a      	ldr	r2, [r7, #16]
 800cca0:	621a      	str	r2, [r3, #32]
}
 800cca2:	bf00      	nop
 800cca4:	371c      	adds	r7, #28
 800cca6:	46bd      	mov	sp, r7
 800cca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccac:	4770      	bx	lr
 800ccae:	bf00      	nop
 800ccb0:	feff8fff 	.word	0xfeff8fff
 800ccb4:	40010000 	.word	0x40010000
 800ccb8:	40010400 	.word	0x40010400
 800ccbc:	40014000 	.word	0x40014000
 800ccc0:	40014400 	.word	0x40014400
 800ccc4:	40014800 	.word	0x40014800

0800ccc8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ccc8:	b480      	push	{r7}
 800ccca:	b087      	sub	sp, #28
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
 800ccd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6a1b      	ldr	r3, [r3, #32]
 800ccd6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	6a1b      	ldr	r3, [r3, #32]
 800ccdc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	685b      	ldr	r3, [r3, #4]
 800cce8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ccee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ccf0:	68fa      	ldr	r2, [r7, #12]
 800ccf2:	4b21      	ldr	r3, [pc, #132]	@ (800cd78 <TIM_OC5_SetConfig+0xb0>)
 800ccf4:	4013      	ands	r3, r2
 800ccf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	68fa      	ldr	r2, [r7, #12]
 800ccfe:	4313      	orrs	r3, r2
 800cd00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800cd02:	693b      	ldr	r3, [r7, #16]
 800cd04:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800cd08:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	689b      	ldr	r3, [r3, #8]
 800cd0e:	041b      	lsls	r3, r3, #16
 800cd10:	693a      	ldr	r2, [r7, #16]
 800cd12:	4313      	orrs	r3, r2
 800cd14:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	4a18      	ldr	r2, [pc, #96]	@ (800cd7c <TIM_OC5_SetConfig+0xb4>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d00f      	beq.n	800cd3e <TIM_OC5_SetConfig+0x76>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	4a17      	ldr	r2, [pc, #92]	@ (800cd80 <TIM_OC5_SetConfig+0xb8>)
 800cd22:	4293      	cmp	r3, r2
 800cd24:	d00b      	beq.n	800cd3e <TIM_OC5_SetConfig+0x76>
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4a16      	ldr	r2, [pc, #88]	@ (800cd84 <TIM_OC5_SetConfig+0xbc>)
 800cd2a:	4293      	cmp	r3, r2
 800cd2c:	d007      	beq.n	800cd3e <TIM_OC5_SetConfig+0x76>
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	4a15      	ldr	r2, [pc, #84]	@ (800cd88 <TIM_OC5_SetConfig+0xc0>)
 800cd32:	4293      	cmp	r3, r2
 800cd34:	d003      	beq.n	800cd3e <TIM_OC5_SetConfig+0x76>
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	4a14      	ldr	r2, [pc, #80]	@ (800cd8c <TIM_OC5_SetConfig+0xc4>)
 800cd3a:	4293      	cmp	r3, r2
 800cd3c:	d109      	bne.n	800cd52 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cd3e:	697b      	ldr	r3, [r7, #20]
 800cd40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cd44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	695b      	ldr	r3, [r3, #20]
 800cd4a:	021b      	lsls	r3, r3, #8
 800cd4c:	697a      	ldr	r2, [r7, #20]
 800cd4e:	4313      	orrs	r3, r2
 800cd50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	697a      	ldr	r2, [r7, #20]
 800cd56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	68fa      	ldr	r2, [r7, #12]
 800cd5c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	685a      	ldr	r2, [r3, #4]
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	693a      	ldr	r2, [r7, #16]
 800cd6a:	621a      	str	r2, [r3, #32]
}
 800cd6c:	bf00      	nop
 800cd6e:	371c      	adds	r7, #28
 800cd70:	46bd      	mov	sp, r7
 800cd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd76:	4770      	bx	lr
 800cd78:	fffeff8f 	.word	0xfffeff8f
 800cd7c:	40010000 	.word	0x40010000
 800cd80:	40010400 	.word	0x40010400
 800cd84:	40014000 	.word	0x40014000
 800cd88:	40014400 	.word	0x40014400
 800cd8c:	40014800 	.word	0x40014800

0800cd90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b087      	sub	sp, #28
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	6a1b      	ldr	r3, [r3, #32]
 800cd9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	6a1b      	ldr	r3, [r3, #32]
 800cda4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	685b      	ldr	r3, [r3, #4]
 800cdb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cdb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cdb8:	68fa      	ldr	r2, [r7, #12]
 800cdba:	4b22      	ldr	r3, [pc, #136]	@ (800ce44 <TIM_OC6_SetConfig+0xb4>)
 800cdbc:	4013      	ands	r3, r2
 800cdbe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	021b      	lsls	r3, r3, #8
 800cdc6:	68fa      	ldr	r2, [r7, #12]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cdcc:	693b      	ldr	r3, [r7, #16]
 800cdce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cdd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	689b      	ldr	r3, [r3, #8]
 800cdd8:	051b      	lsls	r3, r3, #20
 800cdda:	693a      	ldr	r2, [r7, #16]
 800cddc:	4313      	orrs	r3, r2
 800cdde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	4a19      	ldr	r2, [pc, #100]	@ (800ce48 <TIM_OC6_SetConfig+0xb8>)
 800cde4:	4293      	cmp	r3, r2
 800cde6:	d00f      	beq.n	800ce08 <TIM_OC6_SetConfig+0x78>
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	4a18      	ldr	r2, [pc, #96]	@ (800ce4c <TIM_OC6_SetConfig+0xbc>)
 800cdec:	4293      	cmp	r3, r2
 800cdee:	d00b      	beq.n	800ce08 <TIM_OC6_SetConfig+0x78>
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	4a17      	ldr	r2, [pc, #92]	@ (800ce50 <TIM_OC6_SetConfig+0xc0>)
 800cdf4:	4293      	cmp	r3, r2
 800cdf6:	d007      	beq.n	800ce08 <TIM_OC6_SetConfig+0x78>
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	4a16      	ldr	r2, [pc, #88]	@ (800ce54 <TIM_OC6_SetConfig+0xc4>)
 800cdfc:	4293      	cmp	r3, r2
 800cdfe:	d003      	beq.n	800ce08 <TIM_OC6_SetConfig+0x78>
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	4a15      	ldr	r2, [pc, #84]	@ (800ce58 <TIM_OC6_SetConfig+0xc8>)
 800ce04:	4293      	cmp	r3, r2
 800ce06:	d109      	bne.n	800ce1c <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ce0e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ce10:	683b      	ldr	r3, [r7, #0]
 800ce12:	695b      	ldr	r3, [r3, #20]
 800ce14:	029b      	lsls	r3, r3, #10
 800ce16:	697a      	ldr	r2, [r7, #20]
 800ce18:	4313      	orrs	r3, r2
 800ce1a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	697a      	ldr	r2, [r7, #20]
 800ce20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	68fa      	ldr	r2, [r7, #12]
 800ce26:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	685a      	ldr	r2, [r3, #4]
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	693a      	ldr	r2, [r7, #16]
 800ce34:	621a      	str	r2, [r3, #32]
}
 800ce36:	bf00      	nop
 800ce38:	371c      	adds	r7, #28
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr
 800ce42:	bf00      	nop
 800ce44:	feff8fff 	.word	0xfeff8fff
 800ce48:	40010000 	.word	0x40010000
 800ce4c:	40010400 	.word	0x40010400
 800ce50:	40014000 	.word	0x40014000
 800ce54:	40014400 	.word	0x40014400
 800ce58:	40014800 	.word	0x40014800

0800ce5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b087      	sub	sp, #28
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	60f8      	str	r0, [r7, #12]
 800ce64:	60b9      	str	r1, [r7, #8]
 800ce66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	6a1b      	ldr	r3, [r3, #32]
 800ce6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	6a1b      	ldr	r3, [r3, #32]
 800ce72:	f023 0201 	bic.w	r2, r3, #1
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	699b      	ldr	r3, [r3, #24]
 800ce7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ce86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	011b      	lsls	r3, r3, #4
 800ce8c:	693a      	ldr	r2, [r7, #16]
 800ce8e:	4313      	orrs	r3, r2
 800ce90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ce92:	697b      	ldr	r3, [r7, #20]
 800ce94:	f023 030a 	bic.w	r3, r3, #10
 800ce98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ce9a:	697a      	ldr	r2, [r7, #20]
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	4313      	orrs	r3, r2
 800cea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	693a      	ldr	r2, [r7, #16]
 800cea6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	697a      	ldr	r2, [r7, #20]
 800ceac:	621a      	str	r2, [r3, #32]
}
 800ceae:	bf00      	nop
 800ceb0:	371c      	adds	r7, #28
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceb8:	4770      	bx	lr

0800ceba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ceba:	b480      	push	{r7}
 800cebc:	b087      	sub	sp, #28
 800cebe:	af00      	add	r7, sp, #0
 800cec0:	60f8      	str	r0, [r7, #12]
 800cec2:	60b9      	str	r1, [r7, #8]
 800cec4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	6a1b      	ldr	r3, [r3, #32]
 800ceca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cecc:	68fb      	ldr	r3, [r7, #12]
 800cece:	6a1b      	ldr	r3, [r3, #32]
 800ced0:	f023 0210 	bic.w	r2, r3, #16
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	699b      	ldr	r3, [r3, #24]
 800cedc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cee4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	031b      	lsls	r3, r3, #12
 800ceea:	693a      	ldr	r2, [r7, #16]
 800ceec:	4313      	orrs	r3, r2
 800ceee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cef0:	697b      	ldr	r3, [r7, #20]
 800cef2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cef6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cef8:	68bb      	ldr	r3, [r7, #8]
 800cefa:	011b      	lsls	r3, r3, #4
 800cefc:	697a      	ldr	r2, [r7, #20]
 800cefe:	4313      	orrs	r3, r2
 800cf00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	693a      	ldr	r2, [r7, #16]
 800cf06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	697a      	ldr	r2, [r7, #20]
 800cf0c:	621a      	str	r2, [r3, #32]
}
 800cf0e:	bf00      	nop
 800cf10:	371c      	adds	r7, #28
 800cf12:	46bd      	mov	sp, r7
 800cf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf18:	4770      	bx	lr
	...

0800cf1c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cf1c:	b480      	push	{r7}
 800cf1e:	b085      	sub	sp, #20
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	6078      	str	r0, [r7, #4]
 800cf24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	689b      	ldr	r3, [r3, #8]
 800cf2a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cf2c:	68fa      	ldr	r2, [r7, #12]
 800cf2e:	4b09      	ldr	r3, [pc, #36]	@ (800cf54 <TIM_ITRx_SetConfig+0x38>)
 800cf30:	4013      	ands	r3, r2
 800cf32:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cf34:	683a      	ldr	r2, [r7, #0]
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	4313      	orrs	r3, r2
 800cf3a:	f043 0307 	orr.w	r3, r3, #7
 800cf3e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	68fa      	ldr	r2, [r7, #12]
 800cf44:	609a      	str	r2, [r3, #8]
}
 800cf46:	bf00      	nop
 800cf48:	3714      	adds	r7, #20
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf50:	4770      	bx	lr
 800cf52:	bf00      	nop
 800cf54:	ffcfff8f 	.word	0xffcfff8f

0800cf58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cf58:	b480      	push	{r7}
 800cf5a:	b087      	sub	sp, #28
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	60f8      	str	r0, [r7, #12]
 800cf60:	60b9      	str	r1, [r7, #8]
 800cf62:	607a      	str	r2, [r7, #4]
 800cf64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	689b      	ldr	r3, [r3, #8]
 800cf6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cf72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	021a      	lsls	r2, r3, #8
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	431a      	orrs	r2, r3
 800cf7c:	68bb      	ldr	r3, [r7, #8]
 800cf7e:	4313      	orrs	r3, r2
 800cf80:	697a      	ldr	r2, [r7, #20]
 800cf82:	4313      	orrs	r3, r2
 800cf84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	697a      	ldr	r2, [r7, #20]
 800cf8a:	609a      	str	r2, [r3, #8]
}
 800cf8c:	bf00      	nop
 800cf8e:	371c      	adds	r7, #28
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr

0800cf98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b087      	sub	sp, #28
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	60f8      	str	r0, [r7, #12]
 800cfa0:	60b9      	str	r1, [r7, #8]
 800cfa2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	f003 031f 	and.w	r3, r3, #31
 800cfaa:	2201      	movs	r2, #1
 800cfac:	fa02 f303 	lsl.w	r3, r2, r3
 800cfb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	6a1a      	ldr	r2, [r3, #32]
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	43db      	mvns	r3, r3
 800cfba:	401a      	ands	r2, r3
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	6a1a      	ldr	r2, [r3, #32]
 800cfc4:	68bb      	ldr	r3, [r7, #8]
 800cfc6:	f003 031f 	and.w	r3, r3, #31
 800cfca:	6879      	ldr	r1, [r7, #4]
 800cfcc:	fa01 f303 	lsl.w	r3, r1, r3
 800cfd0:	431a      	orrs	r2, r3
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	621a      	str	r2, [r3, #32]
}
 800cfd6:	bf00      	nop
 800cfd8:	371c      	adds	r7, #28
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe0:	4770      	bx	lr
	...

0800cfe4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b085      	sub	sp, #20
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
 800cfec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cff4:	2b01      	cmp	r3, #1
 800cff6:	d101      	bne.n	800cffc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cff8:	2302      	movs	r3, #2
 800cffa:	e06d      	b.n	800d0d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2201      	movs	r2, #1
 800d000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	2202      	movs	r2, #2
 800d008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	685b      	ldr	r3, [r3, #4]
 800d012:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	689b      	ldr	r3, [r3, #8]
 800d01a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	4a30      	ldr	r2, [pc, #192]	@ (800d0e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d022:	4293      	cmp	r3, r2
 800d024:	d004      	beq.n	800d030 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	4a2f      	ldr	r2, [pc, #188]	@ (800d0e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d02c:	4293      	cmp	r3, r2
 800d02e:	d108      	bne.n	800d042 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d036:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	685b      	ldr	r3, [r3, #4]
 800d03c:	68fa      	ldr	r2, [r7, #12]
 800d03e:	4313      	orrs	r3, r2
 800d040:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d048:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d04a:	683b      	ldr	r3, [r7, #0]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	68fa      	ldr	r2, [r7, #12]
 800d050:	4313      	orrs	r3, r2
 800d052:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	681b      	ldr	r3, [r3, #0]
 800d058:	68fa      	ldr	r2, [r7, #12]
 800d05a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4a20      	ldr	r2, [pc, #128]	@ (800d0e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d022      	beq.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d06e:	d01d      	beq.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	4a1d      	ldr	r2, [pc, #116]	@ (800d0ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d076:	4293      	cmp	r3, r2
 800d078:	d018      	beq.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	4a1c      	ldr	r2, [pc, #112]	@ (800d0f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d080:	4293      	cmp	r3, r2
 800d082:	d013      	beq.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	4a1a      	ldr	r2, [pc, #104]	@ (800d0f4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d00e      	beq.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	4a15      	ldr	r2, [pc, #84]	@ (800d0e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d094:	4293      	cmp	r3, r2
 800d096:	d009      	beq.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	4a16      	ldr	r2, [pc, #88]	@ (800d0f8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d09e:	4293      	cmp	r3, r2
 800d0a0:	d004      	beq.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a15      	ldr	r2, [pc, #84]	@ (800d0fc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d10c      	bne.n	800d0c6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d0b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	689b      	ldr	r3, [r3, #8]
 800d0b8:	68ba      	ldr	r2, [r7, #8]
 800d0ba:	4313      	orrs	r3, r2
 800d0bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	68ba      	ldr	r2, [r7, #8]
 800d0c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d0d6:	2300      	movs	r3, #0
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	3714      	adds	r7, #20
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr
 800d0e4:	40010000 	.word	0x40010000
 800d0e8:	40010400 	.word	0x40010400
 800d0ec:	40000400 	.word	0x40000400
 800d0f0:	40000800 	.word	0x40000800
 800d0f4:	40000c00 	.word	0x40000c00
 800d0f8:	40001800 	.word	0x40001800
 800d0fc:	40014000 	.word	0x40014000

0800d100 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d100:	b480      	push	{r7}
 800d102:	b083      	sub	sp, #12
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d108:	bf00      	nop
 800d10a:	370c      	adds	r7, #12
 800d10c:	46bd      	mov	sp, r7
 800d10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d112:	4770      	bx	lr

0800d114 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d114:	b480      	push	{r7}
 800d116:	b083      	sub	sp, #12
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d11c:	bf00      	nop
 800d11e:	370c      	adds	r7, #12
 800d120:	46bd      	mov	sp, r7
 800d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d126:	4770      	bx	lr

0800d128 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d128:	b480      	push	{r7}
 800d12a:	b083      	sub	sp, #12
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d130:	bf00      	nop
 800d132:	370c      	adds	r7, #12
 800d134:	46bd      	mov	sp, r7
 800d136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13a:	4770      	bx	lr

0800d13c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b082      	sub	sp, #8
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d101      	bne.n	800d14e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d14a:	2301      	movs	r3, #1
 800d14c:	e042      	b.n	800d1d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d154:	2b00      	cmp	r3, #0
 800d156:	d106      	bne.n	800d166 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	2200      	movs	r2, #0
 800d15c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d160:	6878      	ldr	r0, [r7, #4]
 800d162:	f000 f83b 	bl	800d1dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	2224      	movs	r2, #36	@ 0x24
 800d16a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	681a      	ldr	r2, [r3, #0]
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	f022 0201 	bic.w	r2, r2, #1
 800d17c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d182:	2b00      	cmp	r3, #0
 800d184:	d002      	beq.n	800d18c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f000 fe28 	bl	800dddc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f000 f8bd 	bl	800d30c <UART_SetConfig>
 800d192:	4603      	mov	r3, r0
 800d194:	2b01      	cmp	r3, #1
 800d196:	d101      	bne.n	800d19c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d198:	2301      	movs	r3, #1
 800d19a:	e01b      	b.n	800d1d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	685a      	ldr	r2, [r3, #4]
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d1aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	689a      	ldr	r2, [r3, #8]
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d1ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	681a      	ldr	r2, [r3, #0]
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	f042 0201 	orr.w	r2, r2, #1
 800d1ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d1cc:	6878      	ldr	r0, [r7, #4]
 800d1ce:	f000 fea7 	bl	800df20 <UART_CheckIdleState>
 800d1d2:	4603      	mov	r3, r0
}
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	3708      	adds	r7, #8
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800d1dc:	b480      	push	{r7}
 800d1de:	b083      	sub	sp, #12
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800d1e4:	bf00      	nop
 800d1e6:	370c      	adds	r7, #12
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr

0800d1f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d1f0:	b580      	push	{r7, lr}
 800d1f2:	b08a      	sub	sp, #40	@ 0x28
 800d1f4:	af02      	add	r7, sp, #8
 800d1f6:	60f8      	str	r0, [r7, #12]
 800d1f8:	60b9      	str	r1, [r7, #8]
 800d1fa:	603b      	str	r3, [r7, #0]
 800d1fc:	4613      	mov	r3, r2
 800d1fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d206:	2b20      	cmp	r3, #32
 800d208:	d17b      	bne.n	800d302 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d002      	beq.n	800d216 <HAL_UART_Transmit+0x26>
 800d210:	88fb      	ldrh	r3, [r7, #6]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d101      	bne.n	800d21a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d216:	2301      	movs	r3, #1
 800d218:	e074      	b.n	800d304 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	2200      	movs	r2, #0
 800d21e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	2221      	movs	r2, #33	@ 0x21
 800d226:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d22a:	f7f5 fbe9 	bl	8002a00 <HAL_GetTick>
 800d22e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	88fa      	ldrh	r2, [r7, #6]
 800d234:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	88fa      	ldrh	r2, [r7, #6]
 800d23c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	689b      	ldr	r3, [r3, #8]
 800d244:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d248:	d108      	bne.n	800d25c <HAL_UART_Transmit+0x6c>
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	691b      	ldr	r3, [r3, #16]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d104      	bne.n	800d25c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d252:	2300      	movs	r3, #0
 800d254:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	61bb      	str	r3, [r7, #24]
 800d25a:	e003      	b.n	800d264 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d260:	2300      	movs	r3, #0
 800d262:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d264:	e030      	b.n	800d2c8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d266:	683b      	ldr	r3, [r7, #0]
 800d268:	9300      	str	r3, [sp, #0]
 800d26a:	697b      	ldr	r3, [r7, #20]
 800d26c:	2200      	movs	r2, #0
 800d26e:	2180      	movs	r1, #128	@ 0x80
 800d270:	68f8      	ldr	r0, [r7, #12]
 800d272:	f000 feff 	bl	800e074 <UART_WaitOnFlagUntilTimeout>
 800d276:	4603      	mov	r3, r0
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d005      	beq.n	800d288 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	2220      	movs	r2, #32
 800d280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d284:	2303      	movs	r3, #3
 800d286:	e03d      	b.n	800d304 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800d288:	69fb      	ldr	r3, [r7, #28]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d10b      	bne.n	800d2a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d28e:	69bb      	ldr	r3, [r7, #24]
 800d290:	881b      	ldrh	r3, [r3, #0]
 800d292:	461a      	mov	r2, r3
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d29c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d29e:	69bb      	ldr	r3, [r7, #24]
 800d2a0:	3302      	adds	r3, #2
 800d2a2:	61bb      	str	r3, [r7, #24]
 800d2a4:	e007      	b.n	800d2b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d2a6:	69fb      	ldr	r3, [r7, #28]
 800d2a8:	781a      	ldrb	r2, [r3, #0]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d2b0:	69fb      	ldr	r3, [r7, #28]
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	3b01      	subs	r3, #1
 800d2c0:	b29a      	uxth	r2, r3
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d2ce:	b29b      	uxth	r3, r3
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d1c8      	bne.n	800d266 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	9300      	str	r3, [sp, #0]
 800d2d8:	697b      	ldr	r3, [r7, #20]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	2140      	movs	r1, #64	@ 0x40
 800d2de:	68f8      	ldr	r0, [r7, #12]
 800d2e0:	f000 fec8 	bl	800e074 <UART_WaitOnFlagUntilTimeout>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d005      	beq.n	800d2f6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	2220      	movs	r2, #32
 800d2ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d2f2:	2303      	movs	r3, #3
 800d2f4:	e006      	b.n	800d304 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2220      	movs	r2, #32
 800d2fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d2fe:	2300      	movs	r3, #0
 800d300:	e000      	b.n	800d304 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800d302:	2302      	movs	r3, #2
  }
}
 800d304:	4618      	mov	r0, r3
 800d306:	3720      	adds	r7, #32
 800d308:	46bd      	mov	sp, r7
 800d30a:	bd80      	pop	{r7, pc}

0800d30c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d30c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d310:	b092      	sub	sp, #72	@ 0x48
 800d312:	af00      	add	r7, sp, #0
 800d314:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d316:	2300      	movs	r3, #0
 800d318:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	689a      	ldr	r2, [r3, #8]
 800d320:	697b      	ldr	r3, [r7, #20]
 800d322:	691b      	ldr	r3, [r3, #16]
 800d324:	431a      	orrs	r2, r3
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	695b      	ldr	r3, [r3, #20]
 800d32a:	431a      	orrs	r2, r3
 800d32c:	697b      	ldr	r3, [r7, #20]
 800d32e:	69db      	ldr	r3, [r3, #28]
 800d330:	4313      	orrs	r3, r2
 800d332:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d334:	697b      	ldr	r3, [r7, #20]
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	681a      	ldr	r2, [r3, #0]
 800d33a:	4bbe      	ldr	r3, [pc, #760]	@ (800d634 <UART_SetConfig+0x328>)
 800d33c:	4013      	ands	r3, r2
 800d33e:	697a      	ldr	r2, [r7, #20]
 800d340:	6812      	ldr	r2, [r2, #0]
 800d342:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d344:	430b      	orrs	r3, r1
 800d346:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d348:	697b      	ldr	r3, [r7, #20]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d352:	697b      	ldr	r3, [r7, #20]
 800d354:	68da      	ldr	r2, [r3, #12]
 800d356:	697b      	ldr	r3, [r7, #20]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	430a      	orrs	r2, r1
 800d35c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d35e:	697b      	ldr	r3, [r7, #20]
 800d360:	699b      	ldr	r3, [r3, #24]
 800d362:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	4ab3      	ldr	r2, [pc, #716]	@ (800d638 <UART_SetConfig+0x32c>)
 800d36a:	4293      	cmp	r3, r2
 800d36c:	d004      	beq.n	800d378 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d36e:	697b      	ldr	r3, [r7, #20]
 800d370:	6a1b      	ldr	r3, [r3, #32]
 800d372:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d374:	4313      	orrs	r3, r2
 800d376:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d378:	697b      	ldr	r3, [r7, #20]
 800d37a:	681b      	ldr	r3, [r3, #0]
 800d37c:	689a      	ldr	r2, [r3, #8]
 800d37e:	4baf      	ldr	r3, [pc, #700]	@ (800d63c <UART_SetConfig+0x330>)
 800d380:	4013      	ands	r3, r2
 800d382:	697a      	ldr	r2, [r7, #20]
 800d384:	6812      	ldr	r2, [r2, #0]
 800d386:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d388:	430b      	orrs	r3, r1
 800d38a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d392:	f023 010f 	bic.w	r1, r3, #15
 800d396:	697b      	ldr	r3, [r7, #20]
 800d398:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	430a      	orrs	r2, r1
 800d3a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4aa6      	ldr	r2, [pc, #664]	@ (800d640 <UART_SetConfig+0x334>)
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	d177      	bne.n	800d49c <UART_SetConfig+0x190>
 800d3ac:	4ba5      	ldr	r3, [pc, #660]	@ (800d644 <UART_SetConfig+0x338>)
 800d3ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d3b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3b4:	2b28      	cmp	r3, #40	@ 0x28
 800d3b6:	d86d      	bhi.n	800d494 <UART_SetConfig+0x188>
 800d3b8:	a201      	add	r2, pc, #4	@ (adr r2, 800d3c0 <UART_SetConfig+0xb4>)
 800d3ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3be:	bf00      	nop
 800d3c0:	0800d465 	.word	0x0800d465
 800d3c4:	0800d495 	.word	0x0800d495
 800d3c8:	0800d495 	.word	0x0800d495
 800d3cc:	0800d495 	.word	0x0800d495
 800d3d0:	0800d495 	.word	0x0800d495
 800d3d4:	0800d495 	.word	0x0800d495
 800d3d8:	0800d495 	.word	0x0800d495
 800d3dc:	0800d495 	.word	0x0800d495
 800d3e0:	0800d46d 	.word	0x0800d46d
 800d3e4:	0800d495 	.word	0x0800d495
 800d3e8:	0800d495 	.word	0x0800d495
 800d3ec:	0800d495 	.word	0x0800d495
 800d3f0:	0800d495 	.word	0x0800d495
 800d3f4:	0800d495 	.word	0x0800d495
 800d3f8:	0800d495 	.word	0x0800d495
 800d3fc:	0800d495 	.word	0x0800d495
 800d400:	0800d475 	.word	0x0800d475
 800d404:	0800d495 	.word	0x0800d495
 800d408:	0800d495 	.word	0x0800d495
 800d40c:	0800d495 	.word	0x0800d495
 800d410:	0800d495 	.word	0x0800d495
 800d414:	0800d495 	.word	0x0800d495
 800d418:	0800d495 	.word	0x0800d495
 800d41c:	0800d495 	.word	0x0800d495
 800d420:	0800d47d 	.word	0x0800d47d
 800d424:	0800d495 	.word	0x0800d495
 800d428:	0800d495 	.word	0x0800d495
 800d42c:	0800d495 	.word	0x0800d495
 800d430:	0800d495 	.word	0x0800d495
 800d434:	0800d495 	.word	0x0800d495
 800d438:	0800d495 	.word	0x0800d495
 800d43c:	0800d495 	.word	0x0800d495
 800d440:	0800d485 	.word	0x0800d485
 800d444:	0800d495 	.word	0x0800d495
 800d448:	0800d495 	.word	0x0800d495
 800d44c:	0800d495 	.word	0x0800d495
 800d450:	0800d495 	.word	0x0800d495
 800d454:	0800d495 	.word	0x0800d495
 800d458:	0800d495 	.word	0x0800d495
 800d45c:	0800d495 	.word	0x0800d495
 800d460:	0800d48d 	.word	0x0800d48d
 800d464:	2301      	movs	r3, #1
 800d466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d46a:	e222      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d46c:	2304      	movs	r3, #4
 800d46e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d472:	e21e      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d474:	2308      	movs	r3, #8
 800d476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d47a:	e21a      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d47c:	2310      	movs	r3, #16
 800d47e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d482:	e216      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d484:	2320      	movs	r3, #32
 800d486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d48a:	e212      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d48c:	2340      	movs	r3, #64	@ 0x40
 800d48e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d492:	e20e      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d494:	2380      	movs	r3, #128	@ 0x80
 800d496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d49a:	e20a      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d49c:	697b      	ldr	r3, [r7, #20]
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	4a69      	ldr	r2, [pc, #420]	@ (800d648 <UART_SetConfig+0x33c>)
 800d4a2:	4293      	cmp	r3, r2
 800d4a4:	d130      	bne.n	800d508 <UART_SetConfig+0x1fc>
 800d4a6:	4b67      	ldr	r3, [pc, #412]	@ (800d644 <UART_SetConfig+0x338>)
 800d4a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d4aa:	f003 0307 	and.w	r3, r3, #7
 800d4ae:	2b05      	cmp	r3, #5
 800d4b0:	d826      	bhi.n	800d500 <UART_SetConfig+0x1f4>
 800d4b2:	a201      	add	r2, pc, #4	@ (adr r2, 800d4b8 <UART_SetConfig+0x1ac>)
 800d4b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4b8:	0800d4d1 	.word	0x0800d4d1
 800d4bc:	0800d4d9 	.word	0x0800d4d9
 800d4c0:	0800d4e1 	.word	0x0800d4e1
 800d4c4:	0800d4e9 	.word	0x0800d4e9
 800d4c8:	0800d4f1 	.word	0x0800d4f1
 800d4cc:	0800d4f9 	.word	0x0800d4f9
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4d6:	e1ec      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d4d8:	2304      	movs	r3, #4
 800d4da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4de:	e1e8      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d4e0:	2308      	movs	r3, #8
 800d4e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4e6:	e1e4      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d4e8:	2310      	movs	r3, #16
 800d4ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4ee:	e1e0      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d4f0:	2320      	movs	r3, #32
 800d4f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4f6:	e1dc      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d4f8:	2340      	movs	r3, #64	@ 0x40
 800d4fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d4fe:	e1d8      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d500:	2380      	movs	r3, #128	@ 0x80
 800d502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d506:	e1d4      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d508:	697b      	ldr	r3, [r7, #20]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	4a4f      	ldr	r2, [pc, #316]	@ (800d64c <UART_SetConfig+0x340>)
 800d50e:	4293      	cmp	r3, r2
 800d510:	d130      	bne.n	800d574 <UART_SetConfig+0x268>
 800d512:	4b4c      	ldr	r3, [pc, #304]	@ (800d644 <UART_SetConfig+0x338>)
 800d514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d516:	f003 0307 	and.w	r3, r3, #7
 800d51a:	2b05      	cmp	r3, #5
 800d51c:	d826      	bhi.n	800d56c <UART_SetConfig+0x260>
 800d51e:	a201      	add	r2, pc, #4	@ (adr r2, 800d524 <UART_SetConfig+0x218>)
 800d520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d524:	0800d53d 	.word	0x0800d53d
 800d528:	0800d545 	.word	0x0800d545
 800d52c:	0800d54d 	.word	0x0800d54d
 800d530:	0800d555 	.word	0x0800d555
 800d534:	0800d55d 	.word	0x0800d55d
 800d538:	0800d565 	.word	0x0800d565
 800d53c:	2300      	movs	r3, #0
 800d53e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d542:	e1b6      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d544:	2304      	movs	r3, #4
 800d546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d54a:	e1b2      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d54c:	2308      	movs	r3, #8
 800d54e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d552:	e1ae      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d554:	2310      	movs	r3, #16
 800d556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d55a:	e1aa      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d55c:	2320      	movs	r3, #32
 800d55e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d562:	e1a6      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d564:	2340      	movs	r3, #64	@ 0x40
 800d566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d56a:	e1a2      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d56c:	2380      	movs	r3, #128	@ 0x80
 800d56e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d572:	e19e      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d574:	697b      	ldr	r3, [r7, #20]
 800d576:	681b      	ldr	r3, [r3, #0]
 800d578:	4a35      	ldr	r2, [pc, #212]	@ (800d650 <UART_SetConfig+0x344>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d130      	bne.n	800d5e0 <UART_SetConfig+0x2d4>
 800d57e:	4b31      	ldr	r3, [pc, #196]	@ (800d644 <UART_SetConfig+0x338>)
 800d580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d582:	f003 0307 	and.w	r3, r3, #7
 800d586:	2b05      	cmp	r3, #5
 800d588:	d826      	bhi.n	800d5d8 <UART_SetConfig+0x2cc>
 800d58a:	a201      	add	r2, pc, #4	@ (adr r2, 800d590 <UART_SetConfig+0x284>)
 800d58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d590:	0800d5a9 	.word	0x0800d5a9
 800d594:	0800d5b1 	.word	0x0800d5b1
 800d598:	0800d5b9 	.word	0x0800d5b9
 800d59c:	0800d5c1 	.word	0x0800d5c1
 800d5a0:	0800d5c9 	.word	0x0800d5c9
 800d5a4:	0800d5d1 	.word	0x0800d5d1
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ae:	e180      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d5b0:	2304      	movs	r3, #4
 800d5b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5b6:	e17c      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d5b8:	2308      	movs	r3, #8
 800d5ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5be:	e178      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d5c0:	2310      	movs	r3, #16
 800d5c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5c6:	e174      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d5c8:	2320      	movs	r3, #32
 800d5ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5ce:	e170      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d5d0:	2340      	movs	r3, #64	@ 0x40
 800d5d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5d6:	e16c      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d5d8:	2380      	movs	r3, #128	@ 0x80
 800d5da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d5de:	e168      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d5e0:	697b      	ldr	r3, [r7, #20]
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	4a1b      	ldr	r2, [pc, #108]	@ (800d654 <UART_SetConfig+0x348>)
 800d5e6:	4293      	cmp	r3, r2
 800d5e8:	d142      	bne.n	800d670 <UART_SetConfig+0x364>
 800d5ea:	4b16      	ldr	r3, [pc, #88]	@ (800d644 <UART_SetConfig+0x338>)
 800d5ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d5ee:	f003 0307 	and.w	r3, r3, #7
 800d5f2:	2b05      	cmp	r3, #5
 800d5f4:	d838      	bhi.n	800d668 <UART_SetConfig+0x35c>
 800d5f6:	a201      	add	r2, pc, #4	@ (adr r2, 800d5fc <UART_SetConfig+0x2f0>)
 800d5f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5fc:	0800d615 	.word	0x0800d615
 800d600:	0800d61d 	.word	0x0800d61d
 800d604:	0800d625 	.word	0x0800d625
 800d608:	0800d62d 	.word	0x0800d62d
 800d60c:	0800d659 	.word	0x0800d659
 800d610:	0800d661 	.word	0x0800d661
 800d614:	2300      	movs	r3, #0
 800d616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d61a:	e14a      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d61c:	2304      	movs	r3, #4
 800d61e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d622:	e146      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d624:	2308      	movs	r3, #8
 800d626:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d62a:	e142      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d62c:	2310      	movs	r3, #16
 800d62e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d632:	e13e      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d634:	cfff69f3 	.word	0xcfff69f3
 800d638:	58000c00 	.word	0x58000c00
 800d63c:	11fff4ff 	.word	0x11fff4ff
 800d640:	40011000 	.word	0x40011000
 800d644:	58024400 	.word	0x58024400
 800d648:	40004400 	.word	0x40004400
 800d64c:	40004800 	.word	0x40004800
 800d650:	40004c00 	.word	0x40004c00
 800d654:	40005000 	.word	0x40005000
 800d658:	2320      	movs	r3, #32
 800d65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d65e:	e128      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d660:	2340      	movs	r3, #64	@ 0x40
 800d662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d666:	e124      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d668:	2380      	movs	r3, #128	@ 0x80
 800d66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d66e:	e120      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d670:	697b      	ldr	r3, [r7, #20]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	4acb      	ldr	r2, [pc, #812]	@ (800d9a4 <UART_SetConfig+0x698>)
 800d676:	4293      	cmp	r3, r2
 800d678:	d176      	bne.n	800d768 <UART_SetConfig+0x45c>
 800d67a:	4bcb      	ldr	r3, [pc, #812]	@ (800d9a8 <UART_SetConfig+0x69c>)
 800d67c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d67e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d682:	2b28      	cmp	r3, #40	@ 0x28
 800d684:	d86c      	bhi.n	800d760 <UART_SetConfig+0x454>
 800d686:	a201      	add	r2, pc, #4	@ (adr r2, 800d68c <UART_SetConfig+0x380>)
 800d688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d68c:	0800d731 	.word	0x0800d731
 800d690:	0800d761 	.word	0x0800d761
 800d694:	0800d761 	.word	0x0800d761
 800d698:	0800d761 	.word	0x0800d761
 800d69c:	0800d761 	.word	0x0800d761
 800d6a0:	0800d761 	.word	0x0800d761
 800d6a4:	0800d761 	.word	0x0800d761
 800d6a8:	0800d761 	.word	0x0800d761
 800d6ac:	0800d739 	.word	0x0800d739
 800d6b0:	0800d761 	.word	0x0800d761
 800d6b4:	0800d761 	.word	0x0800d761
 800d6b8:	0800d761 	.word	0x0800d761
 800d6bc:	0800d761 	.word	0x0800d761
 800d6c0:	0800d761 	.word	0x0800d761
 800d6c4:	0800d761 	.word	0x0800d761
 800d6c8:	0800d761 	.word	0x0800d761
 800d6cc:	0800d741 	.word	0x0800d741
 800d6d0:	0800d761 	.word	0x0800d761
 800d6d4:	0800d761 	.word	0x0800d761
 800d6d8:	0800d761 	.word	0x0800d761
 800d6dc:	0800d761 	.word	0x0800d761
 800d6e0:	0800d761 	.word	0x0800d761
 800d6e4:	0800d761 	.word	0x0800d761
 800d6e8:	0800d761 	.word	0x0800d761
 800d6ec:	0800d749 	.word	0x0800d749
 800d6f0:	0800d761 	.word	0x0800d761
 800d6f4:	0800d761 	.word	0x0800d761
 800d6f8:	0800d761 	.word	0x0800d761
 800d6fc:	0800d761 	.word	0x0800d761
 800d700:	0800d761 	.word	0x0800d761
 800d704:	0800d761 	.word	0x0800d761
 800d708:	0800d761 	.word	0x0800d761
 800d70c:	0800d751 	.word	0x0800d751
 800d710:	0800d761 	.word	0x0800d761
 800d714:	0800d761 	.word	0x0800d761
 800d718:	0800d761 	.word	0x0800d761
 800d71c:	0800d761 	.word	0x0800d761
 800d720:	0800d761 	.word	0x0800d761
 800d724:	0800d761 	.word	0x0800d761
 800d728:	0800d761 	.word	0x0800d761
 800d72c:	0800d759 	.word	0x0800d759
 800d730:	2301      	movs	r3, #1
 800d732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d736:	e0bc      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d738:	2304      	movs	r3, #4
 800d73a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d73e:	e0b8      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d740:	2308      	movs	r3, #8
 800d742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d746:	e0b4      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d748:	2310      	movs	r3, #16
 800d74a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d74e:	e0b0      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d750:	2320      	movs	r3, #32
 800d752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d756:	e0ac      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d758:	2340      	movs	r3, #64	@ 0x40
 800d75a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d75e:	e0a8      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d760:	2380      	movs	r3, #128	@ 0x80
 800d762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d766:	e0a4      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d768:	697b      	ldr	r3, [r7, #20]
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	4a8f      	ldr	r2, [pc, #572]	@ (800d9ac <UART_SetConfig+0x6a0>)
 800d76e:	4293      	cmp	r3, r2
 800d770:	d130      	bne.n	800d7d4 <UART_SetConfig+0x4c8>
 800d772:	4b8d      	ldr	r3, [pc, #564]	@ (800d9a8 <UART_SetConfig+0x69c>)
 800d774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d776:	f003 0307 	and.w	r3, r3, #7
 800d77a:	2b05      	cmp	r3, #5
 800d77c:	d826      	bhi.n	800d7cc <UART_SetConfig+0x4c0>
 800d77e:	a201      	add	r2, pc, #4	@ (adr r2, 800d784 <UART_SetConfig+0x478>)
 800d780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d784:	0800d79d 	.word	0x0800d79d
 800d788:	0800d7a5 	.word	0x0800d7a5
 800d78c:	0800d7ad 	.word	0x0800d7ad
 800d790:	0800d7b5 	.word	0x0800d7b5
 800d794:	0800d7bd 	.word	0x0800d7bd
 800d798:	0800d7c5 	.word	0x0800d7c5
 800d79c:	2300      	movs	r3, #0
 800d79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7a2:	e086      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d7a4:	2304      	movs	r3, #4
 800d7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7aa:	e082      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d7ac:	2308      	movs	r3, #8
 800d7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7b2:	e07e      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d7b4:	2310      	movs	r3, #16
 800d7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7ba:	e07a      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d7bc:	2320      	movs	r3, #32
 800d7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7c2:	e076      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d7c4:	2340      	movs	r3, #64	@ 0x40
 800d7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7ca:	e072      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d7cc:	2380      	movs	r3, #128	@ 0x80
 800d7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d7d2:	e06e      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	4a75      	ldr	r2, [pc, #468]	@ (800d9b0 <UART_SetConfig+0x6a4>)
 800d7da:	4293      	cmp	r3, r2
 800d7dc:	d130      	bne.n	800d840 <UART_SetConfig+0x534>
 800d7de:	4b72      	ldr	r3, [pc, #456]	@ (800d9a8 <UART_SetConfig+0x69c>)
 800d7e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7e2:	f003 0307 	and.w	r3, r3, #7
 800d7e6:	2b05      	cmp	r3, #5
 800d7e8:	d826      	bhi.n	800d838 <UART_SetConfig+0x52c>
 800d7ea:	a201      	add	r2, pc, #4	@ (adr r2, 800d7f0 <UART_SetConfig+0x4e4>)
 800d7ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7f0:	0800d809 	.word	0x0800d809
 800d7f4:	0800d811 	.word	0x0800d811
 800d7f8:	0800d819 	.word	0x0800d819
 800d7fc:	0800d821 	.word	0x0800d821
 800d800:	0800d829 	.word	0x0800d829
 800d804:	0800d831 	.word	0x0800d831
 800d808:	2300      	movs	r3, #0
 800d80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d80e:	e050      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d810:	2304      	movs	r3, #4
 800d812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d816:	e04c      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d818:	2308      	movs	r3, #8
 800d81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d81e:	e048      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d820:	2310      	movs	r3, #16
 800d822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d826:	e044      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d828:	2320      	movs	r3, #32
 800d82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d82e:	e040      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d830:	2340      	movs	r3, #64	@ 0x40
 800d832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d836:	e03c      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d838:	2380      	movs	r3, #128	@ 0x80
 800d83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d83e:	e038      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	4a5b      	ldr	r2, [pc, #364]	@ (800d9b4 <UART_SetConfig+0x6a8>)
 800d846:	4293      	cmp	r3, r2
 800d848:	d130      	bne.n	800d8ac <UART_SetConfig+0x5a0>
 800d84a:	4b57      	ldr	r3, [pc, #348]	@ (800d9a8 <UART_SetConfig+0x69c>)
 800d84c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d84e:	f003 0307 	and.w	r3, r3, #7
 800d852:	2b05      	cmp	r3, #5
 800d854:	d826      	bhi.n	800d8a4 <UART_SetConfig+0x598>
 800d856:	a201      	add	r2, pc, #4	@ (adr r2, 800d85c <UART_SetConfig+0x550>)
 800d858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d85c:	0800d875 	.word	0x0800d875
 800d860:	0800d87d 	.word	0x0800d87d
 800d864:	0800d885 	.word	0x0800d885
 800d868:	0800d88d 	.word	0x0800d88d
 800d86c:	0800d895 	.word	0x0800d895
 800d870:	0800d89d 	.word	0x0800d89d
 800d874:	2302      	movs	r3, #2
 800d876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d87a:	e01a      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d87c:	2304      	movs	r3, #4
 800d87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d882:	e016      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d884:	2308      	movs	r3, #8
 800d886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d88a:	e012      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d88c:	2310      	movs	r3, #16
 800d88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d892:	e00e      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d894:	2320      	movs	r3, #32
 800d896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d89a:	e00a      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d89c:	2340      	movs	r3, #64	@ 0x40
 800d89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8a2:	e006      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d8a4:	2380      	movs	r3, #128	@ 0x80
 800d8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800d8aa:	e002      	b.n	800d8b2 <UART_SetConfig+0x5a6>
 800d8ac:	2380      	movs	r3, #128	@ 0x80
 800d8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d8b2:	697b      	ldr	r3, [r7, #20]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	4a3f      	ldr	r2, [pc, #252]	@ (800d9b4 <UART_SetConfig+0x6a8>)
 800d8b8:	4293      	cmp	r3, r2
 800d8ba:	f040 80f8 	bne.w	800daae <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d8be:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d8c2:	2b20      	cmp	r3, #32
 800d8c4:	dc46      	bgt.n	800d954 <UART_SetConfig+0x648>
 800d8c6:	2b02      	cmp	r3, #2
 800d8c8:	f2c0 8082 	blt.w	800d9d0 <UART_SetConfig+0x6c4>
 800d8cc:	3b02      	subs	r3, #2
 800d8ce:	2b1e      	cmp	r3, #30
 800d8d0:	d87e      	bhi.n	800d9d0 <UART_SetConfig+0x6c4>
 800d8d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d8d8 <UART_SetConfig+0x5cc>)
 800d8d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8d8:	0800d95b 	.word	0x0800d95b
 800d8dc:	0800d9d1 	.word	0x0800d9d1
 800d8e0:	0800d963 	.word	0x0800d963
 800d8e4:	0800d9d1 	.word	0x0800d9d1
 800d8e8:	0800d9d1 	.word	0x0800d9d1
 800d8ec:	0800d9d1 	.word	0x0800d9d1
 800d8f0:	0800d973 	.word	0x0800d973
 800d8f4:	0800d9d1 	.word	0x0800d9d1
 800d8f8:	0800d9d1 	.word	0x0800d9d1
 800d8fc:	0800d9d1 	.word	0x0800d9d1
 800d900:	0800d9d1 	.word	0x0800d9d1
 800d904:	0800d9d1 	.word	0x0800d9d1
 800d908:	0800d9d1 	.word	0x0800d9d1
 800d90c:	0800d9d1 	.word	0x0800d9d1
 800d910:	0800d983 	.word	0x0800d983
 800d914:	0800d9d1 	.word	0x0800d9d1
 800d918:	0800d9d1 	.word	0x0800d9d1
 800d91c:	0800d9d1 	.word	0x0800d9d1
 800d920:	0800d9d1 	.word	0x0800d9d1
 800d924:	0800d9d1 	.word	0x0800d9d1
 800d928:	0800d9d1 	.word	0x0800d9d1
 800d92c:	0800d9d1 	.word	0x0800d9d1
 800d930:	0800d9d1 	.word	0x0800d9d1
 800d934:	0800d9d1 	.word	0x0800d9d1
 800d938:	0800d9d1 	.word	0x0800d9d1
 800d93c:	0800d9d1 	.word	0x0800d9d1
 800d940:	0800d9d1 	.word	0x0800d9d1
 800d944:	0800d9d1 	.word	0x0800d9d1
 800d948:	0800d9d1 	.word	0x0800d9d1
 800d94c:	0800d9d1 	.word	0x0800d9d1
 800d950:	0800d9c3 	.word	0x0800d9c3
 800d954:	2b40      	cmp	r3, #64	@ 0x40
 800d956:	d037      	beq.n	800d9c8 <UART_SetConfig+0x6bc>
 800d958:	e03a      	b.n	800d9d0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800d95a:	f7fd fac9 	bl	800aef0 <HAL_RCCEx_GetD3PCLK1Freq>
 800d95e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d960:	e03c      	b.n	800d9dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d962:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d966:	4618      	mov	r0, r3
 800d968:	f7fd fad8 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800d96c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d970:	e034      	b.n	800d9dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d972:	f107 0318 	add.w	r3, r7, #24
 800d976:	4618      	mov	r0, r3
 800d978:	f7fd fc24 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800d97c:	69fb      	ldr	r3, [r7, #28]
 800d97e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d980:	e02c      	b.n	800d9dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d982:	4b09      	ldr	r3, [pc, #36]	@ (800d9a8 <UART_SetConfig+0x69c>)
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	f003 0320 	and.w	r3, r3, #32
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d016      	beq.n	800d9bc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800d98e:	4b06      	ldr	r3, [pc, #24]	@ (800d9a8 <UART_SetConfig+0x69c>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	08db      	lsrs	r3, r3, #3
 800d994:	f003 0303 	and.w	r3, r3, #3
 800d998:	4a07      	ldr	r2, [pc, #28]	@ (800d9b8 <UART_SetConfig+0x6ac>)
 800d99a:	fa22 f303 	lsr.w	r3, r2, r3
 800d99e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800d9a0:	e01c      	b.n	800d9dc <UART_SetConfig+0x6d0>
 800d9a2:	bf00      	nop
 800d9a4:	40011400 	.word	0x40011400
 800d9a8:	58024400 	.word	0x58024400
 800d9ac:	40007800 	.word	0x40007800
 800d9b0:	40007c00 	.word	0x40007c00
 800d9b4:	58000c00 	.word	0x58000c00
 800d9b8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800d9bc:	4b9d      	ldr	r3, [pc, #628]	@ (800dc34 <UART_SetConfig+0x928>)
 800d9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9c0:	e00c      	b.n	800d9dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800d9c2:	4b9d      	ldr	r3, [pc, #628]	@ (800dc38 <UART_SetConfig+0x92c>)
 800d9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9c6:	e009      	b.n	800d9dc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d9c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d9cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d9ce:	e005      	b.n	800d9dc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800d9d4:	2301      	movs	r3, #1
 800d9d6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800d9da:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d9dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	f000 81de 	beq.w	800dda0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9e8:	4a94      	ldr	r2, [pc, #592]	@ (800dc3c <UART_SetConfig+0x930>)
 800d9ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d9ee:	461a      	mov	r2, r3
 800d9f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9f2:	fbb3 f3f2 	udiv	r3, r3, r2
 800d9f6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	685a      	ldr	r2, [r3, #4]
 800d9fc:	4613      	mov	r3, r2
 800d9fe:	005b      	lsls	r3, r3, #1
 800da00:	4413      	add	r3, r2
 800da02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da04:	429a      	cmp	r2, r3
 800da06:	d305      	bcc.n	800da14 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800da08:	697b      	ldr	r3, [r7, #20]
 800da0a:	685b      	ldr	r3, [r3, #4]
 800da0c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da10:	429a      	cmp	r2, r3
 800da12:	d903      	bls.n	800da1c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800da14:	2301      	movs	r3, #1
 800da16:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800da1a:	e1c1      	b.n	800dda0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800da1e:	2200      	movs	r2, #0
 800da20:	60bb      	str	r3, [r7, #8]
 800da22:	60fa      	str	r2, [r7, #12]
 800da24:	697b      	ldr	r3, [r7, #20]
 800da26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da28:	4a84      	ldr	r2, [pc, #528]	@ (800dc3c <UART_SetConfig+0x930>)
 800da2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da2e:	b29b      	uxth	r3, r3
 800da30:	2200      	movs	r2, #0
 800da32:	603b      	str	r3, [r7, #0]
 800da34:	607a      	str	r2, [r7, #4]
 800da36:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da3a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800da3e:	f7f2 fca7 	bl	8000390 <__aeabi_uldivmod>
 800da42:	4602      	mov	r2, r0
 800da44:	460b      	mov	r3, r1
 800da46:	4610      	mov	r0, r2
 800da48:	4619      	mov	r1, r3
 800da4a:	f04f 0200 	mov.w	r2, #0
 800da4e:	f04f 0300 	mov.w	r3, #0
 800da52:	020b      	lsls	r3, r1, #8
 800da54:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800da58:	0202      	lsls	r2, r0, #8
 800da5a:	6979      	ldr	r1, [r7, #20]
 800da5c:	6849      	ldr	r1, [r1, #4]
 800da5e:	0849      	lsrs	r1, r1, #1
 800da60:	2000      	movs	r0, #0
 800da62:	460c      	mov	r4, r1
 800da64:	4605      	mov	r5, r0
 800da66:	eb12 0804 	adds.w	r8, r2, r4
 800da6a:	eb43 0905 	adc.w	r9, r3, r5
 800da6e:	697b      	ldr	r3, [r7, #20]
 800da70:	685b      	ldr	r3, [r3, #4]
 800da72:	2200      	movs	r2, #0
 800da74:	469a      	mov	sl, r3
 800da76:	4693      	mov	fp, r2
 800da78:	4652      	mov	r2, sl
 800da7a:	465b      	mov	r3, fp
 800da7c:	4640      	mov	r0, r8
 800da7e:	4649      	mov	r1, r9
 800da80:	f7f2 fc86 	bl	8000390 <__aeabi_uldivmod>
 800da84:	4602      	mov	r2, r0
 800da86:	460b      	mov	r3, r1
 800da88:	4613      	mov	r3, r2
 800da8a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800da8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da8e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800da92:	d308      	bcc.n	800daa6 <UART_SetConfig+0x79a>
 800da94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800da9a:	d204      	bcs.n	800daa6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800da9c:	697b      	ldr	r3, [r7, #20]
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800daa2:	60da      	str	r2, [r3, #12]
 800daa4:	e17c      	b.n	800dda0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800daa6:	2301      	movs	r3, #1
 800daa8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800daac:	e178      	b.n	800dda0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800daae:	697b      	ldr	r3, [r7, #20]
 800dab0:	69db      	ldr	r3, [r3, #28]
 800dab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dab6:	f040 80c5 	bne.w	800dc44 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800daba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800dabe:	2b20      	cmp	r3, #32
 800dac0:	dc48      	bgt.n	800db54 <UART_SetConfig+0x848>
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	db7b      	blt.n	800dbbe <UART_SetConfig+0x8b2>
 800dac6:	2b20      	cmp	r3, #32
 800dac8:	d879      	bhi.n	800dbbe <UART_SetConfig+0x8b2>
 800daca:	a201      	add	r2, pc, #4	@ (adr r2, 800dad0 <UART_SetConfig+0x7c4>)
 800dacc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dad0:	0800db5b 	.word	0x0800db5b
 800dad4:	0800db63 	.word	0x0800db63
 800dad8:	0800dbbf 	.word	0x0800dbbf
 800dadc:	0800dbbf 	.word	0x0800dbbf
 800dae0:	0800db6b 	.word	0x0800db6b
 800dae4:	0800dbbf 	.word	0x0800dbbf
 800dae8:	0800dbbf 	.word	0x0800dbbf
 800daec:	0800dbbf 	.word	0x0800dbbf
 800daf0:	0800db7b 	.word	0x0800db7b
 800daf4:	0800dbbf 	.word	0x0800dbbf
 800daf8:	0800dbbf 	.word	0x0800dbbf
 800dafc:	0800dbbf 	.word	0x0800dbbf
 800db00:	0800dbbf 	.word	0x0800dbbf
 800db04:	0800dbbf 	.word	0x0800dbbf
 800db08:	0800dbbf 	.word	0x0800dbbf
 800db0c:	0800dbbf 	.word	0x0800dbbf
 800db10:	0800db8b 	.word	0x0800db8b
 800db14:	0800dbbf 	.word	0x0800dbbf
 800db18:	0800dbbf 	.word	0x0800dbbf
 800db1c:	0800dbbf 	.word	0x0800dbbf
 800db20:	0800dbbf 	.word	0x0800dbbf
 800db24:	0800dbbf 	.word	0x0800dbbf
 800db28:	0800dbbf 	.word	0x0800dbbf
 800db2c:	0800dbbf 	.word	0x0800dbbf
 800db30:	0800dbbf 	.word	0x0800dbbf
 800db34:	0800dbbf 	.word	0x0800dbbf
 800db38:	0800dbbf 	.word	0x0800dbbf
 800db3c:	0800dbbf 	.word	0x0800dbbf
 800db40:	0800dbbf 	.word	0x0800dbbf
 800db44:	0800dbbf 	.word	0x0800dbbf
 800db48:	0800dbbf 	.word	0x0800dbbf
 800db4c:	0800dbbf 	.word	0x0800dbbf
 800db50:	0800dbb1 	.word	0x0800dbb1
 800db54:	2b40      	cmp	r3, #64	@ 0x40
 800db56:	d02e      	beq.n	800dbb6 <UART_SetConfig+0x8aa>
 800db58:	e031      	b.n	800dbbe <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800db5a:	f7fb fa13 	bl	8008f84 <HAL_RCC_GetPCLK1Freq>
 800db5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800db60:	e033      	b.n	800dbca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800db62:	f7fb fa25 	bl	8008fb0 <HAL_RCC_GetPCLK2Freq>
 800db66:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800db68:	e02f      	b.n	800dbca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800db6e:	4618      	mov	r0, r3
 800db70:	f7fd f9d4 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800db74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db78:	e027      	b.n	800dbca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db7a:	f107 0318 	add.w	r3, r7, #24
 800db7e:	4618      	mov	r0, r3
 800db80:	f7fd fb20 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800db84:	69fb      	ldr	r3, [r7, #28]
 800db86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db88:	e01f      	b.n	800dbca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800db8a:	4b2d      	ldr	r3, [pc, #180]	@ (800dc40 <UART_SetConfig+0x934>)
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f003 0320 	and.w	r3, r3, #32
 800db92:	2b00      	cmp	r3, #0
 800db94:	d009      	beq.n	800dbaa <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800db96:	4b2a      	ldr	r3, [pc, #168]	@ (800dc40 <UART_SetConfig+0x934>)
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	08db      	lsrs	r3, r3, #3
 800db9c:	f003 0303 	and.w	r3, r3, #3
 800dba0:	4a24      	ldr	r2, [pc, #144]	@ (800dc34 <UART_SetConfig+0x928>)
 800dba2:	fa22 f303 	lsr.w	r3, r2, r3
 800dba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dba8:	e00f      	b.n	800dbca <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800dbaa:	4b22      	ldr	r3, [pc, #136]	@ (800dc34 <UART_SetConfig+0x928>)
 800dbac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbae:	e00c      	b.n	800dbca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dbb0:	4b21      	ldr	r3, [pc, #132]	@ (800dc38 <UART_SetConfig+0x92c>)
 800dbb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbb4:	e009      	b.n	800dbca <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dbb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dbba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbbc:	e005      	b.n	800dbca <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800dbc2:	2301      	movs	r3, #1
 800dbc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800dbc8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800dbca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	f000 80e7 	beq.w	800dda0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dbd2:	697b      	ldr	r3, [r7, #20]
 800dbd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbd6:	4a19      	ldr	r2, [pc, #100]	@ (800dc3c <UART_SetConfig+0x930>)
 800dbd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dbdc:	461a      	mov	r2, r3
 800dbde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbe0:	fbb3 f3f2 	udiv	r3, r3, r2
 800dbe4:	005a      	lsls	r2, r3, #1
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	685b      	ldr	r3, [r3, #4]
 800dbea:	085b      	lsrs	r3, r3, #1
 800dbec:	441a      	add	r2, r3
 800dbee:	697b      	ldr	r3, [r7, #20]
 800dbf0:	685b      	ldr	r3, [r3, #4]
 800dbf2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dbf6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dbf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbfa:	2b0f      	cmp	r3, #15
 800dbfc:	d916      	bls.n	800dc2c <UART_SetConfig+0x920>
 800dbfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc04:	d212      	bcs.n	800dc2c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800dc06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc08:	b29b      	uxth	r3, r3
 800dc0a:	f023 030f 	bic.w	r3, r3, #15
 800dc0e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800dc10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc12:	085b      	lsrs	r3, r3, #1
 800dc14:	b29b      	uxth	r3, r3
 800dc16:	f003 0307 	and.w	r3, r3, #7
 800dc1a:	b29a      	uxth	r2, r3
 800dc1c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dc1e:	4313      	orrs	r3, r2
 800dc20:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800dc28:	60da      	str	r2, [r3, #12]
 800dc2a:	e0b9      	b.n	800dda0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800dc2c:	2301      	movs	r3, #1
 800dc2e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800dc32:	e0b5      	b.n	800dda0 <UART_SetConfig+0xa94>
 800dc34:	03d09000 	.word	0x03d09000
 800dc38:	003d0900 	.word	0x003d0900
 800dc3c:	08014b7c 	.word	0x08014b7c
 800dc40:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800dc44:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800dc48:	2b20      	cmp	r3, #32
 800dc4a:	dc49      	bgt.n	800dce0 <UART_SetConfig+0x9d4>
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	db7c      	blt.n	800dd4a <UART_SetConfig+0xa3e>
 800dc50:	2b20      	cmp	r3, #32
 800dc52:	d87a      	bhi.n	800dd4a <UART_SetConfig+0xa3e>
 800dc54:	a201      	add	r2, pc, #4	@ (adr r2, 800dc5c <UART_SetConfig+0x950>)
 800dc56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc5a:	bf00      	nop
 800dc5c:	0800dce7 	.word	0x0800dce7
 800dc60:	0800dcef 	.word	0x0800dcef
 800dc64:	0800dd4b 	.word	0x0800dd4b
 800dc68:	0800dd4b 	.word	0x0800dd4b
 800dc6c:	0800dcf7 	.word	0x0800dcf7
 800dc70:	0800dd4b 	.word	0x0800dd4b
 800dc74:	0800dd4b 	.word	0x0800dd4b
 800dc78:	0800dd4b 	.word	0x0800dd4b
 800dc7c:	0800dd07 	.word	0x0800dd07
 800dc80:	0800dd4b 	.word	0x0800dd4b
 800dc84:	0800dd4b 	.word	0x0800dd4b
 800dc88:	0800dd4b 	.word	0x0800dd4b
 800dc8c:	0800dd4b 	.word	0x0800dd4b
 800dc90:	0800dd4b 	.word	0x0800dd4b
 800dc94:	0800dd4b 	.word	0x0800dd4b
 800dc98:	0800dd4b 	.word	0x0800dd4b
 800dc9c:	0800dd17 	.word	0x0800dd17
 800dca0:	0800dd4b 	.word	0x0800dd4b
 800dca4:	0800dd4b 	.word	0x0800dd4b
 800dca8:	0800dd4b 	.word	0x0800dd4b
 800dcac:	0800dd4b 	.word	0x0800dd4b
 800dcb0:	0800dd4b 	.word	0x0800dd4b
 800dcb4:	0800dd4b 	.word	0x0800dd4b
 800dcb8:	0800dd4b 	.word	0x0800dd4b
 800dcbc:	0800dd4b 	.word	0x0800dd4b
 800dcc0:	0800dd4b 	.word	0x0800dd4b
 800dcc4:	0800dd4b 	.word	0x0800dd4b
 800dcc8:	0800dd4b 	.word	0x0800dd4b
 800dccc:	0800dd4b 	.word	0x0800dd4b
 800dcd0:	0800dd4b 	.word	0x0800dd4b
 800dcd4:	0800dd4b 	.word	0x0800dd4b
 800dcd8:	0800dd4b 	.word	0x0800dd4b
 800dcdc:	0800dd3d 	.word	0x0800dd3d
 800dce0:	2b40      	cmp	r3, #64	@ 0x40
 800dce2:	d02e      	beq.n	800dd42 <UART_SetConfig+0xa36>
 800dce4:	e031      	b.n	800dd4a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800dce6:	f7fb f94d 	bl	8008f84 <HAL_RCC_GetPCLK1Freq>
 800dcea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dcec:	e033      	b.n	800dd56 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dcee:	f7fb f95f 	bl	8008fb0 <HAL_RCC_GetPCLK2Freq>
 800dcf2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800dcf4:	e02f      	b.n	800dd56 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dcf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dcfa:	4618      	mov	r0, r3
 800dcfc:	f7fd f90e 	bl	800af1c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dd00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd04:	e027      	b.n	800dd56 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dd06:	f107 0318 	add.w	r3, r7, #24
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f7fd fa5a 	bl	800b1c4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dd10:	69fb      	ldr	r3, [r7, #28]
 800dd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd14:	e01f      	b.n	800dd56 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd16:	4b2d      	ldr	r3, [pc, #180]	@ (800ddcc <UART_SetConfig+0xac0>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	f003 0320 	and.w	r3, r3, #32
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d009      	beq.n	800dd36 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dd22:	4b2a      	ldr	r3, [pc, #168]	@ (800ddcc <UART_SetConfig+0xac0>)
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	08db      	lsrs	r3, r3, #3
 800dd28:	f003 0303 	and.w	r3, r3, #3
 800dd2c:	4a28      	ldr	r2, [pc, #160]	@ (800ddd0 <UART_SetConfig+0xac4>)
 800dd2e:	fa22 f303 	lsr.w	r3, r2, r3
 800dd32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800dd34:	e00f      	b.n	800dd56 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800dd36:	4b26      	ldr	r3, [pc, #152]	@ (800ddd0 <UART_SetConfig+0xac4>)
 800dd38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd3a:	e00c      	b.n	800dd56 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800dd3c:	4b25      	ldr	r3, [pc, #148]	@ (800ddd4 <UART_SetConfig+0xac8>)
 800dd3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd40:	e009      	b.n	800dd56 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dd42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd48:	e005      	b.n	800dd56 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800dd4a:	2300      	movs	r3, #0
 800dd4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800dd4e:	2301      	movs	r3, #1
 800dd50:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800dd54:	bf00      	nop
    }

    if (pclk != 0U)
 800dd56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d021      	beq.n	800dda0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd5c:	697b      	ldr	r3, [r7, #20]
 800dd5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd60:	4a1d      	ldr	r2, [pc, #116]	@ (800ddd8 <UART_SetConfig+0xacc>)
 800dd62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd66:	461a      	mov	r2, r3
 800dd68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd6a:	fbb3 f2f2 	udiv	r2, r3, r2
 800dd6e:	697b      	ldr	r3, [r7, #20]
 800dd70:	685b      	ldr	r3, [r3, #4]
 800dd72:	085b      	lsrs	r3, r3, #1
 800dd74:	441a      	add	r2, r3
 800dd76:	697b      	ldr	r3, [r7, #20]
 800dd78:	685b      	ldr	r3, [r3, #4]
 800dd7a:	fbb2 f3f3 	udiv	r3, r2, r3
 800dd7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dd80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd82:	2b0f      	cmp	r3, #15
 800dd84:	d909      	bls.n	800dd9a <UART_SetConfig+0xa8e>
 800dd86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dd8c:	d205      	bcs.n	800dd9a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dd8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd90:	b29a      	uxth	r2, r3
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	60da      	str	r2, [r3, #12]
 800dd98:	e002      	b.n	800dda0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800dd9a:	2301      	movs	r3, #1
 800dd9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dda0:	697b      	ldr	r3, [r7, #20]
 800dda2:	2201      	movs	r2, #1
 800dda4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dda8:	697b      	ldr	r3, [r7, #20]
 800ddaa:	2201      	movs	r2, #1
 800ddac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ddb0:	697b      	ldr	r3, [r7, #20]
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800ddb6:	697b      	ldr	r3, [r7, #20]
 800ddb8:	2200      	movs	r2, #0
 800ddba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800ddbc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	3748      	adds	r7, #72	@ 0x48
 800ddc4:	46bd      	mov	sp, r7
 800ddc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ddca:	bf00      	nop
 800ddcc:	58024400 	.word	0x58024400
 800ddd0:	03d09000 	.word	0x03d09000
 800ddd4:	003d0900 	.word	0x003d0900
 800ddd8:	08014b7c 	.word	0x08014b7c

0800dddc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dddc:	b480      	push	{r7}
 800ddde:	b083      	sub	sp, #12
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dde8:	f003 0308 	and.w	r3, r3, #8
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d00a      	beq.n	800de06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	685b      	ldr	r3, [r3, #4]
 800ddf6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	430a      	orrs	r2, r1
 800de04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de0a:	f003 0301 	and.w	r3, r3, #1
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d00a      	beq.n	800de28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	685b      	ldr	r3, [r3, #4]
 800de18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	681b      	ldr	r3, [r3, #0]
 800de24:	430a      	orrs	r2, r1
 800de26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de2c:	f003 0302 	and.w	r3, r3, #2
 800de30:	2b00      	cmp	r3, #0
 800de32:	d00a      	beq.n	800de4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	685b      	ldr	r3, [r3, #4]
 800de3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	430a      	orrs	r2, r1
 800de48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de4e:	f003 0304 	and.w	r3, r3, #4
 800de52:	2b00      	cmp	r3, #0
 800de54:	d00a      	beq.n	800de6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	685b      	ldr	r3, [r3, #4]
 800de5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	430a      	orrs	r2, r1
 800de6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de70:	f003 0310 	and.w	r3, r3, #16
 800de74:	2b00      	cmp	r3, #0
 800de76:	d00a      	beq.n	800de8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	689b      	ldr	r3, [r3, #8]
 800de7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	430a      	orrs	r2, r1
 800de8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de92:	f003 0320 	and.w	r3, r3, #32
 800de96:	2b00      	cmp	r3, #0
 800de98:	d00a      	beq.n	800deb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	689b      	ldr	r3, [r3, #8]
 800dea0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	430a      	orrs	r2, r1
 800deae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800deb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d01a      	beq.n	800def2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	685b      	ldr	r3, [r3, #4]
 800dec2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	430a      	orrs	r2, r1
 800ded0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ded6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800deda:	d10a      	bne.n	800def2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	685b      	ldr	r3, [r3, #4]
 800dee2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	430a      	orrs	r2, r1
 800def0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800def6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800defa:	2b00      	cmp	r3, #0
 800defc:	d00a      	beq.n	800df14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	685b      	ldr	r3, [r3, #4]
 800df04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	430a      	orrs	r2, r1
 800df12:	605a      	str	r2, [r3, #4]
  }
}
 800df14:	bf00      	nop
 800df16:	370c      	adds	r7, #12
 800df18:	46bd      	mov	sp, r7
 800df1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1e:	4770      	bx	lr

0800df20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b098      	sub	sp, #96	@ 0x60
 800df24:	af02      	add	r7, sp, #8
 800df26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	2200      	movs	r2, #0
 800df2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800df30:	f7f4 fd66 	bl	8002a00 <HAL_GetTick>
 800df34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	f003 0308 	and.w	r3, r3, #8
 800df40:	2b08      	cmp	r3, #8
 800df42:	d12f      	bne.n	800dfa4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800df44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800df48:	9300      	str	r3, [sp, #0]
 800df4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800df4c:	2200      	movs	r2, #0
 800df4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f000 f88e 	bl	800e074 <UART_WaitOnFlagUntilTimeout>
 800df58:	4603      	mov	r3, r0
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d022      	beq.n	800dfa4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df66:	e853 3f00 	ldrex	r3, [r3]
 800df6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800df6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800df72:	653b      	str	r3, [r7, #80]	@ 0x50
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	461a      	mov	r2, r3
 800df7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800df7c:	647b      	str	r3, [r7, #68]	@ 0x44
 800df7e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800df82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800df84:	e841 2300 	strex	r3, r2, [r1]
 800df88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800df8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d1e6      	bne.n	800df5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	2220      	movs	r2, #32
 800df94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	2200      	movs	r2, #0
 800df9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800dfa0:	2303      	movs	r3, #3
 800dfa2:	e063      	b.n	800e06c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	f003 0304 	and.w	r3, r3, #4
 800dfae:	2b04      	cmp	r3, #4
 800dfb0:	d149      	bne.n	800e046 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dfb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800dfb6:	9300      	str	r3, [sp, #0]
 800dfb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dfba:	2200      	movs	r2, #0
 800dfbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	f000 f857 	bl	800e074 <UART_WaitOnFlagUntilTimeout>
 800dfc6:	4603      	mov	r3, r0
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d03c      	beq.n	800e046 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd4:	e853 3f00 	ldrex	r3, [r3]
 800dfd8:	623b      	str	r3, [r7, #32]
   return(result);
 800dfda:	6a3b      	ldr	r3, [r7, #32]
 800dfdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800dfe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	461a      	mov	r2, r3
 800dfe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfea:	633b      	str	r3, [r7, #48]	@ 0x30
 800dfec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dff2:	e841 2300 	strex	r3, r2, [r1]
 800dff6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800dff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d1e6      	bne.n	800dfcc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	3308      	adds	r3, #8
 800e004:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	e853 3f00 	ldrex	r3, [r3]
 800e00c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e00e:	68fb      	ldr	r3, [r7, #12]
 800e010:	f023 0301 	bic.w	r3, r3, #1
 800e014:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	3308      	adds	r3, #8
 800e01c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e01e:	61fa      	str	r2, [r7, #28]
 800e020:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e022:	69b9      	ldr	r1, [r7, #24]
 800e024:	69fa      	ldr	r2, [r7, #28]
 800e026:	e841 2300 	strex	r3, r2, [r1]
 800e02a:	617b      	str	r3, [r7, #20]
   return(result);
 800e02c:	697b      	ldr	r3, [r7, #20]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	d1e5      	bne.n	800dffe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2220      	movs	r2, #32
 800e036:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	2200      	movs	r2, #0
 800e03e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e042:	2303      	movs	r3, #3
 800e044:	e012      	b.n	800e06c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	2220      	movs	r2, #32
 800e04a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	2220      	movs	r2, #32
 800e052:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	2200      	movs	r2, #0
 800e05a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2200      	movs	r2, #0
 800e060:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	2200      	movs	r2, #0
 800e066:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e06a:	2300      	movs	r3, #0
}
 800e06c:	4618      	mov	r0, r3
 800e06e:	3758      	adds	r7, #88	@ 0x58
 800e070:	46bd      	mov	sp, r7
 800e072:	bd80      	pop	{r7, pc}

0800e074 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b084      	sub	sp, #16
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	603b      	str	r3, [r7, #0]
 800e080:	4613      	mov	r3, r2
 800e082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e084:	e04f      	b.n	800e126 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e086:	69bb      	ldr	r3, [r7, #24]
 800e088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e08c:	d04b      	beq.n	800e126 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e08e:	f7f4 fcb7 	bl	8002a00 <HAL_GetTick>
 800e092:	4602      	mov	r2, r0
 800e094:	683b      	ldr	r3, [r7, #0]
 800e096:	1ad3      	subs	r3, r2, r3
 800e098:	69ba      	ldr	r2, [r7, #24]
 800e09a:	429a      	cmp	r2, r3
 800e09c:	d302      	bcc.n	800e0a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800e09e:	69bb      	ldr	r3, [r7, #24]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d101      	bne.n	800e0a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e0a4:	2303      	movs	r3, #3
 800e0a6:	e04e      	b.n	800e146 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	681b      	ldr	r3, [r3, #0]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	f003 0304 	and.w	r3, r3, #4
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d037      	beq.n	800e126 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	2b80      	cmp	r3, #128	@ 0x80
 800e0ba:	d034      	beq.n	800e126 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	2b40      	cmp	r3, #64	@ 0x40
 800e0c0:	d031      	beq.n	800e126 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	69db      	ldr	r3, [r3, #28]
 800e0c8:	f003 0308 	and.w	r3, r3, #8
 800e0cc:	2b08      	cmp	r3, #8
 800e0ce:	d110      	bne.n	800e0f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	2208      	movs	r2, #8
 800e0d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e0d8:	68f8      	ldr	r0, [r7, #12]
 800e0da:	f000 f839 	bl	800e150 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	2208      	movs	r2, #8
 800e0e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	2200      	movs	r2, #0
 800e0ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	e029      	b.n	800e146 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	69db      	ldr	r3, [r3, #28]
 800e0f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e0fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e100:	d111      	bne.n	800e126 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e10a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e10c:	68f8      	ldr	r0, [r7, #12]
 800e10e:	f000 f81f 	bl	800e150 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	2220      	movs	r2, #32
 800e116:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e11a:	68fb      	ldr	r3, [r7, #12]
 800e11c:	2200      	movs	r2, #0
 800e11e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e122:	2303      	movs	r3, #3
 800e124:	e00f      	b.n	800e146 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	69da      	ldr	r2, [r3, #28]
 800e12c:	68bb      	ldr	r3, [r7, #8]
 800e12e:	4013      	ands	r3, r2
 800e130:	68ba      	ldr	r2, [r7, #8]
 800e132:	429a      	cmp	r2, r3
 800e134:	bf0c      	ite	eq
 800e136:	2301      	moveq	r3, #1
 800e138:	2300      	movne	r3, #0
 800e13a:	b2db      	uxtb	r3, r3
 800e13c:	461a      	mov	r2, r3
 800e13e:	79fb      	ldrb	r3, [r7, #7]
 800e140:	429a      	cmp	r2, r3
 800e142:	d0a0      	beq.n	800e086 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e144:	2300      	movs	r3, #0
}
 800e146:	4618      	mov	r0, r3
 800e148:	3710      	adds	r7, #16
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}
	...

0800e150 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e150:	b480      	push	{r7}
 800e152:	b095      	sub	sp, #84	@ 0x54
 800e154:	af00      	add	r7, sp, #0
 800e156:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e15e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e160:	e853 3f00 	ldrex	r3, [r3]
 800e164:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e168:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e16c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	461a      	mov	r2, r3
 800e174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e176:	643b      	str	r3, [r7, #64]	@ 0x40
 800e178:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e17a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e17c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e17e:	e841 2300 	strex	r3, r2, [r1]
 800e182:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e184:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e186:	2b00      	cmp	r3, #0
 800e188:	d1e6      	bne.n	800e158 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	3308      	adds	r3, #8
 800e190:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e192:	6a3b      	ldr	r3, [r7, #32]
 800e194:	e853 3f00 	ldrex	r3, [r3]
 800e198:	61fb      	str	r3, [r7, #28]
   return(result);
 800e19a:	69fa      	ldr	r2, [r7, #28]
 800e19c:	4b1e      	ldr	r3, [pc, #120]	@ (800e218 <UART_EndRxTransfer+0xc8>)
 800e19e:	4013      	ands	r3, r2
 800e1a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	3308      	adds	r3, #8
 800e1a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e1aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e1ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e1b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e1b2:	e841 2300 	strex	r3, r2, [r1]
 800e1b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e1b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d1e5      	bne.n	800e18a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e1c2:	2b01      	cmp	r3, #1
 800e1c4:	d118      	bne.n	800e1f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	e853 3f00 	ldrex	r3, [r3]
 800e1d2:	60bb      	str	r3, [r7, #8]
   return(result);
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	f023 0310 	bic.w	r3, r3, #16
 800e1da:	647b      	str	r3, [r7, #68]	@ 0x44
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	461a      	mov	r2, r3
 800e1e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e1e4:	61bb      	str	r3, [r7, #24]
 800e1e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1e8:	6979      	ldr	r1, [r7, #20]
 800e1ea:	69ba      	ldr	r2, [r7, #24]
 800e1ec:	e841 2300 	strex	r3, r2, [r1]
 800e1f0:	613b      	str	r3, [r7, #16]
   return(result);
 800e1f2:	693b      	ldr	r3, [r7, #16]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d1e6      	bne.n	800e1c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2220      	movs	r2, #32
 800e1fc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	2200      	movs	r2, #0
 800e204:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	2200      	movs	r2, #0
 800e20a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e20c:	bf00      	nop
 800e20e:	3754      	adds	r7, #84	@ 0x54
 800e210:	46bd      	mov	sp, r7
 800e212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e216:	4770      	bx	lr
 800e218:	effffffe 	.word	0xeffffffe

0800e21c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e21c:	b084      	sub	sp, #16
 800e21e:	b580      	push	{r7, lr}
 800e220:	b084      	sub	sp, #16
 800e222:	af00      	add	r7, sp, #0
 800e224:	6078      	str	r0, [r7, #4]
 800e226:	f107 001c 	add.w	r0, r7, #28
 800e22a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e22e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e232:	2b01      	cmp	r3, #1
 800e234:	d121      	bne.n	800e27a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e23a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	68da      	ldr	r2, [r3, #12]
 800e246:	4b2c      	ldr	r3, [pc, #176]	@ (800e2f8 <USB_CoreInit+0xdc>)
 800e248:	4013      	ands	r3, r2
 800e24a:	687a      	ldr	r2, [r7, #4]
 800e24c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	68db      	ldr	r3, [r3, #12]
 800e252:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e256:	687b      	ldr	r3, [r7, #4]
 800e258:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e25a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800e25e:	2b01      	cmp	r3, #1
 800e260:	d105      	bne.n	800e26e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e262:	687b      	ldr	r3, [r7, #4]
 800e264:	68db      	ldr	r3, [r3, #12]
 800e266:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e26e:	6878      	ldr	r0, [r7, #4]
 800e270:	f001 faf6 	bl	800f860 <USB_CoreReset>
 800e274:	4603      	mov	r3, r0
 800e276:	73fb      	strb	r3, [r7, #15]
 800e278:	e01b      	b.n	800e2b2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	68db      	ldr	r3, [r3, #12]
 800e27e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f001 faea 	bl	800f860 <USB_CoreReset>
 800e28c:	4603      	mov	r3, r0
 800e28e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800e290:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800e294:	2b00      	cmp	r3, #0
 800e296:	d106      	bne.n	800e2a6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e29c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	639a      	str	r2, [r3, #56]	@ 0x38
 800e2a4:	e005      	b.n	800e2b2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2aa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800e2b2:	7fbb      	ldrb	r3, [r7, #30]
 800e2b4:	2b01      	cmp	r3, #1
 800e2b6:	d116      	bne.n	800e2e6 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2bc:	b29a      	uxth	r2, r3
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e2c6:	4b0d      	ldr	r3, [pc, #52]	@ (800e2fc <USB_CoreInit+0xe0>)
 800e2c8:	4313      	orrs	r3, r2
 800e2ca:	687a      	ldr	r2, [r7, #4]
 800e2cc:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	689b      	ldr	r3, [r3, #8]
 800e2d2:	f043 0206 	orr.w	r2, r3, #6
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	689b      	ldr	r3, [r3, #8]
 800e2de:	f043 0220 	orr.w	r2, r3, #32
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e2e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	3710      	adds	r7, #16
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e2f2:	b004      	add	sp, #16
 800e2f4:	4770      	bx	lr
 800e2f6:	bf00      	nop
 800e2f8:	ffbdffbf 	.word	0xffbdffbf
 800e2fc:	03ee0000 	.word	0x03ee0000

0800e300 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800e300:	b480      	push	{r7}
 800e302:	b087      	sub	sp, #28
 800e304:	af00      	add	r7, sp, #0
 800e306:	60f8      	str	r0, [r7, #12]
 800e308:	60b9      	str	r1, [r7, #8]
 800e30a:	4613      	mov	r3, r2
 800e30c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800e30e:	79fb      	ldrb	r3, [r7, #7]
 800e310:	2b02      	cmp	r3, #2
 800e312:	d165      	bne.n	800e3e0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800e314:	68bb      	ldr	r3, [r7, #8]
 800e316:	4a41      	ldr	r2, [pc, #260]	@ (800e41c <USB_SetTurnaroundTime+0x11c>)
 800e318:	4293      	cmp	r3, r2
 800e31a:	d906      	bls.n	800e32a <USB_SetTurnaroundTime+0x2a>
 800e31c:	68bb      	ldr	r3, [r7, #8]
 800e31e:	4a40      	ldr	r2, [pc, #256]	@ (800e420 <USB_SetTurnaroundTime+0x120>)
 800e320:	4293      	cmp	r3, r2
 800e322:	d202      	bcs.n	800e32a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800e324:	230f      	movs	r3, #15
 800e326:	617b      	str	r3, [r7, #20]
 800e328:	e062      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800e32a:	68bb      	ldr	r3, [r7, #8]
 800e32c:	4a3c      	ldr	r2, [pc, #240]	@ (800e420 <USB_SetTurnaroundTime+0x120>)
 800e32e:	4293      	cmp	r3, r2
 800e330:	d306      	bcc.n	800e340 <USB_SetTurnaroundTime+0x40>
 800e332:	68bb      	ldr	r3, [r7, #8]
 800e334:	4a3b      	ldr	r2, [pc, #236]	@ (800e424 <USB_SetTurnaroundTime+0x124>)
 800e336:	4293      	cmp	r3, r2
 800e338:	d202      	bcs.n	800e340 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800e33a:	230e      	movs	r3, #14
 800e33c:	617b      	str	r3, [r7, #20]
 800e33e:	e057      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800e340:	68bb      	ldr	r3, [r7, #8]
 800e342:	4a38      	ldr	r2, [pc, #224]	@ (800e424 <USB_SetTurnaroundTime+0x124>)
 800e344:	4293      	cmp	r3, r2
 800e346:	d306      	bcc.n	800e356 <USB_SetTurnaroundTime+0x56>
 800e348:	68bb      	ldr	r3, [r7, #8]
 800e34a:	4a37      	ldr	r2, [pc, #220]	@ (800e428 <USB_SetTurnaroundTime+0x128>)
 800e34c:	4293      	cmp	r3, r2
 800e34e:	d202      	bcs.n	800e356 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800e350:	230d      	movs	r3, #13
 800e352:	617b      	str	r3, [r7, #20]
 800e354:	e04c      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800e356:	68bb      	ldr	r3, [r7, #8]
 800e358:	4a33      	ldr	r2, [pc, #204]	@ (800e428 <USB_SetTurnaroundTime+0x128>)
 800e35a:	4293      	cmp	r3, r2
 800e35c:	d306      	bcc.n	800e36c <USB_SetTurnaroundTime+0x6c>
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	4a32      	ldr	r2, [pc, #200]	@ (800e42c <USB_SetTurnaroundTime+0x12c>)
 800e362:	4293      	cmp	r3, r2
 800e364:	d802      	bhi.n	800e36c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800e366:	230c      	movs	r3, #12
 800e368:	617b      	str	r3, [r7, #20]
 800e36a:	e041      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	4a2f      	ldr	r2, [pc, #188]	@ (800e42c <USB_SetTurnaroundTime+0x12c>)
 800e370:	4293      	cmp	r3, r2
 800e372:	d906      	bls.n	800e382 <USB_SetTurnaroundTime+0x82>
 800e374:	68bb      	ldr	r3, [r7, #8]
 800e376:	4a2e      	ldr	r2, [pc, #184]	@ (800e430 <USB_SetTurnaroundTime+0x130>)
 800e378:	4293      	cmp	r3, r2
 800e37a:	d802      	bhi.n	800e382 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800e37c:	230b      	movs	r3, #11
 800e37e:	617b      	str	r3, [r7, #20]
 800e380:	e036      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800e382:	68bb      	ldr	r3, [r7, #8]
 800e384:	4a2a      	ldr	r2, [pc, #168]	@ (800e430 <USB_SetTurnaroundTime+0x130>)
 800e386:	4293      	cmp	r3, r2
 800e388:	d906      	bls.n	800e398 <USB_SetTurnaroundTime+0x98>
 800e38a:	68bb      	ldr	r3, [r7, #8]
 800e38c:	4a29      	ldr	r2, [pc, #164]	@ (800e434 <USB_SetTurnaroundTime+0x134>)
 800e38e:	4293      	cmp	r3, r2
 800e390:	d802      	bhi.n	800e398 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800e392:	230a      	movs	r3, #10
 800e394:	617b      	str	r3, [r7, #20]
 800e396:	e02b      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800e398:	68bb      	ldr	r3, [r7, #8]
 800e39a:	4a26      	ldr	r2, [pc, #152]	@ (800e434 <USB_SetTurnaroundTime+0x134>)
 800e39c:	4293      	cmp	r3, r2
 800e39e:	d906      	bls.n	800e3ae <USB_SetTurnaroundTime+0xae>
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	4a25      	ldr	r2, [pc, #148]	@ (800e438 <USB_SetTurnaroundTime+0x138>)
 800e3a4:	4293      	cmp	r3, r2
 800e3a6:	d202      	bcs.n	800e3ae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800e3a8:	2309      	movs	r3, #9
 800e3aa:	617b      	str	r3, [r7, #20]
 800e3ac:	e020      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800e3ae:	68bb      	ldr	r3, [r7, #8]
 800e3b0:	4a21      	ldr	r2, [pc, #132]	@ (800e438 <USB_SetTurnaroundTime+0x138>)
 800e3b2:	4293      	cmp	r3, r2
 800e3b4:	d306      	bcc.n	800e3c4 <USB_SetTurnaroundTime+0xc4>
 800e3b6:	68bb      	ldr	r3, [r7, #8]
 800e3b8:	4a20      	ldr	r2, [pc, #128]	@ (800e43c <USB_SetTurnaroundTime+0x13c>)
 800e3ba:	4293      	cmp	r3, r2
 800e3bc:	d802      	bhi.n	800e3c4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800e3be:	2308      	movs	r3, #8
 800e3c0:	617b      	str	r3, [r7, #20]
 800e3c2:	e015      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	4a1d      	ldr	r2, [pc, #116]	@ (800e43c <USB_SetTurnaroundTime+0x13c>)
 800e3c8:	4293      	cmp	r3, r2
 800e3ca:	d906      	bls.n	800e3da <USB_SetTurnaroundTime+0xda>
 800e3cc:	68bb      	ldr	r3, [r7, #8]
 800e3ce:	4a1c      	ldr	r2, [pc, #112]	@ (800e440 <USB_SetTurnaroundTime+0x140>)
 800e3d0:	4293      	cmp	r3, r2
 800e3d2:	d202      	bcs.n	800e3da <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800e3d4:	2307      	movs	r3, #7
 800e3d6:	617b      	str	r3, [r7, #20]
 800e3d8:	e00a      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800e3da:	2306      	movs	r3, #6
 800e3dc:	617b      	str	r3, [r7, #20]
 800e3de:	e007      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800e3e0:	79fb      	ldrb	r3, [r7, #7]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d102      	bne.n	800e3ec <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800e3e6:	2309      	movs	r3, #9
 800e3e8:	617b      	str	r3, [r7, #20]
 800e3ea:	e001      	b.n	800e3f0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800e3ec:	2309      	movs	r3, #9
 800e3ee:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	68db      	ldr	r3, [r3, #12]
 800e3f4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	68da      	ldr	r2, [r3, #12]
 800e400:	697b      	ldr	r3, [r7, #20]
 800e402:	029b      	lsls	r3, r3, #10
 800e404:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800e408:	431a      	orrs	r2, r3
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800e40e:	2300      	movs	r3, #0
}
 800e410:	4618      	mov	r0, r3
 800e412:	371c      	adds	r7, #28
 800e414:	46bd      	mov	sp, r7
 800e416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41a:	4770      	bx	lr
 800e41c:	00d8acbf 	.word	0x00d8acbf
 800e420:	00e4e1c0 	.word	0x00e4e1c0
 800e424:	00f42400 	.word	0x00f42400
 800e428:	01067380 	.word	0x01067380
 800e42c:	011a499f 	.word	0x011a499f
 800e430:	01312cff 	.word	0x01312cff
 800e434:	014ca43f 	.word	0x014ca43f
 800e438:	016e3600 	.word	0x016e3600
 800e43c:	01a6ab1f 	.word	0x01a6ab1f
 800e440:	01e84800 	.word	0x01e84800

0800e444 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e444:	b480      	push	{r7}
 800e446:	b083      	sub	sp, #12
 800e448:	af00      	add	r7, sp, #0
 800e44a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	689b      	ldr	r3, [r3, #8]
 800e450:	f043 0201 	orr.w	r2, r3, #1
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e458:	2300      	movs	r3, #0
}
 800e45a:	4618      	mov	r0, r3
 800e45c:	370c      	adds	r7, #12
 800e45e:	46bd      	mov	sp, r7
 800e460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e464:	4770      	bx	lr

0800e466 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e466:	b480      	push	{r7}
 800e468:	b083      	sub	sp, #12
 800e46a:	af00      	add	r7, sp, #0
 800e46c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	689b      	ldr	r3, [r3, #8]
 800e472:	f023 0201 	bic.w	r2, r3, #1
 800e476:	687b      	ldr	r3, [r7, #4]
 800e478:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e47a:	2300      	movs	r3, #0
}
 800e47c:	4618      	mov	r0, r3
 800e47e:	370c      	adds	r7, #12
 800e480:	46bd      	mov	sp, r7
 800e482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e486:	4770      	bx	lr

0800e488 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b084      	sub	sp, #16
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
 800e490:	460b      	mov	r3, r1
 800e492:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800e494:	2300      	movs	r3, #0
 800e496:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	68db      	ldr	r3, [r3, #12]
 800e49c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e4a4:	78fb      	ldrb	r3, [r7, #3]
 800e4a6:	2b01      	cmp	r3, #1
 800e4a8:	d115      	bne.n	800e4d6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	68db      	ldr	r3, [r3, #12]
 800e4ae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e4b6:	200a      	movs	r0, #10
 800e4b8:	f7f4 faae 	bl	8002a18 <HAL_Delay>
      ms += 10U;
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	330a      	adds	r3, #10
 800e4c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	f001 f93b 	bl	800f73e <USB_GetMode>
 800e4c8:	4603      	mov	r3, r0
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d01e      	beq.n	800e50c <USB_SetCurrentMode+0x84>
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	2bc7      	cmp	r3, #199	@ 0xc7
 800e4d2:	d9f0      	bls.n	800e4b6 <USB_SetCurrentMode+0x2e>
 800e4d4:	e01a      	b.n	800e50c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800e4d6:	78fb      	ldrb	r3, [r7, #3]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d115      	bne.n	800e508 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	68db      	ldr	r3, [r3, #12]
 800e4e0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800e4e8:	200a      	movs	r0, #10
 800e4ea:	f7f4 fa95 	bl	8002a18 <HAL_Delay>
      ms += 10U;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	330a      	adds	r3, #10
 800e4f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800e4f4:	6878      	ldr	r0, [r7, #4]
 800e4f6:	f001 f922 	bl	800f73e <USB_GetMode>
 800e4fa:	4603      	mov	r3, r0
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d005      	beq.n	800e50c <USB_SetCurrentMode+0x84>
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	2bc7      	cmp	r3, #199	@ 0xc7
 800e504:	d9f0      	bls.n	800e4e8 <USB_SetCurrentMode+0x60>
 800e506:	e001      	b.n	800e50c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800e508:	2301      	movs	r3, #1
 800e50a:	e005      	b.n	800e518 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	2bc8      	cmp	r3, #200	@ 0xc8
 800e510:	d101      	bne.n	800e516 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800e512:	2301      	movs	r3, #1
 800e514:	e000      	b.n	800e518 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800e516:	2300      	movs	r3, #0
}
 800e518:	4618      	mov	r0, r3
 800e51a:	3710      	adds	r7, #16
 800e51c:	46bd      	mov	sp, r7
 800e51e:	bd80      	pop	{r7, pc}

0800e520 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e520:	b084      	sub	sp, #16
 800e522:	b580      	push	{r7, lr}
 800e524:	b086      	sub	sp, #24
 800e526:	af00      	add	r7, sp, #0
 800e528:	6078      	str	r0, [r7, #4]
 800e52a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800e52e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e532:	2300      	movs	r3, #0
 800e534:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e53a:	2300      	movs	r3, #0
 800e53c:	613b      	str	r3, [r7, #16]
 800e53e:	e009      	b.n	800e554 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e540:	687a      	ldr	r2, [r7, #4]
 800e542:	693b      	ldr	r3, [r7, #16]
 800e544:	3340      	adds	r3, #64	@ 0x40
 800e546:	009b      	lsls	r3, r3, #2
 800e548:	4413      	add	r3, r2
 800e54a:	2200      	movs	r2, #0
 800e54c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e54e:	693b      	ldr	r3, [r7, #16]
 800e550:	3301      	adds	r3, #1
 800e552:	613b      	str	r3, [r7, #16]
 800e554:	693b      	ldr	r3, [r7, #16]
 800e556:	2b0e      	cmp	r3, #14
 800e558:	d9f2      	bls.n	800e540 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e55a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e55e:	2b00      	cmp	r3, #0
 800e560:	d11c      	bne.n	800e59c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e568:	685b      	ldr	r3, [r3, #4]
 800e56a:	68fa      	ldr	r2, [r7, #12]
 800e56c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e570:	f043 0302 	orr.w	r3, r3, #2
 800e574:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e57a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e582:	687b      	ldr	r3, [r7, #4]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	601a      	str	r2, [r3, #0]
 800e59a:	e005      	b.n	800e5a8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e5a0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e5ae:	461a      	mov	r2, r3
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e5b4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800e5b8:	2b01      	cmp	r3, #1
 800e5ba:	d10d      	bne.n	800e5d8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e5bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d104      	bne.n	800e5ce <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e5c4:	2100      	movs	r1, #0
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f000 f968 	bl	800e89c <USB_SetDevSpeed>
 800e5cc:	e008      	b.n	800e5e0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e5ce:	2101      	movs	r1, #1
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	f000 f963 	bl	800e89c <USB_SetDevSpeed>
 800e5d6:	e003      	b.n	800e5e0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e5d8:	2103      	movs	r1, #3
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	f000 f95e 	bl	800e89c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e5e0:	2110      	movs	r1, #16
 800e5e2:	6878      	ldr	r0, [r7, #4]
 800e5e4:	f000 f8fa 	bl	800e7dc <USB_FlushTxFifo>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d001      	beq.n	800e5f2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800e5ee:	2301      	movs	r3, #1
 800e5f0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e5f2:	6878      	ldr	r0, [r7, #4]
 800e5f4:	f000 f924 	bl	800e840 <USB_FlushRxFifo>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d001      	beq.n	800e602 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800e5fe:	2301      	movs	r3, #1
 800e600:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e608:	461a      	mov	r2, r3
 800e60a:	2300      	movs	r3, #0
 800e60c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e614:	461a      	mov	r2, r3
 800e616:	2300      	movs	r3, #0
 800e618:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e620:	461a      	mov	r2, r3
 800e622:	2300      	movs	r3, #0
 800e624:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e626:	2300      	movs	r3, #0
 800e628:	613b      	str	r3, [r7, #16]
 800e62a:	e043      	b.n	800e6b4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e62c:	693b      	ldr	r3, [r7, #16]
 800e62e:	015a      	lsls	r2, r3, #5
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	4413      	add	r3, r2
 800e634:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e63e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e642:	d118      	bne.n	800e676 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800e644:	693b      	ldr	r3, [r7, #16]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d10a      	bne.n	800e660 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e64a:	693b      	ldr	r3, [r7, #16]
 800e64c:	015a      	lsls	r2, r3, #5
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	4413      	add	r3, r2
 800e652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e656:	461a      	mov	r2, r3
 800e658:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e65c:	6013      	str	r3, [r2, #0]
 800e65e:	e013      	b.n	800e688 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e660:	693b      	ldr	r3, [r7, #16]
 800e662:	015a      	lsls	r2, r3, #5
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	4413      	add	r3, r2
 800e668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e66c:	461a      	mov	r2, r3
 800e66e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e672:	6013      	str	r3, [r2, #0]
 800e674:	e008      	b.n	800e688 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e676:	693b      	ldr	r3, [r7, #16]
 800e678:	015a      	lsls	r2, r3, #5
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	4413      	add	r3, r2
 800e67e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e682:	461a      	mov	r2, r3
 800e684:	2300      	movs	r3, #0
 800e686:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e688:	693b      	ldr	r3, [r7, #16]
 800e68a:	015a      	lsls	r2, r3, #5
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	4413      	add	r3, r2
 800e690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e694:	461a      	mov	r2, r3
 800e696:	2300      	movs	r3, #0
 800e698:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e69a:	693b      	ldr	r3, [r7, #16]
 800e69c:	015a      	lsls	r2, r3, #5
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	4413      	add	r3, r2
 800e6a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e6a6:	461a      	mov	r2, r3
 800e6a8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e6ac:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e6ae:	693b      	ldr	r3, [r7, #16]
 800e6b0:	3301      	adds	r3, #1
 800e6b2:	613b      	str	r3, [r7, #16]
 800e6b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e6b8:	461a      	mov	r2, r3
 800e6ba:	693b      	ldr	r3, [r7, #16]
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	d3b5      	bcc.n	800e62c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	613b      	str	r3, [r7, #16]
 800e6c4:	e043      	b.n	800e74e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e6c6:	693b      	ldr	r3, [r7, #16]
 800e6c8:	015a      	lsls	r2, r3, #5
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	4413      	add	r3, r2
 800e6ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800e6d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e6dc:	d118      	bne.n	800e710 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800e6de:	693b      	ldr	r3, [r7, #16]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d10a      	bne.n	800e6fa <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e6e4:	693b      	ldr	r3, [r7, #16]
 800e6e6:	015a      	lsls	r2, r3, #5
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	4413      	add	r3, r2
 800e6ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e6f0:	461a      	mov	r2, r3
 800e6f2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e6f6:	6013      	str	r3, [r2, #0]
 800e6f8:	e013      	b.n	800e722 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e6fa:	693b      	ldr	r3, [r7, #16]
 800e6fc:	015a      	lsls	r2, r3, #5
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	4413      	add	r3, r2
 800e702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e706:	461a      	mov	r2, r3
 800e708:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800e70c:	6013      	str	r3, [r2, #0]
 800e70e:	e008      	b.n	800e722 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e710:	693b      	ldr	r3, [r7, #16]
 800e712:	015a      	lsls	r2, r3, #5
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	4413      	add	r3, r2
 800e718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e71c:	461a      	mov	r2, r3
 800e71e:	2300      	movs	r3, #0
 800e720:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e722:	693b      	ldr	r3, [r7, #16]
 800e724:	015a      	lsls	r2, r3, #5
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	4413      	add	r3, r2
 800e72a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e72e:	461a      	mov	r2, r3
 800e730:	2300      	movs	r3, #0
 800e732:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e734:	693b      	ldr	r3, [r7, #16]
 800e736:	015a      	lsls	r2, r3, #5
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	4413      	add	r3, r2
 800e73c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e740:	461a      	mov	r2, r3
 800e742:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800e746:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e748:	693b      	ldr	r3, [r7, #16]
 800e74a:	3301      	adds	r3, #1
 800e74c:	613b      	str	r3, [r7, #16]
 800e74e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800e752:	461a      	mov	r2, r3
 800e754:	693b      	ldr	r3, [r7, #16]
 800e756:	4293      	cmp	r3, r2
 800e758:	d3b5      	bcc.n	800e6c6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e760:	691b      	ldr	r3, [r3, #16]
 800e762:	68fa      	ldr	r2, [r7, #12]
 800e764:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800e768:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e76c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	2200      	movs	r2, #0
 800e772:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800e77a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e77c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800e780:	2b00      	cmp	r3, #0
 800e782:	d105      	bne.n	800e790 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	699b      	ldr	r3, [r3, #24]
 800e788:	f043 0210 	orr.w	r2, r3, #16
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	699a      	ldr	r2, [r3, #24]
 800e794:	4b0f      	ldr	r3, [pc, #60]	@ (800e7d4 <USB_DevInit+0x2b4>)
 800e796:	4313      	orrs	r3, r2
 800e798:	687a      	ldr	r2, [r7, #4]
 800e79a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e79c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d005      	beq.n	800e7b0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	699b      	ldr	r3, [r3, #24]
 800e7a8:	f043 0208 	orr.w	r2, r3, #8
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e7b0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800e7b4:	2b01      	cmp	r3, #1
 800e7b6:	d105      	bne.n	800e7c4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	699a      	ldr	r2, [r3, #24]
 800e7bc:	4b06      	ldr	r3, [pc, #24]	@ (800e7d8 <USB_DevInit+0x2b8>)
 800e7be:	4313      	orrs	r3, r2
 800e7c0:	687a      	ldr	r2, [r7, #4]
 800e7c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e7c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	3718      	adds	r7, #24
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e7d0:	b004      	add	sp, #16
 800e7d2:	4770      	bx	lr
 800e7d4:	803c3800 	.word	0x803c3800
 800e7d8:	40000004 	.word	0x40000004

0800e7dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b085      	sub	sp, #20
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800e7e6:	2300      	movs	r3, #0
 800e7e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	3301      	adds	r3, #1
 800e7ee:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e7f6:	d901      	bls.n	800e7fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800e7f8:	2303      	movs	r3, #3
 800e7fa:	e01b      	b.n	800e834 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	691b      	ldr	r3, [r3, #16]
 800e800:	2b00      	cmp	r3, #0
 800e802:	daf2      	bge.n	800e7ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800e804:	2300      	movs	r3, #0
 800e806:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e808:	683b      	ldr	r3, [r7, #0]
 800e80a:	019b      	lsls	r3, r3, #6
 800e80c:	f043 0220 	orr.w	r2, r3, #32
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	3301      	adds	r3, #1
 800e818:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e820:	d901      	bls.n	800e826 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800e822:	2303      	movs	r3, #3
 800e824:	e006      	b.n	800e834 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	691b      	ldr	r3, [r3, #16]
 800e82a:	f003 0320 	and.w	r3, r3, #32
 800e82e:	2b20      	cmp	r3, #32
 800e830:	d0f0      	beq.n	800e814 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800e832:	2300      	movs	r3, #0
}
 800e834:	4618      	mov	r0, r3
 800e836:	3714      	adds	r7, #20
 800e838:	46bd      	mov	sp, r7
 800e83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e83e:	4770      	bx	lr

0800e840 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e840:	b480      	push	{r7}
 800e842:	b085      	sub	sp, #20
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e848:	2300      	movs	r3, #0
 800e84a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	3301      	adds	r3, #1
 800e850:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e858:	d901      	bls.n	800e85e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800e85a:	2303      	movs	r3, #3
 800e85c:	e018      	b.n	800e890 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	691b      	ldr	r3, [r3, #16]
 800e862:	2b00      	cmp	r3, #0
 800e864:	daf2      	bge.n	800e84c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800e866:	2300      	movs	r3, #0
 800e868:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	2210      	movs	r2, #16
 800e86e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	3301      	adds	r3, #1
 800e874:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800e87c:	d901      	bls.n	800e882 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800e87e:	2303      	movs	r3, #3
 800e880:	e006      	b.n	800e890 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	691b      	ldr	r3, [r3, #16]
 800e886:	f003 0310 	and.w	r3, r3, #16
 800e88a:	2b10      	cmp	r3, #16
 800e88c:	d0f0      	beq.n	800e870 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800e88e:	2300      	movs	r3, #0
}
 800e890:	4618      	mov	r0, r3
 800e892:	3714      	adds	r7, #20
 800e894:	46bd      	mov	sp, r7
 800e896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89a:	4770      	bx	lr

0800e89c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e89c:	b480      	push	{r7}
 800e89e:	b085      	sub	sp, #20
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	6078      	str	r0, [r7, #4]
 800e8a4:	460b      	mov	r3, r1
 800e8a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e8b2:	681a      	ldr	r2, [r3, #0]
 800e8b4:	78fb      	ldrb	r3, [r7, #3]
 800e8b6:	68f9      	ldr	r1, [r7, #12]
 800e8b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e8bc:	4313      	orrs	r3, r2
 800e8be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e8c0:	2300      	movs	r3, #0
}
 800e8c2:	4618      	mov	r0, r3
 800e8c4:	3714      	adds	r7, #20
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8cc:	4770      	bx	lr

0800e8ce <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800e8ce:	b480      	push	{r7}
 800e8d0:	b087      	sub	sp, #28
 800e8d2:	af00      	add	r7, sp, #0
 800e8d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e8e0:	689b      	ldr	r3, [r3, #8]
 800e8e2:	f003 0306 	and.w	r3, r3, #6
 800e8e6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d102      	bne.n	800e8f4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e8ee:	2300      	movs	r3, #0
 800e8f0:	75fb      	strb	r3, [r7, #23]
 800e8f2:	e00a      	b.n	800e90a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2b02      	cmp	r3, #2
 800e8f8:	d002      	beq.n	800e900 <USB_GetDevSpeed+0x32>
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	2b06      	cmp	r3, #6
 800e8fe:	d102      	bne.n	800e906 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e900:	2302      	movs	r3, #2
 800e902:	75fb      	strb	r3, [r7, #23]
 800e904:	e001      	b.n	800e90a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e906:	230f      	movs	r3, #15
 800e908:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e90a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e90c:	4618      	mov	r0, r3
 800e90e:	371c      	adds	r7, #28
 800e910:	46bd      	mov	sp, r7
 800e912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e916:	4770      	bx	lr

0800e918 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800e918:	b480      	push	{r7}
 800e91a:	b085      	sub	sp, #20
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
 800e920:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	781b      	ldrb	r3, [r3, #0]
 800e92a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e92c:	683b      	ldr	r3, [r7, #0]
 800e92e:	785b      	ldrb	r3, [r3, #1]
 800e930:	2b01      	cmp	r3, #1
 800e932:	d139      	bne.n	800e9a8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e93a:	69da      	ldr	r2, [r3, #28]
 800e93c:	683b      	ldr	r3, [r7, #0]
 800e93e:	781b      	ldrb	r3, [r3, #0]
 800e940:	f003 030f 	and.w	r3, r3, #15
 800e944:	2101      	movs	r1, #1
 800e946:	fa01 f303 	lsl.w	r3, r1, r3
 800e94a:	b29b      	uxth	r3, r3
 800e94c:	68f9      	ldr	r1, [r7, #12]
 800e94e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e952:	4313      	orrs	r3, r2
 800e954:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	015a      	lsls	r2, r3, #5
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	4413      	add	r3, r2
 800e95e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d153      	bne.n	800ea14 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e96c:	68bb      	ldr	r3, [r7, #8]
 800e96e:	015a      	lsls	r2, r3, #5
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	4413      	add	r3, r2
 800e974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e978:	681a      	ldr	r2, [r3, #0]
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	689b      	ldr	r3, [r3, #8]
 800e97e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e982:	683b      	ldr	r3, [r7, #0]
 800e984:	791b      	ldrb	r3, [r3, #4]
 800e986:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e988:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e98a:	68bb      	ldr	r3, [r7, #8]
 800e98c:	059b      	lsls	r3, r3, #22
 800e98e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e990:	431a      	orrs	r2, r3
 800e992:	68bb      	ldr	r3, [r7, #8]
 800e994:	0159      	lsls	r1, r3, #5
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	440b      	add	r3, r1
 800e99a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800e99e:	4619      	mov	r1, r3
 800e9a0:	4b20      	ldr	r3, [pc, #128]	@ (800ea24 <USB_ActivateEndpoint+0x10c>)
 800e9a2:	4313      	orrs	r3, r2
 800e9a4:	600b      	str	r3, [r1, #0]
 800e9a6:	e035      	b.n	800ea14 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800e9ae:	69da      	ldr	r2, [r3, #28]
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	781b      	ldrb	r3, [r3, #0]
 800e9b4:	f003 030f 	and.w	r3, r3, #15
 800e9b8:	2101      	movs	r1, #1
 800e9ba:	fa01 f303 	lsl.w	r3, r1, r3
 800e9be:	041b      	lsls	r3, r3, #16
 800e9c0:	68f9      	ldr	r1, [r7, #12]
 800e9c2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800e9c6:	4313      	orrs	r3, r2
 800e9c8:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e9ca:	68bb      	ldr	r3, [r7, #8]
 800e9cc:	015a      	lsls	r2, r3, #5
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	4413      	add	r3, r2
 800e9d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d119      	bne.n	800ea14 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e9e0:	68bb      	ldr	r3, [r7, #8]
 800e9e2:	015a      	lsls	r2, r3, #5
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	4413      	add	r3, r2
 800e9e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9ec:	681a      	ldr	r2, [r3, #0]
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	689b      	ldr	r3, [r3, #8]
 800e9f2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	791b      	ldrb	r3, [r3, #4]
 800e9fa:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e9fc:	430b      	orrs	r3, r1
 800e9fe:	431a      	orrs	r2, r3
 800ea00:	68bb      	ldr	r3, [r7, #8]
 800ea02:	0159      	lsls	r1, r3, #5
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	440b      	add	r3, r1
 800ea08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ea0c:	4619      	mov	r1, r3
 800ea0e:	4b05      	ldr	r3, [pc, #20]	@ (800ea24 <USB_ActivateEndpoint+0x10c>)
 800ea10:	4313      	orrs	r3, r2
 800ea12:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800ea14:	2300      	movs	r3, #0
}
 800ea16:	4618      	mov	r0, r3
 800ea18:	3714      	adds	r7, #20
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea20:	4770      	bx	lr
 800ea22:	bf00      	nop
 800ea24:	10008000 	.word	0x10008000

0800ea28 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b085      	sub	sp, #20
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	781b      	ldrb	r3, [r3, #0]
 800ea3a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ea3c:	683b      	ldr	r3, [r7, #0]
 800ea3e:	785b      	ldrb	r3, [r3, #1]
 800ea40:	2b01      	cmp	r3, #1
 800ea42:	d161      	bne.n	800eb08 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	015a      	lsls	r2, r3, #5
 800ea48:	68fb      	ldr	r3, [r7, #12]
 800ea4a:	4413      	add	r3, r2
 800ea4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ea56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ea5a:	d11f      	bne.n	800ea9c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ea5c:	68bb      	ldr	r3, [r7, #8]
 800ea5e:	015a      	lsls	r2, r3, #5
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	4413      	add	r3, r2
 800ea64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	68ba      	ldr	r2, [r7, #8]
 800ea6c:	0151      	lsls	r1, r2, #5
 800ea6e:	68fa      	ldr	r2, [r7, #12]
 800ea70:	440a      	add	r2, r1
 800ea72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ea76:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ea7a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ea7c:	68bb      	ldr	r3, [r7, #8]
 800ea7e:	015a      	lsls	r2, r3, #5
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	4413      	add	r3, r2
 800ea84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ea88:	681b      	ldr	r3, [r3, #0]
 800ea8a:	68ba      	ldr	r2, [r7, #8]
 800ea8c:	0151      	lsls	r1, r2, #5
 800ea8e:	68fa      	ldr	r2, [r7, #12]
 800ea90:	440a      	add	r2, r1
 800ea92:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ea96:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ea9a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eaa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	781b      	ldrb	r3, [r3, #0]
 800eaa8:	f003 030f 	and.w	r3, r3, #15
 800eaac:	2101      	movs	r1, #1
 800eaae:	fa01 f303 	lsl.w	r3, r1, r3
 800eab2:	b29b      	uxth	r3, r3
 800eab4:	43db      	mvns	r3, r3
 800eab6:	68f9      	ldr	r1, [r7, #12]
 800eab8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eabc:	4013      	ands	r3, r2
 800eabe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eac6:	69da      	ldr	r2, [r3, #28]
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	781b      	ldrb	r3, [r3, #0]
 800eacc:	f003 030f 	and.w	r3, r3, #15
 800ead0:	2101      	movs	r1, #1
 800ead2:	fa01 f303 	lsl.w	r3, r1, r3
 800ead6:	b29b      	uxth	r3, r3
 800ead8:	43db      	mvns	r3, r3
 800eada:	68f9      	ldr	r1, [r7, #12]
 800eadc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eae0:	4013      	ands	r3, r2
 800eae2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800eae4:	68bb      	ldr	r3, [r7, #8]
 800eae6:	015a      	lsls	r2, r3, #5
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	4413      	add	r3, r2
 800eaec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eaf0:	681a      	ldr	r2, [r3, #0]
 800eaf2:	68bb      	ldr	r3, [r7, #8]
 800eaf4:	0159      	lsls	r1, r3, #5
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	440b      	add	r3, r1
 800eafa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eafe:	4619      	mov	r1, r3
 800eb00:	4b35      	ldr	r3, [pc, #212]	@ (800ebd8 <USB_DeactivateEndpoint+0x1b0>)
 800eb02:	4013      	ands	r3, r2
 800eb04:	600b      	str	r3, [r1, #0]
 800eb06:	e060      	b.n	800ebca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800eb08:	68bb      	ldr	r3, [r7, #8]
 800eb0a:	015a      	lsls	r2, r3, #5
 800eb0c:	68fb      	ldr	r3, [r7, #12]
 800eb0e:	4413      	add	r3, r2
 800eb10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800eb1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800eb1e:	d11f      	bne.n	800eb60 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	015a      	lsls	r2, r3, #5
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	4413      	add	r3, r2
 800eb28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	68ba      	ldr	r2, [r7, #8]
 800eb30:	0151      	lsls	r1, r2, #5
 800eb32:	68fa      	ldr	r2, [r7, #12]
 800eb34:	440a      	add	r2, r1
 800eb36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb3a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800eb3e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800eb40:	68bb      	ldr	r3, [r7, #8]
 800eb42:	015a      	lsls	r2, r3, #5
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	4413      	add	r3, r2
 800eb48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	68ba      	ldr	r2, [r7, #8]
 800eb50:	0151      	lsls	r1, r2, #5
 800eb52:	68fa      	ldr	r2, [r7, #12]
 800eb54:	440a      	add	r2, r1
 800eb56:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eb5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800eb5e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	781b      	ldrb	r3, [r3, #0]
 800eb6c:	f003 030f 	and.w	r3, r3, #15
 800eb70:	2101      	movs	r1, #1
 800eb72:	fa01 f303 	lsl.w	r3, r1, r3
 800eb76:	041b      	lsls	r3, r3, #16
 800eb78:	43db      	mvns	r3, r3
 800eb7a:	68f9      	ldr	r1, [r7, #12]
 800eb7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eb80:	4013      	ands	r3, r2
 800eb82:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800eb8a:	69da      	ldr	r2, [r3, #28]
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	f003 030f 	and.w	r3, r3, #15
 800eb94:	2101      	movs	r1, #1
 800eb96:	fa01 f303 	lsl.w	r3, r1, r3
 800eb9a:	041b      	lsls	r3, r3, #16
 800eb9c:	43db      	mvns	r3, r3
 800eb9e:	68f9      	ldr	r1, [r7, #12]
 800eba0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800eba4:	4013      	ands	r3, r2
 800eba6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800eba8:	68bb      	ldr	r3, [r7, #8]
 800ebaa:	015a      	lsls	r2, r3, #5
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	4413      	add	r3, r2
 800ebb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebb4:	681a      	ldr	r2, [r3, #0]
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	0159      	lsls	r1, r3, #5
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	440b      	add	r3, r1
 800ebbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ebc2:	4619      	mov	r1, r3
 800ebc4:	4b05      	ldr	r3, [pc, #20]	@ (800ebdc <USB_DeactivateEndpoint+0x1b4>)
 800ebc6:	4013      	ands	r3, r2
 800ebc8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ebca:	2300      	movs	r3, #0
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3714      	adds	r7, #20
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd6:	4770      	bx	lr
 800ebd8:	ec337800 	.word	0xec337800
 800ebdc:	eff37800 	.word	0xeff37800

0800ebe0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	b08a      	sub	sp, #40	@ 0x28
 800ebe4:	af02      	add	r7, sp, #8
 800ebe6:	60f8      	str	r0, [r7, #12]
 800ebe8:	60b9      	str	r1, [r7, #8]
 800ebea:	4613      	mov	r3, r2
 800ebec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	781b      	ldrb	r3, [r3, #0]
 800ebf6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ebf8:	68bb      	ldr	r3, [r7, #8]
 800ebfa:	785b      	ldrb	r3, [r3, #1]
 800ebfc:	2b01      	cmp	r3, #1
 800ebfe:	f040 8181 	bne.w	800ef04 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ec02:	68bb      	ldr	r3, [r7, #8]
 800ec04:	691b      	ldr	r3, [r3, #16]
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d132      	bne.n	800ec70 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ec0a:	69bb      	ldr	r3, [r7, #24]
 800ec0c:	015a      	lsls	r2, r3, #5
 800ec0e:	69fb      	ldr	r3, [r7, #28]
 800ec10:	4413      	add	r3, r2
 800ec12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec16:	691a      	ldr	r2, [r3, #16]
 800ec18:	69bb      	ldr	r3, [r7, #24]
 800ec1a:	0159      	lsls	r1, r3, #5
 800ec1c:	69fb      	ldr	r3, [r7, #28]
 800ec1e:	440b      	add	r3, r1
 800ec20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec24:	4619      	mov	r1, r3
 800ec26:	4ba5      	ldr	r3, [pc, #660]	@ (800eebc <USB_EPStartXfer+0x2dc>)
 800ec28:	4013      	ands	r3, r2
 800ec2a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ec2c:	69bb      	ldr	r3, [r7, #24]
 800ec2e:	015a      	lsls	r2, r3, #5
 800ec30:	69fb      	ldr	r3, [r7, #28]
 800ec32:	4413      	add	r3, r2
 800ec34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec38:	691b      	ldr	r3, [r3, #16]
 800ec3a:	69ba      	ldr	r2, [r7, #24]
 800ec3c:	0151      	lsls	r1, r2, #5
 800ec3e:	69fa      	ldr	r2, [r7, #28]
 800ec40:	440a      	add	r2, r1
 800ec42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ec46:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ec4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ec4c:	69bb      	ldr	r3, [r7, #24]
 800ec4e:	015a      	lsls	r2, r3, #5
 800ec50:	69fb      	ldr	r3, [r7, #28]
 800ec52:	4413      	add	r3, r2
 800ec54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec58:	691a      	ldr	r2, [r3, #16]
 800ec5a:	69bb      	ldr	r3, [r7, #24]
 800ec5c:	0159      	lsls	r1, r3, #5
 800ec5e:	69fb      	ldr	r3, [r7, #28]
 800ec60:	440b      	add	r3, r1
 800ec62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec66:	4619      	mov	r1, r3
 800ec68:	4b95      	ldr	r3, [pc, #596]	@ (800eec0 <USB_EPStartXfer+0x2e0>)
 800ec6a:	4013      	ands	r3, r2
 800ec6c:	610b      	str	r3, [r1, #16]
 800ec6e:	e092      	b.n	800ed96 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ec70:	69bb      	ldr	r3, [r7, #24]
 800ec72:	015a      	lsls	r2, r3, #5
 800ec74:	69fb      	ldr	r3, [r7, #28]
 800ec76:	4413      	add	r3, r2
 800ec78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec7c:	691a      	ldr	r2, [r3, #16]
 800ec7e:	69bb      	ldr	r3, [r7, #24]
 800ec80:	0159      	lsls	r1, r3, #5
 800ec82:	69fb      	ldr	r3, [r7, #28]
 800ec84:	440b      	add	r3, r1
 800ec86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec8a:	4619      	mov	r1, r3
 800ec8c:	4b8c      	ldr	r3, [pc, #560]	@ (800eec0 <USB_EPStartXfer+0x2e0>)
 800ec8e:	4013      	ands	r3, r2
 800ec90:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ec92:	69bb      	ldr	r3, [r7, #24]
 800ec94:	015a      	lsls	r2, r3, #5
 800ec96:	69fb      	ldr	r3, [r7, #28]
 800ec98:	4413      	add	r3, r2
 800ec9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ec9e:	691a      	ldr	r2, [r3, #16]
 800eca0:	69bb      	ldr	r3, [r7, #24]
 800eca2:	0159      	lsls	r1, r3, #5
 800eca4:	69fb      	ldr	r3, [r7, #28]
 800eca6:	440b      	add	r3, r1
 800eca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecac:	4619      	mov	r1, r3
 800ecae:	4b83      	ldr	r3, [pc, #524]	@ (800eebc <USB_EPStartXfer+0x2dc>)
 800ecb0:	4013      	ands	r3, r2
 800ecb2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800ecb4:	69bb      	ldr	r3, [r7, #24]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d11a      	bne.n	800ecf0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800ecba:	68bb      	ldr	r3, [r7, #8]
 800ecbc:	691a      	ldr	r2, [r3, #16]
 800ecbe:	68bb      	ldr	r3, [r7, #8]
 800ecc0:	689b      	ldr	r3, [r3, #8]
 800ecc2:	429a      	cmp	r2, r3
 800ecc4:	d903      	bls.n	800ecce <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ecc6:	68bb      	ldr	r3, [r7, #8]
 800ecc8:	689a      	ldr	r2, [r3, #8]
 800ecca:	68bb      	ldr	r3, [r7, #8]
 800eccc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ecce:	69bb      	ldr	r3, [r7, #24]
 800ecd0:	015a      	lsls	r2, r3, #5
 800ecd2:	69fb      	ldr	r3, [r7, #28]
 800ecd4:	4413      	add	r3, r2
 800ecd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecda:	691b      	ldr	r3, [r3, #16]
 800ecdc:	69ba      	ldr	r2, [r7, #24]
 800ecde:	0151      	lsls	r1, r2, #5
 800ece0:	69fa      	ldr	r2, [r7, #28]
 800ece2:	440a      	add	r2, r1
 800ece4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ece8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ecec:	6113      	str	r3, [r2, #16]
 800ecee:	e01b      	b.n	800ed28 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ecf0:	69bb      	ldr	r3, [r7, #24]
 800ecf2:	015a      	lsls	r2, r3, #5
 800ecf4:	69fb      	ldr	r3, [r7, #28]
 800ecf6:	4413      	add	r3, r2
 800ecf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ecfc:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ecfe:	68bb      	ldr	r3, [r7, #8]
 800ed00:	6919      	ldr	r1, [r3, #16]
 800ed02:	68bb      	ldr	r3, [r7, #8]
 800ed04:	689b      	ldr	r3, [r3, #8]
 800ed06:	440b      	add	r3, r1
 800ed08:	1e59      	subs	r1, r3, #1
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	689b      	ldr	r3, [r3, #8]
 800ed0e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ed12:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ed14:	4b6b      	ldr	r3, [pc, #428]	@ (800eec4 <USB_EPStartXfer+0x2e4>)
 800ed16:	400b      	ands	r3, r1
 800ed18:	69b9      	ldr	r1, [r7, #24]
 800ed1a:	0148      	lsls	r0, r1, #5
 800ed1c:	69f9      	ldr	r1, [r7, #28]
 800ed1e:	4401      	add	r1, r0
 800ed20:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ed24:	4313      	orrs	r3, r2
 800ed26:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ed28:	69bb      	ldr	r3, [r7, #24]
 800ed2a:	015a      	lsls	r2, r3, #5
 800ed2c:	69fb      	ldr	r3, [r7, #28]
 800ed2e:	4413      	add	r3, r2
 800ed30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed34:	691a      	ldr	r2, [r3, #16]
 800ed36:	68bb      	ldr	r3, [r7, #8]
 800ed38:	691b      	ldr	r3, [r3, #16]
 800ed3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ed3e:	69b9      	ldr	r1, [r7, #24]
 800ed40:	0148      	lsls	r0, r1, #5
 800ed42:	69f9      	ldr	r1, [r7, #28]
 800ed44:	4401      	add	r1, r0
 800ed46:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800ed4a:	4313      	orrs	r3, r2
 800ed4c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ed4e:	68bb      	ldr	r3, [r7, #8]
 800ed50:	791b      	ldrb	r3, [r3, #4]
 800ed52:	2b01      	cmp	r3, #1
 800ed54:	d11f      	bne.n	800ed96 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ed56:	69bb      	ldr	r3, [r7, #24]
 800ed58:	015a      	lsls	r2, r3, #5
 800ed5a:	69fb      	ldr	r3, [r7, #28]
 800ed5c:	4413      	add	r3, r2
 800ed5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed62:	691b      	ldr	r3, [r3, #16]
 800ed64:	69ba      	ldr	r2, [r7, #24]
 800ed66:	0151      	lsls	r1, r2, #5
 800ed68:	69fa      	ldr	r2, [r7, #28]
 800ed6a:	440a      	add	r2, r1
 800ed6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed70:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800ed74:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ed76:	69bb      	ldr	r3, [r7, #24]
 800ed78:	015a      	lsls	r2, r3, #5
 800ed7a:	69fb      	ldr	r3, [r7, #28]
 800ed7c:	4413      	add	r3, r2
 800ed7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ed82:	691b      	ldr	r3, [r3, #16]
 800ed84:	69ba      	ldr	r2, [r7, #24]
 800ed86:	0151      	lsls	r1, r2, #5
 800ed88:	69fa      	ldr	r2, [r7, #28]
 800ed8a:	440a      	add	r2, r1
 800ed8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ed90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ed94:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ed96:	79fb      	ldrb	r3, [r7, #7]
 800ed98:	2b01      	cmp	r3, #1
 800ed9a:	d14b      	bne.n	800ee34 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ed9c:	68bb      	ldr	r3, [r7, #8]
 800ed9e:	69db      	ldr	r3, [r3, #28]
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d009      	beq.n	800edb8 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800eda4:	69bb      	ldr	r3, [r7, #24]
 800eda6:	015a      	lsls	r2, r3, #5
 800eda8:	69fb      	ldr	r3, [r7, #28]
 800edaa:	4413      	add	r3, r2
 800edac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edb0:	461a      	mov	r2, r3
 800edb2:	68bb      	ldr	r3, [r7, #8]
 800edb4:	69db      	ldr	r3, [r3, #28]
 800edb6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800edb8:	68bb      	ldr	r3, [r7, #8]
 800edba:	791b      	ldrb	r3, [r3, #4]
 800edbc:	2b01      	cmp	r3, #1
 800edbe:	d128      	bne.n	800ee12 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800edc0:	69fb      	ldr	r3, [r7, #28]
 800edc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800edc6:	689b      	ldr	r3, [r3, #8]
 800edc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d110      	bne.n	800edf2 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800edd0:	69bb      	ldr	r3, [r7, #24]
 800edd2:	015a      	lsls	r2, r3, #5
 800edd4:	69fb      	ldr	r3, [r7, #28]
 800edd6:	4413      	add	r3, r2
 800edd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	69ba      	ldr	r2, [r7, #24]
 800ede0:	0151      	lsls	r1, r2, #5
 800ede2:	69fa      	ldr	r2, [r7, #28]
 800ede4:	440a      	add	r2, r1
 800ede6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800edea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800edee:	6013      	str	r3, [r2, #0]
 800edf0:	e00f      	b.n	800ee12 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800edf2:	69bb      	ldr	r3, [r7, #24]
 800edf4:	015a      	lsls	r2, r3, #5
 800edf6:	69fb      	ldr	r3, [r7, #28]
 800edf8:	4413      	add	r3, r2
 800edfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	69ba      	ldr	r2, [r7, #24]
 800ee02:	0151      	lsls	r1, r2, #5
 800ee04:	69fa      	ldr	r2, [r7, #28]
 800ee06:	440a      	add	r2, r1
 800ee08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ee10:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ee12:	69bb      	ldr	r3, [r7, #24]
 800ee14:	015a      	lsls	r2, r3, #5
 800ee16:	69fb      	ldr	r3, [r7, #28]
 800ee18:	4413      	add	r3, r2
 800ee1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	69ba      	ldr	r2, [r7, #24]
 800ee22:	0151      	lsls	r1, r2, #5
 800ee24:	69fa      	ldr	r2, [r7, #28]
 800ee26:	440a      	add	r2, r1
 800ee28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee2c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ee30:	6013      	str	r3, [r2, #0]
 800ee32:	e16a      	b.n	800f10a <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ee34:	69bb      	ldr	r3, [r7, #24]
 800ee36:	015a      	lsls	r2, r3, #5
 800ee38:	69fb      	ldr	r3, [r7, #28]
 800ee3a:	4413      	add	r3, r2
 800ee3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	69ba      	ldr	r2, [r7, #24]
 800ee44:	0151      	lsls	r1, r2, #5
 800ee46:	69fa      	ldr	r2, [r7, #28]
 800ee48:	440a      	add	r2, r1
 800ee4a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ee4e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ee52:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	791b      	ldrb	r3, [r3, #4]
 800ee58:	2b01      	cmp	r3, #1
 800ee5a:	d015      	beq.n	800ee88 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ee5c:	68bb      	ldr	r3, [r7, #8]
 800ee5e:	691b      	ldr	r3, [r3, #16]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	f000 8152 	beq.w	800f10a <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ee66:	69fb      	ldr	r3, [r7, #28]
 800ee68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ee6e:	68bb      	ldr	r3, [r7, #8]
 800ee70:	781b      	ldrb	r3, [r3, #0]
 800ee72:	f003 030f 	and.w	r3, r3, #15
 800ee76:	2101      	movs	r1, #1
 800ee78:	fa01 f303 	lsl.w	r3, r1, r3
 800ee7c:	69f9      	ldr	r1, [r7, #28]
 800ee7e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ee82:	4313      	orrs	r3, r2
 800ee84:	634b      	str	r3, [r1, #52]	@ 0x34
 800ee86:	e140      	b.n	800f10a <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ee88:	69fb      	ldr	r3, [r7, #28]
 800ee8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ee8e:	689b      	ldr	r3, [r3, #8]
 800ee90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d117      	bne.n	800eec8 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ee98:	69bb      	ldr	r3, [r7, #24]
 800ee9a:	015a      	lsls	r2, r3, #5
 800ee9c:	69fb      	ldr	r3, [r7, #28]
 800ee9e:	4413      	add	r3, r2
 800eea0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	69ba      	ldr	r2, [r7, #24]
 800eea8:	0151      	lsls	r1, r2, #5
 800eeaa:	69fa      	ldr	r2, [r7, #28]
 800eeac:	440a      	add	r2, r1
 800eeae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eeb2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800eeb6:	6013      	str	r3, [r2, #0]
 800eeb8:	e016      	b.n	800eee8 <USB_EPStartXfer+0x308>
 800eeba:	bf00      	nop
 800eebc:	e007ffff 	.word	0xe007ffff
 800eec0:	fff80000 	.word	0xfff80000
 800eec4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800eec8:	69bb      	ldr	r3, [r7, #24]
 800eeca:	015a      	lsls	r2, r3, #5
 800eecc:	69fb      	ldr	r3, [r7, #28]
 800eece:	4413      	add	r3, r2
 800eed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	69ba      	ldr	r2, [r7, #24]
 800eed8:	0151      	lsls	r1, r2, #5
 800eeda:	69fa      	ldr	r2, [r7, #28]
 800eedc:	440a      	add	r2, r1
 800eede:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800eee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800eee6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800eee8:	68bb      	ldr	r3, [r7, #8]
 800eeea:	68d9      	ldr	r1, [r3, #12]
 800eeec:	68bb      	ldr	r3, [r7, #8]
 800eeee:	781a      	ldrb	r2, [r3, #0]
 800eef0:	68bb      	ldr	r3, [r7, #8]
 800eef2:	691b      	ldr	r3, [r3, #16]
 800eef4:	b298      	uxth	r0, r3
 800eef6:	79fb      	ldrb	r3, [r7, #7]
 800eef8:	9300      	str	r3, [sp, #0]
 800eefa:	4603      	mov	r3, r0
 800eefc:	68f8      	ldr	r0, [r7, #12]
 800eefe:	f000 f9b9 	bl	800f274 <USB_WritePacket>
 800ef02:	e102      	b.n	800f10a <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ef04:	69bb      	ldr	r3, [r7, #24]
 800ef06:	015a      	lsls	r2, r3, #5
 800ef08:	69fb      	ldr	r3, [r7, #28]
 800ef0a:	4413      	add	r3, r2
 800ef0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef10:	691a      	ldr	r2, [r3, #16]
 800ef12:	69bb      	ldr	r3, [r7, #24]
 800ef14:	0159      	lsls	r1, r3, #5
 800ef16:	69fb      	ldr	r3, [r7, #28]
 800ef18:	440b      	add	r3, r1
 800ef1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef1e:	4619      	mov	r1, r3
 800ef20:	4b7c      	ldr	r3, [pc, #496]	@ (800f114 <USB_EPStartXfer+0x534>)
 800ef22:	4013      	ands	r3, r2
 800ef24:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ef26:	69bb      	ldr	r3, [r7, #24]
 800ef28:	015a      	lsls	r2, r3, #5
 800ef2a:	69fb      	ldr	r3, [r7, #28]
 800ef2c:	4413      	add	r3, r2
 800ef2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef32:	691a      	ldr	r2, [r3, #16]
 800ef34:	69bb      	ldr	r3, [r7, #24]
 800ef36:	0159      	lsls	r1, r3, #5
 800ef38:	69fb      	ldr	r3, [r7, #28]
 800ef3a:	440b      	add	r3, r1
 800ef3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef40:	4619      	mov	r1, r3
 800ef42:	4b75      	ldr	r3, [pc, #468]	@ (800f118 <USB_EPStartXfer+0x538>)
 800ef44:	4013      	ands	r3, r2
 800ef46:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800ef48:	69bb      	ldr	r3, [r7, #24]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d12f      	bne.n	800efae <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800ef4e:	68bb      	ldr	r3, [r7, #8]
 800ef50:	691b      	ldr	r3, [r3, #16]
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d003      	beq.n	800ef5e <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800ef56:	68bb      	ldr	r3, [r7, #8]
 800ef58:	689a      	ldr	r2, [r3, #8]
 800ef5a:	68bb      	ldr	r3, [r7, #8]
 800ef5c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800ef5e:	68bb      	ldr	r3, [r7, #8]
 800ef60:	689a      	ldr	r2, [r3, #8]
 800ef62:	68bb      	ldr	r3, [r7, #8]
 800ef64:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800ef66:	69bb      	ldr	r3, [r7, #24]
 800ef68:	015a      	lsls	r2, r3, #5
 800ef6a:	69fb      	ldr	r3, [r7, #28]
 800ef6c:	4413      	add	r3, r2
 800ef6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef72:	691a      	ldr	r2, [r3, #16]
 800ef74:	68bb      	ldr	r3, [r7, #8]
 800ef76:	6a1b      	ldr	r3, [r3, #32]
 800ef78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ef7c:	69b9      	ldr	r1, [r7, #24]
 800ef7e:	0148      	lsls	r0, r1, #5
 800ef80:	69f9      	ldr	r1, [r7, #28]
 800ef82:	4401      	add	r1, r0
 800ef84:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800ef88:	4313      	orrs	r3, r2
 800ef8a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ef8c:	69bb      	ldr	r3, [r7, #24]
 800ef8e:	015a      	lsls	r2, r3, #5
 800ef90:	69fb      	ldr	r3, [r7, #28]
 800ef92:	4413      	add	r3, r2
 800ef94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ef98:	691b      	ldr	r3, [r3, #16]
 800ef9a:	69ba      	ldr	r2, [r7, #24]
 800ef9c:	0151      	lsls	r1, r2, #5
 800ef9e:	69fa      	ldr	r2, [r7, #28]
 800efa0:	440a      	add	r2, r1
 800efa2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800efa6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800efaa:	6113      	str	r3, [r2, #16]
 800efac:	e05f      	b.n	800f06e <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800efae:	68bb      	ldr	r3, [r7, #8]
 800efb0:	691b      	ldr	r3, [r3, #16]
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d123      	bne.n	800effe <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800efb6:	69bb      	ldr	r3, [r7, #24]
 800efb8:	015a      	lsls	r2, r3, #5
 800efba:	69fb      	ldr	r3, [r7, #28]
 800efbc:	4413      	add	r3, r2
 800efbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efc2:	691a      	ldr	r2, [r3, #16]
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	689b      	ldr	r3, [r3, #8]
 800efc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800efcc:	69b9      	ldr	r1, [r7, #24]
 800efce:	0148      	lsls	r0, r1, #5
 800efd0:	69f9      	ldr	r1, [r7, #28]
 800efd2:	4401      	add	r1, r0
 800efd4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800efd8:	4313      	orrs	r3, r2
 800efda:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800efdc:	69bb      	ldr	r3, [r7, #24]
 800efde:	015a      	lsls	r2, r3, #5
 800efe0:	69fb      	ldr	r3, [r7, #28]
 800efe2:	4413      	add	r3, r2
 800efe4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800efe8:	691b      	ldr	r3, [r3, #16]
 800efea:	69ba      	ldr	r2, [r7, #24]
 800efec:	0151      	lsls	r1, r2, #5
 800efee:	69fa      	ldr	r2, [r7, #28]
 800eff0:	440a      	add	r2, r1
 800eff2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800eff6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800effa:	6113      	str	r3, [r2, #16]
 800effc:	e037      	b.n	800f06e <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800effe:	68bb      	ldr	r3, [r7, #8]
 800f000:	691a      	ldr	r2, [r3, #16]
 800f002:	68bb      	ldr	r3, [r7, #8]
 800f004:	689b      	ldr	r3, [r3, #8]
 800f006:	4413      	add	r3, r2
 800f008:	1e5a      	subs	r2, r3, #1
 800f00a:	68bb      	ldr	r3, [r7, #8]
 800f00c:	689b      	ldr	r3, [r3, #8]
 800f00e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f012:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800f014:	68bb      	ldr	r3, [r7, #8]
 800f016:	689b      	ldr	r3, [r3, #8]
 800f018:	8afa      	ldrh	r2, [r7, #22]
 800f01a:	fb03 f202 	mul.w	r2, r3, r2
 800f01e:	68bb      	ldr	r3, [r7, #8]
 800f020:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800f022:	69bb      	ldr	r3, [r7, #24]
 800f024:	015a      	lsls	r2, r3, #5
 800f026:	69fb      	ldr	r3, [r7, #28]
 800f028:	4413      	add	r3, r2
 800f02a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f02e:	691a      	ldr	r2, [r3, #16]
 800f030:	8afb      	ldrh	r3, [r7, #22]
 800f032:	04d9      	lsls	r1, r3, #19
 800f034:	4b39      	ldr	r3, [pc, #228]	@ (800f11c <USB_EPStartXfer+0x53c>)
 800f036:	400b      	ands	r3, r1
 800f038:	69b9      	ldr	r1, [r7, #24]
 800f03a:	0148      	lsls	r0, r1, #5
 800f03c:	69f9      	ldr	r1, [r7, #28]
 800f03e:	4401      	add	r1, r0
 800f040:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f044:	4313      	orrs	r3, r2
 800f046:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800f048:	69bb      	ldr	r3, [r7, #24]
 800f04a:	015a      	lsls	r2, r3, #5
 800f04c:	69fb      	ldr	r3, [r7, #28]
 800f04e:	4413      	add	r3, r2
 800f050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f054:	691a      	ldr	r2, [r3, #16]
 800f056:	68bb      	ldr	r3, [r7, #8]
 800f058:	6a1b      	ldr	r3, [r3, #32]
 800f05a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800f05e:	69b9      	ldr	r1, [r7, #24]
 800f060:	0148      	lsls	r0, r1, #5
 800f062:	69f9      	ldr	r1, [r7, #28]
 800f064:	4401      	add	r1, r0
 800f066:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800f06a:	4313      	orrs	r3, r2
 800f06c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800f06e:	79fb      	ldrb	r3, [r7, #7]
 800f070:	2b01      	cmp	r3, #1
 800f072:	d10d      	bne.n	800f090 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	68db      	ldr	r3, [r3, #12]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d009      	beq.n	800f090 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	68d9      	ldr	r1, [r3, #12]
 800f080:	69bb      	ldr	r3, [r7, #24]
 800f082:	015a      	lsls	r2, r3, #5
 800f084:	69fb      	ldr	r3, [r7, #28]
 800f086:	4413      	add	r3, r2
 800f088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f08c:	460a      	mov	r2, r1
 800f08e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800f090:	68bb      	ldr	r3, [r7, #8]
 800f092:	791b      	ldrb	r3, [r3, #4]
 800f094:	2b01      	cmp	r3, #1
 800f096:	d128      	bne.n	800f0ea <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800f098:	69fb      	ldr	r3, [r7, #28]
 800f09a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f09e:	689b      	ldr	r3, [r3, #8]
 800f0a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d110      	bne.n	800f0ca <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800f0a8:	69bb      	ldr	r3, [r7, #24]
 800f0aa:	015a      	lsls	r2, r3, #5
 800f0ac:	69fb      	ldr	r3, [r7, #28]
 800f0ae:	4413      	add	r3, r2
 800f0b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	69ba      	ldr	r2, [r7, #24]
 800f0b8:	0151      	lsls	r1, r2, #5
 800f0ba:	69fa      	ldr	r2, [r7, #28]
 800f0bc:	440a      	add	r2, r1
 800f0be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f0c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800f0c6:	6013      	str	r3, [r2, #0]
 800f0c8:	e00f      	b.n	800f0ea <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800f0ca:	69bb      	ldr	r3, [r7, #24]
 800f0cc:	015a      	lsls	r2, r3, #5
 800f0ce:	69fb      	ldr	r3, [r7, #28]
 800f0d0:	4413      	add	r3, r2
 800f0d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	69ba      	ldr	r2, [r7, #24]
 800f0da:	0151      	lsls	r1, r2, #5
 800f0dc:	69fa      	ldr	r2, [r7, #28]
 800f0de:	440a      	add	r2, r1
 800f0e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f0e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f0e8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800f0ea:	69bb      	ldr	r3, [r7, #24]
 800f0ec:	015a      	lsls	r2, r3, #5
 800f0ee:	69fb      	ldr	r3, [r7, #28]
 800f0f0:	4413      	add	r3, r2
 800f0f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	69ba      	ldr	r2, [r7, #24]
 800f0fa:	0151      	lsls	r1, r2, #5
 800f0fc:	69fa      	ldr	r2, [r7, #28]
 800f0fe:	440a      	add	r2, r1
 800f100:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f104:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800f108:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f10a:	2300      	movs	r3, #0
}
 800f10c:	4618      	mov	r0, r3
 800f10e:	3720      	adds	r7, #32
 800f110:	46bd      	mov	sp, r7
 800f112:	bd80      	pop	{r7, pc}
 800f114:	fff80000 	.word	0xfff80000
 800f118:	e007ffff 	.word	0xe007ffff
 800f11c:	1ff80000 	.word	0x1ff80000

0800f120 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800f120:	b480      	push	{r7}
 800f122:	b087      	sub	sp, #28
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
 800f128:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f12a:	2300      	movs	r3, #0
 800f12c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800f12e:	2300      	movs	r3, #0
 800f130:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f136:	683b      	ldr	r3, [r7, #0]
 800f138:	785b      	ldrb	r3, [r3, #1]
 800f13a:	2b01      	cmp	r3, #1
 800f13c:	d14a      	bne.n	800f1d4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	781b      	ldrb	r3, [r3, #0]
 800f142:	015a      	lsls	r2, r3, #5
 800f144:	693b      	ldr	r3, [r7, #16]
 800f146:	4413      	add	r3, r2
 800f148:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f152:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f156:	f040 8086 	bne.w	800f266 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800f15a:	683b      	ldr	r3, [r7, #0]
 800f15c:	781b      	ldrb	r3, [r3, #0]
 800f15e:	015a      	lsls	r2, r3, #5
 800f160:	693b      	ldr	r3, [r7, #16]
 800f162:	4413      	add	r3, r2
 800f164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	683a      	ldr	r2, [r7, #0]
 800f16c:	7812      	ldrb	r2, [r2, #0]
 800f16e:	0151      	lsls	r1, r2, #5
 800f170:	693a      	ldr	r2, [r7, #16]
 800f172:	440a      	add	r2, r1
 800f174:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f178:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f17c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800f17e:	683b      	ldr	r3, [r7, #0]
 800f180:	781b      	ldrb	r3, [r3, #0]
 800f182:	015a      	lsls	r2, r3, #5
 800f184:	693b      	ldr	r3, [r7, #16]
 800f186:	4413      	add	r3, r2
 800f188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f18c:	681b      	ldr	r3, [r3, #0]
 800f18e:	683a      	ldr	r2, [r7, #0]
 800f190:	7812      	ldrb	r2, [r2, #0]
 800f192:	0151      	lsls	r1, r2, #5
 800f194:	693a      	ldr	r2, [r7, #16]
 800f196:	440a      	add	r2, r1
 800f198:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f19c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f1a0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	3301      	adds	r3, #1
 800f1a6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f1ae:	4293      	cmp	r3, r2
 800f1b0:	d902      	bls.n	800f1b8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	75fb      	strb	r3, [r7, #23]
          break;
 800f1b6:	e056      	b.n	800f266 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	781b      	ldrb	r3, [r3, #0]
 800f1bc:	015a      	lsls	r2, r3, #5
 800f1be:	693b      	ldr	r3, [r7, #16]
 800f1c0:	4413      	add	r3, r2
 800f1c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f1cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f1d0:	d0e7      	beq.n	800f1a2 <USB_EPStopXfer+0x82>
 800f1d2:	e048      	b.n	800f266 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	781b      	ldrb	r3, [r3, #0]
 800f1d8:	015a      	lsls	r2, r3, #5
 800f1da:	693b      	ldr	r3, [r7, #16]
 800f1dc:	4413      	add	r3, r2
 800f1de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f1e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f1ec:	d13b      	bne.n	800f266 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800f1ee:	683b      	ldr	r3, [r7, #0]
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	015a      	lsls	r2, r3, #5
 800f1f4:	693b      	ldr	r3, [r7, #16]
 800f1f6:	4413      	add	r3, r2
 800f1f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	683a      	ldr	r2, [r7, #0]
 800f200:	7812      	ldrb	r2, [r2, #0]
 800f202:	0151      	lsls	r1, r2, #5
 800f204:	693a      	ldr	r2, [r7, #16]
 800f206:	440a      	add	r2, r1
 800f208:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f20c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800f210:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	781b      	ldrb	r3, [r3, #0]
 800f216:	015a      	lsls	r2, r3, #5
 800f218:	693b      	ldr	r3, [r7, #16]
 800f21a:	4413      	add	r3, r2
 800f21c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	683a      	ldr	r2, [r7, #0]
 800f224:	7812      	ldrb	r2, [r2, #0]
 800f226:	0151      	lsls	r1, r2, #5
 800f228:	693a      	ldr	r2, [r7, #16]
 800f22a:	440a      	add	r2, r1
 800f22c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f230:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800f234:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	3301      	adds	r3, #1
 800f23a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800f242:	4293      	cmp	r3, r2
 800f244:	d902      	bls.n	800f24c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800f246:	2301      	movs	r3, #1
 800f248:	75fb      	strb	r3, [r7, #23]
          break;
 800f24a:	e00c      	b.n	800f266 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800f24c:	683b      	ldr	r3, [r7, #0]
 800f24e:	781b      	ldrb	r3, [r3, #0]
 800f250:	015a      	lsls	r2, r3, #5
 800f252:	693b      	ldr	r3, [r7, #16]
 800f254:	4413      	add	r3, r2
 800f256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f260:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f264:	d0e7      	beq.n	800f236 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800f266:	7dfb      	ldrb	r3, [r7, #23]
}
 800f268:	4618      	mov	r0, r3
 800f26a:	371c      	adds	r7, #28
 800f26c:	46bd      	mov	sp, r7
 800f26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f272:	4770      	bx	lr

0800f274 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800f274:	b480      	push	{r7}
 800f276:	b089      	sub	sp, #36	@ 0x24
 800f278:	af00      	add	r7, sp, #0
 800f27a:	60f8      	str	r0, [r7, #12]
 800f27c:	60b9      	str	r1, [r7, #8]
 800f27e:	4611      	mov	r1, r2
 800f280:	461a      	mov	r2, r3
 800f282:	460b      	mov	r3, r1
 800f284:	71fb      	strb	r3, [r7, #7]
 800f286:	4613      	mov	r3, r2
 800f288:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800f28e:	68bb      	ldr	r3, [r7, #8]
 800f290:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800f292:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f296:	2b00      	cmp	r3, #0
 800f298:	d123      	bne.n	800f2e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800f29a:	88bb      	ldrh	r3, [r7, #4]
 800f29c:	3303      	adds	r3, #3
 800f29e:	089b      	lsrs	r3, r3, #2
 800f2a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	61bb      	str	r3, [r7, #24]
 800f2a6:	e018      	b.n	800f2da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800f2a8:	79fb      	ldrb	r3, [r7, #7]
 800f2aa:	031a      	lsls	r2, r3, #12
 800f2ac:	697b      	ldr	r3, [r7, #20]
 800f2ae:	4413      	add	r3, r2
 800f2b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f2b4:	461a      	mov	r2, r3
 800f2b6:	69fb      	ldr	r3, [r7, #28]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 800f2bc:	69fb      	ldr	r3, [r7, #28]
 800f2be:	3301      	adds	r3, #1
 800f2c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f2c2:	69fb      	ldr	r3, [r7, #28]
 800f2c4:	3301      	adds	r3, #1
 800f2c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f2c8:	69fb      	ldr	r3, [r7, #28]
 800f2ca:	3301      	adds	r3, #1
 800f2cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800f2ce:	69fb      	ldr	r3, [r7, #28]
 800f2d0:	3301      	adds	r3, #1
 800f2d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800f2d4:	69bb      	ldr	r3, [r7, #24]
 800f2d6:	3301      	adds	r3, #1
 800f2d8:	61bb      	str	r3, [r7, #24]
 800f2da:	69ba      	ldr	r2, [r7, #24]
 800f2dc:	693b      	ldr	r3, [r7, #16]
 800f2de:	429a      	cmp	r2, r3
 800f2e0:	d3e2      	bcc.n	800f2a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800f2e2:	2300      	movs	r3, #0
}
 800f2e4:	4618      	mov	r0, r3
 800f2e6:	3724      	adds	r7, #36	@ 0x24
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr

0800f2f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b08b      	sub	sp, #44	@ 0x2c
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	60f8      	str	r0, [r7, #12]
 800f2f8:	60b9      	str	r1, [r7, #8]
 800f2fa:	4613      	mov	r3, r2
 800f2fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800f302:	68bb      	ldr	r3, [r7, #8]
 800f304:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800f306:	88fb      	ldrh	r3, [r7, #6]
 800f308:	089b      	lsrs	r3, r3, #2
 800f30a:	b29b      	uxth	r3, r3
 800f30c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800f30e:	88fb      	ldrh	r3, [r7, #6]
 800f310:	f003 0303 	and.w	r3, r3, #3
 800f314:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800f316:	2300      	movs	r3, #0
 800f318:	623b      	str	r3, [r7, #32]
 800f31a:	e014      	b.n	800f346 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800f31c:	69bb      	ldr	r3, [r7, #24]
 800f31e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f326:	601a      	str	r2, [r3, #0]
    pDest++;
 800f328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f32a:	3301      	adds	r3, #1
 800f32c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f330:	3301      	adds	r3, #1
 800f332:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f336:	3301      	adds	r3, #1
 800f338:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800f33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f33c:	3301      	adds	r3, #1
 800f33e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800f340:	6a3b      	ldr	r3, [r7, #32]
 800f342:	3301      	adds	r3, #1
 800f344:	623b      	str	r3, [r7, #32]
 800f346:	6a3a      	ldr	r2, [r7, #32]
 800f348:	697b      	ldr	r3, [r7, #20]
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d3e6      	bcc.n	800f31c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800f34e:	8bfb      	ldrh	r3, [r7, #30]
 800f350:	2b00      	cmp	r3, #0
 800f352:	d01e      	beq.n	800f392 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800f354:	2300      	movs	r3, #0
 800f356:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800f358:	69bb      	ldr	r3, [r7, #24]
 800f35a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f35e:	461a      	mov	r2, r3
 800f360:	f107 0310 	add.w	r3, r7, #16
 800f364:	6812      	ldr	r2, [r2, #0]
 800f366:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800f368:	693a      	ldr	r2, [r7, #16]
 800f36a:	6a3b      	ldr	r3, [r7, #32]
 800f36c:	b2db      	uxtb	r3, r3
 800f36e:	00db      	lsls	r3, r3, #3
 800f370:	fa22 f303 	lsr.w	r3, r2, r3
 800f374:	b2da      	uxtb	r2, r3
 800f376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f378:	701a      	strb	r2, [r3, #0]
      i++;
 800f37a:	6a3b      	ldr	r3, [r7, #32]
 800f37c:	3301      	adds	r3, #1
 800f37e:	623b      	str	r3, [r7, #32]
      pDest++;
 800f380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f382:	3301      	adds	r3, #1
 800f384:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800f386:	8bfb      	ldrh	r3, [r7, #30]
 800f388:	3b01      	subs	r3, #1
 800f38a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800f38c:	8bfb      	ldrh	r3, [r7, #30]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d1ea      	bne.n	800f368 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800f392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f394:	4618      	mov	r0, r3
 800f396:	372c      	adds	r7, #44	@ 0x2c
 800f398:	46bd      	mov	sp, r7
 800f39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f39e:	4770      	bx	lr

0800f3a0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f3a0:	b480      	push	{r7}
 800f3a2:	b085      	sub	sp, #20
 800f3a4:	af00      	add	r7, sp, #0
 800f3a6:	6078      	str	r0, [r7, #4]
 800f3a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	781b      	ldrb	r3, [r3, #0]
 800f3b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	785b      	ldrb	r3, [r3, #1]
 800f3b8:	2b01      	cmp	r3, #1
 800f3ba:	d12c      	bne.n	800f416 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f3bc:	68bb      	ldr	r3, [r7, #8]
 800f3be:	015a      	lsls	r2, r3, #5
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	4413      	add	r3, r2
 800f3c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	db12      	blt.n	800f3f4 <USB_EPSetStall+0x54>
 800f3ce:	68bb      	ldr	r3, [r7, #8]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d00f      	beq.n	800f3f4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800f3d4:	68bb      	ldr	r3, [r7, #8]
 800f3d6:	015a      	lsls	r2, r3, #5
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	4413      	add	r3, r2
 800f3dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	68ba      	ldr	r2, [r7, #8]
 800f3e4:	0151      	lsls	r1, r2, #5
 800f3e6:	68fa      	ldr	r2, [r7, #12]
 800f3e8:	440a      	add	r2, r1
 800f3ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f3ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f3f2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800f3f4:	68bb      	ldr	r3, [r7, #8]
 800f3f6:	015a      	lsls	r2, r3, #5
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	4413      	add	r3, r2
 800f3fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	68ba      	ldr	r2, [r7, #8]
 800f404:	0151      	lsls	r1, r2, #5
 800f406:	68fa      	ldr	r2, [r7, #12]
 800f408:	440a      	add	r2, r1
 800f40a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f40e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f412:	6013      	str	r3, [r2, #0]
 800f414:	e02b      	b.n	800f46e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800f416:	68bb      	ldr	r3, [r7, #8]
 800f418:	015a      	lsls	r2, r3, #5
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	4413      	add	r3, r2
 800f41e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	2b00      	cmp	r3, #0
 800f426:	db12      	blt.n	800f44e <USB_EPSetStall+0xae>
 800f428:	68bb      	ldr	r3, [r7, #8]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d00f      	beq.n	800f44e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800f42e:	68bb      	ldr	r3, [r7, #8]
 800f430:	015a      	lsls	r2, r3, #5
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	4413      	add	r3, r2
 800f436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	68ba      	ldr	r2, [r7, #8]
 800f43e:	0151      	lsls	r1, r2, #5
 800f440:	68fa      	ldr	r2, [r7, #12]
 800f442:	440a      	add	r2, r1
 800f444:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f448:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800f44c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800f44e:	68bb      	ldr	r3, [r7, #8]
 800f450:	015a      	lsls	r2, r3, #5
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	4413      	add	r3, r2
 800f456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	68ba      	ldr	r2, [r7, #8]
 800f45e:	0151      	lsls	r1, r2, #5
 800f460:	68fa      	ldr	r2, [r7, #12]
 800f462:	440a      	add	r2, r1
 800f464:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f468:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f46c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f46e:	2300      	movs	r3, #0
}
 800f470:	4618      	mov	r0, r3
 800f472:	3714      	adds	r7, #20
 800f474:	46bd      	mov	sp, r7
 800f476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47a:	4770      	bx	lr

0800f47c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800f47c:	b480      	push	{r7}
 800f47e:	b085      	sub	sp, #20
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
 800f484:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800f48a:	683b      	ldr	r3, [r7, #0]
 800f48c:	781b      	ldrb	r3, [r3, #0]
 800f48e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800f490:	683b      	ldr	r3, [r7, #0]
 800f492:	785b      	ldrb	r3, [r3, #1]
 800f494:	2b01      	cmp	r3, #1
 800f496:	d128      	bne.n	800f4ea <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800f498:	68bb      	ldr	r3, [r7, #8]
 800f49a:	015a      	lsls	r2, r3, #5
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	4413      	add	r3, r2
 800f4a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	68ba      	ldr	r2, [r7, #8]
 800f4a8:	0151      	lsls	r1, r2, #5
 800f4aa:	68fa      	ldr	r2, [r7, #12]
 800f4ac:	440a      	add	r2, r1
 800f4ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f4b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f4b6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f4b8:	683b      	ldr	r3, [r7, #0]
 800f4ba:	791b      	ldrb	r3, [r3, #4]
 800f4bc:	2b03      	cmp	r3, #3
 800f4be:	d003      	beq.n	800f4c8 <USB_EPClearStall+0x4c>
 800f4c0:	683b      	ldr	r3, [r7, #0]
 800f4c2:	791b      	ldrb	r3, [r3, #4]
 800f4c4:	2b02      	cmp	r3, #2
 800f4c6:	d138      	bne.n	800f53a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	015a      	lsls	r2, r3, #5
 800f4cc:	68fb      	ldr	r3, [r7, #12]
 800f4ce:	4413      	add	r3, r2
 800f4d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	68ba      	ldr	r2, [r7, #8]
 800f4d8:	0151      	lsls	r1, r2, #5
 800f4da:	68fa      	ldr	r2, [r7, #12]
 800f4dc:	440a      	add	r2, r1
 800f4de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800f4e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f4e6:	6013      	str	r3, [r2, #0]
 800f4e8:	e027      	b.n	800f53a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	015a      	lsls	r2, r3, #5
 800f4ee:	68fb      	ldr	r3, [r7, #12]
 800f4f0:	4413      	add	r3, r2
 800f4f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f4f6:	681b      	ldr	r3, [r3, #0]
 800f4f8:	68ba      	ldr	r2, [r7, #8]
 800f4fa:	0151      	lsls	r1, r2, #5
 800f4fc:	68fa      	ldr	r2, [r7, #12]
 800f4fe:	440a      	add	r2, r1
 800f500:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f504:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800f508:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f50a:	683b      	ldr	r3, [r7, #0]
 800f50c:	791b      	ldrb	r3, [r3, #4]
 800f50e:	2b03      	cmp	r3, #3
 800f510:	d003      	beq.n	800f51a <USB_EPClearStall+0x9e>
 800f512:	683b      	ldr	r3, [r7, #0]
 800f514:	791b      	ldrb	r3, [r3, #4]
 800f516:	2b02      	cmp	r3, #2
 800f518:	d10f      	bne.n	800f53a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f51a:	68bb      	ldr	r3, [r7, #8]
 800f51c:	015a      	lsls	r2, r3, #5
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	4413      	add	r3, r2
 800f522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	68ba      	ldr	r2, [r7, #8]
 800f52a:	0151      	lsls	r1, r2, #5
 800f52c:	68fa      	ldr	r2, [r7, #12]
 800f52e:	440a      	add	r2, r1
 800f530:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f538:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f53a:	2300      	movs	r3, #0
}
 800f53c:	4618      	mov	r0, r3
 800f53e:	3714      	adds	r7, #20
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr

0800f548 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f548:	b480      	push	{r7}
 800f54a:	b085      	sub	sp, #20
 800f54c:	af00      	add	r7, sp, #0
 800f54e:	6078      	str	r0, [r7, #4]
 800f550:	460b      	mov	r3, r1
 800f552:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	68fa      	ldr	r2, [r7, #12]
 800f562:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f566:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800f56a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f572:	681a      	ldr	r2, [r3, #0]
 800f574:	78fb      	ldrb	r3, [r7, #3]
 800f576:	011b      	lsls	r3, r3, #4
 800f578:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800f57c:	68f9      	ldr	r1, [r7, #12]
 800f57e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800f582:	4313      	orrs	r3, r2
 800f584:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f586:	2300      	movs	r3, #0
}
 800f588:	4618      	mov	r0, r3
 800f58a:	3714      	adds	r7, #20
 800f58c:	46bd      	mov	sp, r7
 800f58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f592:	4770      	bx	lr

0800f594 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f594:	b480      	push	{r7}
 800f596:	b085      	sub	sp, #20
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	68fa      	ldr	r2, [r7, #12]
 800f5aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f5ae:	f023 0303 	bic.w	r3, r3, #3
 800f5b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f5ba:	685b      	ldr	r3, [r3, #4]
 800f5bc:	68fa      	ldr	r2, [r7, #12]
 800f5be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f5c2:	f023 0302 	bic.w	r3, r3, #2
 800f5c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f5c8:	2300      	movs	r3, #0
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3714      	adds	r7, #20
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5d4:	4770      	bx	lr

0800f5d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800f5d6:	b480      	push	{r7}
 800f5d8:	b085      	sub	sp, #20
 800f5da:	af00      	add	r7, sp, #0
 800f5dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	68fa      	ldr	r2, [r7, #12]
 800f5ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f5f0:	f023 0303 	bic.w	r3, r3, #3
 800f5f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f5fc:	685b      	ldr	r3, [r3, #4]
 800f5fe:	68fa      	ldr	r2, [r7, #12]
 800f600:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f604:	f043 0302 	orr.w	r3, r3, #2
 800f608:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f60a:	2300      	movs	r3, #0
}
 800f60c:	4618      	mov	r0, r3
 800f60e:	3714      	adds	r7, #20
 800f610:	46bd      	mov	sp, r7
 800f612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f616:	4770      	bx	lr

0800f618 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800f618:	b480      	push	{r7}
 800f61a:	b085      	sub	sp, #20
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	695b      	ldr	r3, [r3, #20]
 800f624:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	699b      	ldr	r3, [r3, #24]
 800f62a:	68fa      	ldr	r2, [r7, #12]
 800f62c:	4013      	ands	r3, r2
 800f62e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f630:	68fb      	ldr	r3, [r7, #12]
}
 800f632:	4618      	mov	r0, r3
 800f634:	3714      	adds	r7, #20
 800f636:	46bd      	mov	sp, r7
 800f638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f63c:	4770      	bx	lr

0800f63e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f63e:	b480      	push	{r7}
 800f640:	b085      	sub	sp, #20
 800f642:	af00      	add	r7, sp, #0
 800f644:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f650:	699b      	ldr	r3, [r3, #24]
 800f652:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f65a:	69db      	ldr	r3, [r3, #28]
 800f65c:	68ba      	ldr	r2, [r7, #8]
 800f65e:	4013      	ands	r3, r2
 800f660:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f662:	68bb      	ldr	r3, [r7, #8]
 800f664:	0c1b      	lsrs	r3, r3, #16
}
 800f666:	4618      	mov	r0, r3
 800f668:	3714      	adds	r7, #20
 800f66a:	46bd      	mov	sp, r7
 800f66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f670:	4770      	bx	lr

0800f672 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800f672:	b480      	push	{r7}
 800f674:	b085      	sub	sp, #20
 800f676:	af00      	add	r7, sp, #0
 800f678:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f684:	699b      	ldr	r3, [r3, #24]
 800f686:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f688:	68fb      	ldr	r3, [r7, #12]
 800f68a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f68e:	69db      	ldr	r3, [r3, #28]
 800f690:	68ba      	ldr	r2, [r7, #8]
 800f692:	4013      	ands	r3, r2
 800f694:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f696:	68bb      	ldr	r3, [r7, #8]
 800f698:	b29b      	uxth	r3, r3
}
 800f69a:	4618      	mov	r0, r3
 800f69c:	3714      	adds	r7, #20
 800f69e:	46bd      	mov	sp, r7
 800f6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a4:	4770      	bx	lr

0800f6a6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f6a6:	b480      	push	{r7}
 800f6a8:	b085      	sub	sp, #20
 800f6aa:	af00      	add	r7, sp, #0
 800f6ac:	6078      	str	r0, [r7, #4]
 800f6ae:	460b      	mov	r3, r1
 800f6b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f6b6:	78fb      	ldrb	r3, [r7, #3]
 800f6b8:	015a      	lsls	r2, r3, #5
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	4413      	add	r3, r2
 800f6be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f6c2:	689b      	ldr	r3, [r3, #8]
 800f6c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f6cc:	695b      	ldr	r3, [r3, #20]
 800f6ce:	68ba      	ldr	r2, [r7, #8]
 800f6d0:	4013      	ands	r3, r2
 800f6d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f6d4:	68bb      	ldr	r3, [r7, #8]
}
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	3714      	adds	r7, #20
 800f6da:	46bd      	mov	sp, r7
 800f6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e0:	4770      	bx	lr

0800f6e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f6e2:	b480      	push	{r7}
 800f6e4:	b087      	sub	sp, #28
 800f6e6:	af00      	add	r7, sp, #0
 800f6e8:	6078      	str	r0, [r7, #4]
 800f6ea:	460b      	mov	r3, r1
 800f6ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f6f2:	697b      	ldr	r3, [r7, #20]
 800f6f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f6f8:	691b      	ldr	r3, [r3, #16]
 800f6fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f6fc:	697b      	ldr	r3, [r7, #20]
 800f6fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f702:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f704:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f706:	78fb      	ldrb	r3, [r7, #3]
 800f708:	f003 030f 	and.w	r3, r3, #15
 800f70c:	68fa      	ldr	r2, [r7, #12]
 800f70e:	fa22 f303 	lsr.w	r3, r2, r3
 800f712:	01db      	lsls	r3, r3, #7
 800f714:	b2db      	uxtb	r3, r3
 800f716:	693a      	ldr	r2, [r7, #16]
 800f718:	4313      	orrs	r3, r2
 800f71a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f71c:	78fb      	ldrb	r3, [r7, #3]
 800f71e:	015a      	lsls	r2, r3, #5
 800f720:	697b      	ldr	r3, [r7, #20]
 800f722:	4413      	add	r3, r2
 800f724:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f728:	689b      	ldr	r3, [r3, #8]
 800f72a:	693a      	ldr	r2, [r7, #16]
 800f72c:	4013      	ands	r3, r2
 800f72e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f730:	68bb      	ldr	r3, [r7, #8]
}
 800f732:	4618      	mov	r0, r3
 800f734:	371c      	adds	r7, #28
 800f736:	46bd      	mov	sp, r7
 800f738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f73c:	4770      	bx	lr

0800f73e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800f73e:	b480      	push	{r7}
 800f740:	b083      	sub	sp, #12
 800f742:	af00      	add	r7, sp, #0
 800f744:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	695b      	ldr	r3, [r3, #20]
 800f74a:	f003 0301 	and.w	r3, r3, #1
}
 800f74e:	4618      	mov	r0, r3
 800f750:	370c      	adds	r7, #12
 800f752:	46bd      	mov	sp, r7
 800f754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f758:	4770      	bx	lr
	...

0800f75c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800f75c:	b480      	push	{r7}
 800f75e:	b085      	sub	sp, #20
 800f760:	af00      	add	r7, sp, #0
 800f762:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f76e:	681a      	ldr	r2, [r3, #0]
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800f776:	4619      	mov	r1, r3
 800f778:	4b09      	ldr	r3, [pc, #36]	@ (800f7a0 <USB_ActivateSetup+0x44>)
 800f77a:	4013      	ands	r3, r2
 800f77c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800f784:	685b      	ldr	r3, [r3, #4]
 800f786:	68fa      	ldr	r2, [r7, #12]
 800f788:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800f78c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f790:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f792:	2300      	movs	r3, #0
}
 800f794:	4618      	mov	r0, r3
 800f796:	3714      	adds	r7, #20
 800f798:	46bd      	mov	sp, r7
 800f79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f79e:	4770      	bx	lr
 800f7a0:	fffff800 	.word	0xfffff800

0800f7a4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800f7a4:	b480      	push	{r7}
 800f7a6:	b087      	sub	sp, #28
 800f7a8:	af00      	add	r7, sp, #0
 800f7aa:	60f8      	str	r0, [r7, #12]
 800f7ac:	460b      	mov	r3, r1
 800f7ae:	607a      	str	r2, [r7, #4]
 800f7b0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	333c      	adds	r3, #60	@ 0x3c
 800f7ba:	3304      	adds	r3, #4
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f7c0:	693b      	ldr	r3, [r7, #16]
 800f7c2:	4a26      	ldr	r2, [pc, #152]	@ (800f85c <USB_EP0_OutStart+0xb8>)
 800f7c4:	4293      	cmp	r3, r2
 800f7c6:	d90a      	bls.n	800f7de <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f7c8:	697b      	ldr	r3, [r7, #20]
 800f7ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800f7d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f7d8:	d101      	bne.n	800f7de <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	e037      	b.n	800f84e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f7de:	697b      	ldr	r3, [r7, #20]
 800f7e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f7e4:	461a      	mov	r2, r3
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f7ea:	697b      	ldr	r3, [r7, #20]
 800f7ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f7f0:	691b      	ldr	r3, [r3, #16]
 800f7f2:	697a      	ldr	r2, [r7, #20]
 800f7f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f7f8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800f7fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f7fe:	697b      	ldr	r3, [r7, #20]
 800f800:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f804:	691b      	ldr	r3, [r3, #16]
 800f806:	697a      	ldr	r2, [r7, #20]
 800f808:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f80c:	f043 0318 	orr.w	r3, r3, #24
 800f810:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f818:	691b      	ldr	r3, [r3, #16]
 800f81a:	697a      	ldr	r2, [r7, #20]
 800f81c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f820:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800f824:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f826:	7afb      	ldrb	r3, [r7, #11]
 800f828:	2b01      	cmp	r3, #1
 800f82a:	d10f      	bne.n	800f84c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f82c:	697b      	ldr	r3, [r7, #20]
 800f82e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f832:	461a      	mov	r2, r3
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f838:	697b      	ldr	r3, [r7, #20]
 800f83a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	697a      	ldr	r2, [r7, #20]
 800f842:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800f846:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800f84a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f84c:	2300      	movs	r3, #0
}
 800f84e:	4618      	mov	r0, r3
 800f850:	371c      	adds	r7, #28
 800f852:	46bd      	mov	sp, r7
 800f854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f858:	4770      	bx	lr
 800f85a:	bf00      	nop
 800f85c:	4f54300a 	.word	0x4f54300a

0800f860 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f860:	b480      	push	{r7}
 800f862:	b085      	sub	sp, #20
 800f864:	af00      	add	r7, sp, #0
 800f866:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f868:	2300      	movs	r3, #0
 800f86a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	3301      	adds	r3, #1
 800f870:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f872:	68fb      	ldr	r3, [r7, #12]
 800f874:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f878:	d901      	bls.n	800f87e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f87a:	2303      	movs	r3, #3
 800f87c:	e01b      	b.n	800f8b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	691b      	ldr	r3, [r3, #16]
 800f882:	2b00      	cmp	r3, #0
 800f884:	daf2      	bge.n	800f86c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f886:	2300      	movs	r3, #0
 800f888:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	691b      	ldr	r3, [r3, #16]
 800f88e:	f043 0201 	orr.w	r2, r3, #1
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	3301      	adds	r3, #1
 800f89a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800f8a2:	d901      	bls.n	800f8a8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f8a4:	2303      	movs	r3, #3
 800f8a6:	e006      	b.n	800f8b6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	691b      	ldr	r3, [r3, #16]
 800f8ac:	f003 0301 	and.w	r3, r3, #1
 800f8b0:	2b01      	cmp	r3, #1
 800f8b2:	d0f0      	beq.n	800f896 <USB_CoreReset+0x36>

  return HAL_OK;
 800f8b4:	2300      	movs	r3, #0
}
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	3714      	adds	r7, #20
 800f8ba:	46bd      	mov	sp, r7
 800f8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c0:	4770      	bx	lr
	...

0800f8c4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b084      	sub	sp, #16
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
 800f8cc:	460b      	mov	r3, r1
 800f8ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f8d0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800f8d4:	f002 fc98 	bl	8012208 <USBD_static_malloc>
 800f8d8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d109      	bne.n	800f8f4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	32b0      	adds	r2, #176	@ 0xb0
 800f8ea:	2100      	movs	r1, #0
 800f8ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800f8f0:	2302      	movs	r3, #2
 800f8f2:	e0d4      	b.n	800fa9e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800f8f4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800f8f8:	2100      	movs	r1, #0
 800f8fa:	68f8      	ldr	r0, [r7, #12]
 800f8fc:	f003 fa05 	bl	8012d0a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	32b0      	adds	r2, #176	@ 0xb0
 800f90a:	68f9      	ldr	r1, [r7, #12]
 800f90c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	32b0      	adds	r2, #176	@ 0xb0
 800f91a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	7c1b      	ldrb	r3, [r3, #16]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d138      	bne.n	800f99e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f92c:	4b5e      	ldr	r3, [pc, #376]	@ (800faa8 <USBD_CDC_Init+0x1e4>)
 800f92e:	7819      	ldrb	r1, [r3, #0]
 800f930:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f934:	2202      	movs	r2, #2
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f002 fb43 	bl	8011fc2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f93c:	4b5a      	ldr	r3, [pc, #360]	@ (800faa8 <USBD_CDC_Init+0x1e4>)
 800f93e:	781b      	ldrb	r3, [r3, #0]
 800f940:	f003 020f 	and.w	r2, r3, #15
 800f944:	6879      	ldr	r1, [r7, #4]
 800f946:	4613      	mov	r3, r2
 800f948:	009b      	lsls	r3, r3, #2
 800f94a:	4413      	add	r3, r2
 800f94c:	009b      	lsls	r3, r3, #2
 800f94e:	440b      	add	r3, r1
 800f950:	3324      	adds	r3, #36	@ 0x24
 800f952:	2201      	movs	r2, #1
 800f954:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f956:	4b55      	ldr	r3, [pc, #340]	@ (800faac <USBD_CDC_Init+0x1e8>)
 800f958:	7819      	ldrb	r1, [r3, #0]
 800f95a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f95e:	2202      	movs	r2, #2
 800f960:	6878      	ldr	r0, [r7, #4]
 800f962:	f002 fb2e 	bl	8011fc2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f966:	4b51      	ldr	r3, [pc, #324]	@ (800faac <USBD_CDC_Init+0x1e8>)
 800f968:	781b      	ldrb	r3, [r3, #0]
 800f96a:	f003 020f 	and.w	r2, r3, #15
 800f96e:	6879      	ldr	r1, [r7, #4]
 800f970:	4613      	mov	r3, r2
 800f972:	009b      	lsls	r3, r3, #2
 800f974:	4413      	add	r3, r2
 800f976:	009b      	lsls	r3, r3, #2
 800f978:	440b      	add	r3, r1
 800f97a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f97e:	2201      	movs	r2, #1
 800f980:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f982:	4b4b      	ldr	r3, [pc, #300]	@ (800fab0 <USBD_CDC_Init+0x1ec>)
 800f984:	781b      	ldrb	r3, [r3, #0]
 800f986:	f003 020f 	and.w	r2, r3, #15
 800f98a:	6879      	ldr	r1, [r7, #4]
 800f98c:	4613      	mov	r3, r2
 800f98e:	009b      	lsls	r3, r3, #2
 800f990:	4413      	add	r3, r2
 800f992:	009b      	lsls	r3, r3, #2
 800f994:	440b      	add	r3, r1
 800f996:	3326      	adds	r3, #38	@ 0x26
 800f998:	2210      	movs	r2, #16
 800f99a:	801a      	strh	r2, [r3, #0]
 800f99c:	e035      	b.n	800fa0a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800f99e:	4b42      	ldr	r3, [pc, #264]	@ (800faa8 <USBD_CDC_Init+0x1e4>)
 800f9a0:	7819      	ldrb	r1, [r3, #0]
 800f9a2:	2340      	movs	r3, #64	@ 0x40
 800f9a4:	2202      	movs	r2, #2
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f002 fb0b 	bl	8011fc2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800f9ac:	4b3e      	ldr	r3, [pc, #248]	@ (800faa8 <USBD_CDC_Init+0x1e4>)
 800f9ae:	781b      	ldrb	r3, [r3, #0]
 800f9b0:	f003 020f 	and.w	r2, r3, #15
 800f9b4:	6879      	ldr	r1, [r7, #4]
 800f9b6:	4613      	mov	r3, r2
 800f9b8:	009b      	lsls	r3, r3, #2
 800f9ba:	4413      	add	r3, r2
 800f9bc:	009b      	lsls	r3, r3, #2
 800f9be:	440b      	add	r3, r1
 800f9c0:	3324      	adds	r3, #36	@ 0x24
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800f9c6:	4b39      	ldr	r3, [pc, #228]	@ (800faac <USBD_CDC_Init+0x1e8>)
 800f9c8:	7819      	ldrb	r1, [r3, #0]
 800f9ca:	2340      	movs	r3, #64	@ 0x40
 800f9cc:	2202      	movs	r2, #2
 800f9ce:	6878      	ldr	r0, [r7, #4]
 800f9d0:	f002 faf7 	bl	8011fc2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800f9d4:	4b35      	ldr	r3, [pc, #212]	@ (800faac <USBD_CDC_Init+0x1e8>)
 800f9d6:	781b      	ldrb	r3, [r3, #0]
 800f9d8:	f003 020f 	and.w	r2, r3, #15
 800f9dc:	6879      	ldr	r1, [r7, #4]
 800f9de:	4613      	mov	r3, r2
 800f9e0:	009b      	lsls	r3, r3, #2
 800f9e2:	4413      	add	r3, r2
 800f9e4:	009b      	lsls	r3, r3, #2
 800f9e6:	440b      	add	r3, r1
 800f9e8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800f9ec:	2201      	movs	r2, #1
 800f9ee:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f9f0:	4b2f      	ldr	r3, [pc, #188]	@ (800fab0 <USBD_CDC_Init+0x1ec>)
 800f9f2:	781b      	ldrb	r3, [r3, #0]
 800f9f4:	f003 020f 	and.w	r2, r3, #15
 800f9f8:	6879      	ldr	r1, [r7, #4]
 800f9fa:	4613      	mov	r3, r2
 800f9fc:	009b      	lsls	r3, r3, #2
 800f9fe:	4413      	add	r3, r2
 800fa00:	009b      	lsls	r3, r3, #2
 800fa02:	440b      	add	r3, r1
 800fa04:	3326      	adds	r3, #38	@ 0x26
 800fa06:	2210      	movs	r2, #16
 800fa08:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fa0a:	4b29      	ldr	r3, [pc, #164]	@ (800fab0 <USBD_CDC_Init+0x1ec>)
 800fa0c:	7819      	ldrb	r1, [r3, #0]
 800fa0e:	2308      	movs	r3, #8
 800fa10:	2203      	movs	r2, #3
 800fa12:	6878      	ldr	r0, [r7, #4]
 800fa14:	f002 fad5 	bl	8011fc2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800fa18:	4b25      	ldr	r3, [pc, #148]	@ (800fab0 <USBD_CDC_Init+0x1ec>)
 800fa1a:	781b      	ldrb	r3, [r3, #0]
 800fa1c:	f003 020f 	and.w	r2, r3, #15
 800fa20:	6879      	ldr	r1, [r7, #4]
 800fa22:	4613      	mov	r3, r2
 800fa24:	009b      	lsls	r3, r3, #2
 800fa26:	4413      	add	r3, r2
 800fa28:	009b      	lsls	r3, r3, #2
 800fa2a:	440b      	add	r3, r1
 800fa2c:	3324      	adds	r3, #36	@ 0x24
 800fa2e:	2201      	movs	r2, #1
 800fa30:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	2200      	movs	r2, #0
 800fa36:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fa40:	687a      	ldr	r2, [r7, #4]
 800fa42:	33b0      	adds	r3, #176	@ 0xb0
 800fa44:	009b      	lsls	r3, r3, #2
 800fa46:	4413      	add	r3, r2
 800fa48:	685b      	ldr	r3, [r3, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	2200      	movs	r2, #0
 800fa52:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	2200      	movs	r2, #0
 800fa5a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d101      	bne.n	800fa6c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800fa68:	2302      	movs	r3, #2
 800fa6a:	e018      	b.n	800fa9e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	7c1b      	ldrb	r3, [r3, #16]
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d10a      	bne.n	800fa8a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fa74:	4b0d      	ldr	r3, [pc, #52]	@ (800faac <USBD_CDC_Init+0x1e8>)
 800fa76:	7819      	ldrb	r1, [r3, #0]
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fa7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fa82:	6878      	ldr	r0, [r7, #4]
 800fa84:	f002 fb8c 	bl	80121a0 <USBD_LL_PrepareReceive>
 800fa88:	e008      	b.n	800fa9c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fa8a:	4b08      	ldr	r3, [pc, #32]	@ (800faac <USBD_CDC_Init+0x1e8>)
 800fa8c:	7819      	ldrb	r1, [r3, #0]
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800fa94:	2340      	movs	r3, #64	@ 0x40
 800fa96:	6878      	ldr	r0, [r7, #4]
 800fa98:	f002 fb82 	bl	80121a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fa9c:	2300      	movs	r3, #0
}
 800fa9e:	4618      	mov	r0, r3
 800faa0:	3710      	adds	r7, #16
 800faa2:	46bd      	mov	sp, r7
 800faa4:	bd80      	pop	{r7, pc}
 800faa6:	bf00      	nop
 800faa8:	240000bf 	.word	0x240000bf
 800faac:	240000c0 	.word	0x240000c0
 800fab0:	240000c1 	.word	0x240000c1

0800fab4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	b082      	sub	sp, #8
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
 800fabc:	460b      	mov	r3, r1
 800fabe:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800fac0:	4b3a      	ldr	r3, [pc, #232]	@ (800fbac <USBD_CDC_DeInit+0xf8>)
 800fac2:	781b      	ldrb	r3, [r3, #0]
 800fac4:	4619      	mov	r1, r3
 800fac6:	6878      	ldr	r0, [r7, #4]
 800fac8:	f002 faa1 	bl	801200e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800facc:	4b37      	ldr	r3, [pc, #220]	@ (800fbac <USBD_CDC_DeInit+0xf8>)
 800face:	781b      	ldrb	r3, [r3, #0]
 800fad0:	f003 020f 	and.w	r2, r3, #15
 800fad4:	6879      	ldr	r1, [r7, #4]
 800fad6:	4613      	mov	r3, r2
 800fad8:	009b      	lsls	r3, r3, #2
 800fada:	4413      	add	r3, r2
 800fadc:	009b      	lsls	r3, r3, #2
 800fade:	440b      	add	r3, r1
 800fae0:	3324      	adds	r3, #36	@ 0x24
 800fae2:	2200      	movs	r2, #0
 800fae4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fae6:	4b32      	ldr	r3, [pc, #200]	@ (800fbb0 <USBD_CDC_DeInit+0xfc>)
 800fae8:	781b      	ldrb	r3, [r3, #0]
 800faea:	4619      	mov	r1, r3
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f002 fa8e 	bl	801200e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800faf2:	4b2f      	ldr	r3, [pc, #188]	@ (800fbb0 <USBD_CDC_DeInit+0xfc>)
 800faf4:	781b      	ldrb	r3, [r3, #0]
 800faf6:	f003 020f 	and.w	r2, r3, #15
 800fafa:	6879      	ldr	r1, [r7, #4]
 800fafc:	4613      	mov	r3, r2
 800fafe:	009b      	lsls	r3, r3, #2
 800fb00:	4413      	add	r3, r2
 800fb02:	009b      	lsls	r3, r3, #2
 800fb04:	440b      	add	r3, r1
 800fb06:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fb0e:	4b29      	ldr	r3, [pc, #164]	@ (800fbb4 <USBD_CDC_DeInit+0x100>)
 800fb10:	781b      	ldrb	r3, [r3, #0]
 800fb12:	4619      	mov	r1, r3
 800fb14:	6878      	ldr	r0, [r7, #4]
 800fb16:	f002 fa7a 	bl	801200e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800fb1a:	4b26      	ldr	r3, [pc, #152]	@ (800fbb4 <USBD_CDC_DeInit+0x100>)
 800fb1c:	781b      	ldrb	r3, [r3, #0]
 800fb1e:	f003 020f 	and.w	r2, r3, #15
 800fb22:	6879      	ldr	r1, [r7, #4]
 800fb24:	4613      	mov	r3, r2
 800fb26:	009b      	lsls	r3, r3, #2
 800fb28:	4413      	add	r3, r2
 800fb2a:	009b      	lsls	r3, r3, #2
 800fb2c:	440b      	add	r3, r1
 800fb2e:	3324      	adds	r3, #36	@ 0x24
 800fb30:	2200      	movs	r2, #0
 800fb32:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800fb34:	4b1f      	ldr	r3, [pc, #124]	@ (800fbb4 <USBD_CDC_DeInit+0x100>)
 800fb36:	781b      	ldrb	r3, [r3, #0]
 800fb38:	f003 020f 	and.w	r2, r3, #15
 800fb3c:	6879      	ldr	r1, [r7, #4]
 800fb3e:	4613      	mov	r3, r2
 800fb40:	009b      	lsls	r3, r3, #2
 800fb42:	4413      	add	r3, r2
 800fb44:	009b      	lsls	r3, r3, #2
 800fb46:	440b      	add	r3, r1
 800fb48:	3326      	adds	r3, #38	@ 0x26
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	32b0      	adds	r2, #176	@ 0xb0
 800fb58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d01f      	beq.n	800fba0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fb66:	687a      	ldr	r2, [r7, #4]
 800fb68:	33b0      	adds	r3, #176	@ 0xb0
 800fb6a:	009b      	lsls	r3, r3, #2
 800fb6c:	4413      	add	r3, r2
 800fb6e:	685b      	ldr	r3, [r3, #4]
 800fb70:	685b      	ldr	r3, [r3, #4]
 800fb72:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb7a:	687b      	ldr	r3, [r7, #4]
 800fb7c:	32b0      	adds	r2, #176	@ 0xb0
 800fb7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fb82:	4618      	mov	r0, r3
 800fb84:	f002 fb4e 	bl	8012224 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	32b0      	adds	r2, #176	@ 0xb0
 800fb92:	2100      	movs	r1, #0
 800fb94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fba0:	2300      	movs	r3, #0
}
 800fba2:	4618      	mov	r0, r3
 800fba4:	3708      	adds	r7, #8
 800fba6:	46bd      	mov	sp, r7
 800fba8:	bd80      	pop	{r7, pc}
 800fbaa:	bf00      	nop
 800fbac:	240000bf 	.word	0x240000bf
 800fbb0:	240000c0 	.word	0x240000c0
 800fbb4:	240000c1 	.word	0x240000c1

0800fbb8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b086      	sub	sp, #24
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	6078      	str	r0, [r7, #4]
 800fbc0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	32b0      	adds	r2, #176	@ 0xb0
 800fbcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fbd0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800fbda:	2300      	movs	r3, #0
 800fbdc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800fbde:	693b      	ldr	r3, [r7, #16]
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d101      	bne.n	800fbe8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800fbe4:	2303      	movs	r3, #3
 800fbe6:	e0bf      	b.n	800fd68 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	781b      	ldrb	r3, [r3, #0]
 800fbec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d050      	beq.n	800fc96 <USBD_CDC_Setup+0xde>
 800fbf4:	2b20      	cmp	r3, #32
 800fbf6:	f040 80af 	bne.w	800fd58 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	88db      	ldrh	r3, [r3, #6]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d03a      	beq.n	800fc78 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800fc02:	683b      	ldr	r3, [r7, #0]
 800fc04:	781b      	ldrb	r3, [r3, #0]
 800fc06:	b25b      	sxtb	r3, r3
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	da1b      	bge.n	800fc44 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fc12:	687a      	ldr	r2, [r7, #4]
 800fc14:	33b0      	adds	r3, #176	@ 0xb0
 800fc16:	009b      	lsls	r3, r3, #2
 800fc18:	4413      	add	r3, r2
 800fc1a:	685b      	ldr	r3, [r3, #4]
 800fc1c:	689b      	ldr	r3, [r3, #8]
 800fc1e:	683a      	ldr	r2, [r7, #0]
 800fc20:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800fc22:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fc24:	683a      	ldr	r2, [r7, #0]
 800fc26:	88d2      	ldrh	r2, [r2, #6]
 800fc28:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800fc2a:	683b      	ldr	r3, [r7, #0]
 800fc2c:	88db      	ldrh	r3, [r3, #6]
 800fc2e:	2b07      	cmp	r3, #7
 800fc30:	bf28      	it	cs
 800fc32:	2307      	movcs	r3, #7
 800fc34:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fc36:	693b      	ldr	r3, [r7, #16]
 800fc38:	89fa      	ldrh	r2, [r7, #14]
 800fc3a:	4619      	mov	r1, r3
 800fc3c:	6878      	ldr	r0, [r7, #4]
 800fc3e:	f001 fd7d 	bl	801173c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800fc42:	e090      	b.n	800fd66 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800fc44:	683b      	ldr	r3, [r7, #0]
 800fc46:	785a      	ldrb	r2, [r3, #1]
 800fc48:	693b      	ldr	r3, [r7, #16]
 800fc4a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	88db      	ldrh	r3, [r3, #6]
 800fc52:	2b3f      	cmp	r3, #63	@ 0x3f
 800fc54:	d803      	bhi.n	800fc5e <USBD_CDC_Setup+0xa6>
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	88db      	ldrh	r3, [r3, #6]
 800fc5a:	b2da      	uxtb	r2, r3
 800fc5c:	e000      	b.n	800fc60 <USBD_CDC_Setup+0xa8>
 800fc5e:	2240      	movs	r2, #64	@ 0x40
 800fc60:	693b      	ldr	r3, [r7, #16]
 800fc62:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800fc66:	6939      	ldr	r1, [r7, #16]
 800fc68:	693b      	ldr	r3, [r7, #16]
 800fc6a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800fc6e:	461a      	mov	r2, r3
 800fc70:	6878      	ldr	r0, [r7, #4]
 800fc72:	f001 fd8f 	bl	8011794 <USBD_CtlPrepareRx>
      break;
 800fc76:	e076      	b.n	800fd66 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fc7e:	687a      	ldr	r2, [r7, #4]
 800fc80:	33b0      	adds	r3, #176	@ 0xb0
 800fc82:	009b      	lsls	r3, r3, #2
 800fc84:	4413      	add	r3, r2
 800fc86:	685b      	ldr	r3, [r3, #4]
 800fc88:	689b      	ldr	r3, [r3, #8]
 800fc8a:	683a      	ldr	r2, [r7, #0]
 800fc8c:	7850      	ldrb	r0, [r2, #1]
 800fc8e:	2200      	movs	r2, #0
 800fc90:	6839      	ldr	r1, [r7, #0]
 800fc92:	4798      	blx	r3
      break;
 800fc94:	e067      	b.n	800fd66 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fc96:	683b      	ldr	r3, [r7, #0]
 800fc98:	785b      	ldrb	r3, [r3, #1]
 800fc9a:	2b0b      	cmp	r3, #11
 800fc9c:	d851      	bhi.n	800fd42 <USBD_CDC_Setup+0x18a>
 800fc9e:	a201      	add	r2, pc, #4	@ (adr r2, 800fca4 <USBD_CDC_Setup+0xec>)
 800fca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fca4:	0800fcd5 	.word	0x0800fcd5
 800fca8:	0800fd51 	.word	0x0800fd51
 800fcac:	0800fd43 	.word	0x0800fd43
 800fcb0:	0800fd43 	.word	0x0800fd43
 800fcb4:	0800fd43 	.word	0x0800fd43
 800fcb8:	0800fd43 	.word	0x0800fd43
 800fcbc:	0800fd43 	.word	0x0800fd43
 800fcc0:	0800fd43 	.word	0x0800fd43
 800fcc4:	0800fd43 	.word	0x0800fd43
 800fcc8:	0800fd43 	.word	0x0800fd43
 800fccc:	0800fcff 	.word	0x0800fcff
 800fcd0:	0800fd29 	.word	0x0800fd29
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fcda:	b2db      	uxtb	r3, r3
 800fcdc:	2b03      	cmp	r3, #3
 800fcde:	d107      	bne.n	800fcf0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800fce0:	f107 030a 	add.w	r3, r7, #10
 800fce4:	2202      	movs	r2, #2
 800fce6:	4619      	mov	r1, r3
 800fce8:	6878      	ldr	r0, [r7, #4]
 800fcea:	f001 fd27 	bl	801173c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fcee:	e032      	b.n	800fd56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800fcf0:	6839      	ldr	r1, [r7, #0]
 800fcf2:	6878      	ldr	r0, [r7, #4]
 800fcf4:	f001 fca5 	bl	8011642 <USBD_CtlError>
            ret = USBD_FAIL;
 800fcf8:	2303      	movs	r3, #3
 800fcfa:	75fb      	strb	r3, [r7, #23]
          break;
 800fcfc:	e02b      	b.n	800fd56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fd04:	b2db      	uxtb	r3, r3
 800fd06:	2b03      	cmp	r3, #3
 800fd08:	d107      	bne.n	800fd1a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800fd0a:	f107 030d 	add.w	r3, r7, #13
 800fd0e:	2201      	movs	r2, #1
 800fd10:	4619      	mov	r1, r3
 800fd12:	6878      	ldr	r0, [r7, #4]
 800fd14:	f001 fd12 	bl	801173c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800fd18:	e01d      	b.n	800fd56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800fd1a:	6839      	ldr	r1, [r7, #0]
 800fd1c:	6878      	ldr	r0, [r7, #4]
 800fd1e:	f001 fc90 	bl	8011642 <USBD_CtlError>
            ret = USBD_FAIL;
 800fd22:	2303      	movs	r3, #3
 800fd24:	75fb      	strb	r3, [r7, #23]
          break;
 800fd26:	e016      	b.n	800fd56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fd2e:	b2db      	uxtb	r3, r3
 800fd30:	2b03      	cmp	r3, #3
 800fd32:	d00f      	beq.n	800fd54 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800fd34:	6839      	ldr	r1, [r7, #0]
 800fd36:	6878      	ldr	r0, [r7, #4]
 800fd38:	f001 fc83 	bl	8011642 <USBD_CtlError>
            ret = USBD_FAIL;
 800fd3c:	2303      	movs	r3, #3
 800fd3e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800fd40:	e008      	b.n	800fd54 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800fd42:	6839      	ldr	r1, [r7, #0]
 800fd44:	6878      	ldr	r0, [r7, #4]
 800fd46:	f001 fc7c 	bl	8011642 <USBD_CtlError>
          ret = USBD_FAIL;
 800fd4a:	2303      	movs	r3, #3
 800fd4c:	75fb      	strb	r3, [r7, #23]
          break;
 800fd4e:	e002      	b.n	800fd56 <USBD_CDC_Setup+0x19e>
          break;
 800fd50:	bf00      	nop
 800fd52:	e008      	b.n	800fd66 <USBD_CDC_Setup+0x1ae>
          break;
 800fd54:	bf00      	nop
      }
      break;
 800fd56:	e006      	b.n	800fd66 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800fd58:	6839      	ldr	r1, [r7, #0]
 800fd5a:	6878      	ldr	r0, [r7, #4]
 800fd5c:	f001 fc71 	bl	8011642 <USBD_CtlError>
      ret = USBD_FAIL;
 800fd60:	2303      	movs	r3, #3
 800fd62:	75fb      	strb	r3, [r7, #23]
      break;
 800fd64:	bf00      	nop
  }

  return (uint8_t)ret;
 800fd66:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd68:	4618      	mov	r0, r3
 800fd6a:	3718      	adds	r7, #24
 800fd6c:	46bd      	mov	sp, r7
 800fd6e:	bd80      	pop	{r7, pc}

0800fd70 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fd70:	b580      	push	{r7, lr}
 800fd72:	b084      	sub	sp, #16
 800fd74:	af00      	add	r7, sp, #0
 800fd76:	6078      	str	r0, [r7, #4]
 800fd78:	460b      	mov	r3, r1
 800fd7a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fd82:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	32b0      	adds	r2, #176	@ 0xb0
 800fd8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fd92:	2b00      	cmp	r3, #0
 800fd94:	d101      	bne.n	800fd9a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800fd96:	2303      	movs	r3, #3
 800fd98:	e065      	b.n	800fe66 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	32b0      	adds	r2, #176	@ 0xb0
 800fda4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fda8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fdaa:	78fb      	ldrb	r3, [r7, #3]
 800fdac:	f003 020f 	and.w	r2, r3, #15
 800fdb0:	6879      	ldr	r1, [r7, #4]
 800fdb2:	4613      	mov	r3, r2
 800fdb4:	009b      	lsls	r3, r3, #2
 800fdb6:	4413      	add	r3, r2
 800fdb8:	009b      	lsls	r3, r3, #2
 800fdba:	440b      	add	r3, r1
 800fdbc:	3318      	adds	r3, #24
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d02f      	beq.n	800fe24 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800fdc4:	78fb      	ldrb	r3, [r7, #3]
 800fdc6:	f003 020f 	and.w	r2, r3, #15
 800fdca:	6879      	ldr	r1, [r7, #4]
 800fdcc:	4613      	mov	r3, r2
 800fdce:	009b      	lsls	r3, r3, #2
 800fdd0:	4413      	add	r3, r2
 800fdd2:	009b      	lsls	r3, r3, #2
 800fdd4:	440b      	add	r3, r1
 800fdd6:	3318      	adds	r3, #24
 800fdd8:	681a      	ldr	r2, [r3, #0]
 800fdda:	78fb      	ldrb	r3, [r7, #3]
 800fddc:	f003 010f 	and.w	r1, r3, #15
 800fde0:	68f8      	ldr	r0, [r7, #12]
 800fde2:	460b      	mov	r3, r1
 800fde4:	00db      	lsls	r3, r3, #3
 800fde6:	440b      	add	r3, r1
 800fde8:	009b      	lsls	r3, r3, #2
 800fdea:	4403      	add	r3, r0
 800fdec:	331c      	adds	r3, #28
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	fbb2 f1f3 	udiv	r1, r2, r3
 800fdf4:	fb01 f303 	mul.w	r3, r1, r3
 800fdf8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d112      	bne.n	800fe24 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800fdfe:	78fb      	ldrb	r3, [r7, #3]
 800fe00:	f003 020f 	and.w	r2, r3, #15
 800fe04:	6879      	ldr	r1, [r7, #4]
 800fe06:	4613      	mov	r3, r2
 800fe08:	009b      	lsls	r3, r3, #2
 800fe0a:	4413      	add	r3, r2
 800fe0c:	009b      	lsls	r3, r3, #2
 800fe0e:	440b      	add	r3, r1
 800fe10:	3318      	adds	r3, #24
 800fe12:	2200      	movs	r2, #0
 800fe14:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800fe16:	78f9      	ldrb	r1, [r7, #3]
 800fe18:	2300      	movs	r3, #0
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	6878      	ldr	r0, [r7, #4]
 800fe1e:	f002 f99e 	bl	801215e <USBD_LL_Transmit>
 800fe22:	e01f      	b.n	800fe64 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800fe24:	68bb      	ldr	r3, [r7, #8]
 800fe26:	2200      	movs	r2, #0
 800fe28:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fe32:	687a      	ldr	r2, [r7, #4]
 800fe34:	33b0      	adds	r3, #176	@ 0xb0
 800fe36:	009b      	lsls	r3, r3, #2
 800fe38:	4413      	add	r3, r2
 800fe3a:	685b      	ldr	r3, [r3, #4]
 800fe3c:	691b      	ldr	r3, [r3, #16]
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d010      	beq.n	800fe64 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800fe48:	687a      	ldr	r2, [r7, #4]
 800fe4a:	33b0      	adds	r3, #176	@ 0xb0
 800fe4c:	009b      	lsls	r3, r3, #2
 800fe4e:	4413      	add	r3, r2
 800fe50:	685b      	ldr	r3, [r3, #4]
 800fe52:	691b      	ldr	r3, [r3, #16]
 800fe54:	68ba      	ldr	r2, [r7, #8]
 800fe56:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800fe5a:	68ba      	ldr	r2, [r7, #8]
 800fe5c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800fe60:	78fa      	ldrb	r2, [r7, #3]
 800fe62:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800fe64:	2300      	movs	r3, #0
}
 800fe66:	4618      	mov	r0, r3
 800fe68:	3710      	adds	r7, #16
 800fe6a:	46bd      	mov	sp, r7
 800fe6c:	bd80      	pop	{r7, pc}

0800fe6e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800fe6e:	b580      	push	{r7, lr}
 800fe70:	b084      	sub	sp, #16
 800fe72:	af00      	add	r7, sp, #0
 800fe74:	6078      	str	r0, [r7, #4]
 800fe76:	460b      	mov	r3, r1
 800fe78:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	32b0      	adds	r2, #176	@ 0xb0
 800fe84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe88:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	32b0      	adds	r2, #176	@ 0xb0
 800fe94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d101      	bne.n	800fea0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800fe9c:	2303      	movs	r3, #3
 800fe9e:	e01a      	b.n	800fed6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800fea0:	78fb      	ldrb	r3, [r7, #3]
 800fea2:	4619      	mov	r1, r3
 800fea4:	6878      	ldr	r0, [r7, #4]
 800fea6:	f002 f99c 	bl	80121e2 <USBD_LL_GetRxDataSize>
 800feaa:	4602      	mov	r2, r0
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800feb8:	687a      	ldr	r2, [r7, #4]
 800feba:	33b0      	adds	r3, #176	@ 0xb0
 800febc:	009b      	lsls	r3, r3, #2
 800febe:	4413      	add	r3, r2
 800fec0:	685b      	ldr	r3, [r3, #4]
 800fec2:	68db      	ldr	r3, [r3, #12]
 800fec4:	68fa      	ldr	r2, [r7, #12]
 800fec6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800feca:	68fa      	ldr	r2, [r7, #12]
 800fecc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800fed0:	4611      	mov	r1, r2
 800fed2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800fed4:	2300      	movs	r3, #0
}
 800fed6:	4618      	mov	r0, r3
 800fed8:	3710      	adds	r7, #16
 800feda:	46bd      	mov	sp, r7
 800fedc:	bd80      	pop	{r7, pc}

0800fede <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800fede:	b580      	push	{r7, lr}
 800fee0:	b084      	sub	sp, #16
 800fee2:	af00      	add	r7, sp, #0
 800fee4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	32b0      	adds	r2, #176	@ 0xb0
 800fef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fef4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d101      	bne.n	800ff00 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800fefc:	2303      	movs	r3, #3
 800fefe:	e024      	b.n	800ff4a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff06:	687a      	ldr	r2, [r7, #4]
 800ff08:	33b0      	adds	r3, #176	@ 0xb0
 800ff0a:	009b      	lsls	r3, r3, #2
 800ff0c:	4413      	add	r3, r2
 800ff0e:	685b      	ldr	r3, [r3, #4]
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d019      	beq.n	800ff48 <USBD_CDC_EP0_RxReady+0x6a>
 800ff14:	68fb      	ldr	r3, [r7, #12]
 800ff16:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800ff1a:	2bff      	cmp	r3, #255	@ 0xff
 800ff1c:	d014      	beq.n	800ff48 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ff24:	687a      	ldr	r2, [r7, #4]
 800ff26:	33b0      	adds	r3, #176	@ 0xb0
 800ff28:	009b      	lsls	r3, r3, #2
 800ff2a:	4413      	add	r3, r2
 800ff2c:	685b      	ldr	r3, [r3, #4]
 800ff2e:	689b      	ldr	r3, [r3, #8]
 800ff30:	68fa      	ldr	r2, [r7, #12]
 800ff32:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800ff36:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ff38:	68fa      	ldr	r2, [r7, #12]
 800ff3a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ff3e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	22ff      	movs	r2, #255	@ 0xff
 800ff44:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800ff48:	2300      	movs	r3, #0
}
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	3710      	adds	r7, #16
 800ff4e:	46bd      	mov	sp, r7
 800ff50:	bd80      	pop	{r7, pc}
	...

0800ff54 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ff54:	b580      	push	{r7, lr}
 800ff56:	b086      	sub	sp, #24
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ff5c:	2182      	movs	r1, #130	@ 0x82
 800ff5e:	4818      	ldr	r0, [pc, #96]	@ (800ffc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ff60:	f000 fd0f 	bl	8010982 <USBD_GetEpDesc>
 800ff64:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ff66:	2101      	movs	r1, #1
 800ff68:	4815      	ldr	r0, [pc, #84]	@ (800ffc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ff6a:	f000 fd0a 	bl	8010982 <USBD_GetEpDesc>
 800ff6e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ff70:	2181      	movs	r1, #129	@ 0x81
 800ff72:	4813      	ldr	r0, [pc, #76]	@ (800ffc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ff74:	f000 fd05 	bl	8010982 <USBD_GetEpDesc>
 800ff78:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ff7a:	697b      	ldr	r3, [r7, #20]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d002      	beq.n	800ff86 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ff80:	697b      	ldr	r3, [r7, #20]
 800ff82:	2210      	movs	r2, #16
 800ff84:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ff86:	693b      	ldr	r3, [r7, #16]
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d006      	beq.n	800ff9a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ff8c:	693b      	ldr	r3, [r7, #16]
 800ff8e:	2200      	movs	r2, #0
 800ff90:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ff94:	711a      	strb	r2, [r3, #4]
 800ff96:	2200      	movs	r2, #0
 800ff98:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d006      	beq.n	800ffae <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ffa0:	68fb      	ldr	r3, [r7, #12]
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ffa8:	711a      	strb	r2, [r3, #4]
 800ffaa:	2200      	movs	r2, #0
 800ffac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ffae:	687b      	ldr	r3, [r7, #4]
 800ffb0:	2243      	movs	r2, #67	@ 0x43
 800ffb2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ffb4:	4b02      	ldr	r3, [pc, #8]	@ (800ffc0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800ffb6:	4618      	mov	r0, r3
 800ffb8:	3718      	adds	r7, #24
 800ffba:	46bd      	mov	sp, r7
 800ffbc:	bd80      	pop	{r7, pc}
 800ffbe:	bf00      	nop
 800ffc0:	2400007c 	.word	0x2400007c

0800ffc4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ffc4:	b580      	push	{r7, lr}
 800ffc6:	b086      	sub	sp, #24
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ffcc:	2182      	movs	r1, #130	@ 0x82
 800ffce:	4818      	ldr	r0, [pc, #96]	@ (8010030 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ffd0:	f000 fcd7 	bl	8010982 <USBD_GetEpDesc>
 800ffd4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ffd6:	2101      	movs	r1, #1
 800ffd8:	4815      	ldr	r0, [pc, #84]	@ (8010030 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ffda:	f000 fcd2 	bl	8010982 <USBD_GetEpDesc>
 800ffde:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ffe0:	2181      	movs	r1, #129	@ 0x81
 800ffe2:	4813      	ldr	r0, [pc, #76]	@ (8010030 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800ffe4:	f000 fccd 	bl	8010982 <USBD_GetEpDesc>
 800ffe8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ffea:	697b      	ldr	r3, [r7, #20]
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	d002      	beq.n	800fff6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800fff0:	697b      	ldr	r3, [r7, #20]
 800fff2:	2210      	movs	r2, #16
 800fff4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800fff6:	693b      	ldr	r3, [r7, #16]
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d006      	beq.n	801000a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800fffc:	693b      	ldr	r3, [r7, #16]
 800fffe:	2200      	movs	r2, #0
 8010000:	711a      	strb	r2, [r3, #4]
 8010002:	2200      	movs	r2, #0
 8010004:	f042 0202 	orr.w	r2, r2, #2
 8010008:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801000a:	68fb      	ldr	r3, [r7, #12]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d006      	beq.n	801001e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	2200      	movs	r2, #0
 8010014:	711a      	strb	r2, [r3, #4]
 8010016:	2200      	movs	r2, #0
 8010018:	f042 0202 	orr.w	r2, r2, #2
 801001c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	2243      	movs	r2, #67	@ 0x43
 8010022:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010024:	4b02      	ldr	r3, [pc, #8]	@ (8010030 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8010026:	4618      	mov	r0, r3
 8010028:	3718      	adds	r7, #24
 801002a:	46bd      	mov	sp, r7
 801002c:	bd80      	pop	{r7, pc}
 801002e:	bf00      	nop
 8010030:	2400007c 	.word	0x2400007c

08010034 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8010034:	b580      	push	{r7, lr}
 8010036:	b086      	sub	sp, #24
 8010038:	af00      	add	r7, sp, #0
 801003a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801003c:	2182      	movs	r1, #130	@ 0x82
 801003e:	4818      	ldr	r0, [pc, #96]	@ (80100a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010040:	f000 fc9f 	bl	8010982 <USBD_GetEpDesc>
 8010044:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010046:	2101      	movs	r1, #1
 8010048:	4815      	ldr	r0, [pc, #84]	@ (80100a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801004a:	f000 fc9a 	bl	8010982 <USBD_GetEpDesc>
 801004e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010050:	2181      	movs	r1, #129	@ 0x81
 8010052:	4813      	ldr	r0, [pc, #76]	@ (80100a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8010054:	f000 fc95 	bl	8010982 <USBD_GetEpDesc>
 8010058:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801005a:	697b      	ldr	r3, [r7, #20]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d002      	beq.n	8010066 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010060:	697b      	ldr	r3, [r7, #20]
 8010062:	2210      	movs	r2, #16
 8010064:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010066:	693b      	ldr	r3, [r7, #16]
 8010068:	2b00      	cmp	r3, #0
 801006a:	d006      	beq.n	801007a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	2200      	movs	r2, #0
 8010070:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010074:	711a      	strb	r2, [r3, #4]
 8010076:	2200      	movs	r2, #0
 8010078:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	2b00      	cmp	r3, #0
 801007e:	d006      	beq.n	801008e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	2200      	movs	r2, #0
 8010084:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010088:	711a      	strb	r2, [r3, #4]
 801008a:	2200      	movs	r2, #0
 801008c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	2243      	movs	r2, #67	@ 0x43
 8010092:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010094:	4b02      	ldr	r3, [pc, #8]	@ (80100a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8010096:	4618      	mov	r0, r3
 8010098:	3718      	adds	r7, #24
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop
 80100a0:	2400007c 	.word	0x2400007c

080100a4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80100a4:	b480      	push	{r7}
 80100a6:	b083      	sub	sp, #12
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	220a      	movs	r2, #10
 80100b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80100b2:	4b03      	ldr	r3, [pc, #12]	@ (80100c0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80100b4:	4618      	mov	r0, r3
 80100b6:	370c      	adds	r7, #12
 80100b8:	46bd      	mov	sp, r7
 80100ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100be:	4770      	bx	lr
 80100c0:	24000038 	.word	0x24000038

080100c4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80100c4:	b480      	push	{r7}
 80100c6:	b083      	sub	sp, #12
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d101      	bne.n	80100d8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80100d4:	2303      	movs	r3, #3
 80100d6:	e009      	b.n	80100ec <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80100de:	687a      	ldr	r2, [r7, #4]
 80100e0:	33b0      	adds	r3, #176	@ 0xb0
 80100e2:	009b      	lsls	r3, r3, #2
 80100e4:	4413      	add	r3, r2
 80100e6:	683a      	ldr	r2, [r7, #0]
 80100e8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80100ea:	2300      	movs	r3, #0
}
 80100ec:	4618      	mov	r0, r3
 80100ee:	370c      	adds	r7, #12
 80100f0:	46bd      	mov	sp, r7
 80100f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f6:	4770      	bx	lr

080100f8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80100f8:	b480      	push	{r7}
 80100fa:	b087      	sub	sp, #28
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	60f8      	str	r0, [r7, #12]
 8010100:	60b9      	str	r1, [r7, #8]
 8010102:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801010a:	68fb      	ldr	r3, [r7, #12]
 801010c:	32b0      	adds	r2, #176	@ 0xb0
 801010e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010112:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010114:	697b      	ldr	r3, [r7, #20]
 8010116:	2b00      	cmp	r3, #0
 8010118:	d101      	bne.n	801011e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801011a:	2303      	movs	r3, #3
 801011c:	e008      	b.n	8010130 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801011e:	697b      	ldr	r3, [r7, #20]
 8010120:	68ba      	ldr	r2, [r7, #8]
 8010122:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8010126:	697b      	ldr	r3, [r7, #20]
 8010128:	687a      	ldr	r2, [r7, #4]
 801012a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801012e:	2300      	movs	r3, #0
}
 8010130:	4618      	mov	r0, r3
 8010132:	371c      	adds	r7, #28
 8010134:	46bd      	mov	sp, r7
 8010136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801013a:	4770      	bx	lr

0801013c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801013c:	b480      	push	{r7}
 801013e:	b085      	sub	sp, #20
 8010140:	af00      	add	r7, sp, #0
 8010142:	6078      	str	r0, [r7, #4]
 8010144:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	32b0      	adds	r2, #176	@ 0xb0
 8010150:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010154:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d101      	bne.n	8010160 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801015c:	2303      	movs	r3, #3
 801015e:	e004      	b.n	801016a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	683a      	ldr	r2, [r7, #0]
 8010164:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8010168:	2300      	movs	r3, #0
}
 801016a:	4618      	mov	r0, r3
 801016c:	3714      	adds	r7, #20
 801016e:	46bd      	mov	sp, r7
 8010170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010174:	4770      	bx	lr
	...

08010178 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010178:	b580      	push	{r7, lr}
 801017a:	b084      	sub	sp, #16
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	32b0      	adds	r2, #176	@ 0xb0
 801018a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801018e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	32b0      	adds	r2, #176	@ 0xb0
 801019a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d101      	bne.n	80101a6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80101a2:	2303      	movs	r3, #3
 80101a4:	e018      	b.n	80101d8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	7c1b      	ldrb	r3, [r3, #16]
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d10a      	bne.n	80101c4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80101ae:	4b0c      	ldr	r3, [pc, #48]	@ (80101e0 <USBD_CDC_ReceivePacket+0x68>)
 80101b0:	7819      	ldrb	r1, [r3, #0]
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80101b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80101bc:	6878      	ldr	r0, [r7, #4]
 80101be:	f001 ffef 	bl	80121a0 <USBD_LL_PrepareReceive>
 80101c2:	e008      	b.n	80101d6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80101c4:	4b06      	ldr	r3, [pc, #24]	@ (80101e0 <USBD_CDC_ReceivePacket+0x68>)
 80101c6:	7819      	ldrb	r1, [r3, #0]
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80101ce:	2340      	movs	r3, #64	@ 0x40
 80101d0:	6878      	ldr	r0, [r7, #4]
 80101d2:	f001 ffe5 	bl	80121a0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80101d6:	2300      	movs	r3, #0
}
 80101d8:	4618      	mov	r0, r3
 80101da:	3710      	adds	r7, #16
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}
 80101e0:	240000c0 	.word	0x240000c0

080101e4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80101e4:	b580      	push	{r7, lr}
 80101e6:	b086      	sub	sp, #24
 80101e8:	af00      	add	r7, sp, #0
 80101ea:	60f8      	str	r0, [r7, #12]
 80101ec:	60b9      	str	r1, [r7, #8]
 80101ee:	4613      	mov	r3, r2
 80101f0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d101      	bne.n	80101fc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80101f8:	2303      	movs	r3, #3
 80101fa:	e01f      	b.n	801023c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	2200      	movs	r2, #0
 8010200:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	2200      	movs	r2, #0
 8010208:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	2200      	movs	r2, #0
 8010210:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010214:	68bb      	ldr	r3, [r7, #8]
 8010216:	2b00      	cmp	r3, #0
 8010218:	d003      	beq.n	8010222 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	68ba      	ldr	r2, [r7, #8]
 801021e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	2201      	movs	r2, #1
 8010226:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	79fa      	ldrb	r2, [r7, #7]
 801022e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010230:	68f8      	ldr	r0, [r7, #12]
 8010232:	f001 fe5b 	bl	8011eec <USBD_LL_Init>
 8010236:	4603      	mov	r3, r0
 8010238:	75fb      	strb	r3, [r7, #23]

  return ret;
 801023a:	7dfb      	ldrb	r3, [r7, #23]
}
 801023c:	4618      	mov	r0, r3
 801023e:	3718      	adds	r7, #24
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}

08010244 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b084      	sub	sp, #16
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
 801024c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801024e:	2300      	movs	r3, #0
 8010250:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d101      	bne.n	801025c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010258:	2303      	movs	r3, #3
 801025a:	e025      	b.n	80102a8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	683a      	ldr	r2, [r7, #0]
 8010260:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	32ae      	adds	r2, #174	@ 0xae
 801026e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010274:	2b00      	cmp	r3, #0
 8010276:	d00f      	beq.n	8010298 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	32ae      	adds	r2, #174	@ 0xae
 8010282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010288:	f107 020e 	add.w	r2, r7, #14
 801028c:	4610      	mov	r0, r2
 801028e:	4798      	blx	r3
 8010290:	4602      	mov	r2, r0
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801029e:	1c5a      	adds	r2, r3, #1
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80102a6:	2300      	movs	r3, #0
}
 80102a8:	4618      	mov	r0, r3
 80102aa:	3710      	adds	r7, #16
 80102ac:	46bd      	mov	sp, r7
 80102ae:	bd80      	pop	{r7, pc}

080102b0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b082      	sub	sp, #8
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80102b8:	6878      	ldr	r0, [r7, #4]
 80102ba:	f001 fe67 	bl	8011f8c <USBD_LL_Start>
 80102be:	4603      	mov	r3, r0
}
 80102c0:	4618      	mov	r0, r3
 80102c2:	3708      	adds	r7, #8
 80102c4:	46bd      	mov	sp, r7
 80102c6:	bd80      	pop	{r7, pc}

080102c8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80102c8:	b480      	push	{r7}
 80102ca:	b083      	sub	sp, #12
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80102d0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80102d2:	4618      	mov	r0, r3
 80102d4:	370c      	adds	r7, #12
 80102d6:	46bd      	mov	sp, r7
 80102d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102dc:	4770      	bx	lr

080102de <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80102de:	b580      	push	{r7, lr}
 80102e0:	b084      	sub	sp, #16
 80102e2:	af00      	add	r7, sp, #0
 80102e4:	6078      	str	r0, [r7, #4]
 80102e6:	460b      	mov	r3, r1
 80102e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80102ea:	2300      	movs	r3, #0
 80102ec:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d009      	beq.n	801030c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	78fa      	ldrb	r2, [r7, #3]
 8010302:	4611      	mov	r1, r2
 8010304:	6878      	ldr	r0, [r7, #4]
 8010306:	4798      	blx	r3
 8010308:	4603      	mov	r3, r0
 801030a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801030c:	7bfb      	ldrb	r3, [r7, #15]
}
 801030e:	4618      	mov	r0, r3
 8010310:	3710      	adds	r7, #16
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}

08010316 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010316:	b580      	push	{r7, lr}
 8010318:	b084      	sub	sp, #16
 801031a:	af00      	add	r7, sp, #0
 801031c:	6078      	str	r0, [r7, #4]
 801031e:	460b      	mov	r3, r1
 8010320:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010322:	2300      	movs	r3, #0
 8010324:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801032c:	685b      	ldr	r3, [r3, #4]
 801032e:	78fa      	ldrb	r2, [r7, #3]
 8010330:	4611      	mov	r1, r2
 8010332:	6878      	ldr	r0, [r7, #4]
 8010334:	4798      	blx	r3
 8010336:	4603      	mov	r3, r0
 8010338:	2b00      	cmp	r3, #0
 801033a:	d001      	beq.n	8010340 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801033c:	2303      	movs	r3, #3
 801033e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010340:	7bfb      	ldrb	r3, [r7, #15]
}
 8010342:	4618      	mov	r0, r3
 8010344:	3710      	adds	r7, #16
 8010346:	46bd      	mov	sp, r7
 8010348:	bd80      	pop	{r7, pc}

0801034a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801034a:	b580      	push	{r7, lr}
 801034c:	b084      	sub	sp, #16
 801034e:	af00      	add	r7, sp, #0
 8010350:	6078      	str	r0, [r7, #4]
 8010352:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801035a:	6839      	ldr	r1, [r7, #0]
 801035c:	4618      	mov	r0, r3
 801035e:	f001 f936 	bl	80115ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	2201      	movs	r2, #1
 8010366:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8010370:	461a      	mov	r2, r3
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801037e:	f003 031f 	and.w	r3, r3, #31
 8010382:	2b02      	cmp	r3, #2
 8010384:	d01a      	beq.n	80103bc <USBD_LL_SetupStage+0x72>
 8010386:	2b02      	cmp	r3, #2
 8010388:	d822      	bhi.n	80103d0 <USBD_LL_SetupStage+0x86>
 801038a:	2b00      	cmp	r3, #0
 801038c:	d002      	beq.n	8010394 <USBD_LL_SetupStage+0x4a>
 801038e:	2b01      	cmp	r3, #1
 8010390:	d00a      	beq.n	80103a8 <USBD_LL_SetupStage+0x5e>
 8010392:	e01d      	b.n	80103d0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801039a:	4619      	mov	r1, r3
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	f000 fb63 	bl	8010a68 <USBD_StdDevReq>
 80103a2:	4603      	mov	r3, r0
 80103a4:	73fb      	strb	r3, [r7, #15]
      break;
 80103a6:	e020      	b.n	80103ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103ae:	4619      	mov	r1, r3
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	f000 fbcb 	bl	8010b4c <USBD_StdItfReq>
 80103b6:	4603      	mov	r3, r0
 80103b8:	73fb      	strb	r3, [r7, #15]
      break;
 80103ba:	e016      	b.n	80103ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80103c2:	4619      	mov	r1, r3
 80103c4:	6878      	ldr	r0, [r7, #4]
 80103c6:	f000 fc2d 	bl	8010c24 <USBD_StdEPReq>
 80103ca:	4603      	mov	r3, r0
 80103cc:	73fb      	strb	r3, [r7, #15]
      break;
 80103ce:	e00c      	b.n	80103ea <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80103d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80103da:	b2db      	uxtb	r3, r3
 80103dc:	4619      	mov	r1, r3
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	f001 fe34 	bl	801204c <USBD_LL_StallEP>
 80103e4:	4603      	mov	r3, r0
 80103e6:	73fb      	strb	r3, [r7, #15]
      break;
 80103e8:	bf00      	nop
  }

  return ret;
 80103ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80103ec:	4618      	mov	r0, r3
 80103ee:	3710      	adds	r7, #16
 80103f0:	46bd      	mov	sp, r7
 80103f2:	bd80      	pop	{r7, pc}

080103f4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b086      	sub	sp, #24
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	60f8      	str	r0, [r7, #12]
 80103fc:	460b      	mov	r3, r1
 80103fe:	607a      	str	r2, [r7, #4]
 8010400:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010402:	2300      	movs	r3, #0
 8010404:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8010406:	7afb      	ldrb	r3, [r7, #11]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d16e      	bne.n	80104ea <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8010412:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801041a:	2b03      	cmp	r3, #3
 801041c:	f040 8098 	bne.w	8010550 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010420:	693b      	ldr	r3, [r7, #16]
 8010422:	689a      	ldr	r2, [r3, #8]
 8010424:	693b      	ldr	r3, [r7, #16]
 8010426:	68db      	ldr	r3, [r3, #12]
 8010428:	429a      	cmp	r2, r3
 801042a:	d913      	bls.n	8010454 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801042c:	693b      	ldr	r3, [r7, #16]
 801042e:	689a      	ldr	r2, [r3, #8]
 8010430:	693b      	ldr	r3, [r7, #16]
 8010432:	68db      	ldr	r3, [r3, #12]
 8010434:	1ad2      	subs	r2, r2, r3
 8010436:	693b      	ldr	r3, [r7, #16]
 8010438:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801043a:	693b      	ldr	r3, [r7, #16]
 801043c:	68da      	ldr	r2, [r3, #12]
 801043e:	693b      	ldr	r3, [r7, #16]
 8010440:	689b      	ldr	r3, [r3, #8]
 8010442:	4293      	cmp	r3, r2
 8010444:	bf28      	it	cs
 8010446:	4613      	movcs	r3, r2
 8010448:	461a      	mov	r2, r3
 801044a:	6879      	ldr	r1, [r7, #4]
 801044c:	68f8      	ldr	r0, [r7, #12]
 801044e:	f001 f9be 	bl	80117ce <USBD_CtlContinueRx>
 8010452:	e07d      	b.n	8010550 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801045a:	f003 031f 	and.w	r3, r3, #31
 801045e:	2b02      	cmp	r3, #2
 8010460:	d014      	beq.n	801048c <USBD_LL_DataOutStage+0x98>
 8010462:	2b02      	cmp	r3, #2
 8010464:	d81d      	bhi.n	80104a2 <USBD_LL_DataOutStage+0xae>
 8010466:	2b00      	cmp	r3, #0
 8010468:	d002      	beq.n	8010470 <USBD_LL_DataOutStage+0x7c>
 801046a:	2b01      	cmp	r3, #1
 801046c:	d003      	beq.n	8010476 <USBD_LL_DataOutStage+0x82>
 801046e:	e018      	b.n	80104a2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8010470:	2300      	movs	r3, #0
 8010472:	75bb      	strb	r3, [r7, #22]
            break;
 8010474:	e018      	b.n	80104a8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801047c:	b2db      	uxtb	r3, r3
 801047e:	4619      	mov	r1, r3
 8010480:	68f8      	ldr	r0, [r7, #12]
 8010482:	f000 fa64 	bl	801094e <USBD_CoreFindIF>
 8010486:	4603      	mov	r3, r0
 8010488:	75bb      	strb	r3, [r7, #22]
            break;
 801048a:	e00d      	b.n	80104a8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8010492:	b2db      	uxtb	r3, r3
 8010494:	4619      	mov	r1, r3
 8010496:	68f8      	ldr	r0, [r7, #12]
 8010498:	f000 fa66 	bl	8010968 <USBD_CoreFindEP>
 801049c:	4603      	mov	r3, r0
 801049e:	75bb      	strb	r3, [r7, #22]
            break;
 80104a0:	e002      	b.n	80104a8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80104a2:	2300      	movs	r3, #0
 80104a4:	75bb      	strb	r3, [r7, #22]
            break;
 80104a6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80104a8:	7dbb      	ldrb	r3, [r7, #22]
 80104aa:	2b00      	cmp	r3, #0
 80104ac:	d119      	bne.n	80104e2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80104b4:	b2db      	uxtb	r3, r3
 80104b6:	2b03      	cmp	r3, #3
 80104b8:	d113      	bne.n	80104e2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80104ba:	7dba      	ldrb	r2, [r7, #22]
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	32ae      	adds	r2, #174	@ 0xae
 80104c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104c4:	691b      	ldr	r3, [r3, #16]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d00b      	beq.n	80104e2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80104ca:	7dba      	ldrb	r2, [r7, #22]
 80104cc:	68fb      	ldr	r3, [r7, #12]
 80104ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80104d2:	7dba      	ldrb	r2, [r7, #22]
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	32ae      	adds	r2, #174	@ 0xae
 80104d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104dc:	691b      	ldr	r3, [r3, #16]
 80104de:	68f8      	ldr	r0, [r7, #12]
 80104e0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80104e2:	68f8      	ldr	r0, [r7, #12]
 80104e4:	f001 f984 	bl	80117f0 <USBD_CtlSendStatus>
 80104e8:	e032      	b.n	8010550 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80104ea:	7afb      	ldrb	r3, [r7, #11]
 80104ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80104f0:	b2db      	uxtb	r3, r3
 80104f2:	4619      	mov	r1, r3
 80104f4:	68f8      	ldr	r0, [r7, #12]
 80104f6:	f000 fa37 	bl	8010968 <USBD_CoreFindEP>
 80104fa:	4603      	mov	r3, r0
 80104fc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80104fe:	7dbb      	ldrb	r3, [r7, #22]
 8010500:	2bff      	cmp	r3, #255	@ 0xff
 8010502:	d025      	beq.n	8010550 <USBD_LL_DataOutStage+0x15c>
 8010504:	7dbb      	ldrb	r3, [r7, #22]
 8010506:	2b00      	cmp	r3, #0
 8010508:	d122      	bne.n	8010550 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010510:	b2db      	uxtb	r3, r3
 8010512:	2b03      	cmp	r3, #3
 8010514:	d117      	bne.n	8010546 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010516:	7dba      	ldrb	r2, [r7, #22]
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	32ae      	adds	r2, #174	@ 0xae
 801051c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010520:	699b      	ldr	r3, [r3, #24]
 8010522:	2b00      	cmp	r3, #0
 8010524:	d00f      	beq.n	8010546 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010526:	7dba      	ldrb	r2, [r7, #22]
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801052e:	7dba      	ldrb	r2, [r7, #22]
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	32ae      	adds	r2, #174	@ 0xae
 8010534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010538:	699b      	ldr	r3, [r3, #24]
 801053a:	7afa      	ldrb	r2, [r7, #11]
 801053c:	4611      	mov	r1, r2
 801053e:	68f8      	ldr	r0, [r7, #12]
 8010540:	4798      	blx	r3
 8010542:	4603      	mov	r3, r0
 8010544:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010546:	7dfb      	ldrb	r3, [r7, #23]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d001      	beq.n	8010550 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801054c:	7dfb      	ldrb	r3, [r7, #23]
 801054e:	e000      	b.n	8010552 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010550:	2300      	movs	r3, #0
}
 8010552:	4618      	mov	r0, r3
 8010554:	3718      	adds	r7, #24
 8010556:	46bd      	mov	sp, r7
 8010558:	bd80      	pop	{r7, pc}

0801055a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801055a:	b580      	push	{r7, lr}
 801055c:	b086      	sub	sp, #24
 801055e:	af00      	add	r7, sp, #0
 8010560:	60f8      	str	r0, [r7, #12]
 8010562:	460b      	mov	r3, r1
 8010564:	607a      	str	r2, [r7, #4]
 8010566:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010568:	7afb      	ldrb	r3, [r7, #11]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d16f      	bne.n	801064e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	3314      	adds	r3, #20
 8010572:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801057a:	2b02      	cmp	r3, #2
 801057c:	d15a      	bne.n	8010634 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801057e:	693b      	ldr	r3, [r7, #16]
 8010580:	689a      	ldr	r2, [r3, #8]
 8010582:	693b      	ldr	r3, [r7, #16]
 8010584:	68db      	ldr	r3, [r3, #12]
 8010586:	429a      	cmp	r2, r3
 8010588:	d914      	bls.n	80105b4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801058a:	693b      	ldr	r3, [r7, #16]
 801058c:	689a      	ldr	r2, [r3, #8]
 801058e:	693b      	ldr	r3, [r7, #16]
 8010590:	68db      	ldr	r3, [r3, #12]
 8010592:	1ad2      	subs	r2, r2, r3
 8010594:	693b      	ldr	r3, [r7, #16]
 8010596:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8010598:	693b      	ldr	r3, [r7, #16]
 801059a:	689b      	ldr	r3, [r3, #8]
 801059c:	461a      	mov	r2, r3
 801059e:	6879      	ldr	r1, [r7, #4]
 80105a0:	68f8      	ldr	r0, [r7, #12]
 80105a2:	f001 f8e6 	bl	8011772 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80105a6:	2300      	movs	r3, #0
 80105a8:	2200      	movs	r2, #0
 80105aa:	2100      	movs	r1, #0
 80105ac:	68f8      	ldr	r0, [r7, #12]
 80105ae:	f001 fdf7 	bl	80121a0 <USBD_LL_PrepareReceive>
 80105b2:	e03f      	b.n	8010634 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80105b4:	693b      	ldr	r3, [r7, #16]
 80105b6:	68da      	ldr	r2, [r3, #12]
 80105b8:	693b      	ldr	r3, [r7, #16]
 80105ba:	689b      	ldr	r3, [r3, #8]
 80105bc:	429a      	cmp	r2, r3
 80105be:	d11c      	bne.n	80105fa <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80105c0:	693b      	ldr	r3, [r7, #16]
 80105c2:	685a      	ldr	r2, [r3, #4]
 80105c4:	693b      	ldr	r3, [r7, #16]
 80105c6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80105c8:	429a      	cmp	r2, r3
 80105ca:	d316      	bcc.n	80105fa <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80105cc:	693b      	ldr	r3, [r7, #16]
 80105ce:	685a      	ldr	r2, [r3, #4]
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80105d6:	429a      	cmp	r2, r3
 80105d8:	d20f      	bcs.n	80105fa <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80105da:	2200      	movs	r2, #0
 80105dc:	2100      	movs	r1, #0
 80105de:	68f8      	ldr	r0, [r7, #12]
 80105e0:	f001 f8c7 	bl	8011772 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	2200      	movs	r2, #0
 80105e8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80105ec:	2300      	movs	r3, #0
 80105ee:	2200      	movs	r2, #0
 80105f0:	2100      	movs	r1, #0
 80105f2:	68f8      	ldr	r0, [r7, #12]
 80105f4:	f001 fdd4 	bl	80121a0 <USBD_LL_PrepareReceive>
 80105f8:	e01c      	b.n	8010634 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80105fa:	68fb      	ldr	r3, [r7, #12]
 80105fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010600:	b2db      	uxtb	r3, r3
 8010602:	2b03      	cmp	r3, #3
 8010604:	d10f      	bne.n	8010626 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801060c:	68db      	ldr	r3, [r3, #12]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d009      	beq.n	8010626 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	2200      	movs	r2, #0
 8010616:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010620:	68db      	ldr	r3, [r3, #12]
 8010622:	68f8      	ldr	r0, [r7, #12]
 8010624:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010626:	2180      	movs	r1, #128	@ 0x80
 8010628:	68f8      	ldr	r0, [r7, #12]
 801062a:	f001 fd0f 	bl	801204c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801062e:	68f8      	ldr	r0, [r7, #12]
 8010630:	f001 f8f1 	bl	8011816 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801063a:	2b00      	cmp	r3, #0
 801063c:	d03a      	beq.n	80106b4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801063e:	68f8      	ldr	r0, [r7, #12]
 8010640:	f7ff fe42 	bl	80102c8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010644:	68fb      	ldr	r3, [r7, #12]
 8010646:	2200      	movs	r2, #0
 8010648:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801064c:	e032      	b.n	80106b4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801064e:	7afb      	ldrb	r3, [r7, #11]
 8010650:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010654:	b2db      	uxtb	r3, r3
 8010656:	4619      	mov	r1, r3
 8010658:	68f8      	ldr	r0, [r7, #12]
 801065a:	f000 f985 	bl	8010968 <USBD_CoreFindEP>
 801065e:	4603      	mov	r3, r0
 8010660:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010662:	7dfb      	ldrb	r3, [r7, #23]
 8010664:	2bff      	cmp	r3, #255	@ 0xff
 8010666:	d025      	beq.n	80106b4 <USBD_LL_DataInStage+0x15a>
 8010668:	7dfb      	ldrb	r3, [r7, #23]
 801066a:	2b00      	cmp	r3, #0
 801066c:	d122      	bne.n	80106b4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010674:	b2db      	uxtb	r3, r3
 8010676:	2b03      	cmp	r3, #3
 8010678:	d11c      	bne.n	80106b4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801067a:	7dfa      	ldrb	r2, [r7, #23]
 801067c:	68fb      	ldr	r3, [r7, #12]
 801067e:	32ae      	adds	r2, #174	@ 0xae
 8010680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010684:	695b      	ldr	r3, [r3, #20]
 8010686:	2b00      	cmp	r3, #0
 8010688:	d014      	beq.n	80106b4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801068a:	7dfa      	ldrb	r2, [r7, #23]
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8010692:	7dfa      	ldrb	r2, [r7, #23]
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	32ae      	adds	r2, #174	@ 0xae
 8010698:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801069c:	695b      	ldr	r3, [r3, #20]
 801069e:	7afa      	ldrb	r2, [r7, #11]
 80106a0:	4611      	mov	r1, r2
 80106a2:	68f8      	ldr	r0, [r7, #12]
 80106a4:	4798      	blx	r3
 80106a6:	4603      	mov	r3, r0
 80106a8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80106aa:	7dbb      	ldrb	r3, [r7, #22]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d001      	beq.n	80106b4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80106b0:	7dbb      	ldrb	r3, [r7, #22]
 80106b2:	e000      	b.n	80106b6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80106b4:	2300      	movs	r3, #0
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3718      	adds	r7, #24
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}

080106be <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80106be:	b580      	push	{r7, lr}
 80106c0:	b084      	sub	sp, #16
 80106c2:	af00      	add	r7, sp, #0
 80106c4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80106c6:	2300      	movs	r3, #0
 80106c8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2201      	movs	r2, #1
 80106ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	2200      	movs	r2, #0
 80106d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	2200      	movs	r2, #0
 80106de:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	2200      	movs	r2, #0
 80106e4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	2200      	movs	r2, #0
 80106ec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d014      	beq.n	8010724 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010700:	685b      	ldr	r3, [r3, #4]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d00e      	beq.n	8010724 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801070c:	685b      	ldr	r3, [r3, #4]
 801070e:	687a      	ldr	r2, [r7, #4]
 8010710:	6852      	ldr	r2, [r2, #4]
 8010712:	b2d2      	uxtb	r2, r2
 8010714:	4611      	mov	r1, r2
 8010716:	6878      	ldr	r0, [r7, #4]
 8010718:	4798      	blx	r3
 801071a:	4603      	mov	r3, r0
 801071c:	2b00      	cmp	r3, #0
 801071e:	d001      	beq.n	8010724 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010720:	2303      	movs	r3, #3
 8010722:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010724:	2340      	movs	r3, #64	@ 0x40
 8010726:	2200      	movs	r2, #0
 8010728:	2100      	movs	r1, #0
 801072a:	6878      	ldr	r0, [r7, #4]
 801072c:	f001 fc49 	bl	8011fc2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010730:	687b      	ldr	r3, [r7, #4]
 8010732:	2201      	movs	r2, #1
 8010734:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	2240      	movs	r2, #64	@ 0x40
 801073c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010740:	2340      	movs	r3, #64	@ 0x40
 8010742:	2200      	movs	r2, #0
 8010744:	2180      	movs	r1, #128	@ 0x80
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	f001 fc3b 	bl	8011fc2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2201      	movs	r2, #1
 8010750:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	2240      	movs	r2, #64	@ 0x40
 8010756:	621a      	str	r2, [r3, #32]

  return ret;
 8010758:	7bfb      	ldrb	r3, [r7, #15]
}
 801075a:	4618      	mov	r0, r3
 801075c:	3710      	adds	r7, #16
 801075e:	46bd      	mov	sp, r7
 8010760:	bd80      	pop	{r7, pc}

08010762 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010762:	b480      	push	{r7}
 8010764:	b083      	sub	sp, #12
 8010766:	af00      	add	r7, sp, #0
 8010768:	6078      	str	r0, [r7, #4]
 801076a:	460b      	mov	r3, r1
 801076c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	78fa      	ldrb	r2, [r7, #3]
 8010772:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010774:	2300      	movs	r3, #0
}
 8010776:	4618      	mov	r0, r3
 8010778:	370c      	adds	r7, #12
 801077a:	46bd      	mov	sp, r7
 801077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010780:	4770      	bx	lr

08010782 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010782:	b480      	push	{r7}
 8010784:	b083      	sub	sp, #12
 8010786:	af00      	add	r7, sp, #0
 8010788:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010790:	b2db      	uxtb	r3, r3
 8010792:	2b04      	cmp	r3, #4
 8010794:	d006      	beq.n	80107a4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801079c:	b2da      	uxtb	r2, r3
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	2204      	movs	r2, #4
 80107a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80107ac:	2300      	movs	r3, #0
}
 80107ae:	4618      	mov	r0, r3
 80107b0:	370c      	adds	r7, #12
 80107b2:	46bd      	mov	sp, r7
 80107b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b8:	4770      	bx	lr

080107ba <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80107ba:	b480      	push	{r7}
 80107bc:	b083      	sub	sp, #12
 80107be:	af00      	add	r7, sp, #0
 80107c0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107c8:	b2db      	uxtb	r3, r3
 80107ca:	2b04      	cmp	r3, #4
 80107cc:	d106      	bne.n	80107dc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80107d4:	b2da      	uxtb	r2, r3
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80107dc:	2300      	movs	r3, #0
}
 80107de:	4618      	mov	r0, r3
 80107e0:	370c      	adds	r7, #12
 80107e2:	46bd      	mov	sp, r7
 80107e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e8:	4770      	bx	lr

080107ea <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80107ea:	b580      	push	{r7, lr}
 80107ec:	b082      	sub	sp, #8
 80107ee:	af00      	add	r7, sp, #0
 80107f0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80107f8:	b2db      	uxtb	r3, r3
 80107fa:	2b03      	cmp	r3, #3
 80107fc:	d110      	bne.n	8010820 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010804:	2b00      	cmp	r3, #0
 8010806:	d00b      	beq.n	8010820 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801080e:	69db      	ldr	r3, [r3, #28]
 8010810:	2b00      	cmp	r3, #0
 8010812:	d005      	beq.n	8010820 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801081a:	69db      	ldr	r3, [r3, #28]
 801081c:	6878      	ldr	r0, [r7, #4]
 801081e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010820:	2300      	movs	r3, #0
}
 8010822:	4618      	mov	r0, r3
 8010824:	3708      	adds	r7, #8
 8010826:	46bd      	mov	sp, r7
 8010828:	bd80      	pop	{r7, pc}

0801082a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801082a:	b580      	push	{r7, lr}
 801082c:	b082      	sub	sp, #8
 801082e:	af00      	add	r7, sp, #0
 8010830:	6078      	str	r0, [r7, #4]
 8010832:	460b      	mov	r3, r1
 8010834:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	32ae      	adds	r2, #174	@ 0xae
 8010840:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010844:	2b00      	cmp	r3, #0
 8010846:	d101      	bne.n	801084c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8010848:	2303      	movs	r3, #3
 801084a:	e01c      	b.n	8010886 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010852:	b2db      	uxtb	r3, r3
 8010854:	2b03      	cmp	r3, #3
 8010856:	d115      	bne.n	8010884 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	32ae      	adds	r2, #174	@ 0xae
 8010862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010866:	6a1b      	ldr	r3, [r3, #32]
 8010868:	2b00      	cmp	r3, #0
 801086a:	d00b      	beq.n	8010884 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	32ae      	adds	r2, #174	@ 0xae
 8010876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801087a:	6a1b      	ldr	r3, [r3, #32]
 801087c:	78fa      	ldrb	r2, [r7, #3]
 801087e:	4611      	mov	r1, r2
 8010880:	6878      	ldr	r0, [r7, #4]
 8010882:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8010884:	2300      	movs	r3, #0
}
 8010886:	4618      	mov	r0, r3
 8010888:	3708      	adds	r7, #8
 801088a:	46bd      	mov	sp, r7
 801088c:	bd80      	pop	{r7, pc}

0801088e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801088e:	b580      	push	{r7, lr}
 8010890:	b082      	sub	sp, #8
 8010892:	af00      	add	r7, sp, #0
 8010894:	6078      	str	r0, [r7, #4]
 8010896:	460b      	mov	r3, r1
 8010898:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	32ae      	adds	r2, #174	@ 0xae
 80108a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d101      	bne.n	80108b0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80108ac:	2303      	movs	r3, #3
 80108ae:	e01c      	b.n	80108ea <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80108b6:	b2db      	uxtb	r3, r3
 80108b8:	2b03      	cmp	r3, #3
 80108ba:	d115      	bne.n	80108e8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80108bc:	687b      	ldr	r3, [r7, #4]
 80108be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	32ae      	adds	r2, #174	@ 0xae
 80108c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d00b      	beq.n	80108e8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	32ae      	adds	r2, #174	@ 0xae
 80108da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108e0:	78fa      	ldrb	r2, [r7, #3]
 80108e2:	4611      	mov	r1, r2
 80108e4:	6878      	ldr	r0, [r7, #4]
 80108e6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80108e8:	2300      	movs	r3, #0
}
 80108ea:	4618      	mov	r0, r3
 80108ec:	3708      	adds	r7, #8
 80108ee:	46bd      	mov	sp, r7
 80108f0:	bd80      	pop	{r7, pc}

080108f2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80108f2:	b480      	push	{r7}
 80108f4:	b083      	sub	sp, #12
 80108f6:	af00      	add	r7, sp, #0
 80108f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80108fa:	2300      	movs	r3, #0
}
 80108fc:	4618      	mov	r0, r3
 80108fe:	370c      	adds	r7, #12
 8010900:	46bd      	mov	sp, r7
 8010902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010906:	4770      	bx	lr

08010908 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b084      	sub	sp, #16
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8010910:	2300      	movs	r3, #0
 8010912:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	2201      	movs	r2, #1
 8010918:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8010922:	2b00      	cmp	r3, #0
 8010924:	d00e      	beq.n	8010944 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801092c:	685b      	ldr	r3, [r3, #4]
 801092e:	687a      	ldr	r2, [r7, #4]
 8010930:	6852      	ldr	r2, [r2, #4]
 8010932:	b2d2      	uxtb	r2, r2
 8010934:	4611      	mov	r1, r2
 8010936:	6878      	ldr	r0, [r7, #4]
 8010938:	4798      	blx	r3
 801093a:	4603      	mov	r3, r0
 801093c:	2b00      	cmp	r3, #0
 801093e:	d001      	beq.n	8010944 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8010940:	2303      	movs	r3, #3
 8010942:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010944:	7bfb      	ldrb	r3, [r7, #15]
}
 8010946:	4618      	mov	r0, r3
 8010948:	3710      	adds	r7, #16
 801094a:	46bd      	mov	sp, r7
 801094c:	bd80      	pop	{r7, pc}

0801094e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801094e:	b480      	push	{r7}
 8010950:	b083      	sub	sp, #12
 8010952:	af00      	add	r7, sp, #0
 8010954:	6078      	str	r0, [r7, #4]
 8010956:	460b      	mov	r3, r1
 8010958:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801095a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801095c:	4618      	mov	r0, r3
 801095e:	370c      	adds	r7, #12
 8010960:	46bd      	mov	sp, r7
 8010962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010966:	4770      	bx	lr

08010968 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010968:	b480      	push	{r7}
 801096a:	b083      	sub	sp, #12
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
 8010970:	460b      	mov	r3, r1
 8010972:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010974:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010976:	4618      	mov	r0, r3
 8010978:	370c      	adds	r7, #12
 801097a:	46bd      	mov	sp, r7
 801097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010980:	4770      	bx	lr

08010982 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010982:	b580      	push	{r7, lr}
 8010984:	b086      	sub	sp, #24
 8010986:	af00      	add	r7, sp, #0
 8010988:	6078      	str	r0, [r7, #4]
 801098a:	460b      	mov	r3, r1
 801098c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010996:	2300      	movs	r3, #0
 8010998:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	885b      	ldrh	r3, [r3, #2]
 801099e:	b29b      	uxth	r3, r3
 80109a0:	68fa      	ldr	r2, [r7, #12]
 80109a2:	7812      	ldrb	r2, [r2, #0]
 80109a4:	4293      	cmp	r3, r2
 80109a6:	d91f      	bls.n	80109e8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	781b      	ldrb	r3, [r3, #0]
 80109ac:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80109ae:	e013      	b.n	80109d8 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80109b0:	f107 030a 	add.w	r3, r7, #10
 80109b4:	4619      	mov	r1, r3
 80109b6:	6978      	ldr	r0, [r7, #20]
 80109b8:	f000 f81b 	bl	80109f2 <USBD_GetNextDesc>
 80109bc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80109be:	697b      	ldr	r3, [r7, #20]
 80109c0:	785b      	ldrb	r3, [r3, #1]
 80109c2:	2b05      	cmp	r3, #5
 80109c4:	d108      	bne.n	80109d8 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80109c6:	697b      	ldr	r3, [r7, #20]
 80109c8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80109ca:	693b      	ldr	r3, [r7, #16]
 80109cc:	789b      	ldrb	r3, [r3, #2]
 80109ce:	78fa      	ldrb	r2, [r7, #3]
 80109d0:	429a      	cmp	r2, r3
 80109d2:	d008      	beq.n	80109e6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80109d4:	2300      	movs	r3, #0
 80109d6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	885b      	ldrh	r3, [r3, #2]
 80109dc:	b29a      	uxth	r2, r3
 80109de:	897b      	ldrh	r3, [r7, #10]
 80109e0:	429a      	cmp	r2, r3
 80109e2:	d8e5      	bhi.n	80109b0 <USBD_GetEpDesc+0x2e>
 80109e4:	e000      	b.n	80109e8 <USBD_GetEpDesc+0x66>
          break;
 80109e6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80109e8:	693b      	ldr	r3, [r7, #16]
}
 80109ea:	4618      	mov	r0, r3
 80109ec:	3718      	adds	r7, #24
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd80      	pop	{r7, pc}

080109f2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80109f2:	b480      	push	{r7}
 80109f4:	b085      	sub	sp, #20
 80109f6:	af00      	add	r7, sp, #0
 80109f8:	6078      	str	r0, [r7, #4]
 80109fa:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010a00:	683b      	ldr	r3, [r7, #0]
 8010a02:	881b      	ldrh	r3, [r3, #0]
 8010a04:	68fa      	ldr	r2, [r7, #12]
 8010a06:	7812      	ldrb	r2, [r2, #0]
 8010a08:	4413      	add	r3, r2
 8010a0a:	b29a      	uxth	r2, r3
 8010a0c:	683b      	ldr	r3, [r7, #0]
 8010a0e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	781b      	ldrb	r3, [r3, #0]
 8010a14:	461a      	mov	r2, r3
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	4413      	add	r3, r2
 8010a1a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010a1c:	68fb      	ldr	r3, [r7, #12]
}
 8010a1e:	4618      	mov	r0, r3
 8010a20:	3714      	adds	r7, #20
 8010a22:	46bd      	mov	sp, r7
 8010a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a28:	4770      	bx	lr

08010a2a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010a2a:	b480      	push	{r7}
 8010a2c:	b087      	sub	sp, #28
 8010a2e:	af00      	add	r7, sp, #0
 8010a30:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010a32:	687b      	ldr	r3, [r7, #4]
 8010a34:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010a36:	697b      	ldr	r3, [r7, #20]
 8010a38:	781b      	ldrb	r3, [r3, #0]
 8010a3a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	3301      	adds	r3, #1
 8010a40:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010a42:	697b      	ldr	r3, [r7, #20]
 8010a44:	781b      	ldrb	r3, [r3, #0]
 8010a46:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010a48:	8a3b      	ldrh	r3, [r7, #16]
 8010a4a:	021b      	lsls	r3, r3, #8
 8010a4c:	b21a      	sxth	r2, r3
 8010a4e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010a52:	4313      	orrs	r3, r2
 8010a54:	b21b      	sxth	r3, r3
 8010a56:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010a58:	89fb      	ldrh	r3, [r7, #14]
}
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	371c      	adds	r7, #28
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a64:	4770      	bx	lr
	...

08010a68 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b084      	sub	sp, #16
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	6078      	str	r0, [r7, #4]
 8010a70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010a72:	2300      	movs	r3, #0
 8010a74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010a76:	683b      	ldr	r3, [r7, #0]
 8010a78:	781b      	ldrb	r3, [r3, #0]
 8010a7a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010a7e:	2b40      	cmp	r3, #64	@ 0x40
 8010a80:	d005      	beq.n	8010a8e <USBD_StdDevReq+0x26>
 8010a82:	2b40      	cmp	r3, #64	@ 0x40
 8010a84:	d857      	bhi.n	8010b36 <USBD_StdDevReq+0xce>
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d00f      	beq.n	8010aaa <USBD_StdDevReq+0x42>
 8010a8a:	2b20      	cmp	r3, #32
 8010a8c:	d153      	bne.n	8010b36 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a94:	687b      	ldr	r3, [r7, #4]
 8010a96:	32ae      	adds	r2, #174	@ 0xae
 8010a98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a9c:	689b      	ldr	r3, [r3, #8]
 8010a9e:	6839      	ldr	r1, [r7, #0]
 8010aa0:	6878      	ldr	r0, [r7, #4]
 8010aa2:	4798      	blx	r3
 8010aa4:	4603      	mov	r3, r0
 8010aa6:	73fb      	strb	r3, [r7, #15]
      break;
 8010aa8:	e04a      	b.n	8010b40 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010aaa:	683b      	ldr	r3, [r7, #0]
 8010aac:	785b      	ldrb	r3, [r3, #1]
 8010aae:	2b09      	cmp	r3, #9
 8010ab0:	d83b      	bhi.n	8010b2a <USBD_StdDevReq+0xc2>
 8010ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8010ab8 <USBD_StdDevReq+0x50>)
 8010ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ab8:	08010b0d 	.word	0x08010b0d
 8010abc:	08010b21 	.word	0x08010b21
 8010ac0:	08010b2b 	.word	0x08010b2b
 8010ac4:	08010b17 	.word	0x08010b17
 8010ac8:	08010b2b 	.word	0x08010b2b
 8010acc:	08010aeb 	.word	0x08010aeb
 8010ad0:	08010ae1 	.word	0x08010ae1
 8010ad4:	08010b2b 	.word	0x08010b2b
 8010ad8:	08010b03 	.word	0x08010b03
 8010adc:	08010af5 	.word	0x08010af5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010ae0:	6839      	ldr	r1, [r7, #0]
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	f000 fa3c 	bl	8010f60 <USBD_GetDescriptor>
          break;
 8010ae8:	e024      	b.n	8010b34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010aea:	6839      	ldr	r1, [r7, #0]
 8010aec:	6878      	ldr	r0, [r7, #4]
 8010aee:	f000 fbcb 	bl	8011288 <USBD_SetAddress>
          break;
 8010af2:	e01f      	b.n	8010b34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010af4:	6839      	ldr	r1, [r7, #0]
 8010af6:	6878      	ldr	r0, [r7, #4]
 8010af8:	f000 fc0a 	bl	8011310 <USBD_SetConfig>
 8010afc:	4603      	mov	r3, r0
 8010afe:	73fb      	strb	r3, [r7, #15]
          break;
 8010b00:	e018      	b.n	8010b34 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010b02:	6839      	ldr	r1, [r7, #0]
 8010b04:	6878      	ldr	r0, [r7, #4]
 8010b06:	f000 fcad 	bl	8011464 <USBD_GetConfig>
          break;
 8010b0a:	e013      	b.n	8010b34 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010b0c:	6839      	ldr	r1, [r7, #0]
 8010b0e:	6878      	ldr	r0, [r7, #4]
 8010b10:	f000 fcde 	bl	80114d0 <USBD_GetStatus>
          break;
 8010b14:	e00e      	b.n	8010b34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010b16:	6839      	ldr	r1, [r7, #0]
 8010b18:	6878      	ldr	r0, [r7, #4]
 8010b1a:	f000 fd0d 	bl	8011538 <USBD_SetFeature>
          break;
 8010b1e:	e009      	b.n	8010b34 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010b20:	6839      	ldr	r1, [r7, #0]
 8010b22:	6878      	ldr	r0, [r7, #4]
 8010b24:	f000 fd31 	bl	801158a <USBD_ClrFeature>
          break;
 8010b28:	e004      	b.n	8010b34 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8010b2a:	6839      	ldr	r1, [r7, #0]
 8010b2c:	6878      	ldr	r0, [r7, #4]
 8010b2e:	f000 fd88 	bl	8011642 <USBD_CtlError>
          break;
 8010b32:	bf00      	nop
      }
      break;
 8010b34:	e004      	b.n	8010b40 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8010b36:	6839      	ldr	r1, [r7, #0]
 8010b38:	6878      	ldr	r0, [r7, #4]
 8010b3a:	f000 fd82 	bl	8011642 <USBD_CtlError>
      break;
 8010b3e:	bf00      	nop
  }

  return ret;
 8010b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b42:	4618      	mov	r0, r3
 8010b44:	3710      	adds	r7, #16
 8010b46:	46bd      	mov	sp, r7
 8010b48:	bd80      	pop	{r7, pc}
 8010b4a:	bf00      	nop

08010b4c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b084      	sub	sp, #16
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	6078      	str	r0, [r7, #4]
 8010b54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010b56:	2300      	movs	r3, #0
 8010b58:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010b5a:	683b      	ldr	r3, [r7, #0]
 8010b5c:	781b      	ldrb	r3, [r3, #0]
 8010b5e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010b62:	2b40      	cmp	r3, #64	@ 0x40
 8010b64:	d005      	beq.n	8010b72 <USBD_StdItfReq+0x26>
 8010b66:	2b40      	cmp	r3, #64	@ 0x40
 8010b68:	d852      	bhi.n	8010c10 <USBD_StdItfReq+0xc4>
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d001      	beq.n	8010b72 <USBD_StdItfReq+0x26>
 8010b6e:	2b20      	cmp	r3, #32
 8010b70:	d14e      	bne.n	8010c10 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010b78:	b2db      	uxtb	r3, r3
 8010b7a:	3b01      	subs	r3, #1
 8010b7c:	2b02      	cmp	r3, #2
 8010b7e:	d840      	bhi.n	8010c02 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010b80:	683b      	ldr	r3, [r7, #0]
 8010b82:	889b      	ldrh	r3, [r3, #4]
 8010b84:	b2db      	uxtb	r3, r3
 8010b86:	2b01      	cmp	r3, #1
 8010b88:	d836      	bhi.n	8010bf8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010b8a:	683b      	ldr	r3, [r7, #0]
 8010b8c:	889b      	ldrh	r3, [r3, #4]
 8010b8e:	b2db      	uxtb	r3, r3
 8010b90:	4619      	mov	r1, r3
 8010b92:	6878      	ldr	r0, [r7, #4]
 8010b94:	f7ff fedb 	bl	801094e <USBD_CoreFindIF>
 8010b98:	4603      	mov	r3, r0
 8010b9a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010b9c:	7bbb      	ldrb	r3, [r7, #14]
 8010b9e:	2bff      	cmp	r3, #255	@ 0xff
 8010ba0:	d01d      	beq.n	8010bde <USBD_StdItfReq+0x92>
 8010ba2:	7bbb      	ldrb	r3, [r7, #14]
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d11a      	bne.n	8010bde <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010ba8:	7bba      	ldrb	r2, [r7, #14]
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	32ae      	adds	r2, #174	@ 0xae
 8010bae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bb2:	689b      	ldr	r3, [r3, #8]
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d00f      	beq.n	8010bd8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010bb8:	7bba      	ldrb	r2, [r7, #14]
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010bc0:	7bba      	ldrb	r2, [r7, #14]
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	32ae      	adds	r2, #174	@ 0xae
 8010bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bca:	689b      	ldr	r3, [r3, #8]
 8010bcc:	6839      	ldr	r1, [r7, #0]
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	4798      	blx	r3
 8010bd2:	4603      	mov	r3, r0
 8010bd4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010bd6:	e004      	b.n	8010be2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010bd8:	2303      	movs	r3, #3
 8010bda:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010bdc:	e001      	b.n	8010be2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8010bde:	2303      	movs	r3, #3
 8010be0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010be2:	683b      	ldr	r3, [r7, #0]
 8010be4:	88db      	ldrh	r3, [r3, #6]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d110      	bne.n	8010c0c <USBD_StdItfReq+0xc0>
 8010bea:	7bfb      	ldrb	r3, [r7, #15]
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d10d      	bne.n	8010c0c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010bf0:	6878      	ldr	r0, [r7, #4]
 8010bf2:	f000 fdfd 	bl	80117f0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010bf6:	e009      	b.n	8010c0c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010bf8:	6839      	ldr	r1, [r7, #0]
 8010bfa:	6878      	ldr	r0, [r7, #4]
 8010bfc:	f000 fd21 	bl	8011642 <USBD_CtlError>
          break;
 8010c00:	e004      	b.n	8010c0c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010c02:	6839      	ldr	r1, [r7, #0]
 8010c04:	6878      	ldr	r0, [r7, #4]
 8010c06:	f000 fd1c 	bl	8011642 <USBD_CtlError>
          break;
 8010c0a:	e000      	b.n	8010c0e <USBD_StdItfReq+0xc2>
          break;
 8010c0c:	bf00      	nop
      }
      break;
 8010c0e:	e004      	b.n	8010c1a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010c10:	6839      	ldr	r1, [r7, #0]
 8010c12:	6878      	ldr	r0, [r7, #4]
 8010c14:	f000 fd15 	bl	8011642 <USBD_CtlError>
      break;
 8010c18:	bf00      	nop
  }

  return ret;
 8010c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c1c:	4618      	mov	r0, r3
 8010c1e:	3710      	adds	r7, #16
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}

08010c24 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b084      	sub	sp, #16
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010c32:	683b      	ldr	r3, [r7, #0]
 8010c34:	889b      	ldrh	r3, [r3, #4]
 8010c36:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010c38:	683b      	ldr	r3, [r7, #0]
 8010c3a:	781b      	ldrb	r3, [r3, #0]
 8010c3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8010c40:	2b40      	cmp	r3, #64	@ 0x40
 8010c42:	d007      	beq.n	8010c54 <USBD_StdEPReq+0x30>
 8010c44:	2b40      	cmp	r3, #64	@ 0x40
 8010c46:	f200 817f 	bhi.w	8010f48 <USBD_StdEPReq+0x324>
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d02a      	beq.n	8010ca4 <USBD_StdEPReq+0x80>
 8010c4e:	2b20      	cmp	r3, #32
 8010c50:	f040 817a 	bne.w	8010f48 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8010c54:	7bbb      	ldrb	r3, [r7, #14]
 8010c56:	4619      	mov	r1, r3
 8010c58:	6878      	ldr	r0, [r7, #4]
 8010c5a:	f7ff fe85 	bl	8010968 <USBD_CoreFindEP>
 8010c5e:	4603      	mov	r3, r0
 8010c60:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010c62:	7b7b      	ldrb	r3, [r7, #13]
 8010c64:	2bff      	cmp	r3, #255	@ 0xff
 8010c66:	f000 8174 	beq.w	8010f52 <USBD_StdEPReq+0x32e>
 8010c6a:	7b7b      	ldrb	r3, [r7, #13]
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	f040 8170 	bne.w	8010f52 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8010c72:	7b7a      	ldrb	r2, [r7, #13]
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8010c7a:	7b7a      	ldrb	r2, [r7, #13]
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	32ae      	adds	r2, #174	@ 0xae
 8010c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c84:	689b      	ldr	r3, [r3, #8]
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	f000 8163 	beq.w	8010f52 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010c8c:	7b7a      	ldrb	r2, [r7, #13]
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	32ae      	adds	r2, #174	@ 0xae
 8010c92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c96:	689b      	ldr	r3, [r3, #8]
 8010c98:	6839      	ldr	r1, [r7, #0]
 8010c9a:	6878      	ldr	r0, [r7, #4]
 8010c9c:	4798      	blx	r3
 8010c9e:	4603      	mov	r3, r0
 8010ca0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010ca2:	e156      	b.n	8010f52 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010ca4:	683b      	ldr	r3, [r7, #0]
 8010ca6:	785b      	ldrb	r3, [r3, #1]
 8010ca8:	2b03      	cmp	r3, #3
 8010caa:	d008      	beq.n	8010cbe <USBD_StdEPReq+0x9a>
 8010cac:	2b03      	cmp	r3, #3
 8010cae:	f300 8145 	bgt.w	8010f3c <USBD_StdEPReq+0x318>
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	f000 809b 	beq.w	8010dee <USBD_StdEPReq+0x1ca>
 8010cb8:	2b01      	cmp	r3, #1
 8010cba:	d03c      	beq.n	8010d36 <USBD_StdEPReq+0x112>
 8010cbc:	e13e      	b.n	8010f3c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010cbe:	687b      	ldr	r3, [r7, #4]
 8010cc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010cc4:	b2db      	uxtb	r3, r3
 8010cc6:	2b02      	cmp	r3, #2
 8010cc8:	d002      	beq.n	8010cd0 <USBD_StdEPReq+0xac>
 8010cca:	2b03      	cmp	r3, #3
 8010ccc:	d016      	beq.n	8010cfc <USBD_StdEPReq+0xd8>
 8010cce:	e02c      	b.n	8010d2a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010cd0:	7bbb      	ldrb	r3, [r7, #14]
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d00d      	beq.n	8010cf2 <USBD_StdEPReq+0xce>
 8010cd6:	7bbb      	ldrb	r3, [r7, #14]
 8010cd8:	2b80      	cmp	r3, #128	@ 0x80
 8010cda:	d00a      	beq.n	8010cf2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010cdc:	7bbb      	ldrb	r3, [r7, #14]
 8010cde:	4619      	mov	r1, r3
 8010ce0:	6878      	ldr	r0, [r7, #4]
 8010ce2:	f001 f9b3 	bl	801204c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ce6:	2180      	movs	r1, #128	@ 0x80
 8010ce8:	6878      	ldr	r0, [r7, #4]
 8010cea:	f001 f9af 	bl	801204c <USBD_LL_StallEP>
 8010cee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010cf0:	e020      	b.n	8010d34 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010cf2:	6839      	ldr	r1, [r7, #0]
 8010cf4:	6878      	ldr	r0, [r7, #4]
 8010cf6:	f000 fca4 	bl	8011642 <USBD_CtlError>
              break;
 8010cfa:	e01b      	b.n	8010d34 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010cfc:	683b      	ldr	r3, [r7, #0]
 8010cfe:	885b      	ldrh	r3, [r3, #2]
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d10e      	bne.n	8010d22 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010d04:	7bbb      	ldrb	r3, [r7, #14]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d00b      	beq.n	8010d22 <USBD_StdEPReq+0xfe>
 8010d0a:	7bbb      	ldrb	r3, [r7, #14]
 8010d0c:	2b80      	cmp	r3, #128	@ 0x80
 8010d0e:	d008      	beq.n	8010d22 <USBD_StdEPReq+0xfe>
 8010d10:	683b      	ldr	r3, [r7, #0]
 8010d12:	88db      	ldrh	r3, [r3, #6]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d104      	bne.n	8010d22 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010d18:	7bbb      	ldrb	r3, [r7, #14]
 8010d1a:	4619      	mov	r1, r3
 8010d1c:	6878      	ldr	r0, [r7, #4]
 8010d1e:	f001 f995 	bl	801204c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010d22:	6878      	ldr	r0, [r7, #4]
 8010d24:	f000 fd64 	bl	80117f0 <USBD_CtlSendStatus>

              break;
 8010d28:	e004      	b.n	8010d34 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8010d2a:	6839      	ldr	r1, [r7, #0]
 8010d2c:	6878      	ldr	r0, [r7, #4]
 8010d2e:	f000 fc88 	bl	8011642 <USBD_CtlError>
              break;
 8010d32:	bf00      	nop
          }
          break;
 8010d34:	e107      	b.n	8010f46 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010d3c:	b2db      	uxtb	r3, r3
 8010d3e:	2b02      	cmp	r3, #2
 8010d40:	d002      	beq.n	8010d48 <USBD_StdEPReq+0x124>
 8010d42:	2b03      	cmp	r3, #3
 8010d44:	d016      	beq.n	8010d74 <USBD_StdEPReq+0x150>
 8010d46:	e04b      	b.n	8010de0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010d48:	7bbb      	ldrb	r3, [r7, #14]
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d00d      	beq.n	8010d6a <USBD_StdEPReq+0x146>
 8010d4e:	7bbb      	ldrb	r3, [r7, #14]
 8010d50:	2b80      	cmp	r3, #128	@ 0x80
 8010d52:	d00a      	beq.n	8010d6a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010d54:	7bbb      	ldrb	r3, [r7, #14]
 8010d56:	4619      	mov	r1, r3
 8010d58:	6878      	ldr	r0, [r7, #4]
 8010d5a:	f001 f977 	bl	801204c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010d5e:	2180      	movs	r1, #128	@ 0x80
 8010d60:	6878      	ldr	r0, [r7, #4]
 8010d62:	f001 f973 	bl	801204c <USBD_LL_StallEP>
 8010d66:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010d68:	e040      	b.n	8010dec <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8010d6a:	6839      	ldr	r1, [r7, #0]
 8010d6c:	6878      	ldr	r0, [r7, #4]
 8010d6e:	f000 fc68 	bl	8011642 <USBD_CtlError>
              break;
 8010d72:	e03b      	b.n	8010dec <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	885b      	ldrh	r3, [r3, #2]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d136      	bne.n	8010dea <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010d7c:	7bbb      	ldrb	r3, [r7, #14]
 8010d7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d004      	beq.n	8010d90 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010d86:	7bbb      	ldrb	r3, [r7, #14]
 8010d88:	4619      	mov	r1, r3
 8010d8a:	6878      	ldr	r0, [r7, #4]
 8010d8c:	f001 f97d 	bl	801208a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010d90:	6878      	ldr	r0, [r7, #4]
 8010d92:	f000 fd2d 	bl	80117f0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010d96:	7bbb      	ldrb	r3, [r7, #14]
 8010d98:	4619      	mov	r1, r3
 8010d9a:	6878      	ldr	r0, [r7, #4]
 8010d9c:	f7ff fde4 	bl	8010968 <USBD_CoreFindEP>
 8010da0:	4603      	mov	r3, r0
 8010da2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010da4:	7b7b      	ldrb	r3, [r7, #13]
 8010da6:	2bff      	cmp	r3, #255	@ 0xff
 8010da8:	d01f      	beq.n	8010dea <USBD_StdEPReq+0x1c6>
 8010daa:	7b7b      	ldrb	r3, [r7, #13]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d11c      	bne.n	8010dea <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010db0:	7b7a      	ldrb	r2, [r7, #13]
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010db8:	7b7a      	ldrb	r2, [r7, #13]
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	32ae      	adds	r2, #174	@ 0xae
 8010dbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dc2:	689b      	ldr	r3, [r3, #8]
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d010      	beq.n	8010dea <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010dc8:	7b7a      	ldrb	r2, [r7, #13]
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	32ae      	adds	r2, #174	@ 0xae
 8010dce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dd2:	689b      	ldr	r3, [r3, #8]
 8010dd4:	6839      	ldr	r1, [r7, #0]
 8010dd6:	6878      	ldr	r0, [r7, #4]
 8010dd8:	4798      	blx	r3
 8010dda:	4603      	mov	r3, r0
 8010ddc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010dde:	e004      	b.n	8010dea <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010de0:	6839      	ldr	r1, [r7, #0]
 8010de2:	6878      	ldr	r0, [r7, #4]
 8010de4:	f000 fc2d 	bl	8011642 <USBD_CtlError>
              break;
 8010de8:	e000      	b.n	8010dec <USBD_StdEPReq+0x1c8>
              break;
 8010dea:	bf00      	nop
          }
          break;
 8010dec:	e0ab      	b.n	8010f46 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010df4:	b2db      	uxtb	r3, r3
 8010df6:	2b02      	cmp	r3, #2
 8010df8:	d002      	beq.n	8010e00 <USBD_StdEPReq+0x1dc>
 8010dfa:	2b03      	cmp	r3, #3
 8010dfc:	d032      	beq.n	8010e64 <USBD_StdEPReq+0x240>
 8010dfe:	e097      	b.n	8010f30 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010e00:	7bbb      	ldrb	r3, [r7, #14]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d007      	beq.n	8010e16 <USBD_StdEPReq+0x1f2>
 8010e06:	7bbb      	ldrb	r3, [r7, #14]
 8010e08:	2b80      	cmp	r3, #128	@ 0x80
 8010e0a:	d004      	beq.n	8010e16 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8010e0c:	6839      	ldr	r1, [r7, #0]
 8010e0e:	6878      	ldr	r0, [r7, #4]
 8010e10:	f000 fc17 	bl	8011642 <USBD_CtlError>
                break;
 8010e14:	e091      	b.n	8010f3a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010e16:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	da0b      	bge.n	8010e36 <USBD_StdEPReq+0x212>
 8010e1e:	7bbb      	ldrb	r3, [r7, #14]
 8010e20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010e24:	4613      	mov	r3, r2
 8010e26:	009b      	lsls	r3, r3, #2
 8010e28:	4413      	add	r3, r2
 8010e2a:	009b      	lsls	r3, r3, #2
 8010e2c:	3310      	adds	r3, #16
 8010e2e:	687a      	ldr	r2, [r7, #4]
 8010e30:	4413      	add	r3, r2
 8010e32:	3304      	adds	r3, #4
 8010e34:	e00b      	b.n	8010e4e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010e36:	7bbb      	ldrb	r3, [r7, #14]
 8010e38:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010e3c:	4613      	mov	r3, r2
 8010e3e:	009b      	lsls	r3, r3, #2
 8010e40:	4413      	add	r3, r2
 8010e42:	009b      	lsls	r3, r3, #2
 8010e44:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010e48:	687a      	ldr	r2, [r7, #4]
 8010e4a:	4413      	add	r3, r2
 8010e4c:	3304      	adds	r3, #4
 8010e4e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8010e50:	68bb      	ldr	r3, [r7, #8]
 8010e52:	2200      	movs	r2, #0
 8010e54:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010e56:	68bb      	ldr	r3, [r7, #8]
 8010e58:	2202      	movs	r2, #2
 8010e5a:	4619      	mov	r1, r3
 8010e5c:	6878      	ldr	r0, [r7, #4]
 8010e5e:	f000 fc6d 	bl	801173c <USBD_CtlSendData>
              break;
 8010e62:	e06a      	b.n	8010f3a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8010e64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	da11      	bge.n	8010e90 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8010e6c:	7bbb      	ldrb	r3, [r7, #14]
 8010e6e:	f003 020f 	and.w	r2, r3, #15
 8010e72:	6879      	ldr	r1, [r7, #4]
 8010e74:	4613      	mov	r3, r2
 8010e76:	009b      	lsls	r3, r3, #2
 8010e78:	4413      	add	r3, r2
 8010e7a:	009b      	lsls	r3, r3, #2
 8010e7c:	440b      	add	r3, r1
 8010e7e:	3324      	adds	r3, #36	@ 0x24
 8010e80:	881b      	ldrh	r3, [r3, #0]
 8010e82:	2b00      	cmp	r3, #0
 8010e84:	d117      	bne.n	8010eb6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010e86:	6839      	ldr	r1, [r7, #0]
 8010e88:	6878      	ldr	r0, [r7, #4]
 8010e8a:	f000 fbda 	bl	8011642 <USBD_CtlError>
                  break;
 8010e8e:	e054      	b.n	8010f3a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8010e90:	7bbb      	ldrb	r3, [r7, #14]
 8010e92:	f003 020f 	and.w	r2, r3, #15
 8010e96:	6879      	ldr	r1, [r7, #4]
 8010e98:	4613      	mov	r3, r2
 8010e9a:	009b      	lsls	r3, r3, #2
 8010e9c:	4413      	add	r3, r2
 8010e9e:	009b      	lsls	r3, r3, #2
 8010ea0:	440b      	add	r3, r1
 8010ea2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010ea6:	881b      	ldrh	r3, [r3, #0]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d104      	bne.n	8010eb6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8010eac:	6839      	ldr	r1, [r7, #0]
 8010eae:	6878      	ldr	r0, [r7, #4]
 8010eb0:	f000 fbc7 	bl	8011642 <USBD_CtlError>
                  break;
 8010eb4:	e041      	b.n	8010f3a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010eb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	da0b      	bge.n	8010ed6 <USBD_StdEPReq+0x2b2>
 8010ebe:	7bbb      	ldrb	r3, [r7, #14]
 8010ec0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010ec4:	4613      	mov	r3, r2
 8010ec6:	009b      	lsls	r3, r3, #2
 8010ec8:	4413      	add	r3, r2
 8010eca:	009b      	lsls	r3, r3, #2
 8010ecc:	3310      	adds	r3, #16
 8010ece:	687a      	ldr	r2, [r7, #4]
 8010ed0:	4413      	add	r3, r2
 8010ed2:	3304      	adds	r3, #4
 8010ed4:	e00b      	b.n	8010eee <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8010ed6:	7bbb      	ldrb	r3, [r7, #14]
 8010ed8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010edc:	4613      	mov	r3, r2
 8010ede:	009b      	lsls	r3, r3, #2
 8010ee0:	4413      	add	r3, r2
 8010ee2:	009b      	lsls	r3, r3, #2
 8010ee4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8010ee8:	687a      	ldr	r2, [r7, #4]
 8010eea:	4413      	add	r3, r2
 8010eec:	3304      	adds	r3, #4
 8010eee:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8010ef0:	7bbb      	ldrb	r3, [r7, #14]
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d002      	beq.n	8010efc <USBD_StdEPReq+0x2d8>
 8010ef6:	7bbb      	ldrb	r3, [r7, #14]
 8010ef8:	2b80      	cmp	r3, #128	@ 0x80
 8010efa:	d103      	bne.n	8010f04 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8010efc:	68bb      	ldr	r3, [r7, #8]
 8010efe:	2200      	movs	r2, #0
 8010f00:	601a      	str	r2, [r3, #0]
 8010f02:	e00e      	b.n	8010f22 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8010f04:	7bbb      	ldrb	r3, [r7, #14]
 8010f06:	4619      	mov	r1, r3
 8010f08:	6878      	ldr	r0, [r7, #4]
 8010f0a:	f001 f8dd 	bl	80120c8 <USBD_LL_IsStallEP>
 8010f0e:	4603      	mov	r3, r0
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d003      	beq.n	8010f1c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8010f14:	68bb      	ldr	r3, [r7, #8]
 8010f16:	2201      	movs	r2, #1
 8010f18:	601a      	str	r2, [r3, #0]
 8010f1a:	e002      	b.n	8010f22 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8010f1c:	68bb      	ldr	r3, [r7, #8]
 8010f1e:	2200      	movs	r2, #0
 8010f20:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8010f22:	68bb      	ldr	r3, [r7, #8]
 8010f24:	2202      	movs	r2, #2
 8010f26:	4619      	mov	r1, r3
 8010f28:	6878      	ldr	r0, [r7, #4]
 8010f2a:	f000 fc07 	bl	801173c <USBD_CtlSendData>
              break;
 8010f2e:	e004      	b.n	8010f3a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8010f30:	6839      	ldr	r1, [r7, #0]
 8010f32:	6878      	ldr	r0, [r7, #4]
 8010f34:	f000 fb85 	bl	8011642 <USBD_CtlError>
              break;
 8010f38:	bf00      	nop
          }
          break;
 8010f3a:	e004      	b.n	8010f46 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8010f3c:	6839      	ldr	r1, [r7, #0]
 8010f3e:	6878      	ldr	r0, [r7, #4]
 8010f40:	f000 fb7f 	bl	8011642 <USBD_CtlError>
          break;
 8010f44:	bf00      	nop
      }
      break;
 8010f46:	e005      	b.n	8010f54 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8010f48:	6839      	ldr	r1, [r7, #0]
 8010f4a:	6878      	ldr	r0, [r7, #4]
 8010f4c:	f000 fb79 	bl	8011642 <USBD_CtlError>
      break;
 8010f50:	e000      	b.n	8010f54 <USBD_StdEPReq+0x330>
      break;
 8010f52:	bf00      	nop
  }

  return ret;
 8010f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f56:	4618      	mov	r0, r3
 8010f58:	3710      	adds	r7, #16
 8010f5a:	46bd      	mov	sp, r7
 8010f5c:	bd80      	pop	{r7, pc}
	...

08010f60 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b084      	sub	sp, #16
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	6078      	str	r0, [r7, #4]
 8010f68:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8010f6a:	2300      	movs	r3, #0
 8010f6c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8010f6e:	2300      	movs	r3, #0
 8010f70:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8010f72:	2300      	movs	r3, #0
 8010f74:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8010f76:	683b      	ldr	r3, [r7, #0]
 8010f78:	885b      	ldrh	r3, [r3, #2]
 8010f7a:	0a1b      	lsrs	r3, r3, #8
 8010f7c:	b29b      	uxth	r3, r3
 8010f7e:	3b01      	subs	r3, #1
 8010f80:	2b0e      	cmp	r3, #14
 8010f82:	f200 8152 	bhi.w	801122a <USBD_GetDescriptor+0x2ca>
 8010f86:	a201      	add	r2, pc, #4	@ (adr r2, 8010f8c <USBD_GetDescriptor+0x2c>)
 8010f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f8c:	08010ffd 	.word	0x08010ffd
 8010f90:	08011015 	.word	0x08011015
 8010f94:	08011055 	.word	0x08011055
 8010f98:	0801122b 	.word	0x0801122b
 8010f9c:	0801122b 	.word	0x0801122b
 8010fa0:	080111cb 	.word	0x080111cb
 8010fa4:	080111f7 	.word	0x080111f7
 8010fa8:	0801122b 	.word	0x0801122b
 8010fac:	0801122b 	.word	0x0801122b
 8010fb0:	0801122b 	.word	0x0801122b
 8010fb4:	0801122b 	.word	0x0801122b
 8010fb8:	0801122b 	.word	0x0801122b
 8010fbc:	0801122b 	.word	0x0801122b
 8010fc0:	0801122b 	.word	0x0801122b
 8010fc4:	08010fc9 	.word	0x08010fc9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fce:	69db      	ldr	r3, [r3, #28]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d00b      	beq.n	8010fec <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8010fda:	69db      	ldr	r3, [r3, #28]
 8010fdc:	687a      	ldr	r2, [r7, #4]
 8010fde:	7c12      	ldrb	r2, [r2, #16]
 8010fe0:	f107 0108 	add.w	r1, r7, #8
 8010fe4:	4610      	mov	r0, r2
 8010fe6:	4798      	blx	r3
 8010fe8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010fea:	e126      	b.n	801123a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8010fec:	6839      	ldr	r1, [r7, #0]
 8010fee:	6878      	ldr	r0, [r7, #4]
 8010ff0:	f000 fb27 	bl	8011642 <USBD_CtlError>
        err++;
 8010ff4:	7afb      	ldrb	r3, [r7, #11]
 8010ff6:	3301      	adds	r3, #1
 8010ff8:	72fb      	strb	r3, [r7, #11]
      break;
 8010ffa:	e11e      	b.n	801123a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	687a      	ldr	r2, [r7, #4]
 8011006:	7c12      	ldrb	r2, [r2, #16]
 8011008:	f107 0108 	add.w	r1, r7, #8
 801100c:	4610      	mov	r0, r2
 801100e:	4798      	blx	r3
 8011010:	60f8      	str	r0, [r7, #12]
      break;
 8011012:	e112      	b.n	801123a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	7c1b      	ldrb	r3, [r3, #16]
 8011018:	2b00      	cmp	r3, #0
 801101a:	d10d      	bne.n	8011038 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801101c:	687b      	ldr	r3, [r7, #4]
 801101e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011024:	f107 0208 	add.w	r2, r7, #8
 8011028:	4610      	mov	r0, r2
 801102a:	4798      	blx	r3
 801102c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801102e:	68fb      	ldr	r3, [r7, #12]
 8011030:	3301      	adds	r3, #1
 8011032:	2202      	movs	r2, #2
 8011034:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011036:	e100      	b.n	801123a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801103e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011040:	f107 0208 	add.w	r2, r7, #8
 8011044:	4610      	mov	r0, r2
 8011046:	4798      	blx	r3
 8011048:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	3301      	adds	r3, #1
 801104e:	2202      	movs	r2, #2
 8011050:	701a      	strb	r2, [r3, #0]
      break;
 8011052:	e0f2      	b.n	801123a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011054:	683b      	ldr	r3, [r7, #0]
 8011056:	885b      	ldrh	r3, [r3, #2]
 8011058:	b2db      	uxtb	r3, r3
 801105a:	2b05      	cmp	r3, #5
 801105c:	f200 80ac 	bhi.w	80111b8 <USBD_GetDescriptor+0x258>
 8011060:	a201      	add	r2, pc, #4	@ (adr r2, 8011068 <USBD_GetDescriptor+0x108>)
 8011062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011066:	bf00      	nop
 8011068:	08011081 	.word	0x08011081
 801106c:	080110b5 	.word	0x080110b5
 8011070:	080110e9 	.word	0x080110e9
 8011074:	0801111d 	.word	0x0801111d
 8011078:	08011151 	.word	0x08011151
 801107c:	08011185 	.word	0x08011185
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011086:	685b      	ldr	r3, [r3, #4]
 8011088:	2b00      	cmp	r3, #0
 801108a:	d00b      	beq.n	80110a4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011092:	685b      	ldr	r3, [r3, #4]
 8011094:	687a      	ldr	r2, [r7, #4]
 8011096:	7c12      	ldrb	r2, [r2, #16]
 8011098:	f107 0108 	add.w	r1, r7, #8
 801109c:	4610      	mov	r0, r2
 801109e:	4798      	blx	r3
 80110a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80110a2:	e091      	b.n	80111c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80110a4:	6839      	ldr	r1, [r7, #0]
 80110a6:	6878      	ldr	r0, [r7, #4]
 80110a8:	f000 facb 	bl	8011642 <USBD_CtlError>
            err++;
 80110ac:	7afb      	ldrb	r3, [r7, #11]
 80110ae:	3301      	adds	r3, #1
 80110b0:	72fb      	strb	r3, [r7, #11]
          break;
 80110b2:	e089      	b.n	80111c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110ba:	689b      	ldr	r3, [r3, #8]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d00b      	beq.n	80110d8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110c6:	689b      	ldr	r3, [r3, #8]
 80110c8:	687a      	ldr	r2, [r7, #4]
 80110ca:	7c12      	ldrb	r2, [r2, #16]
 80110cc:	f107 0108 	add.w	r1, r7, #8
 80110d0:	4610      	mov	r0, r2
 80110d2:	4798      	blx	r3
 80110d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80110d6:	e077      	b.n	80111c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80110d8:	6839      	ldr	r1, [r7, #0]
 80110da:	6878      	ldr	r0, [r7, #4]
 80110dc:	f000 fab1 	bl	8011642 <USBD_CtlError>
            err++;
 80110e0:	7afb      	ldrb	r3, [r7, #11]
 80110e2:	3301      	adds	r3, #1
 80110e4:	72fb      	strb	r3, [r7, #11]
          break;
 80110e6:	e06f      	b.n	80111c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110ee:	68db      	ldr	r3, [r3, #12]
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d00b      	beq.n	801110c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80110fa:	68db      	ldr	r3, [r3, #12]
 80110fc:	687a      	ldr	r2, [r7, #4]
 80110fe:	7c12      	ldrb	r2, [r2, #16]
 8011100:	f107 0108 	add.w	r1, r7, #8
 8011104:	4610      	mov	r0, r2
 8011106:	4798      	blx	r3
 8011108:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801110a:	e05d      	b.n	80111c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801110c:	6839      	ldr	r1, [r7, #0]
 801110e:	6878      	ldr	r0, [r7, #4]
 8011110:	f000 fa97 	bl	8011642 <USBD_CtlError>
            err++;
 8011114:	7afb      	ldrb	r3, [r7, #11]
 8011116:	3301      	adds	r3, #1
 8011118:	72fb      	strb	r3, [r7, #11]
          break;
 801111a:	e055      	b.n	80111c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011122:	691b      	ldr	r3, [r3, #16]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d00b      	beq.n	8011140 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801112e:	691b      	ldr	r3, [r3, #16]
 8011130:	687a      	ldr	r2, [r7, #4]
 8011132:	7c12      	ldrb	r2, [r2, #16]
 8011134:	f107 0108 	add.w	r1, r7, #8
 8011138:	4610      	mov	r0, r2
 801113a:	4798      	blx	r3
 801113c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801113e:	e043      	b.n	80111c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011140:	6839      	ldr	r1, [r7, #0]
 8011142:	6878      	ldr	r0, [r7, #4]
 8011144:	f000 fa7d 	bl	8011642 <USBD_CtlError>
            err++;
 8011148:	7afb      	ldrb	r3, [r7, #11]
 801114a:	3301      	adds	r3, #1
 801114c:	72fb      	strb	r3, [r7, #11]
          break;
 801114e:	e03b      	b.n	80111c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011156:	695b      	ldr	r3, [r3, #20]
 8011158:	2b00      	cmp	r3, #0
 801115a:	d00b      	beq.n	8011174 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011162:	695b      	ldr	r3, [r3, #20]
 8011164:	687a      	ldr	r2, [r7, #4]
 8011166:	7c12      	ldrb	r2, [r2, #16]
 8011168:	f107 0108 	add.w	r1, r7, #8
 801116c:	4610      	mov	r0, r2
 801116e:	4798      	blx	r3
 8011170:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011172:	e029      	b.n	80111c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011174:	6839      	ldr	r1, [r7, #0]
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f000 fa63 	bl	8011642 <USBD_CtlError>
            err++;
 801117c:	7afb      	ldrb	r3, [r7, #11]
 801117e:	3301      	adds	r3, #1
 8011180:	72fb      	strb	r3, [r7, #11]
          break;
 8011182:	e021      	b.n	80111c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801118a:	699b      	ldr	r3, [r3, #24]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d00b      	beq.n	80111a8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8011196:	699b      	ldr	r3, [r3, #24]
 8011198:	687a      	ldr	r2, [r7, #4]
 801119a:	7c12      	ldrb	r2, [r2, #16]
 801119c:	f107 0108 	add.w	r1, r7, #8
 80111a0:	4610      	mov	r0, r2
 80111a2:	4798      	blx	r3
 80111a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80111a6:	e00f      	b.n	80111c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80111a8:	6839      	ldr	r1, [r7, #0]
 80111aa:	6878      	ldr	r0, [r7, #4]
 80111ac:	f000 fa49 	bl	8011642 <USBD_CtlError>
            err++;
 80111b0:	7afb      	ldrb	r3, [r7, #11]
 80111b2:	3301      	adds	r3, #1
 80111b4:	72fb      	strb	r3, [r7, #11]
          break;
 80111b6:	e007      	b.n	80111c8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80111b8:	6839      	ldr	r1, [r7, #0]
 80111ba:	6878      	ldr	r0, [r7, #4]
 80111bc:	f000 fa41 	bl	8011642 <USBD_CtlError>
          err++;
 80111c0:	7afb      	ldrb	r3, [r7, #11]
 80111c2:	3301      	adds	r3, #1
 80111c4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80111c6:	bf00      	nop
      }
      break;
 80111c8:	e037      	b.n	801123a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	7c1b      	ldrb	r3, [r3, #16]
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d109      	bne.n	80111e6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80111d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111da:	f107 0208 	add.w	r2, r7, #8
 80111de:	4610      	mov	r0, r2
 80111e0:	4798      	blx	r3
 80111e2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80111e4:	e029      	b.n	801123a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80111e6:	6839      	ldr	r1, [r7, #0]
 80111e8:	6878      	ldr	r0, [r7, #4]
 80111ea:	f000 fa2a 	bl	8011642 <USBD_CtlError>
        err++;
 80111ee:	7afb      	ldrb	r3, [r7, #11]
 80111f0:	3301      	adds	r3, #1
 80111f2:	72fb      	strb	r3, [r7, #11]
      break;
 80111f4:	e021      	b.n	801123a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	7c1b      	ldrb	r3, [r3, #16]
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d10d      	bne.n	801121a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011206:	f107 0208 	add.w	r2, r7, #8
 801120a:	4610      	mov	r0, r2
 801120c:	4798      	blx	r3
 801120e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	3301      	adds	r3, #1
 8011214:	2207      	movs	r2, #7
 8011216:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011218:	e00f      	b.n	801123a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801121a:	6839      	ldr	r1, [r7, #0]
 801121c:	6878      	ldr	r0, [r7, #4]
 801121e:	f000 fa10 	bl	8011642 <USBD_CtlError>
        err++;
 8011222:	7afb      	ldrb	r3, [r7, #11]
 8011224:	3301      	adds	r3, #1
 8011226:	72fb      	strb	r3, [r7, #11]
      break;
 8011228:	e007      	b.n	801123a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801122a:	6839      	ldr	r1, [r7, #0]
 801122c:	6878      	ldr	r0, [r7, #4]
 801122e:	f000 fa08 	bl	8011642 <USBD_CtlError>
      err++;
 8011232:	7afb      	ldrb	r3, [r7, #11]
 8011234:	3301      	adds	r3, #1
 8011236:	72fb      	strb	r3, [r7, #11]
      break;
 8011238:	bf00      	nop
  }

  if (err != 0U)
 801123a:	7afb      	ldrb	r3, [r7, #11]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d11e      	bne.n	801127e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8011240:	683b      	ldr	r3, [r7, #0]
 8011242:	88db      	ldrh	r3, [r3, #6]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d016      	beq.n	8011276 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8011248:	893b      	ldrh	r3, [r7, #8]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d00e      	beq.n	801126c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801124e:	683b      	ldr	r3, [r7, #0]
 8011250:	88da      	ldrh	r2, [r3, #6]
 8011252:	893b      	ldrh	r3, [r7, #8]
 8011254:	4293      	cmp	r3, r2
 8011256:	bf28      	it	cs
 8011258:	4613      	movcs	r3, r2
 801125a:	b29b      	uxth	r3, r3
 801125c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801125e:	893b      	ldrh	r3, [r7, #8]
 8011260:	461a      	mov	r2, r3
 8011262:	68f9      	ldr	r1, [r7, #12]
 8011264:	6878      	ldr	r0, [r7, #4]
 8011266:	f000 fa69 	bl	801173c <USBD_CtlSendData>
 801126a:	e009      	b.n	8011280 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801126c:	6839      	ldr	r1, [r7, #0]
 801126e:	6878      	ldr	r0, [r7, #4]
 8011270:	f000 f9e7 	bl	8011642 <USBD_CtlError>
 8011274:	e004      	b.n	8011280 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8011276:	6878      	ldr	r0, [r7, #4]
 8011278:	f000 faba 	bl	80117f0 <USBD_CtlSendStatus>
 801127c:	e000      	b.n	8011280 <USBD_GetDescriptor+0x320>
    return;
 801127e:	bf00      	nop
  }
}
 8011280:	3710      	adds	r7, #16
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}
 8011286:	bf00      	nop

08011288 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011288:	b580      	push	{r7, lr}
 801128a:	b084      	sub	sp, #16
 801128c:	af00      	add	r7, sp, #0
 801128e:	6078      	str	r0, [r7, #4]
 8011290:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011292:	683b      	ldr	r3, [r7, #0]
 8011294:	889b      	ldrh	r3, [r3, #4]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d131      	bne.n	80112fe <USBD_SetAddress+0x76>
 801129a:	683b      	ldr	r3, [r7, #0]
 801129c:	88db      	ldrh	r3, [r3, #6]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d12d      	bne.n	80112fe <USBD_SetAddress+0x76>
 80112a2:	683b      	ldr	r3, [r7, #0]
 80112a4:	885b      	ldrh	r3, [r3, #2]
 80112a6:	2b7f      	cmp	r3, #127	@ 0x7f
 80112a8:	d829      	bhi.n	80112fe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80112aa:	683b      	ldr	r3, [r7, #0]
 80112ac:	885b      	ldrh	r3, [r3, #2]
 80112ae:	b2db      	uxtb	r3, r3
 80112b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80112b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80112bc:	b2db      	uxtb	r3, r3
 80112be:	2b03      	cmp	r3, #3
 80112c0:	d104      	bne.n	80112cc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80112c2:	6839      	ldr	r1, [r7, #0]
 80112c4:	6878      	ldr	r0, [r7, #4]
 80112c6:	f000 f9bc 	bl	8011642 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112ca:	e01d      	b.n	8011308 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	7bfa      	ldrb	r2, [r7, #15]
 80112d0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80112d4:	7bfb      	ldrb	r3, [r7, #15]
 80112d6:	4619      	mov	r1, r3
 80112d8:	6878      	ldr	r0, [r7, #4]
 80112da:	f000 ff21 	bl	8012120 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80112de:	6878      	ldr	r0, [r7, #4]
 80112e0:	f000 fa86 	bl	80117f0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80112e4:	7bfb      	ldrb	r3, [r7, #15]
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d004      	beq.n	80112f4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	2202      	movs	r2, #2
 80112ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112f2:	e009      	b.n	8011308 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	2201      	movs	r2, #1
 80112f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80112fc:	e004      	b.n	8011308 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80112fe:	6839      	ldr	r1, [r7, #0]
 8011300:	6878      	ldr	r0, [r7, #4]
 8011302:	f000 f99e 	bl	8011642 <USBD_CtlError>
  }
}
 8011306:	bf00      	nop
 8011308:	bf00      	nop
 801130a:	3710      	adds	r7, #16
 801130c:	46bd      	mov	sp, r7
 801130e:	bd80      	pop	{r7, pc}

08011310 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011310:	b580      	push	{r7, lr}
 8011312:	b084      	sub	sp, #16
 8011314:	af00      	add	r7, sp, #0
 8011316:	6078      	str	r0, [r7, #4]
 8011318:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801131a:	2300      	movs	r3, #0
 801131c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801131e:	683b      	ldr	r3, [r7, #0]
 8011320:	885b      	ldrh	r3, [r3, #2]
 8011322:	b2da      	uxtb	r2, r3
 8011324:	4b4e      	ldr	r3, [pc, #312]	@ (8011460 <USBD_SetConfig+0x150>)
 8011326:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011328:	4b4d      	ldr	r3, [pc, #308]	@ (8011460 <USBD_SetConfig+0x150>)
 801132a:	781b      	ldrb	r3, [r3, #0]
 801132c:	2b01      	cmp	r3, #1
 801132e:	d905      	bls.n	801133c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011330:	6839      	ldr	r1, [r7, #0]
 8011332:	6878      	ldr	r0, [r7, #4]
 8011334:	f000 f985 	bl	8011642 <USBD_CtlError>
    return USBD_FAIL;
 8011338:	2303      	movs	r3, #3
 801133a:	e08c      	b.n	8011456 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011342:	b2db      	uxtb	r3, r3
 8011344:	2b02      	cmp	r3, #2
 8011346:	d002      	beq.n	801134e <USBD_SetConfig+0x3e>
 8011348:	2b03      	cmp	r3, #3
 801134a:	d029      	beq.n	80113a0 <USBD_SetConfig+0x90>
 801134c:	e075      	b.n	801143a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801134e:	4b44      	ldr	r3, [pc, #272]	@ (8011460 <USBD_SetConfig+0x150>)
 8011350:	781b      	ldrb	r3, [r3, #0]
 8011352:	2b00      	cmp	r3, #0
 8011354:	d020      	beq.n	8011398 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8011356:	4b42      	ldr	r3, [pc, #264]	@ (8011460 <USBD_SetConfig+0x150>)
 8011358:	781b      	ldrb	r3, [r3, #0]
 801135a:	461a      	mov	r2, r3
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011360:	4b3f      	ldr	r3, [pc, #252]	@ (8011460 <USBD_SetConfig+0x150>)
 8011362:	781b      	ldrb	r3, [r3, #0]
 8011364:	4619      	mov	r1, r3
 8011366:	6878      	ldr	r0, [r7, #4]
 8011368:	f7fe ffb9 	bl	80102de <USBD_SetClassConfig>
 801136c:	4603      	mov	r3, r0
 801136e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011370:	7bfb      	ldrb	r3, [r7, #15]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d008      	beq.n	8011388 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8011376:	6839      	ldr	r1, [r7, #0]
 8011378:	6878      	ldr	r0, [r7, #4]
 801137a:	f000 f962 	bl	8011642 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	2202      	movs	r2, #2
 8011382:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011386:	e065      	b.n	8011454 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011388:	6878      	ldr	r0, [r7, #4]
 801138a:	f000 fa31 	bl	80117f0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	2203      	movs	r2, #3
 8011392:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011396:	e05d      	b.n	8011454 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011398:	6878      	ldr	r0, [r7, #4]
 801139a:	f000 fa29 	bl	80117f0 <USBD_CtlSendStatus>
      break;
 801139e:	e059      	b.n	8011454 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80113a0:	4b2f      	ldr	r3, [pc, #188]	@ (8011460 <USBD_SetConfig+0x150>)
 80113a2:	781b      	ldrb	r3, [r3, #0]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d112      	bne.n	80113ce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	2202      	movs	r2, #2
 80113ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80113b0:	4b2b      	ldr	r3, [pc, #172]	@ (8011460 <USBD_SetConfig+0x150>)
 80113b2:	781b      	ldrb	r3, [r3, #0]
 80113b4:	461a      	mov	r2, r3
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80113ba:	4b29      	ldr	r3, [pc, #164]	@ (8011460 <USBD_SetConfig+0x150>)
 80113bc:	781b      	ldrb	r3, [r3, #0]
 80113be:	4619      	mov	r1, r3
 80113c0:	6878      	ldr	r0, [r7, #4]
 80113c2:	f7fe ffa8 	bl	8010316 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80113c6:	6878      	ldr	r0, [r7, #4]
 80113c8:	f000 fa12 	bl	80117f0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80113cc:	e042      	b.n	8011454 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80113ce:	4b24      	ldr	r3, [pc, #144]	@ (8011460 <USBD_SetConfig+0x150>)
 80113d0:	781b      	ldrb	r3, [r3, #0]
 80113d2:	461a      	mov	r2, r3
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	685b      	ldr	r3, [r3, #4]
 80113d8:	429a      	cmp	r2, r3
 80113da:	d02a      	beq.n	8011432 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	685b      	ldr	r3, [r3, #4]
 80113e0:	b2db      	uxtb	r3, r3
 80113e2:	4619      	mov	r1, r3
 80113e4:	6878      	ldr	r0, [r7, #4]
 80113e6:	f7fe ff96 	bl	8010316 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80113ea:	4b1d      	ldr	r3, [pc, #116]	@ (8011460 <USBD_SetConfig+0x150>)
 80113ec:	781b      	ldrb	r3, [r3, #0]
 80113ee:	461a      	mov	r2, r3
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80113f4:	4b1a      	ldr	r3, [pc, #104]	@ (8011460 <USBD_SetConfig+0x150>)
 80113f6:	781b      	ldrb	r3, [r3, #0]
 80113f8:	4619      	mov	r1, r3
 80113fa:	6878      	ldr	r0, [r7, #4]
 80113fc:	f7fe ff6f 	bl	80102de <USBD_SetClassConfig>
 8011400:	4603      	mov	r3, r0
 8011402:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011404:	7bfb      	ldrb	r3, [r7, #15]
 8011406:	2b00      	cmp	r3, #0
 8011408:	d00f      	beq.n	801142a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801140a:	6839      	ldr	r1, [r7, #0]
 801140c:	6878      	ldr	r0, [r7, #4]
 801140e:	f000 f918 	bl	8011642 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	685b      	ldr	r3, [r3, #4]
 8011416:	b2db      	uxtb	r3, r3
 8011418:	4619      	mov	r1, r3
 801141a:	6878      	ldr	r0, [r7, #4]
 801141c:	f7fe ff7b 	bl	8010316 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	2202      	movs	r2, #2
 8011424:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8011428:	e014      	b.n	8011454 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801142a:	6878      	ldr	r0, [r7, #4]
 801142c:	f000 f9e0 	bl	80117f0 <USBD_CtlSendStatus>
      break;
 8011430:	e010      	b.n	8011454 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011432:	6878      	ldr	r0, [r7, #4]
 8011434:	f000 f9dc 	bl	80117f0 <USBD_CtlSendStatus>
      break;
 8011438:	e00c      	b.n	8011454 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801143a:	6839      	ldr	r1, [r7, #0]
 801143c:	6878      	ldr	r0, [r7, #4]
 801143e:	f000 f900 	bl	8011642 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011442:	4b07      	ldr	r3, [pc, #28]	@ (8011460 <USBD_SetConfig+0x150>)
 8011444:	781b      	ldrb	r3, [r3, #0]
 8011446:	4619      	mov	r1, r3
 8011448:	6878      	ldr	r0, [r7, #4]
 801144a:	f7fe ff64 	bl	8010316 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801144e:	2303      	movs	r3, #3
 8011450:	73fb      	strb	r3, [r7, #15]
      break;
 8011452:	bf00      	nop
  }

  return ret;
 8011454:	7bfb      	ldrb	r3, [r7, #15]
}
 8011456:	4618      	mov	r0, r3
 8011458:	3710      	adds	r7, #16
 801145a:	46bd      	mov	sp, r7
 801145c:	bd80      	pop	{r7, pc}
 801145e:	bf00      	nop
 8011460:	24000a48 	.word	0x24000a48

08011464 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011464:	b580      	push	{r7, lr}
 8011466:	b082      	sub	sp, #8
 8011468:	af00      	add	r7, sp, #0
 801146a:	6078      	str	r0, [r7, #4]
 801146c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801146e:	683b      	ldr	r3, [r7, #0]
 8011470:	88db      	ldrh	r3, [r3, #6]
 8011472:	2b01      	cmp	r3, #1
 8011474:	d004      	beq.n	8011480 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011476:	6839      	ldr	r1, [r7, #0]
 8011478:	6878      	ldr	r0, [r7, #4]
 801147a:	f000 f8e2 	bl	8011642 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801147e:	e023      	b.n	80114c8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011486:	b2db      	uxtb	r3, r3
 8011488:	2b02      	cmp	r3, #2
 801148a:	dc02      	bgt.n	8011492 <USBD_GetConfig+0x2e>
 801148c:	2b00      	cmp	r3, #0
 801148e:	dc03      	bgt.n	8011498 <USBD_GetConfig+0x34>
 8011490:	e015      	b.n	80114be <USBD_GetConfig+0x5a>
 8011492:	2b03      	cmp	r3, #3
 8011494:	d00b      	beq.n	80114ae <USBD_GetConfig+0x4a>
 8011496:	e012      	b.n	80114be <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	2200      	movs	r2, #0
 801149c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	3308      	adds	r3, #8
 80114a2:	2201      	movs	r2, #1
 80114a4:	4619      	mov	r1, r3
 80114a6:	6878      	ldr	r0, [r7, #4]
 80114a8:	f000 f948 	bl	801173c <USBD_CtlSendData>
        break;
 80114ac:	e00c      	b.n	80114c8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	3304      	adds	r3, #4
 80114b2:	2201      	movs	r2, #1
 80114b4:	4619      	mov	r1, r3
 80114b6:	6878      	ldr	r0, [r7, #4]
 80114b8:	f000 f940 	bl	801173c <USBD_CtlSendData>
        break;
 80114bc:	e004      	b.n	80114c8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80114be:	6839      	ldr	r1, [r7, #0]
 80114c0:	6878      	ldr	r0, [r7, #4]
 80114c2:	f000 f8be 	bl	8011642 <USBD_CtlError>
        break;
 80114c6:	bf00      	nop
}
 80114c8:	bf00      	nop
 80114ca:	3708      	adds	r7, #8
 80114cc:	46bd      	mov	sp, r7
 80114ce:	bd80      	pop	{r7, pc}

080114d0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80114d0:	b580      	push	{r7, lr}
 80114d2:	b082      	sub	sp, #8
 80114d4:	af00      	add	r7, sp, #0
 80114d6:	6078      	str	r0, [r7, #4]
 80114d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80114e0:	b2db      	uxtb	r3, r3
 80114e2:	3b01      	subs	r3, #1
 80114e4:	2b02      	cmp	r3, #2
 80114e6:	d81e      	bhi.n	8011526 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	88db      	ldrh	r3, [r3, #6]
 80114ec:	2b02      	cmp	r3, #2
 80114ee:	d004      	beq.n	80114fa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80114f0:	6839      	ldr	r1, [r7, #0]
 80114f2:	6878      	ldr	r0, [r7, #4]
 80114f4:	f000 f8a5 	bl	8011642 <USBD_CtlError>
        break;
 80114f8:	e01a      	b.n	8011530 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	2201      	movs	r2, #1
 80114fe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8011506:	2b00      	cmp	r3, #0
 8011508:	d005      	beq.n	8011516 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	68db      	ldr	r3, [r3, #12]
 801150e:	f043 0202 	orr.w	r2, r3, #2
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	330c      	adds	r3, #12
 801151a:	2202      	movs	r2, #2
 801151c:	4619      	mov	r1, r3
 801151e:	6878      	ldr	r0, [r7, #4]
 8011520:	f000 f90c 	bl	801173c <USBD_CtlSendData>
      break;
 8011524:	e004      	b.n	8011530 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011526:	6839      	ldr	r1, [r7, #0]
 8011528:	6878      	ldr	r0, [r7, #4]
 801152a:	f000 f88a 	bl	8011642 <USBD_CtlError>
      break;
 801152e:	bf00      	nop
  }
}
 8011530:	bf00      	nop
 8011532:	3708      	adds	r7, #8
 8011534:	46bd      	mov	sp, r7
 8011536:	bd80      	pop	{r7, pc}

08011538 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011538:	b580      	push	{r7, lr}
 801153a:	b082      	sub	sp, #8
 801153c:	af00      	add	r7, sp, #0
 801153e:	6078      	str	r0, [r7, #4]
 8011540:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011542:	683b      	ldr	r3, [r7, #0]
 8011544:	885b      	ldrh	r3, [r3, #2]
 8011546:	2b01      	cmp	r3, #1
 8011548:	d107      	bne.n	801155a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	2201      	movs	r2, #1
 801154e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011552:	6878      	ldr	r0, [r7, #4]
 8011554:	f000 f94c 	bl	80117f0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011558:	e013      	b.n	8011582 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801155a:	683b      	ldr	r3, [r7, #0]
 801155c:	885b      	ldrh	r3, [r3, #2]
 801155e:	2b02      	cmp	r3, #2
 8011560:	d10b      	bne.n	801157a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011562:	683b      	ldr	r3, [r7, #0]
 8011564:	889b      	ldrh	r3, [r3, #4]
 8011566:	0a1b      	lsrs	r3, r3, #8
 8011568:	b29b      	uxth	r3, r3
 801156a:	b2da      	uxtb	r2, r3
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011572:	6878      	ldr	r0, [r7, #4]
 8011574:	f000 f93c 	bl	80117f0 <USBD_CtlSendStatus>
}
 8011578:	e003      	b.n	8011582 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801157a:	6839      	ldr	r1, [r7, #0]
 801157c:	6878      	ldr	r0, [r7, #4]
 801157e:	f000 f860 	bl	8011642 <USBD_CtlError>
}
 8011582:	bf00      	nop
 8011584:	3708      	adds	r7, #8
 8011586:	46bd      	mov	sp, r7
 8011588:	bd80      	pop	{r7, pc}

0801158a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801158a:	b580      	push	{r7, lr}
 801158c:	b082      	sub	sp, #8
 801158e:	af00      	add	r7, sp, #0
 8011590:	6078      	str	r0, [r7, #4]
 8011592:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801159a:	b2db      	uxtb	r3, r3
 801159c:	3b01      	subs	r3, #1
 801159e:	2b02      	cmp	r3, #2
 80115a0:	d80b      	bhi.n	80115ba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80115a2:	683b      	ldr	r3, [r7, #0]
 80115a4:	885b      	ldrh	r3, [r3, #2]
 80115a6:	2b01      	cmp	r3, #1
 80115a8:	d10c      	bne.n	80115c4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	2200      	movs	r2, #0
 80115ae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80115b2:	6878      	ldr	r0, [r7, #4]
 80115b4:	f000 f91c 	bl	80117f0 <USBD_CtlSendStatus>
      }
      break;
 80115b8:	e004      	b.n	80115c4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80115ba:	6839      	ldr	r1, [r7, #0]
 80115bc:	6878      	ldr	r0, [r7, #4]
 80115be:	f000 f840 	bl	8011642 <USBD_CtlError>
      break;
 80115c2:	e000      	b.n	80115c6 <USBD_ClrFeature+0x3c>
      break;
 80115c4:	bf00      	nop
  }
}
 80115c6:	bf00      	nop
 80115c8:	3708      	adds	r7, #8
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bd80      	pop	{r7, pc}

080115ce <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80115ce:	b580      	push	{r7, lr}
 80115d0:	b084      	sub	sp, #16
 80115d2:	af00      	add	r7, sp, #0
 80115d4:	6078      	str	r0, [r7, #4]
 80115d6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80115d8:	683b      	ldr	r3, [r7, #0]
 80115da:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80115dc:	68fb      	ldr	r3, [r7, #12]
 80115de:	781a      	ldrb	r2, [r3, #0]
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80115e4:	68fb      	ldr	r3, [r7, #12]
 80115e6:	3301      	adds	r3, #1
 80115e8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	781a      	ldrb	r2, [r3, #0]
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	3301      	adds	r3, #1
 80115f6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80115f8:	68f8      	ldr	r0, [r7, #12]
 80115fa:	f7ff fa16 	bl	8010a2a <SWAPBYTE>
 80115fe:	4603      	mov	r3, r0
 8011600:	461a      	mov	r2, r3
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	3301      	adds	r3, #1
 801160a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	3301      	adds	r3, #1
 8011610:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011612:	68f8      	ldr	r0, [r7, #12]
 8011614:	f7ff fa09 	bl	8010a2a <SWAPBYTE>
 8011618:	4603      	mov	r3, r0
 801161a:	461a      	mov	r2, r3
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	3301      	adds	r3, #1
 8011624:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011626:	68fb      	ldr	r3, [r7, #12]
 8011628:	3301      	adds	r3, #1
 801162a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801162c:	68f8      	ldr	r0, [r7, #12]
 801162e:	f7ff f9fc 	bl	8010a2a <SWAPBYTE>
 8011632:	4603      	mov	r3, r0
 8011634:	461a      	mov	r2, r3
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	80da      	strh	r2, [r3, #6]
}
 801163a:	bf00      	nop
 801163c:	3710      	adds	r7, #16
 801163e:	46bd      	mov	sp, r7
 8011640:	bd80      	pop	{r7, pc}

08011642 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011642:	b580      	push	{r7, lr}
 8011644:	b082      	sub	sp, #8
 8011646:	af00      	add	r7, sp, #0
 8011648:	6078      	str	r0, [r7, #4]
 801164a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801164c:	2180      	movs	r1, #128	@ 0x80
 801164e:	6878      	ldr	r0, [r7, #4]
 8011650:	f000 fcfc 	bl	801204c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011654:	2100      	movs	r1, #0
 8011656:	6878      	ldr	r0, [r7, #4]
 8011658:	f000 fcf8 	bl	801204c <USBD_LL_StallEP>
}
 801165c:	bf00      	nop
 801165e:	3708      	adds	r7, #8
 8011660:	46bd      	mov	sp, r7
 8011662:	bd80      	pop	{r7, pc}

08011664 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011664:	b580      	push	{r7, lr}
 8011666:	b086      	sub	sp, #24
 8011668:	af00      	add	r7, sp, #0
 801166a:	60f8      	str	r0, [r7, #12]
 801166c:	60b9      	str	r1, [r7, #8]
 801166e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011670:	2300      	movs	r3, #0
 8011672:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d042      	beq.n	8011700 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801167e:	6938      	ldr	r0, [r7, #16]
 8011680:	f000 f842 	bl	8011708 <USBD_GetLen>
 8011684:	4603      	mov	r3, r0
 8011686:	3301      	adds	r3, #1
 8011688:	005b      	lsls	r3, r3, #1
 801168a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801168e:	d808      	bhi.n	80116a2 <USBD_GetString+0x3e>
 8011690:	6938      	ldr	r0, [r7, #16]
 8011692:	f000 f839 	bl	8011708 <USBD_GetLen>
 8011696:	4603      	mov	r3, r0
 8011698:	3301      	adds	r3, #1
 801169a:	b29b      	uxth	r3, r3
 801169c:	005b      	lsls	r3, r3, #1
 801169e:	b29a      	uxth	r2, r3
 80116a0:	e001      	b.n	80116a6 <USBD_GetString+0x42>
 80116a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80116aa:	7dfb      	ldrb	r3, [r7, #23]
 80116ac:	68ba      	ldr	r2, [r7, #8]
 80116ae:	4413      	add	r3, r2
 80116b0:	687a      	ldr	r2, [r7, #4]
 80116b2:	7812      	ldrb	r2, [r2, #0]
 80116b4:	701a      	strb	r2, [r3, #0]
  idx++;
 80116b6:	7dfb      	ldrb	r3, [r7, #23]
 80116b8:	3301      	adds	r3, #1
 80116ba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80116bc:	7dfb      	ldrb	r3, [r7, #23]
 80116be:	68ba      	ldr	r2, [r7, #8]
 80116c0:	4413      	add	r3, r2
 80116c2:	2203      	movs	r2, #3
 80116c4:	701a      	strb	r2, [r3, #0]
  idx++;
 80116c6:	7dfb      	ldrb	r3, [r7, #23]
 80116c8:	3301      	adds	r3, #1
 80116ca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80116cc:	e013      	b.n	80116f6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80116ce:	7dfb      	ldrb	r3, [r7, #23]
 80116d0:	68ba      	ldr	r2, [r7, #8]
 80116d2:	4413      	add	r3, r2
 80116d4:	693a      	ldr	r2, [r7, #16]
 80116d6:	7812      	ldrb	r2, [r2, #0]
 80116d8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80116da:	693b      	ldr	r3, [r7, #16]
 80116dc:	3301      	adds	r3, #1
 80116de:	613b      	str	r3, [r7, #16]
    idx++;
 80116e0:	7dfb      	ldrb	r3, [r7, #23]
 80116e2:	3301      	adds	r3, #1
 80116e4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80116e6:	7dfb      	ldrb	r3, [r7, #23]
 80116e8:	68ba      	ldr	r2, [r7, #8]
 80116ea:	4413      	add	r3, r2
 80116ec:	2200      	movs	r2, #0
 80116ee:	701a      	strb	r2, [r3, #0]
    idx++;
 80116f0:	7dfb      	ldrb	r3, [r7, #23]
 80116f2:	3301      	adds	r3, #1
 80116f4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80116f6:	693b      	ldr	r3, [r7, #16]
 80116f8:	781b      	ldrb	r3, [r3, #0]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d1e7      	bne.n	80116ce <USBD_GetString+0x6a>
 80116fe:	e000      	b.n	8011702 <USBD_GetString+0x9e>
    return;
 8011700:	bf00      	nop
  }
}
 8011702:	3718      	adds	r7, #24
 8011704:	46bd      	mov	sp, r7
 8011706:	bd80      	pop	{r7, pc}

08011708 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8011708:	b480      	push	{r7}
 801170a:	b085      	sub	sp, #20
 801170c:	af00      	add	r7, sp, #0
 801170e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8011710:	2300      	movs	r3, #0
 8011712:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011718:	e005      	b.n	8011726 <USBD_GetLen+0x1e>
  {
    len++;
 801171a:	7bfb      	ldrb	r3, [r7, #15]
 801171c:	3301      	adds	r3, #1
 801171e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011720:	68bb      	ldr	r3, [r7, #8]
 8011722:	3301      	adds	r3, #1
 8011724:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8011726:	68bb      	ldr	r3, [r7, #8]
 8011728:	781b      	ldrb	r3, [r3, #0]
 801172a:	2b00      	cmp	r3, #0
 801172c:	d1f5      	bne.n	801171a <USBD_GetLen+0x12>
  }

  return len;
 801172e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011730:	4618      	mov	r0, r3
 8011732:	3714      	adds	r7, #20
 8011734:	46bd      	mov	sp, r7
 8011736:	f85d 7b04 	ldr.w	r7, [sp], #4
 801173a:	4770      	bx	lr

0801173c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b084      	sub	sp, #16
 8011740:	af00      	add	r7, sp, #0
 8011742:	60f8      	str	r0, [r7, #12]
 8011744:	60b9      	str	r1, [r7, #8]
 8011746:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	2202      	movs	r2, #2
 801174c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	687a      	ldr	r2, [r7, #4]
 8011754:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	687a      	ldr	r2, [r7, #4]
 801175a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	68ba      	ldr	r2, [r7, #8]
 8011760:	2100      	movs	r1, #0
 8011762:	68f8      	ldr	r0, [r7, #12]
 8011764:	f000 fcfb 	bl	801215e <USBD_LL_Transmit>

  return USBD_OK;
 8011768:	2300      	movs	r3, #0
}
 801176a:	4618      	mov	r0, r3
 801176c:	3710      	adds	r7, #16
 801176e:	46bd      	mov	sp, r7
 8011770:	bd80      	pop	{r7, pc}

08011772 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8011772:	b580      	push	{r7, lr}
 8011774:	b084      	sub	sp, #16
 8011776:	af00      	add	r7, sp, #0
 8011778:	60f8      	str	r0, [r7, #12]
 801177a:	60b9      	str	r1, [r7, #8]
 801177c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	68ba      	ldr	r2, [r7, #8]
 8011782:	2100      	movs	r1, #0
 8011784:	68f8      	ldr	r0, [r7, #12]
 8011786:	f000 fcea 	bl	801215e <USBD_LL_Transmit>

  return USBD_OK;
 801178a:	2300      	movs	r3, #0
}
 801178c:	4618      	mov	r0, r3
 801178e:	3710      	adds	r7, #16
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}

08011794 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b084      	sub	sp, #16
 8011798:	af00      	add	r7, sp, #0
 801179a:	60f8      	str	r0, [r7, #12]
 801179c:	60b9      	str	r1, [r7, #8]
 801179e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	2203      	movs	r2, #3
 80117a4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	687a      	ldr	r2, [r7, #4]
 80117ac:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	687a      	ldr	r2, [r7, #4]
 80117b4:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	68ba      	ldr	r2, [r7, #8]
 80117bc:	2100      	movs	r1, #0
 80117be:	68f8      	ldr	r0, [r7, #12]
 80117c0:	f000 fcee 	bl	80121a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80117c4:	2300      	movs	r3, #0
}
 80117c6:	4618      	mov	r0, r3
 80117c8:	3710      	adds	r7, #16
 80117ca:	46bd      	mov	sp, r7
 80117cc:	bd80      	pop	{r7, pc}

080117ce <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80117ce:	b580      	push	{r7, lr}
 80117d0:	b084      	sub	sp, #16
 80117d2:	af00      	add	r7, sp, #0
 80117d4:	60f8      	str	r0, [r7, #12]
 80117d6:	60b9      	str	r1, [r7, #8]
 80117d8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	68ba      	ldr	r2, [r7, #8]
 80117de:	2100      	movs	r1, #0
 80117e0:	68f8      	ldr	r0, [r7, #12]
 80117e2:	f000 fcdd 	bl	80121a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80117e6:	2300      	movs	r3, #0
}
 80117e8:	4618      	mov	r0, r3
 80117ea:	3710      	adds	r7, #16
 80117ec:	46bd      	mov	sp, r7
 80117ee:	bd80      	pop	{r7, pc}

080117f0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80117f0:	b580      	push	{r7, lr}
 80117f2:	b082      	sub	sp, #8
 80117f4:	af00      	add	r7, sp, #0
 80117f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	2204      	movs	r2, #4
 80117fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8011800:	2300      	movs	r3, #0
 8011802:	2200      	movs	r2, #0
 8011804:	2100      	movs	r1, #0
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	f000 fca9 	bl	801215e <USBD_LL_Transmit>

  return USBD_OK;
 801180c:	2300      	movs	r3, #0
}
 801180e:	4618      	mov	r0, r3
 8011810:	3708      	adds	r7, #8
 8011812:	46bd      	mov	sp, r7
 8011814:	bd80      	pop	{r7, pc}

08011816 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8011816:	b580      	push	{r7, lr}
 8011818:	b082      	sub	sp, #8
 801181a:	af00      	add	r7, sp, #0
 801181c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	2205      	movs	r2, #5
 8011822:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011826:	2300      	movs	r3, #0
 8011828:	2200      	movs	r2, #0
 801182a:	2100      	movs	r1, #0
 801182c:	6878      	ldr	r0, [r7, #4]
 801182e:	f000 fcb7 	bl	80121a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011832:	2300      	movs	r3, #0
}
 8011834:	4618      	mov	r0, r3
 8011836:	3708      	adds	r7, #8
 8011838:	46bd      	mov	sp, r7
 801183a:	bd80      	pop	{r7, pc}

0801183c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801183c:	b580      	push	{r7, lr}
 801183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8011840:	2200      	movs	r2, #0
 8011842:	4913      	ldr	r1, [pc, #76]	@ (8011890 <MX_USB_DEVICE_Init+0x54>)
 8011844:	4813      	ldr	r0, [pc, #76]	@ (8011894 <MX_USB_DEVICE_Init+0x58>)
 8011846:	f7fe fccd 	bl	80101e4 <USBD_Init>
 801184a:	4603      	mov	r3, r0
 801184c:	2b00      	cmp	r3, #0
 801184e:	d001      	beq.n	8011854 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8011850:	f7ef fd83 	bl	800135a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8011854:	4910      	ldr	r1, [pc, #64]	@ (8011898 <MX_USB_DEVICE_Init+0x5c>)
 8011856:	480f      	ldr	r0, [pc, #60]	@ (8011894 <MX_USB_DEVICE_Init+0x58>)
 8011858:	f7fe fcf4 	bl	8010244 <USBD_RegisterClass>
 801185c:	4603      	mov	r3, r0
 801185e:	2b00      	cmp	r3, #0
 8011860:	d001      	beq.n	8011866 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8011862:	f7ef fd7a 	bl	800135a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8011866:	490d      	ldr	r1, [pc, #52]	@ (801189c <MX_USB_DEVICE_Init+0x60>)
 8011868:	480a      	ldr	r0, [pc, #40]	@ (8011894 <MX_USB_DEVICE_Init+0x58>)
 801186a:	f7fe fc2b 	bl	80100c4 <USBD_CDC_RegisterInterface>
 801186e:	4603      	mov	r3, r0
 8011870:	2b00      	cmp	r3, #0
 8011872:	d001      	beq.n	8011878 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8011874:	f7ef fd71 	bl	800135a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8011878:	4806      	ldr	r0, [pc, #24]	@ (8011894 <MX_USB_DEVICE_Init+0x58>)
 801187a:	f7fe fd19 	bl	80102b0 <USBD_Start>
 801187e:	4603      	mov	r3, r0
 8011880:	2b00      	cmp	r3, #0
 8011882:	d001      	beq.n	8011888 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8011884:	f7ef fd69 	bl	800135a <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8011888:	f7f6 fbb2 	bl	8007ff0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801188c:	bf00      	nop
 801188e:	bd80      	pop	{r7, pc}
 8011890:	240000d8 	.word	0x240000d8
 8011894:	24000a4c 	.word	0x24000a4c
 8011898:	24000044 	.word	0x24000044
 801189c:	240000c4 	.word	0x240000c4

080118a0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80118a4:	2200      	movs	r2, #0
 80118a6:	4905      	ldr	r1, [pc, #20]	@ (80118bc <CDC_Init_FS+0x1c>)
 80118a8:	4805      	ldr	r0, [pc, #20]	@ (80118c0 <CDC_Init_FS+0x20>)
 80118aa:	f7fe fc25 	bl	80100f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80118ae:	4905      	ldr	r1, [pc, #20]	@ (80118c4 <CDC_Init_FS+0x24>)
 80118b0:	4803      	ldr	r0, [pc, #12]	@ (80118c0 <CDC_Init_FS+0x20>)
 80118b2:	f7fe fc43 	bl	801013c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80118b6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	bd80      	pop	{r7, pc}
 80118bc:	24001528 	.word	0x24001528
 80118c0:	24000a4c 	.word	0x24000a4c
 80118c4:	24000d28 	.word	0x24000d28

080118c8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80118c8:	b480      	push	{r7}
 80118ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80118cc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80118ce:	4618      	mov	r0, r3
 80118d0:	46bd      	mov	sp, r7
 80118d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118d6:	4770      	bx	lr

080118d8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80118d8:	b480      	push	{r7}
 80118da:	b083      	sub	sp, #12
 80118dc:	af00      	add	r7, sp, #0
 80118de:	4603      	mov	r3, r0
 80118e0:	6039      	str	r1, [r7, #0]
 80118e2:	71fb      	strb	r3, [r7, #7]
 80118e4:	4613      	mov	r3, r2
 80118e6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80118e8:	79fb      	ldrb	r3, [r7, #7]
 80118ea:	2b23      	cmp	r3, #35	@ 0x23
 80118ec:	d84a      	bhi.n	8011984 <CDC_Control_FS+0xac>
 80118ee:	a201      	add	r2, pc, #4	@ (adr r2, 80118f4 <CDC_Control_FS+0x1c>)
 80118f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80118f4:	08011985 	.word	0x08011985
 80118f8:	08011985 	.word	0x08011985
 80118fc:	08011985 	.word	0x08011985
 8011900:	08011985 	.word	0x08011985
 8011904:	08011985 	.word	0x08011985
 8011908:	08011985 	.word	0x08011985
 801190c:	08011985 	.word	0x08011985
 8011910:	08011985 	.word	0x08011985
 8011914:	08011985 	.word	0x08011985
 8011918:	08011985 	.word	0x08011985
 801191c:	08011985 	.word	0x08011985
 8011920:	08011985 	.word	0x08011985
 8011924:	08011985 	.word	0x08011985
 8011928:	08011985 	.word	0x08011985
 801192c:	08011985 	.word	0x08011985
 8011930:	08011985 	.word	0x08011985
 8011934:	08011985 	.word	0x08011985
 8011938:	08011985 	.word	0x08011985
 801193c:	08011985 	.word	0x08011985
 8011940:	08011985 	.word	0x08011985
 8011944:	08011985 	.word	0x08011985
 8011948:	08011985 	.word	0x08011985
 801194c:	08011985 	.word	0x08011985
 8011950:	08011985 	.word	0x08011985
 8011954:	08011985 	.word	0x08011985
 8011958:	08011985 	.word	0x08011985
 801195c:	08011985 	.word	0x08011985
 8011960:	08011985 	.word	0x08011985
 8011964:	08011985 	.word	0x08011985
 8011968:	08011985 	.word	0x08011985
 801196c:	08011985 	.word	0x08011985
 8011970:	08011985 	.word	0x08011985
 8011974:	08011985 	.word	0x08011985
 8011978:	08011985 	.word	0x08011985
 801197c:	08011985 	.word	0x08011985
 8011980:	08011985 	.word	0x08011985
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8011984:	bf00      	nop
  }

  return (USBD_OK);
 8011986:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8011988:	4618      	mov	r0, r3
 801198a:	370c      	adds	r7, #12
 801198c:	46bd      	mov	sp, r7
 801198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011992:	4770      	bx	lr

08011994 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b082      	sub	sp, #8
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]
 801199c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801199e:	6879      	ldr	r1, [r7, #4]
 80119a0:	4805      	ldr	r0, [pc, #20]	@ (80119b8 <CDC_Receive_FS+0x24>)
 80119a2:	f7fe fbcb 	bl	801013c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80119a6:	4804      	ldr	r0, [pc, #16]	@ (80119b8 <CDC_Receive_FS+0x24>)
 80119a8:	f7fe fbe6 	bl	8010178 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80119ac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80119ae:	4618      	mov	r0, r3
 80119b0:	3708      	adds	r7, #8
 80119b2:	46bd      	mov	sp, r7
 80119b4:	bd80      	pop	{r7, pc}
 80119b6:	bf00      	nop
 80119b8:	24000a4c 	.word	0x24000a4c

080119bc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80119bc:	b480      	push	{r7}
 80119be:	b087      	sub	sp, #28
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	60f8      	str	r0, [r7, #12]
 80119c4:	60b9      	str	r1, [r7, #8]
 80119c6:	4613      	mov	r3, r2
 80119c8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80119ca:	2300      	movs	r3, #0
 80119cc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80119ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80119d2:	4618      	mov	r0, r3
 80119d4:	371c      	adds	r7, #28
 80119d6:	46bd      	mov	sp, r7
 80119d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119dc:	4770      	bx	lr
	...

080119e0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80119e0:	b480      	push	{r7}
 80119e2:	b083      	sub	sp, #12
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	4603      	mov	r3, r0
 80119e8:	6039      	str	r1, [r7, #0]
 80119ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80119ec:	683b      	ldr	r3, [r7, #0]
 80119ee:	2212      	movs	r2, #18
 80119f0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80119f2:	4b03      	ldr	r3, [pc, #12]	@ (8011a00 <USBD_FS_DeviceDescriptor+0x20>)
}
 80119f4:	4618      	mov	r0, r3
 80119f6:	370c      	adds	r7, #12
 80119f8:	46bd      	mov	sp, r7
 80119fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fe:	4770      	bx	lr
 8011a00:	240000f8 	.word	0x240000f8

08011a04 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a04:	b480      	push	{r7}
 8011a06:	b083      	sub	sp, #12
 8011a08:	af00      	add	r7, sp, #0
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	6039      	str	r1, [r7, #0]
 8011a0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011a10:	683b      	ldr	r3, [r7, #0]
 8011a12:	2204      	movs	r2, #4
 8011a14:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8011a16:	4b03      	ldr	r3, [pc, #12]	@ (8011a24 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8011a18:	4618      	mov	r0, r3
 8011a1a:	370c      	adds	r7, #12
 8011a1c:	46bd      	mov	sp, r7
 8011a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a22:	4770      	bx	lr
 8011a24:	2400010c 	.word	0x2400010c

08011a28 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b082      	sub	sp, #8
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	4603      	mov	r3, r0
 8011a30:	6039      	str	r1, [r7, #0]
 8011a32:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011a34:	79fb      	ldrb	r3, [r7, #7]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d105      	bne.n	8011a46 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011a3a:	683a      	ldr	r2, [r7, #0]
 8011a3c:	4907      	ldr	r1, [pc, #28]	@ (8011a5c <USBD_FS_ProductStrDescriptor+0x34>)
 8011a3e:	4808      	ldr	r0, [pc, #32]	@ (8011a60 <USBD_FS_ProductStrDescriptor+0x38>)
 8011a40:	f7ff fe10 	bl	8011664 <USBD_GetString>
 8011a44:	e004      	b.n	8011a50 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8011a46:	683a      	ldr	r2, [r7, #0]
 8011a48:	4904      	ldr	r1, [pc, #16]	@ (8011a5c <USBD_FS_ProductStrDescriptor+0x34>)
 8011a4a:	4805      	ldr	r0, [pc, #20]	@ (8011a60 <USBD_FS_ProductStrDescriptor+0x38>)
 8011a4c:	f7ff fe0a 	bl	8011664 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011a50:	4b02      	ldr	r3, [pc, #8]	@ (8011a5c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011a52:	4618      	mov	r0, r3
 8011a54:	3708      	adds	r7, #8
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bd80      	pop	{r7, pc}
 8011a5a:	bf00      	nop
 8011a5c:	24001d28 	.word	0x24001d28
 8011a60:	08014b10 	.word	0x08014b10

08011a64 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a64:	b580      	push	{r7, lr}
 8011a66:	b082      	sub	sp, #8
 8011a68:	af00      	add	r7, sp, #0
 8011a6a:	4603      	mov	r3, r0
 8011a6c:	6039      	str	r1, [r7, #0]
 8011a6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011a70:	683a      	ldr	r2, [r7, #0]
 8011a72:	4904      	ldr	r1, [pc, #16]	@ (8011a84 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011a74:	4804      	ldr	r0, [pc, #16]	@ (8011a88 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011a76:	f7ff fdf5 	bl	8011664 <USBD_GetString>
  return USBD_StrDesc;
 8011a7a:	4b02      	ldr	r3, [pc, #8]	@ (8011a84 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	3708      	adds	r7, #8
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}
 8011a84:	24001d28 	.word	0x24001d28
 8011a88:	08014b28 	.word	0x08014b28

08011a8c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b082      	sub	sp, #8
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	4603      	mov	r3, r0
 8011a94:	6039      	str	r1, [r7, #0]
 8011a96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011a98:	683b      	ldr	r3, [r7, #0]
 8011a9a:	221a      	movs	r2, #26
 8011a9c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8011a9e:	f000 f843 	bl	8011b28 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011aa2:	4b02      	ldr	r3, [pc, #8]	@ (8011aac <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	3708      	adds	r7, #8
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}
 8011aac:	24000110 	.word	0x24000110

08011ab0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	4603      	mov	r3, r0
 8011ab8:	6039      	str	r1, [r7, #0]
 8011aba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8011abc:	79fb      	ldrb	r3, [r7, #7]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d105      	bne.n	8011ace <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011ac2:	683a      	ldr	r2, [r7, #0]
 8011ac4:	4907      	ldr	r1, [pc, #28]	@ (8011ae4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011ac6:	4808      	ldr	r0, [pc, #32]	@ (8011ae8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011ac8:	f7ff fdcc 	bl	8011664 <USBD_GetString>
 8011acc:	e004      	b.n	8011ad8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011ace:	683a      	ldr	r2, [r7, #0]
 8011ad0:	4904      	ldr	r1, [pc, #16]	@ (8011ae4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011ad2:	4805      	ldr	r0, [pc, #20]	@ (8011ae8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011ad4:	f7ff fdc6 	bl	8011664 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011ad8:	4b02      	ldr	r3, [pc, #8]	@ (8011ae4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011ada:	4618      	mov	r0, r3
 8011adc:	3708      	adds	r7, #8
 8011ade:	46bd      	mov	sp, r7
 8011ae0:	bd80      	pop	{r7, pc}
 8011ae2:	bf00      	nop
 8011ae4:	24001d28 	.word	0x24001d28
 8011ae8:	08014b3c 	.word	0x08014b3c

08011aec <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011aec:	b580      	push	{r7, lr}
 8011aee:	b082      	sub	sp, #8
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	4603      	mov	r3, r0
 8011af4:	6039      	str	r1, [r7, #0]
 8011af6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011af8:	79fb      	ldrb	r3, [r7, #7]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d105      	bne.n	8011b0a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011afe:	683a      	ldr	r2, [r7, #0]
 8011b00:	4907      	ldr	r1, [pc, #28]	@ (8011b20 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011b02:	4808      	ldr	r0, [pc, #32]	@ (8011b24 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011b04:	f7ff fdae 	bl	8011664 <USBD_GetString>
 8011b08:	e004      	b.n	8011b14 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011b0a:	683a      	ldr	r2, [r7, #0]
 8011b0c:	4904      	ldr	r1, [pc, #16]	@ (8011b20 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011b0e:	4805      	ldr	r0, [pc, #20]	@ (8011b24 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011b10:	f7ff fda8 	bl	8011664 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011b14:	4b02      	ldr	r3, [pc, #8]	@ (8011b20 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	3708      	adds	r7, #8
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	bd80      	pop	{r7, pc}
 8011b1e:	bf00      	nop
 8011b20:	24001d28 	.word	0x24001d28
 8011b24:	08014b48 	.word	0x08014b48

08011b28 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b084      	sub	sp, #16
 8011b2c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8011b6c <Get_SerialNum+0x44>)
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011b34:	4b0e      	ldr	r3, [pc, #56]	@ (8011b70 <Get_SerialNum+0x48>)
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8011b74 <Get_SerialNum+0x4c>)
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011b40:	68fa      	ldr	r2, [r7, #12]
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	4413      	add	r3, r2
 8011b46:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d009      	beq.n	8011b62 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011b4e:	2208      	movs	r2, #8
 8011b50:	4909      	ldr	r1, [pc, #36]	@ (8011b78 <Get_SerialNum+0x50>)
 8011b52:	68f8      	ldr	r0, [r7, #12]
 8011b54:	f000 f814 	bl	8011b80 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011b58:	2204      	movs	r2, #4
 8011b5a:	4908      	ldr	r1, [pc, #32]	@ (8011b7c <Get_SerialNum+0x54>)
 8011b5c:	68b8      	ldr	r0, [r7, #8]
 8011b5e:	f000 f80f 	bl	8011b80 <IntToUnicode>
  }
}
 8011b62:	bf00      	nop
 8011b64:	3710      	adds	r7, #16
 8011b66:	46bd      	mov	sp, r7
 8011b68:	bd80      	pop	{r7, pc}
 8011b6a:	bf00      	nop
 8011b6c:	1ff1e800 	.word	0x1ff1e800
 8011b70:	1ff1e804 	.word	0x1ff1e804
 8011b74:	1ff1e808 	.word	0x1ff1e808
 8011b78:	24000112 	.word	0x24000112
 8011b7c:	24000122 	.word	0x24000122

08011b80 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011b80:	b480      	push	{r7}
 8011b82:	b087      	sub	sp, #28
 8011b84:	af00      	add	r7, sp, #0
 8011b86:	60f8      	str	r0, [r7, #12]
 8011b88:	60b9      	str	r1, [r7, #8]
 8011b8a:	4613      	mov	r3, r2
 8011b8c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011b92:	2300      	movs	r3, #0
 8011b94:	75fb      	strb	r3, [r7, #23]
 8011b96:	e027      	b.n	8011be8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	0f1b      	lsrs	r3, r3, #28
 8011b9c:	2b09      	cmp	r3, #9
 8011b9e:	d80b      	bhi.n	8011bb8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011ba0:	68fb      	ldr	r3, [r7, #12]
 8011ba2:	0f1b      	lsrs	r3, r3, #28
 8011ba4:	b2da      	uxtb	r2, r3
 8011ba6:	7dfb      	ldrb	r3, [r7, #23]
 8011ba8:	005b      	lsls	r3, r3, #1
 8011baa:	4619      	mov	r1, r3
 8011bac:	68bb      	ldr	r3, [r7, #8]
 8011bae:	440b      	add	r3, r1
 8011bb0:	3230      	adds	r2, #48	@ 0x30
 8011bb2:	b2d2      	uxtb	r2, r2
 8011bb4:	701a      	strb	r2, [r3, #0]
 8011bb6:	e00a      	b.n	8011bce <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	0f1b      	lsrs	r3, r3, #28
 8011bbc:	b2da      	uxtb	r2, r3
 8011bbe:	7dfb      	ldrb	r3, [r7, #23]
 8011bc0:	005b      	lsls	r3, r3, #1
 8011bc2:	4619      	mov	r1, r3
 8011bc4:	68bb      	ldr	r3, [r7, #8]
 8011bc6:	440b      	add	r3, r1
 8011bc8:	3237      	adds	r2, #55	@ 0x37
 8011bca:	b2d2      	uxtb	r2, r2
 8011bcc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011bce:	68fb      	ldr	r3, [r7, #12]
 8011bd0:	011b      	lsls	r3, r3, #4
 8011bd2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011bd4:	7dfb      	ldrb	r3, [r7, #23]
 8011bd6:	005b      	lsls	r3, r3, #1
 8011bd8:	3301      	adds	r3, #1
 8011bda:	68ba      	ldr	r2, [r7, #8]
 8011bdc:	4413      	add	r3, r2
 8011bde:	2200      	movs	r2, #0
 8011be0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011be2:	7dfb      	ldrb	r3, [r7, #23]
 8011be4:	3301      	adds	r3, #1
 8011be6:	75fb      	strb	r3, [r7, #23]
 8011be8:	7dfa      	ldrb	r2, [r7, #23]
 8011bea:	79fb      	ldrb	r3, [r7, #7]
 8011bec:	429a      	cmp	r2, r3
 8011bee:	d3d3      	bcc.n	8011b98 <IntToUnicode+0x18>
  }
}
 8011bf0:	bf00      	nop
 8011bf2:	bf00      	nop
 8011bf4:	371c      	adds	r7, #28
 8011bf6:	46bd      	mov	sp, r7
 8011bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bfc:	4770      	bx	lr
	...

08011c00 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011c00:	b580      	push	{r7, lr}
 8011c02:	b0ba      	sub	sp, #232	@ 0xe8
 8011c04:	af00      	add	r7, sp, #0
 8011c06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011c08:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8011c0c:	2200      	movs	r2, #0
 8011c0e:	601a      	str	r2, [r3, #0]
 8011c10:	605a      	str	r2, [r3, #4]
 8011c12:	609a      	str	r2, [r3, #8]
 8011c14:	60da      	str	r2, [r3, #12]
 8011c16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011c18:	f107 0310 	add.w	r3, r7, #16
 8011c1c:	22c0      	movs	r2, #192	@ 0xc0
 8011c1e:	2100      	movs	r1, #0
 8011c20:	4618      	mov	r0, r3
 8011c22:	f001 f872 	bl	8012d0a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	4a34      	ldr	r2, [pc, #208]	@ (8011cfc <HAL_PCD_MspInit+0xfc>)
 8011c2c:	4293      	cmp	r3, r2
 8011c2e:	d161      	bne.n	8011cf4 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8011c30:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8011c34:	f04f 0300 	mov.w	r3, #0
 8011c38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8011c3c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8011c40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8011c44:	f107 0310 	add.w	r3, r7, #16
 8011c48:	4618      	mov	r0, r3
 8011c4a:	f7f7 f9c7 	bl	8008fdc <HAL_RCCEx_PeriphCLKConfig>
 8011c4e:	4603      	mov	r3, r0
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d001      	beq.n	8011c58 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8011c54:	f7ef fb81 	bl	800135a <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8011c58:	f7f6 f9ca 	bl	8007ff0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011c5c:	4b28      	ldr	r3, [pc, #160]	@ (8011d00 <HAL_PCD_MspInit+0x100>)
 8011c5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011c62:	4a27      	ldr	r2, [pc, #156]	@ (8011d00 <HAL_PCD_MspInit+0x100>)
 8011c64:	f043 0301 	orr.w	r3, r3, #1
 8011c68:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8011c6c:	4b24      	ldr	r3, [pc, #144]	@ (8011d00 <HAL_PCD_MspInit+0x100>)
 8011c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8011c72:	f003 0301 	and.w	r3, r3, #1
 8011c76:	60fb      	str	r3, [r7, #12]
 8011c78:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8011c7a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8011c7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011c82:	2302      	movs	r3, #2
 8011c84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011c88:	2300      	movs	r3, #0
 8011c8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011c8e:	2300      	movs	r3, #0
 8011c90:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8011c94:	230a      	movs	r3, #10
 8011c96:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011c9a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8011c9e:	4619      	mov	r1, r3
 8011ca0:	4818      	ldr	r0, [pc, #96]	@ (8011d04 <HAL_PCD_MspInit+0x104>)
 8011ca2:	f7f4 fc9b 	bl	80065dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8011ca6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011caa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011cae:	2300      	movs	r3, #0
 8011cb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011cba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8011cbe:	4619      	mov	r1, r3
 8011cc0:	4810      	ldr	r0, [pc, #64]	@ (8011d04 <HAL_PCD_MspInit+0x104>)
 8011cc2:	f7f4 fc8b 	bl	80065dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8011cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8011d00 <HAL_PCD_MspInit+0x100>)
 8011cc8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8011ccc:	4a0c      	ldr	r2, [pc, #48]	@ (8011d00 <HAL_PCD_MspInit+0x100>)
 8011cce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011cd2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8011cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8011d00 <HAL_PCD_MspInit+0x100>)
 8011cd8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8011cdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8011ce0:	60bb      	str	r3, [r7, #8]
 8011ce2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8011ce4:	2200      	movs	r2, #0
 8011ce6:	2100      	movs	r1, #0
 8011ce8:	2065      	movs	r0, #101	@ 0x65
 8011cea:	f7f2 fae6 	bl	80042ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8011cee:	2065      	movs	r0, #101	@ 0x65
 8011cf0:	f7f2 fafd 	bl	80042ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8011cf4:	bf00      	nop
 8011cf6:	37e8      	adds	r7, #232	@ 0xe8
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	bd80      	pop	{r7, pc}
 8011cfc:	40080000 	.word	0x40080000
 8011d00:	58024400 	.word	0x58024400
 8011d04:	58020000 	.word	0x58020000

08011d08 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d08:	b580      	push	{r7, lr}
 8011d0a:	b082      	sub	sp, #8
 8011d0c:	af00      	add	r7, sp, #0
 8011d0e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8011d1c:	4619      	mov	r1, r3
 8011d1e:	4610      	mov	r0, r2
 8011d20:	f7fe fb13 	bl	801034a <USBD_LL_SetupStage>
}
 8011d24:	bf00      	nop
 8011d26:	3708      	adds	r7, #8
 8011d28:	46bd      	mov	sp, r7
 8011d2a:	bd80      	pop	{r7, pc}

08011d2c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d2c:	b580      	push	{r7, lr}
 8011d2e:	b082      	sub	sp, #8
 8011d30:	af00      	add	r7, sp, #0
 8011d32:	6078      	str	r0, [r7, #4]
 8011d34:	460b      	mov	r3, r1
 8011d36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011d3e:	78fa      	ldrb	r2, [r7, #3]
 8011d40:	6879      	ldr	r1, [r7, #4]
 8011d42:	4613      	mov	r3, r2
 8011d44:	00db      	lsls	r3, r3, #3
 8011d46:	4413      	add	r3, r2
 8011d48:	009b      	lsls	r3, r3, #2
 8011d4a:	440b      	add	r3, r1
 8011d4c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8011d50:	681a      	ldr	r2, [r3, #0]
 8011d52:	78fb      	ldrb	r3, [r7, #3]
 8011d54:	4619      	mov	r1, r3
 8011d56:	f7fe fb4d 	bl	80103f4 <USBD_LL_DataOutStage>
}
 8011d5a:	bf00      	nop
 8011d5c:	3708      	adds	r7, #8
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bd80      	pop	{r7, pc}

08011d62 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d62:	b580      	push	{r7, lr}
 8011d64:	b082      	sub	sp, #8
 8011d66:	af00      	add	r7, sp, #0
 8011d68:	6078      	str	r0, [r7, #4]
 8011d6a:	460b      	mov	r3, r1
 8011d6c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8011d74:	78fa      	ldrb	r2, [r7, #3]
 8011d76:	6879      	ldr	r1, [r7, #4]
 8011d78:	4613      	mov	r3, r2
 8011d7a:	00db      	lsls	r3, r3, #3
 8011d7c:	4413      	add	r3, r2
 8011d7e:	009b      	lsls	r3, r3, #2
 8011d80:	440b      	add	r3, r1
 8011d82:	3320      	adds	r3, #32
 8011d84:	681a      	ldr	r2, [r3, #0]
 8011d86:	78fb      	ldrb	r3, [r7, #3]
 8011d88:	4619      	mov	r1, r3
 8011d8a:	f7fe fbe6 	bl	801055a <USBD_LL_DataInStage>
}
 8011d8e:	bf00      	nop
 8011d90:	3708      	adds	r7, #8
 8011d92:	46bd      	mov	sp, r7
 8011d94:	bd80      	pop	{r7, pc}

08011d96 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011d96:	b580      	push	{r7, lr}
 8011d98:	b082      	sub	sp, #8
 8011d9a:	af00      	add	r7, sp, #0
 8011d9c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011da4:	4618      	mov	r0, r3
 8011da6:	f7fe fd20 	bl	80107ea <USBD_LL_SOF>
}
 8011daa:	bf00      	nop
 8011dac:	3708      	adds	r7, #8
 8011dae:	46bd      	mov	sp, r7
 8011db0:	bd80      	pop	{r7, pc}

08011db2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011db2:	b580      	push	{r7, lr}
 8011db4:	b084      	sub	sp, #16
 8011db6:	af00      	add	r7, sp, #0
 8011db8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8011dba:	2301      	movs	r3, #1
 8011dbc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	79db      	ldrb	r3, [r3, #7]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d102      	bne.n	8011dcc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	73fb      	strb	r3, [r7, #15]
 8011dca:	e008      	b.n	8011dde <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	79db      	ldrb	r3, [r3, #7]
 8011dd0:	2b02      	cmp	r3, #2
 8011dd2:	d102      	bne.n	8011dda <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8011dd4:	2301      	movs	r3, #1
 8011dd6:	73fb      	strb	r3, [r7, #15]
 8011dd8:	e001      	b.n	8011dde <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8011dda:	f7ef fabe 	bl	800135a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011de4:	7bfa      	ldrb	r2, [r7, #15]
 8011de6:	4611      	mov	r1, r2
 8011de8:	4618      	mov	r0, r3
 8011dea:	f7fe fcba 	bl	8010762 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011df4:	4618      	mov	r0, r3
 8011df6:	f7fe fc62 	bl	80106be <USBD_LL_Reset>
}
 8011dfa:	bf00      	nop
 8011dfc:	3710      	adds	r7, #16
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	bd80      	pop	{r7, pc}
	...

08011e04 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e04:	b580      	push	{r7, lr}
 8011e06:	b082      	sub	sp, #8
 8011e08:	af00      	add	r7, sp, #0
 8011e0a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e12:	4618      	mov	r0, r3
 8011e14:	f7fe fcb5 	bl	8010782 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011e20:	681b      	ldr	r3, [r3, #0]
 8011e22:	687a      	ldr	r2, [r7, #4]
 8011e24:	6812      	ldr	r2, [r2, #0]
 8011e26:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011e2a:	f043 0301 	orr.w	r3, r3, #1
 8011e2e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	7adb      	ldrb	r3, [r3, #11]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d005      	beq.n	8011e44 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011e38:	4b04      	ldr	r3, [pc, #16]	@ (8011e4c <HAL_PCD_SuspendCallback+0x48>)
 8011e3a:	691b      	ldr	r3, [r3, #16]
 8011e3c:	4a03      	ldr	r2, [pc, #12]	@ (8011e4c <HAL_PCD_SuspendCallback+0x48>)
 8011e3e:	f043 0306 	orr.w	r3, r3, #6
 8011e42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011e44:	bf00      	nop
 8011e46:	3708      	adds	r7, #8
 8011e48:	46bd      	mov	sp, r7
 8011e4a:	bd80      	pop	{r7, pc}
 8011e4c:	e000ed00 	.word	0xe000ed00

08011e50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e50:	b580      	push	{r7, lr}
 8011e52:	b082      	sub	sp, #8
 8011e54:	af00      	add	r7, sp, #0
 8011e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e5e:	4618      	mov	r0, r3
 8011e60:	f7fe fcab 	bl	80107ba <USBD_LL_Resume>
}
 8011e64:	bf00      	nop
 8011e66:	3708      	adds	r7, #8
 8011e68:	46bd      	mov	sp, r7
 8011e6a:	bd80      	pop	{r7, pc}

08011e6c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b082      	sub	sp, #8
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	6078      	str	r0, [r7, #4]
 8011e74:	460b      	mov	r3, r1
 8011e76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011e7e:	78fa      	ldrb	r2, [r7, #3]
 8011e80:	4611      	mov	r1, r2
 8011e82:	4618      	mov	r0, r3
 8011e84:	f7fe fd03 	bl	801088e <USBD_LL_IsoOUTIncomplete>
}
 8011e88:	bf00      	nop
 8011e8a:	3708      	adds	r7, #8
 8011e8c:	46bd      	mov	sp, r7
 8011e8e:	bd80      	pop	{r7, pc}

08011e90 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011e90:	b580      	push	{r7, lr}
 8011e92:	b082      	sub	sp, #8
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	6078      	str	r0, [r7, #4]
 8011e98:	460b      	mov	r3, r1
 8011e9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011ea2:	78fa      	ldrb	r2, [r7, #3]
 8011ea4:	4611      	mov	r1, r2
 8011ea6:	4618      	mov	r0, r3
 8011ea8:	f7fe fcbf 	bl	801082a <USBD_LL_IsoINIncomplete>
}
 8011eac:	bf00      	nop
 8011eae:	3708      	adds	r7, #8
 8011eb0:	46bd      	mov	sp, r7
 8011eb2:	bd80      	pop	{r7, pc}

08011eb4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011eb4:	b580      	push	{r7, lr}
 8011eb6:	b082      	sub	sp, #8
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	f7fe fd15 	bl	80108f2 <USBD_LL_DevConnected>
}
 8011ec8:	bf00      	nop
 8011eca:	3708      	adds	r7, #8
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	bd80      	pop	{r7, pc}

08011ed0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	b082      	sub	sp, #8
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f7fe fd12 	bl	8010908 <USBD_LL_DevDisconnected>
}
 8011ee4:	bf00      	nop
 8011ee6:	3708      	adds	r7, #8
 8011ee8:	46bd      	mov	sp, r7
 8011eea:	bd80      	pop	{r7, pc}

08011eec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011eec:	b580      	push	{r7, lr}
 8011eee:	b082      	sub	sp, #8
 8011ef0:	af00      	add	r7, sp, #0
 8011ef2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	781b      	ldrb	r3, [r3, #0]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d13e      	bne.n	8011f7a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8011efc:	4a21      	ldr	r2, [pc, #132]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	4a1f      	ldr	r2, [pc, #124]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f08:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8011f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8011f88 <USBD_LL_Init+0x9c>)
 8011f10:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8011f12:	4b1c      	ldr	r3, [pc, #112]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f14:	2209      	movs	r2, #9
 8011f16:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8011f18:	4b1a      	ldr	r3, [pc, #104]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f1a:	2202      	movs	r2, #2
 8011f1c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011f1e:	4b19      	ldr	r3, [pc, #100]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f20:	2200      	movs	r2, #0
 8011f22:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011f24:	4b17      	ldr	r3, [pc, #92]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f26:	2202      	movs	r2, #2
 8011f28:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8011f2a:	4b16      	ldr	r3, [pc, #88]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f2c:	2201      	movs	r2, #1
 8011f2e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011f30:	4b14      	ldr	r3, [pc, #80]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f32:	2200      	movs	r2, #0
 8011f34:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011f36:	4b13      	ldr	r3, [pc, #76]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f38:	2200      	movs	r2, #0
 8011f3a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8011f3c:	4b11      	ldr	r3, [pc, #68]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f3e:	2201      	movs	r2, #1
 8011f40:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8011f42:	4b10      	ldr	r3, [pc, #64]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f44:	2201      	movs	r2, #1
 8011f46:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011f48:	4b0e      	ldr	r3, [pc, #56]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f4a:	2200      	movs	r2, #0
 8011f4c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8011f4e:	480d      	ldr	r0, [pc, #52]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f50:	f7f4 fd56 	bl	8006a00 <HAL_PCD_Init>
 8011f54:	4603      	mov	r3, r0
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d001      	beq.n	8011f5e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8011f5a:	f7ef f9fe 	bl	800135a <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8011f5e:	2180      	movs	r1, #128	@ 0x80
 8011f60:	4808      	ldr	r0, [pc, #32]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f62:	f7f5 ffaa 	bl	8007eba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011f66:	2240      	movs	r2, #64	@ 0x40
 8011f68:	2100      	movs	r1, #0
 8011f6a:	4806      	ldr	r0, [pc, #24]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f6c:	f7f5 ff5e 	bl	8007e2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8011f70:	2280      	movs	r2, #128	@ 0x80
 8011f72:	2101      	movs	r1, #1
 8011f74:	4803      	ldr	r0, [pc, #12]	@ (8011f84 <USBD_LL_Init+0x98>)
 8011f76:	f7f5 ff59 	bl	8007e2c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8011f7a:	2300      	movs	r3, #0
}
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	3708      	adds	r7, #8
 8011f80:	46bd      	mov	sp, r7
 8011f82:	bd80      	pop	{r7, pc}
 8011f84:	24001f28 	.word	0x24001f28
 8011f88:	40080000 	.word	0x40080000

08011f8c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b084      	sub	sp, #16
 8011f90:	af00      	add	r7, sp, #0
 8011f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011f94:	2300      	movs	r3, #0
 8011f96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011f98:	2300      	movs	r3, #0
 8011f9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	f7f4 fe38 	bl	8006c18 <HAL_PCD_Start>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011fac:	7bfb      	ldrb	r3, [r7, #15]
 8011fae:	4618      	mov	r0, r3
 8011fb0:	f000 f942 	bl	8012238 <USBD_Get_USB_Status>
 8011fb4:	4603      	mov	r3, r0
 8011fb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011fb8:	7bbb      	ldrb	r3, [r7, #14]
}
 8011fba:	4618      	mov	r0, r3
 8011fbc:	3710      	adds	r7, #16
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	bd80      	pop	{r7, pc}

08011fc2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011fc2:	b580      	push	{r7, lr}
 8011fc4:	b084      	sub	sp, #16
 8011fc6:	af00      	add	r7, sp, #0
 8011fc8:	6078      	str	r0, [r7, #4]
 8011fca:	4608      	mov	r0, r1
 8011fcc:	4611      	mov	r1, r2
 8011fce:	461a      	mov	r2, r3
 8011fd0:	4603      	mov	r3, r0
 8011fd2:	70fb      	strb	r3, [r7, #3]
 8011fd4:	460b      	mov	r3, r1
 8011fd6:	70bb      	strb	r3, [r7, #2]
 8011fd8:	4613      	mov	r3, r2
 8011fda:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011fdc:	2300      	movs	r3, #0
 8011fde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011fe4:	687b      	ldr	r3, [r7, #4]
 8011fe6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8011fea:	78bb      	ldrb	r3, [r7, #2]
 8011fec:	883a      	ldrh	r2, [r7, #0]
 8011fee:	78f9      	ldrb	r1, [r7, #3]
 8011ff0:	f7f5 fb39 	bl	8007666 <HAL_PCD_EP_Open>
 8011ff4:	4603      	mov	r3, r0
 8011ff6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ff8:	7bfb      	ldrb	r3, [r7, #15]
 8011ffa:	4618      	mov	r0, r3
 8011ffc:	f000 f91c 	bl	8012238 <USBD_Get_USB_Status>
 8012000:	4603      	mov	r3, r0
 8012002:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012004:	7bbb      	ldrb	r3, [r7, #14]
}
 8012006:	4618      	mov	r0, r3
 8012008:	3710      	adds	r7, #16
 801200a:	46bd      	mov	sp, r7
 801200c:	bd80      	pop	{r7, pc}

0801200e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801200e:	b580      	push	{r7, lr}
 8012010:	b084      	sub	sp, #16
 8012012:	af00      	add	r7, sp, #0
 8012014:	6078      	str	r0, [r7, #4]
 8012016:	460b      	mov	r3, r1
 8012018:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801201a:	2300      	movs	r3, #0
 801201c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801201e:	2300      	movs	r3, #0
 8012020:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012028:	78fa      	ldrb	r2, [r7, #3]
 801202a:	4611      	mov	r1, r2
 801202c:	4618      	mov	r0, r3
 801202e:	f7f5 fb82 	bl	8007736 <HAL_PCD_EP_Close>
 8012032:	4603      	mov	r3, r0
 8012034:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012036:	7bfb      	ldrb	r3, [r7, #15]
 8012038:	4618      	mov	r0, r3
 801203a:	f000 f8fd 	bl	8012238 <USBD_Get_USB_Status>
 801203e:	4603      	mov	r3, r0
 8012040:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012042:	7bbb      	ldrb	r3, [r7, #14]
}
 8012044:	4618      	mov	r0, r3
 8012046:	3710      	adds	r7, #16
 8012048:	46bd      	mov	sp, r7
 801204a:	bd80      	pop	{r7, pc}

0801204c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801204c:	b580      	push	{r7, lr}
 801204e:	b084      	sub	sp, #16
 8012050:	af00      	add	r7, sp, #0
 8012052:	6078      	str	r0, [r7, #4]
 8012054:	460b      	mov	r3, r1
 8012056:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012058:	2300      	movs	r3, #0
 801205a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801205c:	2300      	movs	r3, #0
 801205e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8012066:	78fa      	ldrb	r2, [r7, #3]
 8012068:	4611      	mov	r1, r2
 801206a:	4618      	mov	r0, r3
 801206c:	f7f5 fc3a 	bl	80078e4 <HAL_PCD_EP_SetStall>
 8012070:	4603      	mov	r3, r0
 8012072:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012074:	7bfb      	ldrb	r3, [r7, #15]
 8012076:	4618      	mov	r0, r3
 8012078:	f000 f8de 	bl	8012238 <USBD_Get_USB_Status>
 801207c:	4603      	mov	r3, r0
 801207e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012080:	7bbb      	ldrb	r3, [r7, #14]
}
 8012082:	4618      	mov	r0, r3
 8012084:	3710      	adds	r7, #16
 8012086:	46bd      	mov	sp, r7
 8012088:	bd80      	pop	{r7, pc}

0801208a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801208a:	b580      	push	{r7, lr}
 801208c:	b084      	sub	sp, #16
 801208e:	af00      	add	r7, sp, #0
 8012090:	6078      	str	r0, [r7, #4]
 8012092:	460b      	mov	r3, r1
 8012094:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012096:	2300      	movs	r3, #0
 8012098:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801209a:	2300      	movs	r3, #0
 801209c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80120a4:	78fa      	ldrb	r2, [r7, #3]
 80120a6:	4611      	mov	r1, r2
 80120a8:	4618      	mov	r0, r3
 80120aa:	f7f5 fc7e 	bl	80079aa <HAL_PCD_EP_ClrStall>
 80120ae:	4603      	mov	r3, r0
 80120b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80120b2:	7bfb      	ldrb	r3, [r7, #15]
 80120b4:	4618      	mov	r0, r3
 80120b6:	f000 f8bf 	bl	8012238 <USBD_Get_USB_Status>
 80120ba:	4603      	mov	r3, r0
 80120bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80120be:	7bbb      	ldrb	r3, [r7, #14]
}
 80120c0:	4618      	mov	r0, r3
 80120c2:	3710      	adds	r7, #16
 80120c4:	46bd      	mov	sp, r7
 80120c6:	bd80      	pop	{r7, pc}

080120c8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80120c8:	b480      	push	{r7}
 80120ca:	b085      	sub	sp, #20
 80120cc:	af00      	add	r7, sp, #0
 80120ce:	6078      	str	r0, [r7, #4]
 80120d0:	460b      	mov	r3, r1
 80120d2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80120da:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80120dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	da0b      	bge.n	80120fc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80120e4:	78fb      	ldrb	r3, [r7, #3]
 80120e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80120ea:	68f9      	ldr	r1, [r7, #12]
 80120ec:	4613      	mov	r3, r2
 80120ee:	00db      	lsls	r3, r3, #3
 80120f0:	4413      	add	r3, r2
 80120f2:	009b      	lsls	r3, r3, #2
 80120f4:	440b      	add	r3, r1
 80120f6:	3316      	adds	r3, #22
 80120f8:	781b      	ldrb	r3, [r3, #0]
 80120fa:	e00b      	b.n	8012114 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80120fc:	78fb      	ldrb	r3, [r7, #3]
 80120fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012102:	68f9      	ldr	r1, [r7, #12]
 8012104:	4613      	mov	r3, r2
 8012106:	00db      	lsls	r3, r3, #3
 8012108:	4413      	add	r3, r2
 801210a:	009b      	lsls	r3, r3, #2
 801210c:	440b      	add	r3, r1
 801210e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8012112:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012114:	4618      	mov	r0, r3
 8012116:	3714      	adds	r7, #20
 8012118:	46bd      	mov	sp, r7
 801211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801211e:	4770      	bx	lr

08012120 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	b084      	sub	sp, #16
 8012124:	af00      	add	r7, sp, #0
 8012126:	6078      	str	r0, [r7, #4]
 8012128:	460b      	mov	r3, r1
 801212a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801212c:	2300      	movs	r3, #0
 801212e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012130:	2300      	movs	r3, #0
 8012132:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801213a:	78fa      	ldrb	r2, [r7, #3]
 801213c:	4611      	mov	r1, r2
 801213e:	4618      	mov	r0, r3
 8012140:	f7f5 fa6d 	bl	800761e <HAL_PCD_SetAddress>
 8012144:	4603      	mov	r3, r0
 8012146:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012148:	7bfb      	ldrb	r3, [r7, #15]
 801214a:	4618      	mov	r0, r3
 801214c:	f000 f874 	bl	8012238 <USBD_Get_USB_Status>
 8012150:	4603      	mov	r3, r0
 8012152:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8012154:	7bbb      	ldrb	r3, [r7, #14]
}
 8012156:	4618      	mov	r0, r3
 8012158:	3710      	adds	r7, #16
 801215a:	46bd      	mov	sp, r7
 801215c:	bd80      	pop	{r7, pc}

0801215e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801215e:	b580      	push	{r7, lr}
 8012160:	b086      	sub	sp, #24
 8012162:	af00      	add	r7, sp, #0
 8012164:	60f8      	str	r0, [r7, #12]
 8012166:	607a      	str	r2, [r7, #4]
 8012168:	603b      	str	r3, [r7, #0]
 801216a:	460b      	mov	r3, r1
 801216c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801216e:	2300      	movs	r3, #0
 8012170:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012172:	2300      	movs	r3, #0
 8012174:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801217c:	7af9      	ldrb	r1, [r7, #11]
 801217e:	683b      	ldr	r3, [r7, #0]
 8012180:	687a      	ldr	r2, [r7, #4]
 8012182:	f7f5 fb75 	bl	8007870 <HAL_PCD_EP_Transmit>
 8012186:	4603      	mov	r3, r0
 8012188:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801218a:	7dfb      	ldrb	r3, [r7, #23]
 801218c:	4618      	mov	r0, r3
 801218e:	f000 f853 	bl	8012238 <USBD_Get_USB_Status>
 8012192:	4603      	mov	r3, r0
 8012194:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8012196:	7dbb      	ldrb	r3, [r7, #22]
}
 8012198:	4618      	mov	r0, r3
 801219a:	3718      	adds	r7, #24
 801219c:	46bd      	mov	sp, r7
 801219e:	bd80      	pop	{r7, pc}

080121a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80121a0:	b580      	push	{r7, lr}
 80121a2:	b086      	sub	sp, #24
 80121a4:	af00      	add	r7, sp, #0
 80121a6:	60f8      	str	r0, [r7, #12]
 80121a8:	607a      	str	r2, [r7, #4]
 80121aa:	603b      	str	r3, [r7, #0]
 80121ac:	460b      	mov	r3, r1
 80121ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80121b0:	2300      	movs	r3, #0
 80121b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80121b4:	2300      	movs	r3, #0
 80121b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80121be:	7af9      	ldrb	r1, [r7, #11]
 80121c0:	683b      	ldr	r3, [r7, #0]
 80121c2:	687a      	ldr	r2, [r7, #4]
 80121c4:	f7f5 fb01 	bl	80077ca <HAL_PCD_EP_Receive>
 80121c8:	4603      	mov	r3, r0
 80121ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80121cc:	7dfb      	ldrb	r3, [r7, #23]
 80121ce:	4618      	mov	r0, r3
 80121d0:	f000 f832 	bl	8012238 <USBD_Get_USB_Status>
 80121d4:	4603      	mov	r3, r0
 80121d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80121d8:	7dbb      	ldrb	r3, [r7, #22]
}
 80121da:	4618      	mov	r0, r3
 80121dc:	3718      	adds	r7, #24
 80121de:	46bd      	mov	sp, r7
 80121e0:	bd80      	pop	{r7, pc}

080121e2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80121e2:	b580      	push	{r7, lr}
 80121e4:	b082      	sub	sp, #8
 80121e6:	af00      	add	r7, sp, #0
 80121e8:	6078      	str	r0, [r7, #4]
 80121ea:	460b      	mov	r3, r1
 80121ec:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80121f4:	78fa      	ldrb	r2, [r7, #3]
 80121f6:	4611      	mov	r1, r2
 80121f8:	4618      	mov	r0, r3
 80121fa:	f7f5 fb21 	bl	8007840 <HAL_PCD_EP_GetRxCount>
 80121fe:	4603      	mov	r3, r0
}
 8012200:	4618      	mov	r0, r3
 8012202:	3708      	adds	r7, #8
 8012204:	46bd      	mov	sp, r7
 8012206:	bd80      	pop	{r7, pc}

08012208 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012208:	b480      	push	{r7}
 801220a:	b083      	sub	sp, #12
 801220c:	af00      	add	r7, sp, #0
 801220e:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012210:	4b03      	ldr	r3, [pc, #12]	@ (8012220 <USBD_static_malloc+0x18>)
}
 8012212:	4618      	mov	r0, r3
 8012214:	370c      	adds	r7, #12
 8012216:	46bd      	mov	sp, r7
 8012218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801221c:	4770      	bx	lr
 801221e:	bf00      	nop
 8012220:	2400240c 	.word	0x2400240c

08012224 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012224:	b480      	push	{r7}
 8012226:	b083      	sub	sp, #12
 8012228:	af00      	add	r7, sp, #0
 801222a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801222c:	bf00      	nop
 801222e:	370c      	adds	r7, #12
 8012230:	46bd      	mov	sp, r7
 8012232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012236:	4770      	bx	lr

08012238 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012238:	b480      	push	{r7}
 801223a:	b085      	sub	sp, #20
 801223c:	af00      	add	r7, sp, #0
 801223e:	4603      	mov	r3, r0
 8012240:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012242:	2300      	movs	r3, #0
 8012244:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012246:	79fb      	ldrb	r3, [r7, #7]
 8012248:	2b03      	cmp	r3, #3
 801224a:	d817      	bhi.n	801227c <USBD_Get_USB_Status+0x44>
 801224c:	a201      	add	r2, pc, #4	@ (adr r2, 8012254 <USBD_Get_USB_Status+0x1c>)
 801224e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012252:	bf00      	nop
 8012254:	08012265 	.word	0x08012265
 8012258:	0801226b 	.word	0x0801226b
 801225c:	08012271 	.word	0x08012271
 8012260:	08012277 	.word	0x08012277
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012264:	2300      	movs	r3, #0
 8012266:	73fb      	strb	r3, [r7, #15]
    break;
 8012268:	e00b      	b.n	8012282 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801226a:	2303      	movs	r3, #3
 801226c:	73fb      	strb	r3, [r7, #15]
    break;
 801226e:	e008      	b.n	8012282 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012270:	2301      	movs	r3, #1
 8012272:	73fb      	strb	r3, [r7, #15]
    break;
 8012274:	e005      	b.n	8012282 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012276:	2303      	movs	r3, #3
 8012278:	73fb      	strb	r3, [r7, #15]
    break;
 801227a:	e002      	b.n	8012282 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801227c:	2303      	movs	r3, #3
 801227e:	73fb      	strb	r3, [r7, #15]
    break;
 8012280:	bf00      	nop
  }
  return usb_status;
 8012282:	7bfb      	ldrb	r3, [r7, #15]
}
 8012284:	4618      	mov	r0, r3
 8012286:	3714      	adds	r7, #20
 8012288:	46bd      	mov	sp, r7
 801228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801228e:	4770      	bx	lr

08012290 <__cvt>:
 8012290:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012292:	ed2d 8b02 	vpush	{d8}
 8012296:	eeb0 8b40 	vmov.f64	d8, d0
 801229a:	b085      	sub	sp, #20
 801229c:	4617      	mov	r7, r2
 801229e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80122a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80122a2:	ee18 2a90 	vmov	r2, s17
 80122a6:	f025 0520 	bic.w	r5, r5, #32
 80122aa:	2a00      	cmp	r2, #0
 80122ac:	bfb6      	itet	lt
 80122ae:	222d      	movlt	r2, #45	@ 0x2d
 80122b0:	2200      	movge	r2, #0
 80122b2:	eeb1 8b40 	vneglt.f64	d8, d0
 80122b6:	2d46      	cmp	r5, #70	@ 0x46
 80122b8:	460c      	mov	r4, r1
 80122ba:	701a      	strb	r2, [r3, #0]
 80122bc:	d004      	beq.n	80122c8 <__cvt+0x38>
 80122be:	2d45      	cmp	r5, #69	@ 0x45
 80122c0:	d100      	bne.n	80122c4 <__cvt+0x34>
 80122c2:	3401      	adds	r4, #1
 80122c4:	2102      	movs	r1, #2
 80122c6:	e000      	b.n	80122ca <__cvt+0x3a>
 80122c8:	2103      	movs	r1, #3
 80122ca:	ab03      	add	r3, sp, #12
 80122cc:	9301      	str	r3, [sp, #4]
 80122ce:	ab02      	add	r3, sp, #8
 80122d0:	9300      	str	r3, [sp, #0]
 80122d2:	4622      	mov	r2, r4
 80122d4:	4633      	mov	r3, r6
 80122d6:	eeb0 0b48 	vmov.f64	d0, d8
 80122da:	f000 fe21 	bl	8012f20 <_dtoa_r>
 80122de:	2d47      	cmp	r5, #71	@ 0x47
 80122e0:	d114      	bne.n	801230c <__cvt+0x7c>
 80122e2:	07fb      	lsls	r3, r7, #31
 80122e4:	d50a      	bpl.n	80122fc <__cvt+0x6c>
 80122e6:	1902      	adds	r2, r0, r4
 80122e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80122ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122f0:	bf08      	it	eq
 80122f2:	9203      	streq	r2, [sp, #12]
 80122f4:	2130      	movs	r1, #48	@ 0x30
 80122f6:	9b03      	ldr	r3, [sp, #12]
 80122f8:	4293      	cmp	r3, r2
 80122fa:	d319      	bcc.n	8012330 <__cvt+0xa0>
 80122fc:	9b03      	ldr	r3, [sp, #12]
 80122fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012300:	1a1b      	subs	r3, r3, r0
 8012302:	6013      	str	r3, [r2, #0]
 8012304:	b005      	add	sp, #20
 8012306:	ecbd 8b02 	vpop	{d8}
 801230a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801230c:	2d46      	cmp	r5, #70	@ 0x46
 801230e:	eb00 0204 	add.w	r2, r0, r4
 8012312:	d1e9      	bne.n	80122e8 <__cvt+0x58>
 8012314:	7803      	ldrb	r3, [r0, #0]
 8012316:	2b30      	cmp	r3, #48	@ 0x30
 8012318:	d107      	bne.n	801232a <__cvt+0x9a>
 801231a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801231e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012322:	bf1c      	itt	ne
 8012324:	f1c4 0401 	rsbne	r4, r4, #1
 8012328:	6034      	strne	r4, [r6, #0]
 801232a:	6833      	ldr	r3, [r6, #0]
 801232c:	441a      	add	r2, r3
 801232e:	e7db      	b.n	80122e8 <__cvt+0x58>
 8012330:	1c5c      	adds	r4, r3, #1
 8012332:	9403      	str	r4, [sp, #12]
 8012334:	7019      	strb	r1, [r3, #0]
 8012336:	e7de      	b.n	80122f6 <__cvt+0x66>

08012338 <__exponent>:
 8012338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801233a:	2900      	cmp	r1, #0
 801233c:	bfba      	itte	lt
 801233e:	4249      	neglt	r1, r1
 8012340:	232d      	movlt	r3, #45	@ 0x2d
 8012342:	232b      	movge	r3, #43	@ 0x2b
 8012344:	2909      	cmp	r1, #9
 8012346:	7002      	strb	r2, [r0, #0]
 8012348:	7043      	strb	r3, [r0, #1]
 801234a:	dd29      	ble.n	80123a0 <__exponent+0x68>
 801234c:	f10d 0307 	add.w	r3, sp, #7
 8012350:	461d      	mov	r5, r3
 8012352:	270a      	movs	r7, #10
 8012354:	461a      	mov	r2, r3
 8012356:	fbb1 f6f7 	udiv	r6, r1, r7
 801235a:	fb07 1416 	mls	r4, r7, r6, r1
 801235e:	3430      	adds	r4, #48	@ 0x30
 8012360:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012364:	460c      	mov	r4, r1
 8012366:	2c63      	cmp	r4, #99	@ 0x63
 8012368:	f103 33ff 	add.w	r3, r3, #4294967295
 801236c:	4631      	mov	r1, r6
 801236e:	dcf1      	bgt.n	8012354 <__exponent+0x1c>
 8012370:	3130      	adds	r1, #48	@ 0x30
 8012372:	1e94      	subs	r4, r2, #2
 8012374:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012378:	1c41      	adds	r1, r0, #1
 801237a:	4623      	mov	r3, r4
 801237c:	42ab      	cmp	r3, r5
 801237e:	d30a      	bcc.n	8012396 <__exponent+0x5e>
 8012380:	f10d 0309 	add.w	r3, sp, #9
 8012384:	1a9b      	subs	r3, r3, r2
 8012386:	42ac      	cmp	r4, r5
 8012388:	bf88      	it	hi
 801238a:	2300      	movhi	r3, #0
 801238c:	3302      	adds	r3, #2
 801238e:	4403      	add	r3, r0
 8012390:	1a18      	subs	r0, r3, r0
 8012392:	b003      	add	sp, #12
 8012394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012396:	f813 6b01 	ldrb.w	r6, [r3], #1
 801239a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801239e:	e7ed      	b.n	801237c <__exponent+0x44>
 80123a0:	2330      	movs	r3, #48	@ 0x30
 80123a2:	3130      	adds	r1, #48	@ 0x30
 80123a4:	7083      	strb	r3, [r0, #2]
 80123a6:	70c1      	strb	r1, [r0, #3]
 80123a8:	1d03      	adds	r3, r0, #4
 80123aa:	e7f1      	b.n	8012390 <__exponent+0x58>
 80123ac:	0000      	movs	r0, r0
	...

080123b0 <_printf_float>:
 80123b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123b4:	b08d      	sub	sp, #52	@ 0x34
 80123b6:	460c      	mov	r4, r1
 80123b8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80123bc:	4616      	mov	r6, r2
 80123be:	461f      	mov	r7, r3
 80123c0:	4605      	mov	r5, r0
 80123c2:	f000 fcab 	bl	8012d1c <_localeconv_r>
 80123c6:	f8d0 b000 	ldr.w	fp, [r0]
 80123ca:	4658      	mov	r0, fp
 80123cc:	f7ed ffd8 	bl	8000380 <strlen>
 80123d0:	2300      	movs	r3, #0
 80123d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80123d4:	f8d8 3000 	ldr.w	r3, [r8]
 80123d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80123dc:	6822      	ldr	r2, [r4, #0]
 80123de:	9005      	str	r0, [sp, #20]
 80123e0:	3307      	adds	r3, #7
 80123e2:	f023 0307 	bic.w	r3, r3, #7
 80123e6:	f103 0108 	add.w	r1, r3, #8
 80123ea:	f8c8 1000 	str.w	r1, [r8]
 80123ee:	ed93 0b00 	vldr	d0, [r3]
 80123f2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012650 <_printf_float+0x2a0>
 80123f6:	eeb0 7bc0 	vabs.f64	d7, d0
 80123fa:	eeb4 7b46 	vcmp.f64	d7, d6
 80123fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012402:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8012406:	dd24      	ble.n	8012452 <_printf_float+0xa2>
 8012408:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801240c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012410:	d502      	bpl.n	8012418 <_printf_float+0x68>
 8012412:	232d      	movs	r3, #45	@ 0x2d
 8012414:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012418:	498f      	ldr	r1, [pc, #572]	@ (8012658 <_printf_float+0x2a8>)
 801241a:	4b90      	ldr	r3, [pc, #576]	@ (801265c <_printf_float+0x2ac>)
 801241c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8012420:	bf94      	ite	ls
 8012422:	4688      	movls	r8, r1
 8012424:	4698      	movhi	r8, r3
 8012426:	f022 0204 	bic.w	r2, r2, #4
 801242a:	2303      	movs	r3, #3
 801242c:	6123      	str	r3, [r4, #16]
 801242e:	6022      	str	r2, [r4, #0]
 8012430:	f04f 0a00 	mov.w	sl, #0
 8012434:	9700      	str	r7, [sp, #0]
 8012436:	4633      	mov	r3, r6
 8012438:	aa0b      	add	r2, sp, #44	@ 0x2c
 801243a:	4621      	mov	r1, r4
 801243c:	4628      	mov	r0, r5
 801243e:	f000 f9d1 	bl	80127e4 <_printf_common>
 8012442:	3001      	adds	r0, #1
 8012444:	f040 8089 	bne.w	801255a <_printf_float+0x1aa>
 8012448:	f04f 30ff 	mov.w	r0, #4294967295
 801244c:	b00d      	add	sp, #52	@ 0x34
 801244e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012452:	eeb4 0b40 	vcmp.f64	d0, d0
 8012456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801245a:	d709      	bvc.n	8012470 <_printf_float+0xc0>
 801245c:	ee10 3a90 	vmov	r3, s1
 8012460:	2b00      	cmp	r3, #0
 8012462:	bfbc      	itt	lt
 8012464:	232d      	movlt	r3, #45	@ 0x2d
 8012466:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801246a:	497d      	ldr	r1, [pc, #500]	@ (8012660 <_printf_float+0x2b0>)
 801246c:	4b7d      	ldr	r3, [pc, #500]	@ (8012664 <_printf_float+0x2b4>)
 801246e:	e7d5      	b.n	801241c <_printf_float+0x6c>
 8012470:	6863      	ldr	r3, [r4, #4]
 8012472:	1c59      	adds	r1, r3, #1
 8012474:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8012478:	d139      	bne.n	80124ee <_printf_float+0x13e>
 801247a:	2306      	movs	r3, #6
 801247c:	6063      	str	r3, [r4, #4]
 801247e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8012482:	2300      	movs	r3, #0
 8012484:	6022      	str	r2, [r4, #0]
 8012486:	9303      	str	r3, [sp, #12]
 8012488:	ab0a      	add	r3, sp, #40	@ 0x28
 801248a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801248e:	ab09      	add	r3, sp, #36	@ 0x24
 8012490:	9300      	str	r3, [sp, #0]
 8012492:	6861      	ldr	r1, [r4, #4]
 8012494:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012498:	4628      	mov	r0, r5
 801249a:	f7ff fef9 	bl	8012290 <__cvt>
 801249e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80124a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80124a4:	4680      	mov	r8, r0
 80124a6:	d129      	bne.n	80124fc <_printf_float+0x14c>
 80124a8:	1cc8      	adds	r0, r1, #3
 80124aa:	db02      	blt.n	80124b2 <_printf_float+0x102>
 80124ac:	6863      	ldr	r3, [r4, #4]
 80124ae:	4299      	cmp	r1, r3
 80124b0:	dd41      	ble.n	8012536 <_printf_float+0x186>
 80124b2:	f1a9 0902 	sub.w	r9, r9, #2
 80124b6:	fa5f f989 	uxtb.w	r9, r9
 80124ba:	3901      	subs	r1, #1
 80124bc:	464a      	mov	r2, r9
 80124be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80124c2:	9109      	str	r1, [sp, #36]	@ 0x24
 80124c4:	f7ff ff38 	bl	8012338 <__exponent>
 80124c8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80124ca:	1813      	adds	r3, r2, r0
 80124cc:	2a01      	cmp	r2, #1
 80124ce:	4682      	mov	sl, r0
 80124d0:	6123      	str	r3, [r4, #16]
 80124d2:	dc02      	bgt.n	80124da <_printf_float+0x12a>
 80124d4:	6822      	ldr	r2, [r4, #0]
 80124d6:	07d2      	lsls	r2, r2, #31
 80124d8:	d501      	bpl.n	80124de <_printf_float+0x12e>
 80124da:	3301      	adds	r3, #1
 80124dc:	6123      	str	r3, [r4, #16]
 80124de:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d0a6      	beq.n	8012434 <_printf_float+0x84>
 80124e6:	232d      	movs	r3, #45	@ 0x2d
 80124e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80124ec:	e7a2      	b.n	8012434 <_printf_float+0x84>
 80124ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80124f2:	d1c4      	bne.n	801247e <_printf_float+0xce>
 80124f4:	2b00      	cmp	r3, #0
 80124f6:	d1c2      	bne.n	801247e <_printf_float+0xce>
 80124f8:	2301      	movs	r3, #1
 80124fa:	e7bf      	b.n	801247c <_printf_float+0xcc>
 80124fc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012500:	d9db      	bls.n	80124ba <_printf_float+0x10a>
 8012502:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8012506:	d118      	bne.n	801253a <_printf_float+0x18a>
 8012508:	2900      	cmp	r1, #0
 801250a:	6863      	ldr	r3, [r4, #4]
 801250c:	dd0b      	ble.n	8012526 <_printf_float+0x176>
 801250e:	6121      	str	r1, [r4, #16]
 8012510:	b913      	cbnz	r3, 8012518 <_printf_float+0x168>
 8012512:	6822      	ldr	r2, [r4, #0]
 8012514:	07d0      	lsls	r0, r2, #31
 8012516:	d502      	bpl.n	801251e <_printf_float+0x16e>
 8012518:	3301      	adds	r3, #1
 801251a:	440b      	add	r3, r1
 801251c:	6123      	str	r3, [r4, #16]
 801251e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012520:	f04f 0a00 	mov.w	sl, #0
 8012524:	e7db      	b.n	80124de <_printf_float+0x12e>
 8012526:	b913      	cbnz	r3, 801252e <_printf_float+0x17e>
 8012528:	6822      	ldr	r2, [r4, #0]
 801252a:	07d2      	lsls	r2, r2, #31
 801252c:	d501      	bpl.n	8012532 <_printf_float+0x182>
 801252e:	3302      	adds	r3, #2
 8012530:	e7f4      	b.n	801251c <_printf_float+0x16c>
 8012532:	2301      	movs	r3, #1
 8012534:	e7f2      	b.n	801251c <_printf_float+0x16c>
 8012536:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801253a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801253c:	4299      	cmp	r1, r3
 801253e:	db05      	blt.n	801254c <_printf_float+0x19c>
 8012540:	6823      	ldr	r3, [r4, #0]
 8012542:	6121      	str	r1, [r4, #16]
 8012544:	07d8      	lsls	r0, r3, #31
 8012546:	d5ea      	bpl.n	801251e <_printf_float+0x16e>
 8012548:	1c4b      	adds	r3, r1, #1
 801254a:	e7e7      	b.n	801251c <_printf_float+0x16c>
 801254c:	2900      	cmp	r1, #0
 801254e:	bfd4      	ite	le
 8012550:	f1c1 0202 	rsble	r2, r1, #2
 8012554:	2201      	movgt	r2, #1
 8012556:	4413      	add	r3, r2
 8012558:	e7e0      	b.n	801251c <_printf_float+0x16c>
 801255a:	6823      	ldr	r3, [r4, #0]
 801255c:	055a      	lsls	r2, r3, #21
 801255e:	d407      	bmi.n	8012570 <_printf_float+0x1c0>
 8012560:	6923      	ldr	r3, [r4, #16]
 8012562:	4642      	mov	r2, r8
 8012564:	4631      	mov	r1, r6
 8012566:	4628      	mov	r0, r5
 8012568:	47b8      	blx	r7
 801256a:	3001      	adds	r0, #1
 801256c:	d12a      	bne.n	80125c4 <_printf_float+0x214>
 801256e:	e76b      	b.n	8012448 <_printf_float+0x98>
 8012570:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8012574:	f240 80e0 	bls.w	8012738 <_printf_float+0x388>
 8012578:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801257c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012584:	d133      	bne.n	80125ee <_printf_float+0x23e>
 8012586:	4a38      	ldr	r2, [pc, #224]	@ (8012668 <_printf_float+0x2b8>)
 8012588:	2301      	movs	r3, #1
 801258a:	4631      	mov	r1, r6
 801258c:	4628      	mov	r0, r5
 801258e:	47b8      	blx	r7
 8012590:	3001      	adds	r0, #1
 8012592:	f43f af59 	beq.w	8012448 <_printf_float+0x98>
 8012596:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801259a:	4543      	cmp	r3, r8
 801259c:	db02      	blt.n	80125a4 <_printf_float+0x1f4>
 801259e:	6823      	ldr	r3, [r4, #0]
 80125a0:	07d8      	lsls	r0, r3, #31
 80125a2:	d50f      	bpl.n	80125c4 <_printf_float+0x214>
 80125a4:	9b05      	ldr	r3, [sp, #20]
 80125a6:	465a      	mov	r2, fp
 80125a8:	4631      	mov	r1, r6
 80125aa:	4628      	mov	r0, r5
 80125ac:	47b8      	blx	r7
 80125ae:	3001      	adds	r0, #1
 80125b0:	f43f af4a 	beq.w	8012448 <_printf_float+0x98>
 80125b4:	f04f 0900 	mov.w	r9, #0
 80125b8:	f108 38ff 	add.w	r8, r8, #4294967295
 80125bc:	f104 0a1a 	add.w	sl, r4, #26
 80125c0:	45c8      	cmp	r8, r9
 80125c2:	dc09      	bgt.n	80125d8 <_printf_float+0x228>
 80125c4:	6823      	ldr	r3, [r4, #0]
 80125c6:	079b      	lsls	r3, r3, #30
 80125c8:	f100 8107 	bmi.w	80127da <_printf_float+0x42a>
 80125cc:	68e0      	ldr	r0, [r4, #12]
 80125ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80125d0:	4298      	cmp	r0, r3
 80125d2:	bfb8      	it	lt
 80125d4:	4618      	movlt	r0, r3
 80125d6:	e739      	b.n	801244c <_printf_float+0x9c>
 80125d8:	2301      	movs	r3, #1
 80125da:	4652      	mov	r2, sl
 80125dc:	4631      	mov	r1, r6
 80125de:	4628      	mov	r0, r5
 80125e0:	47b8      	blx	r7
 80125e2:	3001      	adds	r0, #1
 80125e4:	f43f af30 	beq.w	8012448 <_printf_float+0x98>
 80125e8:	f109 0901 	add.w	r9, r9, #1
 80125ec:	e7e8      	b.n	80125c0 <_printf_float+0x210>
 80125ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	dc3b      	bgt.n	801266c <_printf_float+0x2bc>
 80125f4:	4a1c      	ldr	r2, [pc, #112]	@ (8012668 <_printf_float+0x2b8>)
 80125f6:	2301      	movs	r3, #1
 80125f8:	4631      	mov	r1, r6
 80125fa:	4628      	mov	r0, r5
 80125fc:	47b8      	blx	r7
 80125fe:	3001      	adds	r0, #1
 8012600:	f43f af22 	beq.w	8012448 <_printf_float+0x98>
 8012604:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012608:	ea59 0303 	orrs.w	r3, r9, r3
 801260c:	d102      	bne.n	8012614 <_printf_float+0x264>
 801260e:	6823      	ldr	r3, [r4, #0]
 8012610:	07d9      	lsls	r1, r3, #31
 8012612:	d5d7      	bpl.n	80125c4 <_printf_float+0x214>
 8012614:	9b05      	ldr	r3, [sp, #20]
 8012616:	465a      	mov	r2, fp
 8012618:	4631      	mov	r1, r6
 801261a:	4628      	mov	r0, r5
 801261c:	47b8      	blx	r7
 801261e:	3001      	adds	r0, #1
 8012620:	f43f af12 	beq.w	8012448 <_printf_float+0x98>
 8012624:	f04f 0a00 	mov.w	sl, #0
 8012628:	f104 0b1a 	add.w	fp, r4, #26
 801262c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801262e:	425b      	negs	r3, r3
 8012630:	4553      	cmp	r3, sl
 8012632:	dc01      	bgt.n	8012638 <_printf_float+0x288>
 8012634:	464b      	mov	r3, r9
 8012636:	e794      	b.n	8012562 <_printf_float+0x1b2>
 8012638:	2301      	movs	r3, #1
 801263a:	465a      	mov	r2, fp
 801263c:	4631      	mov	r1, r6
 801263e:	4628      	mov	r0, r5
 8012640:	47b8      	blx	r7
 8012642:	3001      	adds	r0, #1
 8012644:	f43f af00 	beq.w	8012448 <_printf_float+0x98>
 8012648:	f10a 0a01 	add.w	sl, sl, #1
 801264c:	e7ee      	b.n	801262c <_printf_float+0x27c>
 801264e:	bf00      	nop
 8012650:	ffffffff 	.word	0xffffffff
 8012654:	7fefffff 	.word	0x7fefffff
 8012658:	08014b94 	.word	0x08014b94
 801265c:	08014b98 	.word	0x08014b98
 8012660:	08014b9c 	.word	0x08014b9c
 8012664:	08014ba0 	.word	0x08014ba0
 8012668:	08014ba4 	.word	0x08014ba4
 801266c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801266e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012672:	4553      	cmp	r3, sl
 8012674:	bfa8      	it	ge
 8012676:	4653      	movge	r3, sl
 8012678:	2b00      	cmp	r3, #0
 801267a:	4699      	mov	r9, r3
 801267c:	dc37      	bgt.n	80126ee <_printf_float+0x33e>
 801267e:	2300      	movs	r3, #0
 8012680:	9307      	str	r3, [sp, #28]
 8012682:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012686:	f104 021a 	add.w	r2, r4, #26
 801268a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801268c:	9907      	ldr	r1, [sp, #28]
 801268e:	9306      	str	r3, [sp, #24]
 8012690:	eba3 0309 	sub.w	r3, r3, r9
 8012694:	428b      	cmp	r3, r1
 8012696:	dc31      	bgt.n	80126fc <_printf_float+0x34c>
 8012698:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801269a:	459a      	cmp	sl, r3
 801269c:	dc3b      	bgt.n	8012716 <_printf_float+0x366>
 801269e:	6823      	ldr	r3, [r4, #0]
 80126a0:	07da      	lsls	r2, r3, #31
 80126a2:	d438      	bmi.n	8012716 <_printf_float+0x366>
 80126a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126a6:	ebaa 0903 	sub.w	r9, sl, r3
 80126aa:	9b06      	ldr	r3, [sp, #24]
 80126ac:	ebaa 0303 	sub.w	r3, sl, r3
 80126b0:	4599      	cmp	r9, r3
 80126b2:	bfa8      	it	ge
 80126b4:	4699      	movge	r9, r3
 80126b6:	f1b9 0f00 	cmp.w	r9, #0
 80126ba:	dc34      	bgt.n	8012726 <_printf_float+0x376>
 80126bc:	f04f 0800 	mov.w	r8, #0
 80126c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80126c4:	f104 0b1a 	add.w	fp, r4, #26
 80126c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126ca:	ebaa 0303 	sub.w	r3, sl, r3
 80126ce:	eba3 0309 	sub.w	r3, r3, r9
 80126d2:	4543      	cmp	r3, r8
 80126d4:	f77f af76 	ble.w	80125c4 <_printf_float+0x214>
 80126d8:	2301      	movs	r3, #1
 80126da:	465a      	mov	r2, fp
 80126dc:	4631      	mov	r1, r6
 80126de:	4628      	mov	r0, r5
 80126e0:	47b8      	blx	r7
 80126e2:	3001      	adds	r0, #1
 80126e4:	f43f aeb0 	beq.w	8012448 <_printf_float+0x98>
 80126e8:	f108 0801 	add.w	r8, r8, #1
 80126ec:	e7ec      	b.n	80126c8 <_printf_float+0x318>
 80126ee:	4642      	mov	r2, r8
 80126f0:	4631      	mov	r1, r6
 80126f2:	4628      	mov	r0, r5
 80126f4:	47b8      	blx	r7
 80126f6:	3001      	adds	r0, #1
 80126f8:	d1c1      	bne.n	801267e <_printf_float+0x2ce>
 80126fa:	e6a5      	b.n	8012448 <_printf_float+0x98>
 80126fc:	2301      	movs	r3, #1
 80126fe:	4631      	mov	r1, r6
 8012700:	4628      	mov	r0, r5
 8012702:	9206      	str	r2, [sp, #24]
 8012704:	47b8      	blx	r7
 8012706:	3001      	adds	r0, #1
 8012708:	f43f ae9e 	beq.w	8012448 <_printf_float+0x98>
 801270c:	9b07      	ldr	r3, [sp, #28]
 801270e:	9a06      	ldr	r2, [sp, #24]
 8012710:	3301      	adds	r3, #1
 8012712:	9307      	str	r3, [sp, #28]
 8012714:	e7b9      	b.n	801268a <_printf_float+0x2da>
 8012716:	9b05      	ldr	r3, [sp, #20]
 8012718:	465a      	mov	r2, fp
 801271a:	4631      	mov	r1, r6
 801271c:	4628      	mov	r0, r5
 801271e:	47b8      	blx	r7
 8012720:	3001      	adds	r0, #1
 8012722:	d1bf      	bne.n	80126a4 <_printf_float+0x2f4>
 8012724:	e690      	b.n	8012448 <_printf_float+0x98>
 8012726:	9a06      	ldr	r2, [sp, #24]
 8012728:	464b      	mov	r3, r9
 801272a:	4442      	add	r2, r8
 801272c:	4631      	mov	r1, r6
 801272e:	4628      	mov	r0, r5
 8012730:	47b8      	blx	r7
 8012732:	3001      	adds	r0, #1
 8012734:	d1c2      	bne.n	80126bc <_printf_float+0x30c>
 8012736:	e687      	b.n	8012448 <_printf_float+0x98>
 8012738:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801273c:	f1b9 0f01 	cmp.w	r9, #1
 8012740:	dc01      	bgt.n	8012746 <_printf_float+0x396>
 8012742:	07db      	lsls	r3, r3, #31
 8012744:	d536      	bpl.n	80127b4 <_printf_float+0x404>
 8012746:	2301      	movs	r3, #1
 8012748:	4642      	mov	r2, r8
 801274a:	4631      	mov	r1, r6
 801274c:	4628      	mov	r0, r5
 801274e:	47b8      	blx	r7
 8012750:	3001      	adds	r0, #1
 8012752:	f43f ae79 	beq.w	8012448 <_printf_float+0x98>
 8012756:	9b05      	ldr	r3, [sp, #20]
 8012758:	465a      	mov	r2, fp
 801275a:	4631      	mov	r1, r6
 801275c:	4628      	mov	r0, r5
 801275e:	47b8      	blx	r7
 8012760:	3001      	adds	r0, #1
 8012762:	f43f ae71 	beq.w	8012448 <_printf_float+0x98>
 8012766:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801276a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801276e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012772:	f109 39ff 	add.w	r9, r9, #4294967295
 8012776:	d018      	beq.n	80127aa <_printf_float+0x3fa>
 8012778:	464b      	mov	r3, r9
 801277a:	f108 0201 	add.w	r2, r8, #1
 801277e:	4631      	mov	r1, r6
 8012780:	4628      	mov	r0, r5
 8012782:	47b8      	blx	r7
 8012784:	3001      	adds	r0, #1
 8012786:	d10c      	bne.n	80127a2 <_printf_float+0x3f2>
 8012788:	e65e      	b.n	8012448 <_printf_float+0x98>
 801278a:	2301      	movs	r3, #1
 801278c:	465a      	mov	r2, fp
 801278e:	4631      	mov	r1, r6
 8012790:	4628      	mov	r0, r5
 8012792:	47b8      	blx	r7
 8012794:	3001      	adds	r0, #1
 8012796:	f43f ae57 	beq.w	8012448 <_printf_float+0x98>
 801279a:	f108 0801 	add.w	r8, r8, #1
 801279e:	45c8      	cmp	r8, r9
 80127a0:	dbf3      	blt.n	801278a <_printf_float+0x3da>
 80127a2:	4653      	mov	r3, sl
 80127a4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80127a8:	e6dc      	b.n	8012564 <_printf_float+0x1b4>
 80127aa:	f04f 0800 	mov.w	r8, #0
 80127ae:	f104 0b1a 	add.w	fp, r4, #26
 80127b2:	e7f4      	b.n	801279e <_printf_float+0x3ee>
 80127b4:	2301      	movs	r3, #1
 80127b6:	4642      	mov	r2, r8
 80127b8:	e7e1      	b.n	801277e <_printf_float+0x3ce>
 80127ba:	2301      	movs	r3, #1
 80127bc:	464a      	mov	r2, r9
 80127be:	4631      	mov	r1, r6
 80127c0:	4628      	mov	r0, r5
 80127c2:	47b8      	blx	r7
 80127c4:	3001      	adds	r0, #1
 80127c6:	f43f ae3f 	beq.w	8012448 <_printf_float+0x98>
 80127ca:	f108 0801 	add.w	r8, r8, #1
 80127ce:	68e3      	ldr	r3, [r4, #12]
 80127d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80127d2:	1a5b      	subs	r3, r3, r1
 80127d4:	4543      	cmp	r3, r8
 80127d6:	dcf0      	bgt.n	80127ba <_printf_float+0x40a>
 80127d8:	e6f8      	b.n	80125cc <_printf_float+0x21c>
 80127da:	f04f 0800 	mov.w	r8, #0
 80127de:	f104 0919 	add.w	r9, r4, #25
 80127e2:	e7f4      	b.n	80127ce <_printf_float+0x41e>

080127e4 <_printf_common>:
 80127e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80127e8:	4616      	mov	r6, r2
 80127ea:	4698      	mov	r8, r3
 80127ec:	688a      	ldr	r2, [r1, #8]
 80127ee:	690b      	ldr	r3, [r1, #16]
 80127f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80127f4:	4293      	cmp	r3, r2
 80127f6:	bfb8      	it	lt
 80127f8:	4613      	movlt	r3, r2
 80127fa:	6033      	str	r3, [r6, #0]
 80127fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012800:	4607      	mov	r7, r0
 8012802:	460c      	mov	r4, r1
 8012804:	b10a      	cbz	r2, 801280a <_printf_common+0x26>
 8012806:	3301      	adds	r3, #1
 8012808:	6033      	str	r3, [r6, #0]
 801280a:	6823      	ldr	r3, [r4, #0]
 801280c:	0699      	lsls	r1, r3, #26
 801280e:	bf42      	ittt	mi
 8012810:	6833      	ldrmi	r3, [r6, #0]
 8012812:	3302      	addmi	r3, #2
 8012814:	6033      	strmi	r3, [r6, #0]
 8012816:	6825      	ldr	r5, [r4, #0]
 8012818:	f015 0506 	ands.w	r5, r5, #6
 801281c:	d106      	bne.n	801282c <_printf_common+0x48>
 801281e:	f104 0a19 	add.w	sl, r4, #25
 8012822:	68e3      	ldr	r3, [r4, #12]
 8012824:	6832      	ldr	r2, [r6, #0]
 8012826:	1a9b      	subs	r3, r3, r2
 8012828:	42ab      	cmp	r3, r5
 801282a:	dc26      	bgt.n	801287a <_printf_common+0x96>
 801282c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012830:	6822      	ldr	r2, [r4, #0]
 8012832:	3b00      	subs	r3, #0
 8012834:	bf18      	it	ne
 8012836:	2301      	movne	r3, #1
 8012838:	0692      	lsls	r2, r2, #26
 801283a:	d42b      	bmi.n	8012894 <_printf_common+0xb0>
 801283c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012840:	4641      	mov	r1, r8
 8012842:	4638      	mov	r0, r7
 8012844:	47c8      	blx	r9
 8012846:	3001      	adds	r0, #1
 8012848:	d01e      	beq.n	8012888 <_printf_common+0xa4>
 801284a:	6823      	ldr	r3, [r4, #0]
 801284c:	6922      	ldr	r2, [r4, #16]
 801284e:	f003 0306 	and.w	r3, r3, #6
 8012852:	2b04      	cmp	r3, #4
 8012854:	bf02      	ittt	eq
 8012856:	68e5      	ldreq	r5, [r4, #12]
 8012858:	6833      	ldreq	r3, [r6, #0]
 801285a:	1aed      	subeq	r5, r5, r3
 801285c:	68a3      	ldr	r3, [r4, #8]
 801285e:	bf0c      	ite	eq
 8012860:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012864:	2500      	movne	r5, #0
 8012866:	4293      	cmp	r3, r2
 8012868:	bfc4      	itt	gt
 801286a:	1a9b      	subgt	r3, r3, r2
 801286c:	18ed      	addgt	r5, r5, r3
 801286e:	2600      	movs	r6, #0
 8012870:	341a      	adds	r4, #26
 8012872:	42b5      	cmp	r5, r6
 8012874:	d11a      	bne.n	80128ac <_printf_common+0xc8>
 8012876:	2000      	movs	r0, #0
 8012878:	e008      	b.n	801288c <_printf_common+0xa8>
 801287a:	2301      	movs	r3, #1
 801287c:	4652      	mov	r2, sl
 801287e:	4641      	mov	r1, r8
 8012880:	4638      	mov	r0, r7
 8012882:	47c8      	blx	r9
 8012884:	3001      	adds	r0, #1
 8012886:	d103      	bne.n	8012890 <_printf_common+0xac>
 8012888:	f04f 30ff 	mov.w	r0, #4294967295
 801288c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012890:	3501      	adds	r5, #1
 8012892:	e7c6      	b.n	8012822 <_printf_common+0x3e>
 8012894:	18e1      	adds	r1, r4, r3
 8012896:	1c5a      	adds	r2, r3, #1
 8012898:	2030      	movs	r0, #48	@ 0x30
 801289a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801289e:	4422      	add	r2, r4
 80128a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80128a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80128a8:	3302      	adds	r3, #2
 80128aa:	e7c7      	b.n	801283c <_printf_common+0x58>
 80128ac:	2301      	movs	r3, #1
 80128ae:	4622      	mov	r2, r4
 80128b0:	4641      	mov	r1, r8
 80128b2:	4638      	mov	r0, r7
 80128b4:	47c8      	blx	r9
 80128b6:	3001      	adds	r0, #1
 80128b8:	d0e6      	beq.n	8012888 <_printf_common+0xa4>
 80128ba:	3601      	adds	r6, #1
 80128bc:	e7d9      	b.n	8012872 <_printf_common+0x8e>
	...

080128c0 <_printf_i>:
 80128c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80128c4:	7e0f      	ldrb	r7, [r1, #24]
 80128c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80128c8:	2f78      	cmp	r7, #120	@ 0x78
 80128ca:	4691      	mov	r9, r2
 80128cc:	4680      	mov	r8, r0
 80128ce:	460c      	mov	r4, r1
 80128d0:	469a      	mov	sl, r3
 80128d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80128d6:	d807      	bhi.n	80128e8 <_printf_i+0x28>
 80128d8:	2f62      	cmp	r7, #98	@ 0x62
 80128da:	d80a      	bhi.n	80128f2 <_printf_i+0x32>
 80128dc:	2f00      	cmp	r7, #0
 80128de:	f000 80d2 	beq.w	8012a86 <_printf_i+0x1c6>
 80128e2:	2f58      	cmp	r7, #88	@ 0x58
 80128e4:	f000 80b9 	beq.w	8012a5a <_printf_i+0x19a>
 80128e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80128ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80128f0:	e03a      	b.n	8012968 <_printf_i+0xa8>
 80128f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80128f6:	2b15      	cmp	r3, #21
 80128f8:	d8f6      	bhi.n	80128e8 <_printf_i+0x28>
 80128fa:	a101      	add	r1, pc, #4	@ (adr r1, 8012900 <_printf_i+0x40>)
 80128fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012900:	08012959 	.word	0x08012959
 8012904:	0801296d 	.word	0x0801296d
 8012908:	080128e9 	.word	0x080128e9
 801290c:	080128e9 	.word	0x080128e9
 8012910:	080128e9 	.word	0x080128e9
 8012914:	080128e9 	.word	0x080128e9
 8012918:	0801296d 	.word	0x0801296d
 801291c:	080128e9 	.word	0x080128e9
 8012920:	080128e9 	.word	0x080128e9
 8012924:	080128e9 	.word	0x080128e9
 8012928:	080128e9 	.word	0x080128e9
 801292c:	08012a6d 	.word	0x08012a6d
 8012930:	08012997 	.word	0x08012997
 8012934:	08012a27 	.word	0x08012a27
 8012938:	080128e9 	.word	0x080128e9
 801293c:	080128e9 	.word	0x080128e9
 8012940:	08012a8f 	.word	0x08012a8f
 8012944:	080128e9 	.word	0x080128e9
 8012948:	08012997 	.word	0x08012997
 801294c:	080128e9 	.word	0x080128e9
 8012950:	080128e9 	.word	0x080128e9
 8012954:	08012a2f 	.word	0x08012a2f
 8012958:	6833      	ldr	r3, [r6, #0]
 801295a:	1d1a      	adds	r2, r3, #4
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	6032      	str	r2, [r6, #0]
 8012960:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012964:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012968:	2301      	movs	r3, #1
 801296a:	e09d      	b.n	8012aa8 <_printf_i+0x1e8>
 801296c:	6833      	ldr	r3, [r6, #0]
 801296e:	6820      	ldr	r0, [r4, #0]
 8012970:	1d19      	adds	r1, r3, #4
 8012972:	6031      	str	r1, [r6, #0]
 8012974:	0606      	lsls	r6, r0, #24
 8012976:	d501      	bpl.n	801297c <_printf_i+0xbc>
 8012978:	681d      	ldr	r5, [r3, #0]
 801297a:	e003      	b.n	8012984 <_printf_i+0xc4>
 801297c:	0645      	lsls	r5, r0, #25
 801297e:	d5fb      	bpl.n	8012978 <_printf_i+0xb8>
 8012980:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012984:	2d00      	cmp	r5, #0
 8012986:	da03      	bge.n	8012990 <_printf_i+0xd0>
 8012988:	232d      	movs	r3, #45	@ 0x2d
 801298a:	426d      	negs	r5, r5
 801298c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012990:	4859      	ldr	r0, [pc, #356]	@ (8012af8 <_printf_i+0x238>)
 8012992:	230a      	movs	r3, #10
 8012994:	e011      	b.n	80129ba <_printf_i+0xfa>
 8012996:	6821      	ldr	r1, [r4, #0]
 8012998:	6833      	ldr	r3, [r6, #0]
 801299a:	0608      	lsls	r0, r1, #24
 801299c:	f853 5b04 	ldr.w	r5, [r3], #4
 80129a0:	d402      	bmi.n	80129a8 <_printf_i+0xe8>
 80129a2:	0649      	lsls	r1, r1, #25
 80129a4:	bf48      	it	mi
 80129a6:	b2ad      	uxthmi	r5, r5
 80129a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80129aa:	4853      	ldr	r0, [pc, #332]	@ (8012af8 <_printf_i+0x238>)
 80129ac:	6033      	str	r3, [r6, #0]
 80129ae:	bf14      	ite	ne
 80129b0:	230a      	movne	r3, #10
 80129b2:	2308      	moveq	r3, #8
 80129b4:	2100      	movs	r1, #0
 80129b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80129ba:	6866      	ldr	r6, [r4, #4]
 80129bc:	60a6      	str	r6, [r4, #8]
 80129be:	2e00      	cmp	r6, #0
 80129c0:	bfa2      	ittt	ge
 80129c2:	6821      	ldrge	r1, [r4, #0]
 80129c4:	f021 0104 	bicge.w	r1, r1, #4
 80129c8:	6021      	strge	r1, [r4, #0]
 80129ca:	b90d      	cbnz	r5, 80129d0 <_printf_i+0x110>
 80129cc:	2e00      	cmp	r6, #0
 80129ce:	d04b      	beq.n	8012a68 <_printf_i+0x1a8>
 80129d0:	4616      	mov	r6, r2
 80129d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80129d6:	fb03 5711 	mls	r7, r3, r1, r5
 80129da:	5dc7      	ldrb	r7, [r0, r7]
 80129dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80129e0:	462f      	mov	r7, r5
 80129e2:	42bb      	cmp	r3, r7
 80129e4:	460d      	mov	r5, r1
 80129e6:	d9f4      	bls.n	80129d2 <_printf_i+0x112>
 80129e8:	2b08      	cmp	r3, #8
 80129ea:	d10b      	bne.n	8012a04 <_printf_i+0x144>
 80129ec:	6823      	ldr	r3, [r4, #0]
 80129ee:	07df      	lsls	r7, r3, #31
 80129f0:	d508      	bpl.n	8012a04 <_printf_i+0x144>
 80129f2:	6923      	ldr	r3, [r4, #16]
 80129f4:	6861      	ldr	r1, [r4, #4]
 80129f6:	4299      	cmp	r1, r3
 80129f8:	bfde      	ittt	le
 80129fa:	2330      	movle	r3, #48	@ 0x30
 80129fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012a00:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012a04:	1b92      	subs	r2, r2, r6
 8012a06:	6122      	str	r2, [r4, #16]
 8012a08:	f8cd a000 	str.w	sl, [sp]
 8012a0c:	464b      	mov	r3, r9
 8012a0e:	aa03      	add	r2, sp, #12
 8012a10:	4621      	mov	r1, r4
 8012a12:	4640      	mov	r0, r8
 8012a14:	f7ff fee6 	bl	80127e4 <_printf_common>
 8012a18:	3001      	adds	r0, #1
 8012a1a:	d14a      	bne.n	8012ab2 <_printf_i+0x1f2>
 8012a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8012a20:	b004      	add	sp, #16
 8012a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a26:	6823      	ldr	r3, [r4, #0]
 8012a28:	f043 0320 	orr.w	r3, r3, #32
 8012a2c:	6023      	str	r3, [r4, #0]
 8012a2e:	4833      	ldr	r0, [pc, #204]	@ (8012afc <_printf_i+0x23c>)
 8012a30:	2778      	movs	r7, #120	@ 0x78
 8012a32:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012a36:	6823      	ldr	r3, [r4, #0]
 8012a38:	6831      	ldr	r1, [r6, #0]
 8012a3a:	061f      	lsls	r7, r3, #24
 8012a3c:	f851 5b04 	ldr.w	r5, [r1], #4
 8012a40:	d402      	bmi.n	8012a48 <_printf_i+0x188>
 8012a42:	065f      	lsls	r7, r3, #25
 8012a44:	bf48      	it	mi
 8012a46:	b2ad      	uxthmi	r5, r5
 8012a48:	6031      	str	r1, [r6, #0]
 8012a4a:	07d9      	lsls	r1, r3, #31
 8012a4c:	bf44      	itt	mi
 8012a4e:	f043 0320 	orrmi.w	r3, r3, #32
 8012a52:	6023      	strmi	r3, [r4, #0]
 8012a54:	b11d      	cbz	r5, 8012a5e <_printf_i+0x19e>
 8012a56:	2310      	movs	r3, #16
 8012a58:	e7ac      	b.n	80129b4 <_printf_i+0xf4>
 8012a5a:	4827      	ldr	r0, [pc, #156]	@ (8012af8 <_printf_i+0x238>)
 8012a5c:	e7e9      	b.n	8012a32 <_printf_i+0x172>
 8012a5e:	6823      	ldr	r3, [r4, #0]
 8012a60:	f023 0320 	bic.w	r3, r3, #32
 8012a64:	6023      	str	r3, [r4, #0]
 8012a66:	e7f6      	b.n	8012a56 <_printf_i+0x196>
 8012a68:	4616      	mov	r6, r2
 8012a6a:	e7bd      	b.n	80129e8 <_printf_i+0x128>
 8012a6c:	6833      	ldr	r3, [r6, #0]
 8012a6e:	6825      	ldr	r5, [r4, #0]
 8012a70:	6961      	ldr	r1, [r4, #20]
 8012a72:	1d18      	adds	r0, r3, #4
 8012a74:	6030      	str	r0, [r6, #0]
 8012a76:	062e      	lsls	r6, r5, #24
 8012a78:	681b      	ldr	r3, [r3, #0]
 8012a7a:	d501      	bpl.n	8012a80 <_printf_i+0x1c0>
 8012a7c:	6019      	str	r1, [r3, #0]
 8012a7e:	e002      	b.n	8012a86 <_printf_i+0x1c6>
 8012a80:	0668      	lsls	r0, r5, #25
 8012a82:	d5fb      	bpl.n	8012a7c <_printf_i+0x1bc>
 8012a84:	8019      	strh	r1, [r3, #0]
 8012a86:	2300      	movs	r3, #0
 8012a88:	6123      	str	r3, [r4, #16]
 8012a8a:	4616      	mov	r6, r2
 8012a8c:	e7bc      	b.n	8012a08 <_printf_i+0x148>
 8012a8e:	6833      	ldr	r3, [r6, #0]
 8012a90:	1d1a      	adds	r2, r3, #4
 8012a92:	6032      	str	r2, [r6, #0]
 8012a94:	681e      	ldr	r6, [r3, #0]
 8012a96:	6862      	ldr	r2, [r4, #4]
 8012a98:	2100      	movs	r1, #0
 8012a9a:	4630      	mov	r0, r6
 8012a9c:	f7ed fc20 	bl	80002e0 <memchr>
 8012aa0:	b108      	cbz	r0, 8012aa6 <_printf_i+0x1e6>
 8012aa2:	1b80      	subs	r0, r0, r6
 8012aa4:	6060      	str	r0, [r4, #4]
 8012aa6:	6863      	ldr	r3, [r4, #4]
 8012aa8:	6123      	str	r3, [r4, #16]
 8012aaa:	2300      	movs	r3, #0
 8012aac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012ab0:	e7aa      	b.n	8012a08 <_printf_i+0x148>
 8012ab2:	6923      	ldr	r3, [r4, #16]
 8012ab4:	4632      	mov	r2, r6
 8012ab6:	4649      	mov	r1, r9
 8012ab8:	4640      	mov	r0, r8
 8012aba:	47d0      	blx	sl
 8012abc:	3001      	adds	r0, #1
 8012abe:	d0ad      	beq.n	8012a1c <_printf_i+0x15c>
 8012ac0:	6823      	ldr	r3, [r4, #0]
 8012ac2:	079b      	lsls	r3, r3, #30
 8012ac4:	d413      	bmi.n	8012aee <_printf_i+0x22e>
 8012ac6:	68e0      	ldr	r0, [r4, #12]
 8012ac8:	9b03      	ldr	r3, [sp, #12]
 8012aca:	4298      	cmp	r0, r3
 8012acc:	bfb8      	it	lt
 8012ace:	4618      	movlt	r0, r3
 8012ad0:	e7a6      	b.n	8012a20 <_printf_i+0x160>
 8012ad2:	2301      	movs	r3, #1
 8012ad4:	4632      	mov	r2, r6
 8012ad6:	4649      	mov	r1, r9
 8012ad8:	4640      	mov	r0, r8
 8012ada:	47d0      	blx	sl
 8012adc:	3001      	adds	r0, #1
 8012ade:	d09d      	beq.n	8012a1c <_printf_i+0x15c>
 8012ae0:	3501      	adds	r5, #1
 8012ae2:	68e3      	ldr	r3, [r4, #12]
 8012ae4:	9903      	ldr	r1, [sp, #12]
 8012ae6:	1a5b      	subs	r3, r3, r1
 8012ae8:	42ab      	cmp	r3, r5
 8012aea:	dcf2      	bgt.n	8012ad2 <_printf_i+0x212>
 8012aec:	e7eb      	b.n	8012ac6 <_printf_i+0x206>
 8012aee:	2500      	movs	r5, #0
 8012af0:	f104 0619 	add.w	r6, r4, #25
 8012af4:	e7f5      	b.n	8012ae2 <_printf_i+0x222>
 8012af6:	bf00      	nop
 8012af8:	08014ba6 	.word	0x08014ba6
 8012afc:	08014bb7 	.word	0x08014bb7

08012b00 <std>:
 8012b00:	2300      	movs	r3, #0
 8012b02:	b510      	push	{r4, lr}
 8012b04:	4604      	mov	r4, r0
 8012b06:	e9c0 3300 	strd	r3, r3, [r0]
 8012b0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012b0e:	6083      	str	r3, [r0, #8]
 8012b10:	8181      	strh	r1, [r0, #12]
 8012b12:	6643      	str	r3, [r0, #100]	@ 0x64
 8012b14:	81c2      	strh	r2, [r0, #14]
 8012b16:	6183      	str	r3, [r0, #24]
 8012b18:	4619      	mov	r1, r3
 8012b1a:	2208      	movs	r2, #8
 8012b1c:	305c      	adds	r0, #92	@ 0x5c
 8012b1e:	f000 f8f4 	bl	8012d0a <memset>
 8012b22:	4b0d      	ldr	r3, [pc, #52]	@ (8012b58 <std+0x58>)
 8012b24:	6263      	str	r3, [r4, #36]	@ 0x24
 8012b26:	4b0d      	ldr	r3, [pc, #52]	@ (8012b5c <std+0x5c>)
 8012b28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8012b60 <std+0x60>)
 8012b2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8012b64 <std+0x64>)
 8012b30:	6323      	str	r3, [r4, #48]	@ 0x30
 8012b32:	4b0d      	ldr	r3, [pc, #52]	@ (8012b68 <std+0x68>)
 8012b34:	6224      	str	r4, [r4, #32]
 8012b36:	429c      	cmp	r4, r3
 8012b38:	d006      	beq.n	8012b48 <std+0x48>
 8012b3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012b3e:	4294      	cmp	r4, r2
 8012b40:	d002      	beq.n	8012b48 <std+0x48>
 8012b42:	33d0      	adds	r3, #208	@ 0xd0
 8012b44:	429c      	cmp	r4, r3
 8012b46:	d105      	bne.n	8012b54 <std+0x54>
 8012b48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b50:	f000 b958 	b.w	8012e04 <__retarget_lock_init_recursive>
 8012b54:	bd10      	pop	{r4, pc}
 8012b56:	bf00      	nop
 8012b58:	08012c85 	.word	0x08012c85
 8012b5c:	08012ca7 	.word	0x08012ca7
 8012b60:	08012cdf 	.word	0x08012cdf
 8012b64:	08012d03 	.word	0x08012d03
 8012b68:	2400262c 	.word	0x2400262c

08012b6c <stdio_exit_handler>:
 8012b6c:	4a02      	ldr	r2, [pc, #8]	@ (8012b78 <stdio_exit_handler+0xc>)
 8012b6e:	4903      	ldr	r1, [pc, #12]	@ (8012b7c <stdio_exit_handler+0x10>)
 8012b70:	4803      	ldr	r0, [pc, #12]	@ (8012b80 <stdio_exit_handler+0x14>)
 8012b72:	f000 b869 	b.w	8012c48 <_fwalk_sglue>
 8012b76:	bf00      	nop
 8012b78:	2400012c 	.word	0x2400012c
 8012b7c:	080143d9 	.word	0x080143d9
 8012b80:	2400013c 	.word	0x2400013c

08012b84 <cleanup_stdio>:
 8012b84:	6841      	ldr	r1, [r0, #4]
 8012b86:	4b0c      	ldr	r3, [pc, #48]	@ (8012bb8 <cleanup_stdio+0x34>)
 8012b88:	4299      	cmp	r1, r3
 8012b8a:	b510      	push	{r4, lr}
 8012b8c:	4604      	mov	r4, r0
 8012b8e:	d001      	beq.n	8012b94 <cleanup_stdio+0x10>
 8012b90:	f001 fc22 	bl	80143d8 <_fflush_r>
 8012b94:	68a1      	ldr	r1, [r4, #8]
 8012b96:	4b09      	ldr	r3, [pc, #36]	@ (8012bbc <cleanup_stdio+0x38>)
 8012b98:	4299      	cmp	r1, r3
 8012b9a:	d002      	beq.n	8012ba2 <cleanup_stdio+0x1e>
 8012b9c:	4620      	mov	r0, r4
 8012b9e:	f001 fc1b 	bl	80143d8 <_fflush_r>
 8012ba2:	68e1      	ldr	r1, [r4, #12]
 8012ba4:	4b06      	ldr	r3, [pc, #24]	@ (8012bc0 <cleanup_stdio+0x3c>)
 8012ba6:	4299      	cmp	r1, r3
 8012ba8:	d004      	beq.n	8012bb4 <cleanup_stdio+0x30>
 8012baa:	4620      	mov	r0, r4
 8012bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012bb0:	f001 bc12 	b.w	80143d8 <_fflush_r>
 8012bb4:	bd10      	pop	{r4, pc}
 8012bb6:	bf00      	nop
 8012bb8:	2400262c 	.word	0x2400262c
 8012bbc:	24002694 	.word	0x24002694
 8012bc0:	240026fc 	.word	0x240026fc

08012bc4 <global_stdio_init.part.0>:
 8012bc4:	b510      	push	{r4, lr}
 8012bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8012bf4 <global_stdio_init.part.0+0x30>)
 8012bc8:	4c0b      	ldr	r4, [pc, #44]	@ (8012bf8 <global_stdio_init.part.0+0x34>)
 8012bca:	4a0c      	ldr	r2, [pc, #48]	@ (8012bfc <global_stdio_init.part.0+0x38>)
 8012bcc:	601a      	str	r2, [r3, #0]
 8012bce:	4620      	mov	r0, r4
 8012bd0:	2200      	movs	r2, #0
 8012bd2:	2104      	movs	r1, #4
 8012bd4:	f7ff ff94 	bl	8012b00 <std>
 8012bd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012bdc:	2201      	movs	r2, #1
 8012bde:	2109      	movs	r1, #9
 8012be0:	f7ff ff8e 	bl	8012b00 <std>
 8012be4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012be8:	2202      	movs	r2, #2
 8012bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012bee:	2112      	movs	r1, #18
 8012bf0:	f7ff bf86 	b.w	8012b00 <std>
 8012bf4:	24002764 	.word	0x24002764
 8012bf8:	2400262c 	.word	0x2400262c
 8012bfc:	08012b6d 	.word	0x08012b6d

08012c00 <__sfp_lock_acquire>:
 8012c00:	4801      	ldr	r0, [pc, #4]	@ (8012c08 <__sfp_lock_acquire+0x8>)
 8012c02:	f000 b900 	b.w	8012e06 <__retarget_lock_acquire_recursive>
 8012c06:	bf00      	nop
 8012c08:	2400276d 	.word	0x2400276d

08012c0c <__sfp_lock_release>:
 8012c0c:	4801      	ldr	r0, [pc, #4]	@ (8012c14 <__sfp_lock_release+0x8>)
 8012c0e:	f000 b8fb 	b.w	8012e08 <__retarget_lock_release_recursive>
 8012c12:	bf00      	nop
 8012c14:	2400276d 	.word	0x2400276d

08012c18 <__sinit>:
 8012c18:	b510      	push	{r4, lr}
 8012c1a:	4604      	mov	r4, r0
 8012c1c:	f7ff fff0 	bl	8012c00 <__sfp_lock_acquire>
 8012c20:	6a23      	ldr	r3, [r4, #32]
 8012c22:	b11b      	cbz	r3, 8012c2c <__sinit+0x14>
 8012c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c28:	f7ff bff0 	b.w	8012c0c <__sfp_lock_release>
 8012c2c:	4b04      	ldr	r3, [pc, #16]	@ (8012c40 <__sinit+0x28>)
 8012c2e:	6223      	str	r3, [r4, #32]
 8012c30:	4b04      	ldr	r3, [pc, #16]	@ (8012c44 <__sinit+0x2c>)
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d1f5      	bne.n	8012c24 <__sinit+0xc>
 8012c38:	f7ff ffc4 	bl	8012bc4 <global_stdio_init.part.0>
 8012c3c:	e7f2      	b.n	8012c24 <__sinit+0xc>
 8012c3e:	bf00      	nop
 8012c40:	08012b85 	.word	0x08012b85
 8012c44:	24002764 	.word	0x24002764

08012c48 <_fwalk_sglue>:
 8012c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c4c:	4607      	mov	r7, r0
 8012c4e:	4688      	mov	r8, r1
 8012c50:	4614      	mov	r4, r2
 8012c52:	2600      	movs	r6, #0
 8012c54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012c58:	f1b9 0901 	subs.w	r9, r9, #1
 8012c5c:	d505      	bpl.n	8012c6a <_fwalk_sglue+0x22>
 8012c5e:	6824      	ldr	r4, [r4, #0]
 8012c60:	2c00      	cmp	r4, #0
 8012c62:	d1f7      	bne.n	8012c54 <_fwalk_sglue+0xc>
 8012c64:	4630      	mov	r0, r6
 8012c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c6a:	89ab      	ldrh	r3, [r5, #12]
 8012c6c:	2b01      	cmp	r3, #1
 8012c6e:	d907      	bls.n	8012c80 <_fwalk_sglue+0x38>
 8012c70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012c74:	3301      	adds	r3, #1
 8012c76:	d003      	beq.n	8012c80 <_fwalk_sglue+0x38>
 8012c78:	4629      	mov	r1, r5
 8012c7a:	4638      	mov	r0, r7
 8012c7c:	47c0      	blx	r8
 8012c7e:	4306      	orrs	r6, r0
 8012c80:	3568      	adds	r5, #104	@ 0x68
 8012c82:	e7e9      	b.n	8012c58 <_fwalk_sglue+0x10>

08012c84 <__sread>:
 8012c84:	b510      	push	{r4, lr}
 8012c86:	460c      	mov	r4, r1
 8012c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c8c:	f000 f86c 	bl	8012d68 <_read_r>
 8012c90:	2800      	cmp	r0, #0
 8012c92:	bfab      	itete	ge
 8012c94:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012c96:	89a3      	ldrhlt	r3, [r4, #12]
 8012c98:	181b      	addge	r3, r3, r0
 8012c9a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012c9e:	bfac      	ite	ge
 8012ca0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012ca2:	81a3      	strhlt	r3, [r4, #12]
 8012ca4:	bd10      	pop	{r4, pc}

08012ca6 <__swrite>:
 8012ca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012caa:	461f      	mov	r7, r3
 8012cac:	898b      	ldrh	r3, [r1, #12]
 8012cae:	05db      	lsls	r3, r3, #23
 8012cb0:	4605      	mov	r5, r0
 8012cb2:	460c      	mov	r4, r1
 8012cb4:	4616      	mov	r6, r2
 8012cb6:	d505      	bpl.n	8012cc4 <__swrite+0x1e>
 8012cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012cbc:	2302      	movs	r3, #2
 8012cbe:	2200      	movs	r2, #0
 8012cc0:	f000 f840 	bl	8012d44 <_lseek_r>
 8012cc4:	89a3      	ldrh	r3, [r4, #12]
 8012cc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012cca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012cce:	81a3      	strh	r3, [r4, #12]
 8012cd0:	4632      	mov	r2, r6
 8012cd2:	463b      	mov	r3, r7
 8012cd4:	4628      	mov	r0, r5
 8012cd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012cda:	f000 b857 	b.w	8012d8c <_write_r>

08012cde <__sseek>:
 8012cde:	b510      	push	{r4, lr}
 8012ce0:	460c      	mov	r4, r1
 8012ce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ce6:	f000 f82d 	bl	8012d44 <_lseek_r>
 8012cea:	1c43      	adds	r3, r0, #1
 8012cec:	89a3      	ldrh	r3, [r4, #12]
 8012cee:	bf15      	itete	ne
 8012cf0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012cf2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012cf6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012cfa:	81a3      	strheq	r3, [r4, #12]
 8012cfc:	bf18      	it	ne
 8012cfe:	81a3      	strhne	r3, [r4, #12]
 8012d00:	bd10      	pop	{r4, pc}

08012d02 <__sclose>:
 8012d02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d06:	f000 b80d 	b.w	8012d24 <_close_r>

08012d0a <memset>:
 8012d0a:	4402      	add	r2, r0
 8012d0c:	4603      	mov	r3, r0
 8012d0e:	4293      	cmp	r3, r2
 8012d10:	d100      	bne.n	8012d14 <memset+0xa>
 8012d12:	4770      	bx	lr
 8012d14:	f803 1b01 	strb.w	r1, [r3], #1
 8012d18:	e7f9      	b.n	8012d0e <memset+0x4>
	...

08012d1c <_localeconv_r>:
 8012d1c:	4800      	ldr	r0, [pc, #0]	@ (8012d20 <_localeconv_r+0x4>)
 8012d1e:	4770      	bx	lr
 8012d20:	24000278 	.word	0x24000278

08012d24 <_close_r>:
 8012d24:	b538      	push	{r3, r4, r5, lr}
 8012d26:	4d06      	ldr	r5, [pc, #24]	@ (8012d40 <_close_r+0x1c>)
 8012d28:	2300      	movs	r3, #0
 8012d2a:	4604      	mov	r4, r0
 8012d2c:	4608      	mov	r0, r1
 8012d2e:	602b      	str	r3, [r5, #0]
 8012d30:	f7ee fe3e 	bl	80019b0 <_close>
 8012d34:	1c43      	adds	r3, r0, #1
 8012d36:	d102      	bne.n	8012d3e <_close_r+0x1a>
 8012d38:	682b      	ldr	r3, [r5, #0]
 8012d3a:	b103      	cbz	r3, 8012d3e <_close_r+0x1a>
 8012d3c:	6023      	str	r3, [r4, #0]
 8012d3e:	bd38      	pop	{r3, r4, r5, pc}
 8012d40:	24002768 	.word	0x24002768

08012d44 <_lseek_r>:
 8012d44:	b538      	push	{r3, r4, r5, lr}
 8012d46:	4d07      	ldr	r5, [pc, #28]	@ (8012d64 <_lseek_r+0x20>)
 8012d48:	4604      	mov	r4, r0
 8012d4a:	4608      	mov	r0, r1
 8012d4c:	4611      	mov	r1, r2
 8012d4e:	2200      	movs	r2, #0
 8012d50:	602a      	str	r2, [r5, #0]
 8012d52:	461a      	mov	r2, r3
 8012d54:	f7ee fe53 	bl	80019fe <_lseek>
 8012d58:	1c43      	adds	r3, r0, #1
 8012d5a:	d102      	bne.n	8012d62 <_lseek_r+0x1e>
 8012d5c:	682b      	ldr	r3, [r5, #0]
 8012d5e:	b103      	cbz	r3, 8012d62 <_lseek_r+0x1e>
 8012d60:	6023      	str	r3, [r4, #0]
 8012d62:	bd38      	pop	{r3, r4, r5, pc}
 8012d64:	24002768 	.word	0x24002768

08012d68 <_read_r>:
 8012d68:	b538      	push	{r3, r4, r5, lr}
 8012d6a:	4d07      	ldr	r5, [pc, #28]	@ (8012d88 <_read_r+0x20>)
 8012d6c:	4604      	mov	r4, r0
 8012d6e:	4608      	mov	r0, r1
 8012d70:	4611      	mov	r1, r2
 8012d72:	2200      	movs	r2, #0
 8012d74:	602a      	str	r2, [r5, #0]
 8012d76:	461a      	mov	r2, r3
 8012d78:	f7ee fde1 	bl	800193e <_read>
 8012d7c:	1c43      	adds	r3, r0, #1
 8012d7e:	d102      	bne.n	8012d86 <_read_r+0x1e>
 8012d80:	682b      	ldr	r3, [r5, #0]
 8012d82:	b103      	cbz	r3, 8012d86 <_read_r+0x1e>
 8012d84:	6023      	str	r3, [r4, #0]
 8012d86:	bd38      	pop	{r3, r4, r5, pc}
 8012d88:	24002768 	.word	0x24002768

08012d8c <_write_r>:
 8012d8c:	b538      	push	{r3, r4, r5, lr}
 8012d8e:	4d07      	ldr	r5, [pc, #28]	@ (8012dac <_write_r+0x20>)
 8012d90:	4604      	mov	r4, r0
 8012d92:	4608      	mov	r0, r1
 8012d94:	4611      	mov	r1, r2
 8012d96:	2200      	movs	r2, #0
 8012d98:	602a      	str	r2, [r5, #0]
 8012d9a:	461a      	mov	r2, r3
 8012d9c:	f7ee fdec 	bl	8001978 <_write>
 8012da0:	1c43      	adds	r3, r0, #1
 8012da2:	d102      	bne.n	8012daa <_write_r+0x1e>
 8012da4:	682b      	ldr	r3, [r5, #0]
 8012da6:	b103      	cbz	r3, 8012daa <_write_r+0x1e>
 8012da8:	6023      	str	r3, [r4, #0]
 8012daa:	bd38      	pop	{r3, r4, r5, pc}
 8012dac:	24002768 	.word	0x24002768

08012db0 <__errno>:
 8012db0:	4b01      	ldr	r3, [pc, #4]	@ (8012db8 <__errno+0x8>)
 8012db2:	6818      	ldr	r0, [r3, #0]
 8012db4:	4770      	bx	lr
 8012db6:	bf00      	nop
 8012db8:	24000138 	.word	0x24000138

08012dbc <__libc_init_array>:
 8012dbc:	b570      	push	{r4, r5, r6, lr}
 8012dbe:	4d0d      	ldr	r5, [pc, #52]	@ (8012df4 <__libc_init_array+0x38>)
 8012dc0:	4c0d      	ldr	r4, [pc, #52]	@ (8012df8 <__libc_init_array+0x3c>)
 8012dc2:	1b64      	subs	r4, r4, r5
 8012dc4:	10a4      	asrs	r4, r4, #2
 8012dc6:	2600      	movs	r6, #0
 8012dc8:	42a6      	cmp	r6, r4
 8012dca:	d109      	bne.n	8012de0 <__libc_init_array+0x24>
 8012dcc:	4d0b      	ldr	r5, [pc, #44]	@ (8012dfc <__libc_init_array+0x40>)
 8012dce:	4c0c      	ldr	r4, [pc, #48]	@ (8012e00 <__libc_init_array+0x44>)
 8012dd0:	f001 fe90 	bl	8014af4 <_init>
 8012dd4:	1b64      	subs	r4, r4, r5
 8012dd6:	10a4      	asrs	r4, r4, #2
 8012dd8:	2600      	movs	r6, #0
 8012dda:	42a6      	cmp	r6, r4
 8012ddc:	d105      	bne.n	8012dea <__libc_init_array+0x2e>
 8012dde:	bd70      	pop	{r4, r5, r6, pc}
 8012de0:	f855 3b04 	ldr.w	r3, [r5], #4
 8012de4:	4798      	blx	r3
 8012de6:	3601      	adds	r6, #1
 8012de8:	e7ee      	b.n	8012dc8 <__libc_init_array+0xc>
 8012dea:	f855 3b04 	ldr.w	r3, [r5], #4
 8012dee:	4798      	blx	r3
 8012df0:	3601      	adds	r6, #1
 8012df2:	e7f2      	b.n	8012dda <__libc_init_array+0x1e>
 8012df4:	08014f18 	.word	0x08014f18
 8012df8:	08014f18 	.word	0x08014f18
 8012dfc:	08014f18 	.word	0x08014f18
 8012e00:	08014f1c 	.word	0x08014f1c

08012e04 <__retarget_lock_init_recursive>:
 8012e04:	4770      	bx	lr

08012e06 <__retarget_lock_acquire_recursive>:
 8012e06:	4770      	bx	lr

08012e08 <__retarget_lock_release_recursive>:
 8012e08:	4770      	bx	lr

08012e0a <quorem>:
 8012e0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e0e:	6903      	ldr	r3, [r0, #16]
 8012e10:	690c      	ldr	r4, [r1, #16]
 8012e12:	42a3      	cmp	r3, r4
 8012e14:	4607      	mov	r7, r0
 8012e16:	db7e      	blt.n	8012f16 <quorem+0x10c>
 8012e18:	3c01      	subs	r4, #1
 8012e1a:	f101 0814 	add.w	r8, r1, #20
 8012e1e:	00a3      	lsls	r3, r4, #2
 8012e20:	f100 0514 	add.w	r5, r0, #20
 8012e24:	9300      	str	r3, [sp, #0]
 8012e26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012e2a:	9301      	str	r3, [sp, #4]
 8012e2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012e30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012e34:	3301      	adds	r3, #1
 8012e36:	429a      	cmp	r2, r3
 8012e38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012e3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012e40:	d32e      	bcc.n	8012ea0 <quorem+0x96>
 8012e42:	f04f 0a00 	mov.w	sl, #0
 8012e46:	46c4      	mov	ip, r8
 8012e48:	46ae      	mov	lr, r5
 8012e4a:	46d3      	mov	fp, sl
 8012e4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012e50:	b298      	uxth	r0, r3
 8012e52:	fb06 a000 	mla	r0, r6, r0, sl
 8012e56:	0c02      	lsrs	r2, r0, #16
 8012e58:	0c1b      	lsrs	r3, r3, #16
 8012e5a:	fb06 2303 	mla	r3, r6, r3, r2
 8012e5e:	f8de 2000 	ldr.w	r2, [lr]
 8012e62:	b280      	uxth	r0, r0
 8012e64:	b292      	uxth	r2, r2
 8012e66:	1a12      	subs	r2, r2, r0
 8012e68:	445a      	add	r2, fp
 8012e6a:	f8de 0000 	ldr.w	r0, [lr]
 8012e6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012e72:	b29b      	uxth	r3, r3
 8012e74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012e78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012e7c:	b292      	uxth	r2, r2
 8012e7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012e82:	45e1      	cmp	r9, ip
 8012e84:	f84e 2b04 	str.w	r2, [lr], #4
 8012e88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012e8c:	d2de      	bcs.n	8012e4c <quorem+0x42>
 8012e8e:	9b00      	ldr	r3, [sp, #0]
 8012e90:	58eb      	ldr	r3, [r5, r3]
 8012e92:	b92b      	cbnz	r3, 8012ea0 <quorem+0x96>
 8012e94:	9b01      	ldr	r3, [sp, #4]
 8012e96:	3b04      	subs	r3, #4
 8012e98:	429d      	cmp	r5, r3
 8012e9a:	461a      	mov	r2, r3
 8012e9c:	d32f      	bcc.n	8012efe <quorem+0xf4>
 8012e9e:	613c      	str	r4, [r7, #16]
 8012ea0:	4638      	mov	r0, r7
 8012ea2:	f001 f90d 	bl	80140c0 <__mcmp>
 8012ea6:	2800      	cmp	r0, #0
 8012ea8:	db25      	blt.n	8012ef6 <quorem+0xec>
 8012eaa:	4629      	mov	r1, r5
 8012eac:	2000      	movs	r0, #0
 8012eae:	f858 2b04 	ldr.w	r2, [r8], #4
 8012eb2:	f8d1 c000 	ldr.w	ip, [r1]
 8012eb6:	fa1f fe82 	uxth.w	lr, r2
 8012eba:	fa1f f38c 	uxth.w	r3, ip
 8012ebe:	eba3 030e 	sub.w	r3, r3, lr
 8012ec2:	4403      	add	r3, r0
 8012ec4:	0c12      	lsrs	r2, r2, #16
 8012ec6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012eca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012ece:	b29b      	uxth	r3, r3
 8012ed0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012ed4:	45c1      	cmp	r9, r8
 8012ed6:	f841 3b04 	str.w	r3, [r1], #4
 8012eda:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012ede:	d2e6      	bcs.n	8012eae <quorem+0xa4>
 8012ee0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012ee4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012ee8:	b922      	cbnz	r2, 8012ef4 <quorem+0xea>
 8012eea:	3b04      	subs	r3, #4
 8012eec:	429d      	cmp	r5, r3
 8012eee:	461a      	mov	r2, r3
 8012ef0:	d30b      	bcc.n	8012f0a <quorem+0x100>
 8012ef2:	613c      	str	r4, [r7, #16]
 8012ef4:	3601      	adds	r6, #1
 8012ef6:	4630      	mov	r0, r6
 8012ef8:	b003      	add	sp, #12
 8012efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012efe:	6812      	ldr	r2, [r2, #0]
 8012f00:	3b04      	subs	r3, #4
 8012f02:	2a00      	cmp	r2, #0
 8012f04:	d1cb      	bne.n	8012e9e <quorem+0x94>
 8012f06:	3c01      	subs	r4, #1
 8012f08:	e7c6      	b.n	8012e98 <quorem+0x8e>
 8012f0a:	6812      	ldr	r2, [r2, #0]
 8012f0c:	3b04      	subs	r3, #4
 8012f0e:	2a00      	cmp	r2, #0
 8012f10:	d1ef      	bne.n	8012ef2 <quorem+0xe8>
 8012f12:	3c01      	subs	r4, #1
 8012f14:	e7ea      	b.n	8012eec <quorem+0xe2>
 8012f16:	2000      	movs	r0, #0
 8012f18:	e7ee      	b.n	8012ef8 <quorem+0xee>
 8012f1a:	0000      	movs	r0, r0
 8012f1c:	0000      	movs	r0, r0
	...

08012f20 <_dtoa_r>:
 8012f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f24:	ed2d 8b02 	vpush	{d8}
 8012f28:	69c7      	ldr	r7, [r0, #28]
 8012f2a:	b091      	sub	sp, #68	@ 0x44
 8012f2c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012f30:	ec55 4b10 	vmov	r4, r5, d0
 8012f34:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012f36:	9107      	str	r1, [sp, #28]
 8012f38:	4681      	mov	r9, r0
 8012f3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8012f3c:	930d      	str	r3, [sp, #52]	@ 0x34
 8012f3e:	b97f      	cbnz	r7, 8012f60 <_dtoa_r+0x40>
 8012f40:	2010      	movs	r0, #16
 8012f42:	f000 fd8d 	bl	8013a60 <malloc>
 8012f46:	4602      	mov	r2, r0
 8012f48:	f8c9 001c 	str.w	r0, [r9, #28]
 8012f4c:	b920      	cbnz	r0, 8012f58 <_dtoa_r+0x38>
 8012f4e:	4ba0      	ldr	r3, [pc, #640]	@ (80131d0 <_dtoa_r+0x2b0>)
 8012f50:	21ef      	movs	r1, #239	@ 0xef
 8012f52:	48a0      	ldr	r0, [pc, #640]	@ (80131d4 <_dtoa_r+0x2b4>)
 8012f54:	f001 fa86 	bl	8014464 <__assert_func>
 8012f58:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012f5c:	6007      	str	r7, [r0, #0]
 8012f5e:	60c7      	str	r7, [r0, #12]
 8012f60:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012f64:	6819      	ldr	r1, [r3, #0]
 8012f66:	b159      	cbz	r1, 8012f80 <_dtoa_r+0x60>
 8012f68:	685a      	ldr	r2, [r3, #4]
 8012f6a:	604a      	str	r2, [r1, #4]
 8012f6c:	2301      	movs	r3, #1
 8012f6e:	4093      	lsls	r3, r2
 8012f70:	608b      	str	r3, [r1, #8]
 8012f72:	4648      	mov	r0, r9
 8012f74:	f000 fe6a 	bl	8013c4c <_Bfree>
 8012f78:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012f7c:	2200      	movs	r2, #0
 8012f7e:	601a      	str	r2, [r3, #0]
 8012f80:	1e2b      	subs	r3, r5, #0
 8012f82:	bfbb      	ittet	lt
 8012f84:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012f88:	9303      	strlt	r3, [sp, #12]
 8012f8a:	2300      	movge	r3, #0
 8012f8c:	2201      	movlt	r2, #1
 8012f8e:	bfac      	ite	ge
 8012f90:	6033      	strge	r3, [r6, #0]
 8012f92:	6032      	strlt	r2, [r6, #0]
 8012f94:	4b90      	ldr	r3, [pc, #576]	@ (80131d8 <_dtoa_r+0x2b8>)
 8012f96:	9e03      	ldr	r6, [sp, #12]
 8012f98:	43b3      	bics	r3, r6
 8012f9a:	d110      	bne.n	8012fbe <_dtoa_r+0x9e>
 8012f9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012f9e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012fa2:	6013      	str	r3, [r2, #0]
 8012fa4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8012fa8:	4323      	orrs	r3, r4
 8012faa:	f000 84de 	beq.w	801396a <_dtoa_r+0xa4a>
 8012fae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012fb0:	4f8a      	ldr	r7, [pc, #552]	@ (80131dc <_dtoa_r+0x2bc>)
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	f000 84e0 	beq.w	8013978 <_dtoa_r+0xa58>
 8012fb8:	1cfb      	adds	r3, r7, #3
 8012fba:	f000 bcdb 	b.w	8013974 <_dtoa_r+0xa54>
 8012fbe:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012fc2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fca:	d10a      	bne.n	8012fe2 <_dtoa_r+0xc2>
 8012fcc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012fce:	2301      	movs	r3, #1
 8012fd0:	6013      	str	r3, [r2, #0]
 8012fd2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012fd4:	b113      	cbz	r3, 8012fdc <_dtoa_r+0xbc>
 8012fd6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012fd8:	4b81      	ldr	r3, [pc, #516]	@ (80131e0 <_dtoa_r+0x2c0>)
 8012fda:	6013      	str	r3, [r2, #0]
 8012fdc:	4f81      	ldr	r7, [pc, #516]	@ (80131e4 <_dtoa_r+0x2c4>)
 8012fde:	f000 bccb 	b.w	8013978 <_dtoa_r+0xa58>
 8012fe2:	aa0e      	add	r2, sp, #56	@ 0x38
 8012fe4:	a90f      	add	r1, sp, #60	@ 0x3c
 8012fe6:	4648      	mov	r0, r9
 8012fe8:	eeb0 0b48 	vmov.f64	d0, d8
 8012fec:	f001 f918 	bl	8014220 <__d2b>
 8012ff0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8012ff4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ff6:	9001      	str	r0, [sp, #4]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d045      	beq.n	8013088 <_dtoa_r+0x168>
 8012ffc:	eeb0 7b48 	vmov.f64	d7, d8
 8013000:	ee18 1a90 	vmov	r1, s17
 8013004:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013008:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801300c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8013010:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8013014:	2500      	movs	r5, #0
 8013016:	ee07 1a90 	vmov	s15, r1
 801301a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801301e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80131b8 <_dtoa_r+0x298>
 8013022:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013026:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80131c0 <_dtoa_r+0x2a0>
 801302a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801302e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80131c8 <_dtoa_r+0x2a8>
 8013032:	ee07 3a90 	vmov	s15, r3
 8013036:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801303a:	eeb0 7b46 	vmov.f64	d7, d6
 801303e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8013042:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8013046:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801304a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801304e:	ee16 8a90 	vmov	r8, s13
 8013052:	d508      	bpl.n	8013066 <_dtoa_r+0x146>
 8013054:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8013058:	eeb4 6b47 	vcmp.f64	d6, d7
 801305c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013060:	bf18      	it	ne
 8013062:	f108 38ff 	addne.w	r8, r8, #4294967295
 8013066:	f1b8 0f16 	cmp.w	r8, #22
 801306a:	d82b      	bhi.n	80130c4 <_dtoa_r+0x1a4>
 801306c:	495e      	ldr	r1, [pc, #376]	@ (80131e8 <_dtoa_r+0x2c8>)
 801306e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8013072:	ed91 7b00 	vldr	d7, [r1]
 8013076:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801307a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801307e:	d501      	bpl.n	8013084 <_dtoa_r+0x164>
 8013080:	f108 38ff 	add.w	r8, r8, #4294967295
 8013084:	2100      	movs	r1, #0
 8013086:	e01e      	b.n	80130c6 <_dtoa_r+0x1a6>
 8013088:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801308a:	4413      	add	r3, r2
 801308c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8013090:	2920      	cmp	r1, #32
 8013092:	bfc1      	itttt	gt
 8013094:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013098:	408e      	lslgt	r6, r1
 801309a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801309e:	fa24 f101 	lsrgt.w	r1, r4, r1
 80130a2:	bfd6      	itet	le
 80130a4:	f1c1 0120 	rsble	r1, r1, #32
 80130a8:	4331      	orrgt	r1, r6
 80130aa:	fa04 f101 	lslle.w	r1, r4, r1
 80130ae:	ee07 1a90 	vmov	s15, r1
 80130b2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80130b6:	3b01      	subs	r3, #1
 80130b8:	ee17 1a90 	vmov	r1, s15
 80130bc:	2501      	movs	r5, #1
 80130be:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80130c2:	e7a8      	b.n	8013016 <_dtoa_r+0xf6>
 80130c4:	2101      	movs	r1, #1
 80130c6:	1ad2      	subs	r2, r2, r3
 80130c8:	1e53      	subs	r3, r2, #1
 80130ca:	9306      	str	r3, [sp, #24]
 80130cc:	bf45      	ittet	mi
 80130ce:	f1c2 0301 	rsbmi	r3, r2, #1
 80130d2:	9305      	strmi	r3, [sp, #20]
 80130d4:	2300      	movpl	r3, #0
 80130d6:	2300      	movmi	r3, #0
 80130d8:	bf4c      	ite	mi
 80130da:	9306      	strmi	r3, [sp, #24]
 80130dc:	9305      	strpl	r3, [sp, #20]
 80130de:	f1b8 0f00 	cmp.w	r8, #0
 80130e2:	910c      	str	r1, [sp, #48]	@ 0x30
 80130e4:	db18      	blt.n	8013118 <_dtoa_r+0x1f8>
 80130e6:	9b06      	ldr	r3, [sp, #24]
 80130e8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80130ec:	4443      	add	r3, r8
 80130ee:	9306      	str	r3, [sp, #24]
 80130f0:	2300      	movs	r3, #0
 80130f2:	9a07      	ldr	r2, [sp, #28]
 80130f4:	2a09      	cmp	r2, #9
 80130f6:	d849      	bhi.n	801318c <_dtoa_r+0x26c>
 80130f8:	2a05      	cmp	r2, #5
 80130fa:	bfc4      	itt	gt
 80130fc:	3a04      	subgt	r2, #4
 80130fe:	9207      	strgt	r2, [sp, #28]
 8013100:	9a07      	ldr	r2, [sp, #28]
 8013102:	f1a2 0202 	sub.w	r2, r2, #2
 8013106:	bfcc      	ite	gt
 8013108:	2400      	movgt	r4, #0
 801310a:	2401      	movle	r4, #1
 801310c:	2a03      	cmp	r2, #3
 801310e:	d848      	bhi.n	80131a2 <_dtoa_r+0x282>
 8013110:	e8df f002 	tbb	[pc, r2]
 8013114:	3a2c2e0b 	.word	0x3a2c2e0b
 8013118:	9b05      	ldr	r3, [sp, #20]
 801311a:	2200      	movs	r2, #0
 801311c:	eba3 0308 	sub.w	r3, r3, r8
 8013120:	9305      	str	r3, [sp, #20]
 8013122:	920a      	str	r2, [sp, #40]	@ 0x28
 8013124:	f1c8 0300 	rsb	r3, r8, #0
 8013128:	e7e3      	b.n	80130f2 <_dtoa_r+0x1d2>
 801312a:	2200      	movs	r2, #0
 801312c:	9208      	str	r2, [sp, #32]
 801312e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013130:	2a00      	cmp	r2, #0
 8013132:	dc39      	bgt.n	80131a8 <_dtoa_r+0x288>
 8013134:	f04f 0b01 	mov.w	fp, #1
 8013138:	46da      	mov	sl, fp
 801313a:	465a      	mov	r2, fp
 801313c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8013140:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8013144:	2100      	movs	r1, #0
 8013146:	2004      	movs	r0, #4
 8013148:	f100 0614 	add.w	r6, r0, #20
 801314c:	4296      	cmp	r6, r2
 801314e:	d930      	bls.n	80131b2 <_dtoa_r+0x292>
 8013150:	6079      	str	r1, [r7, #4]
 8013152:	4648      	mov	r0, r9
 8013154:	9304      	str	r3, [sp, #16]
 8013156:	f000 fd39 	bl	8013bcc <_Balloc>
 801315a:	9b04      	ldr	r3, [sp, #16]
 801315c:	4607      	mov	r7, r0
 801315e:	2800      	cmp	r0, #0
 8013160:	d146      	bne.n	80131f0 <_dtoa_r+0x2d0>
 8013162:	4b22      	ldr	r3, [pc, #136]	@ (80131ec <_dtoa_r+0x2cc>)
 8013164:	4602      	mov	r2, r0
 8013166:	f240 11af 	movw	r1, #431	@ 0x1af
 801316a:	e6f2      	b.n	8012f52 <_dtoa_r+0x32>
 801316c:	2201      	movs	r2, #1
 801316e:	e7dd      	b.n	801312c <_dtoa_r+0x20c>
 8013170:	2200      	movs	r2, #0
 8013172:	9208      	str	r2, [sp, #32]
 8013174:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013176:	eb08 0b02 	add.w	fp, r8, r2
 801317a:	f10b 0a01 	add.w	sl, fp, #1
 801317e:	4652      	mov	r2, sl
 8013180:	2a01      	cmp	r2, #1
 8013182:	bfb8      	it	lt
 8013184:	2201      	movlt	r2, #1
 8013186:	e7db      	b.n	8013140 <_dtoa_r+0x220>
 8013188:	2201      	movs	r2, #1
 801318a:	e7f2      	b.n	8013172 <_dtoa_r+0x252>
 801318c:	2401      	movs	r4, #1
 801318e:	2200      	movs	r2, #0
 8013190:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8013194:	f04f 3bff 	mov.w	fp, #4294967295
 8013198:	2100      	movs	r1, #0
 801319a:	46da      	mov	sl, fp
 801319c:	2212      	movs	r2, #18
 801319e:	9109      	str	r1, [sp, #36]	@ 0x24
 80131a0:	e7ce      	b.n	8013140 <_dtoa_r+0x220>
 80131a2:	2201      	movs	r2, #1
 80131a4:	9208      	str	r2, [sp, #32]
 80131a6:	e7f5      	b.n	8013194 <_dtoa_r+0x274>
 80131a8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 80131ac:	46da      	mov	sl, fp
 80131ae:	465a      	mov	r2, fp
 80131b0:	e7c6      	b.n	8013140 <_dtoa_r+0x220>
 80131b2:	3101      	adds	r1, #1
 80131b4:	0040      	lsls	r0, r0, #1
 80131b6:	e7c7      	b.n	8013148 <_dtoa_r+0x228>
 80131b8:	636f4361 	.word	0x636f4361
 80131bc:	3fd287a7 	.word	0x3fd287a7
 80131c0:	8b60c8b3 	.word	0x8b60c8b3
 80131c4:	3fc68a28 	.word	0x3fc68a28
 80131c8:	509f79fb 	.word	0x509f79fb
 80131cc:	3fd34413 	.word	0x3fd34413
 80131d0:	08014bd5 	.word	0x08014bd5
 80131d4:	08014bec 	.word	0x08014bec
 80131d8:	7ff00000 	.word	0x7ff00000
 80131dc:	08014bd1 	.word	0x08014bd1
 80131e0:	08014ba5 	.word	0x08014ba5
 80131e4:	08014ba4 	.word	0x08014ba4
 80131e8:	08014ce8 	.word	0x08014ce8
 80131ec:	08014c44 	.word	0x08014c44
 80131f0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 80131f4:	f1ba 0f0e 	cmp.w	sl, #14
 80131f8:	6010      	str	r0, [r2, #0]
 80131fa:	d86f      	bhi.n	80132dc <_dtoa_r+0x3bc>
 80131fc:	2c00      	cmp	r4, #0
 80131fe:	d06d      	beq.n	80132dc <_dtoa_r+0x3bc>
 8013200:	f1b8 0f00 	cmp.w	r8, #0
 8013204:	f340 80c2 	ble.w	801338c <_dtoa_r+0x46c>
 8013208:	4aca      	ldr	r2, [pc, #808]	@ (8013534 <_dtoa_r+0x614>)
 801320a:	f008 010f 	and.w	r1, r8, #15
 801320e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8013212:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8013216:	ed92 7b00 	vldr	d7, [r2]
 801321a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801321e:	f000 80a9 	beq.w	8013374 <_dtoa_r+0x454>
 8013222:	4ac5      	ldr	r2, [pc, #788]	@ (8013538 <_dtoa_r+0x618>)
 8013224:	ed92 6b08 	vldr	d6, [r2, #32]
 8013228:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801322c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013230:	f001 010f 	and.w	r1, r1, #15
 8013234:	2203      	movs	r2, #3
 8013236:	48c0      	ldr	r0, [pc, #768]	@ (8013538 <_dtoa_r+0x618>)
 8013238:	2900      	cmp	r1, #0
 801323a:	f040 809d 	bne.w	8013378 <_dtoa_r+0x458>
 801323e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013242:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8013246:	ed8d 7b02 	vstr	d7, [sp, #8]
 801324a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801324c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013250:	2900      	cmp	r1, #0
 8013252:	f000 80c1 	beq.w	80133d8 <_dtoa_r+0x4b8>
 8013256:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801325a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801325e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013262:	f140 80b9 	bpl.w	80133d8 <_dtoa_r+0x4b8>
 8013266:	f1ba 0f00 	cmp.w	sl, #0
 801326a:	f000 80b5 	beq.w	80133d8 <_dtoa_r+0x4b8>
 801326e:	f1bb 0f00 	cmp.w	fp, #0
 8013272:	dd31      	ble.n	80132d8 <_dtoa_r+0x3b8>
 8013274:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8013278:	ee27 7b06 	vmul.f64	d7, d7, d6
 801327c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013280:	f108 31ff 	add.w	r1, r8, #4294967295
 8013284:	9104      	str	r1, [sp, #16]
 8013286:	3201      	adds	r2, #1
 8013288:	465c      	mov	r4, fp
 801328a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801328e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8013292:	ee07 2a90 	vmov	s15, r2
 8013296:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801329a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801329e:	ee15 2a90 	vmov	r2, s11
 80132a2:	ec51 0b15 	vmov	r0, r1, d5
 80132a6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80132aa:	2c00      	cmp	r4, #0
 80132ac:	f040 8098 	bne.w	80133e0 <_dtoa_r+0x4c0>
 80132b0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80132b4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80132b8:	ec41 0b17 	vmov	d7, r0, r1
 80132bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80132c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132c4:	f300 8261 	bgt.w	801378a <_dtoa_r+0x86a>
 80132c8:	eeb1 7b47 	vneg.f64	d7, d7
 80132cc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80132d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132d4:	f100 80f5 	bmi.w	80134c2 <_dtoa_r+0x5a2>
 80132d8:	ed8d 8b02 	vstr	d8, [sp, #8]
 80132dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80132de:	2a00      	cmp	r2, #0
 80132e0:	f2c0 812c 	blt.w	801353c <_dtoa_r+0x61c>
 80132e4:	f1b8 0f0e 	cmp.w	r8, #14
 80132e8:	f300 8128 	bgt.w	801353c <_dtoa_r+0x61c>
 80132ec:	4b91      	ldr	r3, [pc, #580]	@ (8013534 <_dtoa_r+0x614>)
 80132ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80132f2:	ed93 6b00 	vldr	d6, [r3]
 80132f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	da03      	bge.n	8013304 <_dtoa_r+0x3e4>
 80132fc:	f1ba 0f00 	cmp.w	sl, #0
 8013300:	f340 80d2 	ble.w	80134a8 <_dtoa_r+0x588>
 8013304:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8013308:	ed9d 7b02 	vldr	d7, [sp, #8]
 801330c:	463e      	mov	r6, r7
 801330e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8013312:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013316:	ee15 3a10 	vmov	r3, s10
 801331a:	3330      	adds	r3, #48	@ 0x30
 801331c:	f806 3b01 	strb.w	r3, [r6], #1
 8013320:	1bf3      	subs	r3, r6, r7
 8013322:	459a      	cmp	sl, r3
 8013324:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013328:	eea3 7b46 	vfms.f64	d7, d3, d6
 801332c:	f040 80f8 	bne.w	8013520 <_dtoa_r+0x600>
 8013330:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013334:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013338:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801333c:	f300 80dd 	bgt.w	80134fa <_dtoa_r+0x5da>
 8013340:	eeb4 7b46 	vcmp.f64	d7, d6
 8013344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013348:	d104      	bne.n	8013354 <_dtoa_r+0x434>
 801334a:	ee15 3a10 	vmov	r3, s10
 801334e:	07db      	lsls	r3, r3, #31
 8013350:	f100 80d3 	bmi.w	80134fa <_dtoa_r+0x5da>
 8013354:	9901      	ldr	r1, [sp, #4]
 8013356:	4648      	mov	r0, r9
 8013358:	f000 fc78 	bl	8013c4c <_Bfree>
 801335c:	2300      	movs	r3, #0
 801335e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013360:	7033      	strb	r3, [r6, #0]
 8013362:	f108 0301 	add.w	r3, r8, #1
 8013366:	6013      	str	r3, [r2, #0]
 8013368:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801336a:	2b00      	cmp	r3, #0
 801336c:	f000 8304 	beq.w	8013978 <_dtoa_r+0xa58>
 8013370:	601e      	str	r6, [r3, #0]
 8013372:	e301      	b.n	8013978 <_dtoa_r+0xa58>
 8013374:	2202      	movs	r2, #2
 8013376:	e75e      	b.n	8013236 <_dtoa_r+0x316>
 8013378:	07cc      	lsls	r4, r1, #31
 801337a:	d504      	bpl.n	8013386 <_dtoa_r+0x466>
 801337c:	ed90 6b00 	vldr	d6, [r0]
 8013380:	3201      	adds	r2, #1
 8013382:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013386:	1049      	asrs	r1, r1, #1
 8013388:	3008      	adds	r0, #8
 801338a:	e755      	b.n	8013238 <_dtoa_r+0x318>
 801338c:	d022      	beq.n	80133d4 <_dtoa_r+0x4b4>
 801338e:	f1c8 0100 	rsb	r1, r8, #0
 8013392:	4a68      	ldr	r2, [pc, #416]	@ (8013534 <_dtoa_r+0x614>)
 8013394:	f001 000f 	and.w	r0, r1, #15
 8013398:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801339c:	ed92 7b00 	vldr	d7, [r2]
 80133a0:	ee28 7b07 	vmul.f64	d7, d8, d7
 80133a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80133a8:	4863      	ldr	r0, [pc, #396]	@ (8013538 <_dtoa_r+0x618>)
 80133aa:	1109      	asrs	r1, r1, #4
 80133ac:	2400      	movs	r4, #0
 80133ae:	2202      	movs	r2, #2
 80133b0:	b929      	cbnz	r1, 80133be <_dtoa_r+0x49e>
 80133b2:	2c00      	cmp	r4, #0
 80133b4:	f43f af49 	beq.w	801324a <_dtoa_r+0x32a>
 80133b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80133bc:	e745      	b.n	801324a <_dtoa_r+0x32a>
 80133be:	07ce      	lsls	r6, r1, #31
 80133c0:	d505      	bpl.n	80133ce <_dtoa_r+0x4ae>
 80133c2:	ed90 6b00 	vldr	d6, [r0]
 80133c6:	3201      	adds	r2, #1
 80133c8:	2401      	movs	r4, #1
 80133ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80133ce:	1049      	asrs	r1, r1, #1
 80133d0:	3008      	adds	r0, #8
 80133d2:	e7ed      	b.n	80133b0 <_dtoa_r+0x490>
 80133d4:	2202      	movs	r2, #2
 80133d6:	e738      	b.n	801324a <_dtoa_r+0x32a>
 80133d8:	f8cd 8010 	str.w	r8, [sp, #16]
 80133dc:	4654      	mov	r4, sl
 80133de:	e754      	b.n	801328a <_dtoa_r+0x36a>
 80133e0:	4a54      	ldr	r2, [pc, #336]	@ (8013534 <_dtoa_r+0x614>)
 80133e2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80133e6:	ed12 4b02 	vldr	d4, [r2, #-8]
 80133ea:	9a08      	ldr	r2, [sp, #32]
 80133ec:	ec41 0b17 	vmov	d7, r0, r1
 80133f0:	443c      	add	r4, r7
 80133f2:	b34a      	cbz	r2, 8013448 <_dtoa_r+0x528>
 80133f4:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 80133f8:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 80133fc:	463e      	mov	r6, r7
 80133fe:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8013402:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013406:	ee35 7b47 	vsub.f64	d7, d5, d7
 801340a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801340e:	ee14 2a90 	vmov	r2, s9
 8013412:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013416:	3230      	adds	r2, #48	@ 0x30
 8013418:	ee36 6b45 	vsub.f64	d6, d6, d5
 801341c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013424:	f806 2b01 	strb.w	r2, [r6], #1
 8013428:	d438      	bmi.n	801349c <_dtoa_r+0x57c>
 801342a:	ee32 5b46 	vsub.f64	d5, d2, d6
 801342e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8013432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013436:	d462      	bmi.n	80134fe <_dtoa_r+0x5de>
 8013438:	42a6      	cmp	r6, r4
 801343a:	f43f af4d 	beq.w	80132d8 <_dtoa_r+0x3b8>
 801343e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013442:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013446:	e7e0      	b.n	801340a <_dtoa_r+0x4ea>
 8013448:	4621      	mov	r1, r4
 801344a:	463e      	mov	r6, r7
 801344c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013450:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013454:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013458:	ee14 2a90 	vmov	r2, s9
 801345c:	3230      	adds	r2, #48	@ 0x30
 801345e:	f806 2b01 	strb.w	r2, [r6], #1
 8013462:	42a6      	cmp	r6, r4
 8013464:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013468:	ee36 6b45 	vsub.f64	d6, d6, d5
 801346c:	d119      	bne.n	80134a2 <_dtoa_r+0x582>
 801346e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8013472:	ee37 4b05 	vadd.f64	d4, d7, d5
 8013476:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801347a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801347e:	dc3e      	bgt.n	80134fe <_dtoa_r+0x5de>
 8013480:	ee35 5b47 	vsub.f64	d5, d5, d7
 8013484:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8013488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801348c:	f57f af24 	bpl.w	80132d8 <_dtoa_r+0x3b8>
 8013490:	460e      	mov	r6, r1
 8013492:	3901      	subs	r1, #1
 8013494:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013498:	2b30      	cmp	r3, #48	@ 0x30
 801349a:	d0f9      	beq.n	8013490 <_dtoa_r+0x570>
 801349c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80134a0:	e758      	b.n	8013354 <_dtoa_r+0x434>
 80134a2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80134a6:	e7d5      	b.n	8013454 <_dtoa_r+0x534>
 80134a8:	d10b      	bne.n	80134c2 <_dtoa_r+0x5a2>
 80134aa:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80134ae:	ee26 6b07 	vmul.f64	d6, d6, d7
 80134b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80134b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80134ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134be:	f2c0 8161 	blt.w	8013784 <_dtoa_r+0x864>
 80134c2:	2400      	movs	r4, #0
 80134c4:	4625      	mov	r5, r4
 80134c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80134c8:	43db      	mvns	r3, r3
 80134ca:	9304      	str	r3, [sp, #16]
 80134cc:	463e      	mov	r6, r7
 80134ce:	f04f 0800 	mov.w	r8, #0
 80134d2:	4621      	mov	r1, r4
 80134d4:	4648      	mov	r0, r9
 80134d6:	f000 fbb9 	bl	8013c4c <_Bfree>
 80134da:	2d00      	cmp	r5, #0
 80134dc:	d0de      	beq.n	801349c <_dtoa_r+0x57c>
 80134de:	f1b8 0f00 	cmp.w	r8, #0
 80134e2:	d005      	beq.n	80134f0 <_dtoa_r+0x5d0>
 80134e4:	45a8      	cmp	r8, r5
 80134e6:	d003      	beq.n	80134f0 <_dtoa_r+0x5d0>
 80134e8:	4641      	mov	r1, r8
 80134ea:	4648      	mov	r0, r9
 80134ec:	f000 fbae 	bl	8013c4c <_Bfree>
 80134f0:	4629      	mov	r1, r5
 80134f2:	4648      	mov	r0, r9
 80134f4:	f000 fbaa 	bl	8013c4c <_Bfree>
 80134f8:	e7d0      	b.n	801349c <_dtoa_r+0x57c>
 80134fa:	f8cd 8010 	str.w	r8, [sp, #16]
 80134fe:	4633      	mov	r3, r6
 8013500:	461e      	mov	r6, r3
 8013502:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013506:	2a39      	cmp	r2, #57	@ 0x39
 8013508:	d106      	bne.n	8013518 <_dtoa_r+0x5f8>
 801350a:	429f      	cmp	r7, r3
 801350c:	d1f8      	bne.n	8013500 <_dtoa_r+0x5e0>
 801350e:	9a04      	ldr	r2, [sp, #16]
 8013510:	3201      	adds	r2, #1
 8013512:	9204      	str	r2, [sp, #16]
 8013514:	2230      	movs	r2, #48	@ 0x30
 8013516:	703a      	strb	r2, [r7, #0]
 8013518:	781a      	ldrb	r2, [r3, #0]
 801351a:	3201      	adds	r2, #1
 801351c:	701a      	strb	r2, [r3, #0]
 801351e:	e7bd      	b.n	801349c <_dtoa_r+0x57c>
 8013520:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013524:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801352c:	f47f aeef 	bne.w	801330e <_dtoa_r+0x3ee>
 8013530:	e710      	b.n	8013354 <_dtoa_r+0x434>
 8013532:	bf00      	nop
 8013534:	08014ce8 	.word	0x08014ce8
 8013538:	08014cc0 	.word	0x08014cc0
 801353c:	9908      	ldr	r1, [sp, #32]
 801353e:	2900      	cmp	r1, #0
 8013540:	f000 80e3 	beq.w	801370a <_dtoa_r+0x7ea>
 8013544:	9907      	ldr	r1, [sp, #28]
 8013546:	2901      	cmp	r1, #1
 8013548:	f300 80c8 	bgt.w	80136dc <_dtoa_r+0x7bc>
 801354c:	2d00      	cmp	r5, #0
 801354e:	f000 80c1 	beq.w	80136d4 <_dtoa_r+0x7b4>
 8013552:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013556:	9e05      	ldr	r6, [sp, #20]
 8013558:	461c      	mov	r4, r3
 801355a:	9304      	str	r3, [sp, #16]
 801355c:	9b05      	ldr	r3, [sp, #20]
 801355e:	4413      	add	r3, r2
 8013560:	9305      	str	r3, [sp, #20]
 8013562:	9b06      	ldr	r3, [sp, #24]
 8013564:	2101      	movs	r1, #1
 8013566:	4413      	add	r3, r2
 8013568:	4648      	mov	r0, r9
 801356a:	9306      	str	r3, [sp, #24]
 801356c:	f000 fc22 	bl	8013db4 <__i2b>
 8013570:	9b04      	ldr	r3, [sp, #16]
 8013572:	4605      	mov	r5, r0
 8013574:	b166      	cbz	r6, 8013590 <_dtoa_r+0x670>
 8013576:	9a06      	ldr	r2, [sp, #24]
 8013578:	2a00      	cmp	r2, #0
 801357a:	dd09      	ble.n	8013590 <_dtoa_r+0x670>
 801357c:	42b2      	cmp	r2, r6
 801357e:	9905      	ldr	r1, [sp, #20]
 8013580:	bfa8      	it	ge
 8013582:	4632      	movge	r2, r6
 8013584:	1a89      	subs	r1, r1, r2
 8013586:	9105      	str	r1, [sp, #20]
 8013588:	9906      	ldr	r1, [sp, #24]
 801358a:	1ab6      	subs	r6, r6, r2
 801358c:	1a8a      	subs	r2, r1, r2
 801358e:	9206      	str	r2, [sp, #24]
 8013590:	b1fb      	cbz	r3, 80135d2 <_dtoa_r+0x6b2>
 8013592:	9a08      	ldr	r2, [sp, #32]
 8013594:	2a00      	cmp	r2, #0
 8013596:	f000 80bc 	beq.w	8013712 <_dtoa_r+0x7f2>
 801359a:	b19c      	cbz	r4, 80135c4 <_dtoa_r+0x6a4>
 801359c:	4629      	mov	r1, r5
 801359e:	4622      	mov	r2, r4
 80135a0:	4648      	mov	r0, r9
 80135a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80135a4:	f000 fcc6 	bl	8013f34 <__pow5mult>
 80135a8:	9a01      	ldr	r2, [sp, #4]
 80135aa:	4601      	mov	r1, r0
 80135ac:	4605      	mov	r5, r0
 80135ae:	4648      	mov	r0, r9
 80135b0:	f000 fc16 	bl	8013de0 <__multiply>
 80135b4:	9901      	ldr	r1, [sp, #4]
 80135b6:	9004      	str	r0, [sp, #16]
 80135b8:	4648      	mov	r0, r9
 80135ba:	f000 fb47 	bl	8013c4c <_Bfree>
 80135be:	9a04      	ldr	r2, [sp, #16]
 80135c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80135c2:	9201      	str	r2, [sp, #4]
 80135c4:	1b1a      	subs	r2, r3, r4
 80135c6:	d004      	beq.n	80135d2 <_dtoa_r+0x6b2>
 80135c8:	9901      	ldr	r1, [sp, #4]
 80135ca:	4648      	mov	r0, r9
 80135cc:	f000 fcb2 	bl	8013f34 <__pow5mult>
 80135d0:	9001      	str	r0, [sp, #4]
 80135d2:	2101      	movs	r1, #1
 80135d4:	4648      	mov	r0, r9
 80135d6:	f000 fbed 	bl	8013db4 <__i2b>
 80135da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80135dc:	4604      	mov	r4, r0
 80135de:	2b00      	cmp	r3, #0
 80135e0:	f000 81d0 	beq.w	8013984 <_dtoa_r+0xa64>
 80135e4:	461a      	mov	r2, r3
 80135e6:	4601      	mov	r1, r0
 80135e8:	4648      	mov	r0, r9
 80135ea:	f000 fca3 	bl	8013f34 <__pow5mult>
 80135ee:	9b07      	ldr	r3, [sp, #28]
 80135f0:	2b01      	cmp	r3, #1
 80135f2:	4604      	mov	r4, r0
 80135f4:	f300 8095 	bgt.w	8013722 <_dtoa_r+0x802>
 80135f8:	9b02      	ldr	r3, [sp, #8]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	f040 808b 	bne.w	8013716 <_dtoa_r+0x7f6>
 8013600:	9b03      	ldr	r3, [sp, #12]
 8013602:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8013606:	2a00      	cmp	r2, #0
 8013608:	f040 8087 	bne.w	801371a <_dtoa_r+0x7fa>
 801360c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013610:	0d12      	lsrs	r2, r2, #20
 8013612:	0512      	lsls	r2, r2, #20
 8013614:	2a00      	cmp	r2, #0
 8013616:	f000 8082 	beq.w	801371e <_dtoa_r+0x7fe>
 801361a:	9b05      	ldr	r3, [sp, #20]
 801361c:	3301      	adds	r3, #1
 801361e:	9305      	str	r3, [sp, #20]
 8013620:	9b06      	ldr	r3, [sp, #24]
 8013622:	3301      	adds	r3, #1
 8013624:	9306      	str	r3, [sp, #24]
 8013626:	2301      	movs	r3, #1
 8013628:	930b      	str	r3, [sp, #44]	@ 0x2c
 801362a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801362c:	2b00      	cmp	r3, #0
 801362e:	f000 81af 	beq.w	8013990 <_dtoa_r+0xa70>
 8013632:	6922      	ldr	r2, [r4, #16]
 8013634:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013638:	6910      	ldr	r0, [r2, #16]
 801363a:	f000 fb6f 	bl	8013d1c <__hi0bits>
 801363e:	f1c0 0020 	rsb	r0, r0, #32
 8013642:	9b06      	ldr	r3, [sp, #24]
 8013644:	4418      	add	r0, r3
 8013646:	f010 001f 	ands.w	r0, r0, #31
 801364a:	d076      	beq.n	801373a <_dtoa_r+0x81a>
 801364c:	f1c0 0220 	rsb	r2, r0, #32
 8013650:	2a04      	cmp	r2, #4
 8013652:	dd69      	ble.n	8013728 <_dtoa_r+0x808>
 8013654:	9b05      	ldr	r3, [sp, #20]
 8013656:	f1c0 001c 	rsb	r0, r0, #28
 801365a:	4403      	add	r3, r0
 801365c:	9305      	str	r3, [sp, #20]
 801365e:	9b06      	ldr	r3, [sp, #24]
 8013660:	4406      	add	r6, r0
 8013662:	4403      	add	r3, r0
 8013664:	9306      	str	r3, [sp, #24]
 8013666:	9b05      	ldr	r3, [sp, #20]
 8013668:	2b00      	cmp	r3, #0
 801366a:	dd05      	ble.n	8013678 <_dtoa_r+0x758>
 801366c:	9901      	ldr	r1, [sp, #4]
 801366e:	461a      	mov	r2, r3
 8013670:	4648      	mov	r0, r9
 8013672:	f000 fcb9 	bl	8013fe8 <__lshift>
 8013676:	9001      	str	r0, [sp, #4]
 8013678:	9b06      	ldr	r3, [sp, #24]
 801367a:	2b00      	cmp	r3, #0
 801367c:	dd05      	ble.n	801368a <_dtoa_r+0x76a>
 801367e:	4621      	mov	r1, r4
 8013680:	461a      	mov	r2, r3
 8013682:	4648      	mov	r0, r9
 8013684:	f000 fcb0 	bl	8013fe8 <__lshift>
 8013688:	4604      	mov	r4, r0
 801368a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801368c:	2b00      	cmp	r3, #0
 801368e:	d056      	beq.n	801373e <_dtoa_r+0x81e>
 8013690:	9801      	ldr	r0, [sp, #4]
 8013692:	4621      	mov	r1, r4
 8013694:	f000 fd14 	bl	80140c0 <__mcmp>
 8013698:	2800      	cmp	r0, #0
 801369a:	da50      	bge.n	801373e <_dtoa_r+0x81e>
 801369c:	f108 33ff 	add.w	r3, r8, #4294967295
 80136a0:	9304      	str	r3, [sp, #16]
 80136a2:	9901      	ldr	r1, [sp, #4]
 80136a4:	2300      	movs	r3, #0
 80136a6:	220a      	movs	r2, #10
 80136a8:	4648      	mov	r0, r9
 80136aa:	f000 faf1 	bl	8013c90 <__multadd>
 80136ae:	9b08      	ldr	r3, [sp, #32]
 80136b0:	9001      	str	r0, [sp, #4]
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	f000 816e 	beq.w	8013994 <_dtoa_r+0xa74>
 80136b8:	4629      	mov	r1, r5
 80136ba:	2300      	movs	r3, #0
 80136bc:	220a      	movs	r2, #10
 80136be:	4648      	mov	r0, r9
 80136c0:	f000 fae6 	bl	8013c90 <__multadd>
 80136c4:	f1bb 0f00 	cmp.w	fp, #0
 80136c8:	4605      	mov	r5, r0
 80136ca:	dc64      	bgt.n	8013796 <_dtoa_r+0x876>
 80136cc:	9b07      	ldr	r3, [sp, #28]
 80136ce:	2b02      	cmp	r3, #2
 80136d0:	dc3e      	bgt.n	8013750 <_dtoa_r+0x830>
 80136d2:	e060      	b.n	8013796 <_dtoa_r+0x876>
 80136d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80136d6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80136da:	e73c      	b.n	8013556 <_dtoa_r+0x636>
 80136dc:	f10a 34ff 	add.w	r4, sl, #4294967295
 80136e0:	42a3      	cmp	r3, r4
 80136e2:	bfbf      	itttt	lt
 80136e4:	1ae2      	sublt	r2, r4, r3
 80136e6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80136e8:	189b      	addlt	r3, r3, r2
 80136ea:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80136ec:	bfae      	itee	ge
 80136ee:	1b1c      	subge	r4, r3, r4
 80136f0:	4623      	movlt	r3, r4
 80136f2:	2400      	movlt	r4, #0
 80136f4:	f1ba 0f00 	cmp.w	sl, #0
 80136f8:	bfb5      	itete	lt
 80136fa:	9a05      	ldrlt	r2, [sp, #20]
 80136fc:	9e05      	ldrge	r6, [sp, #20]
 80136fe:	eba2 060a 	sublt.w	r6, r2, sl
 8013702:	4652      	movge	r2, sl
 8013704:	bfb8      	it	lt
 8013706:	2200      	movlt	r2, #0
 8013708:	e727      	b.n	801355a <_dtoa_r+0x63a>
 801370a:	9e05      	ldr	r6, [sp, #20]
 801370c:	9d08      	ldr	r5, [sp, #32]
 801370e:	461c      	mov	r4, r3
 8013710:	e730      	b.n	8013574 <_dtoa_r+0x654>
 8013712:	461a      	mov	r2, r3
 8013714:	e758      	b.n	80135c8 <_dtoa_r+0x6a8>
 8013716:	2300      	movs	r3, #0
 8013718:	e786      	b.n	8013628 <_dtoa_r+0x708>
 801371a:	9b02      	ldr	r3, [sp, #8]
 801371c:	e784      	b.n	8013628 <_dtoa_r+0x708>
 801371e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013720:	e783      	b.n	801362a <_dtoa_r+0x70a>
 8013722:	2300      	movs	r3, #0
 8013724:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013726:	e784      	b.n	8013632 <_dtoa_r+0x712>
 8013728:	d09d      	beq.n	8013666 <_dtoa_r+0x746>
 801372a:	9b05      	ldr	r3, [sp, #20]
 801372c:	321c      	adds	r2, #28
 801372e:	4413      	add	r3, r2
 8013730:	9305      	str	r3, [sp, #20]
 8013732:	9b06      	ldr	r3, [sp, #24]
 8013734:	4416      	add	r6, r2
 8013736:	4413      	add	r3, r2
 8013738:	e794      	b.n	8013664 <_dtoa_r+0x744>
 801373a:	4602      	mov	r2, r0
 801373c:	e7f5      	b.n	801372a <_dtoa_r+0x80a>
 801373e:	f1ba 0f00 	cmp.w	sl, #0
 8013742:	f8cd 8010 	str.w	r8, [sp, #16]
 8013746:	46d3      	mov	fp, sl
 8013748:	dc21      	bgt.n	801378e <_dtoa_r+0x86e>
 801374a:	9b07      	ldr	r3, [sp, #28]
 801374c:	2b02      	cmp	r3, #2
 801374e:	dd1e      	ble.n	801378e <_dtoa_r+0x86e>
 8013750:	f1bb 0f00 	cmp.w	fp, #0
 8013754:	f47f aeb7 	bne.w	80134c6 <_dtoa_r+0x5a6>
 8013758:	4621      	mov	r1, r4
 801375a:	465b      	mov	r3, fp
 801375c:	2205      	movs	r2, #5
 801375e:	4648      	mov	r0, r9
 8013760:	f000 fa96 	bl	8013c90 <__multadd>
 8013764:	4601      	mov	r1, r0
 8013766:	4604      	mov	r4, r0
 8013768:	9801      	ldr	r0, [sp, #4]
 801376a:	f000 fca9 	bl	80140c0 <__mcmp>
 801376e:	2800      	cmp	r0, #0
 8013770:	f77f aea9 	ble.w	80134c6 <_dtoa_r+0x5a6>
 8013774:	463e      	mov	r6, r7
 8013776:	2331      	movs	r3, #49	@ 0x31
 8013778:	f806 3b01 	strb.w	r3, [r6], #1
 801377c:	9b04      	ldr	r3, [sp, #16]
 801377e:	3301      	adds	r3, #1
 8013780:	9304      	str	r3, [sp, #16]
 8013782:	e6a4      	b.n	80134ce <_dtoa_r+0x5ae>
 8013784:	f8cd 8010 	str.w	r8, [sp, #16]
 8013788:	4654      	mov	r4, sl
 801378a:	4625      	mov	r5, r4
 801378c:	e7f2      	b.n	8013774 <_dtoa_r+0x854>
 801378e:	9b08      	ldr	r3, [sp, #32]
 8013790:	2b00      	cmp	r3, #0
 8013792:	f000 8103 	beq.w	801399c <_dtoa_r+0xa7c>
 8013796:	2e00      	cmp	r6, #0
 8013798:	dd05      	ble.n	80137a6 <_dtoa_r+0x886>
 801379a:	4629      	mov	r1, r5
 801379c:	4632      	mov	r2, r6
 801379e:	4648      	mov	r0, r9
 80137a0:	f000 fc22 	bl	8013fe8 <__lshift>
 80137a4:	4605      	mov	r5, r0
 80137a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d058      	beq.n	801385e <_dtoa_r+0x93e>
 80137ac:	6869      	ldr	r1, [r5, #4]
 80137ae:	4648      	mov	r0, r9
 80137b0:	f000 fa0c 	bl	8013bcc <_Balloc>
 80137b4:	4606      	mov	r6, r0
 80137b6:	b928      	cbnz	r0, 80137c4 <_dtoa_r+0x8a4>
 80137b8:	4b82      	ldr	r3, [pc, #520]	@ (80139c4 <_dtoa_r+0xaa4>)
 80137ba:	4602      	mov	r2, r0
 80137bc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80137c0:	f7ff bbc7 	b.w	8012f52 <_dtoa_r+0x32>
 80137c4:	692a      	ldr	r2, [r5, #16]
 80137c6:	3202      	adds	r2, #2
 80137c8:	0092      	lsls	r2, r2, #2
 80137ca:	f105 010c 	add.w	r1, r5, #12
 80137ce:	300c      	adds	r0, #12
 80137d0:	f000 fe3a 	bl	8014448 <memcpy>
 80137d4:	2201      	movs	r2, #1
 80137d6:	4631      	mov	r1, r6
 80137d8:	4648      	mov	r0, r9
 80137da:	f000 fc05 	bl	8013fe8 <__lshift>
 80137de:	1c7b      	adds	r3, r7, #1
 80137e0:	9305      	str	r3, [sp, #20]
 80137e2:	eb07 030b 	add.w	r3, r7, fp
 80137e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80137e8:	9b02      	ldr	r3, [sp, #8]
 80137ea:	f003 0301 	and.w	r3, r3, #1
 80137ee:	46a8      	mov	r8, r5
 80137f0:	9308      	str	r3, [sp, #32]
 80137f2:	4605      	mov	r5, r0
 80137f4:	9b05      	ldr	r3, [sp, #20]
 80137f6:	9801      	ldr	r0, [sp, #4]
 80137f8:	4621      	mov	r1, r4
 80137fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80137fe:	f7ff fb04 	bl	8012e0a <quorem>
 8013802:	4641      	mov	r1, r8
 8013804:	9002      	str	r0, [sp, #8]
 8013806:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801380a:	9801      	ldr	r0, [sp, #4]
 801380c:	f000 fc58 	bl	80140c0 <__mcmp>
 8013810:	462a      	mov	r2, r5
 8013812:	9006      	str	r0, [sp, #24]
 8013814:	4621      	mov	r1, r4
 8013816:	4648      	mov	r0, r9
 8013818:	f000 fc6e 	bl	80140f8 <__mdiff>
 801381c:	68c2      	ldr	r2, [r0, #12]
 801381e:	4606      	mov	r6, r0
 8013820:	b9fa      	cbnz	r2, 8013862 <_dtoa_r+0x942>
 8013822:	4601      	mov	r1, r0
 8013824:	9801      	ldr	r0, [sp, #4]
 8013826:	f000 fc4b 	bl	80140c0 <__mcmp>
 801382a:	4602      	mov	r2, r0
 801382c:	4631      	mov	r1, r6
 801382e:	4648      	mov	r0, r9
 8013830:	920a      	str	r2, [sp, #40]	@ 0x28
 8013832:	f000 fa0b 	bl	8013c4c <_Bfree>
 8013836:	9b07      	ldr	r3, [sp, #28]
 8013838:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801383a:	9e05      	ldr	r6, [sp, #20]
 801383c:	ea43 0102 	orr.w	r1, r3, r2
 8013840:	9b08      	ldr	r3, [sp, #32]
 8013842:	4319      	orrs	r1, r3
 8013844:	d10f      	bne.n	8013866 <_dtoa_r+0x946>
 8013846:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801384a:	d028      	beq.n	801389e <_dtoa_r+0x97e>
 801384c:	9b06      	ldr	r3, [sp, #24]
 801384e:	2b00      	cmp	r3, #0
 8013850:	dd02      	ble.n	8013858 <_dtoa_r+0x938>
 8013852:	9b02      	ldr	r3, [sp, #8]
 8013854:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013858:	f88b a000 	strb.w	sl, [fp]
 801385c:	e639      	b.n	80134d2 <_dtoa_r+0x5b2>
 801385e:	4628      	mov	r0, r5
 8013860:	e7bd      	b.n	80137de <_dtoa_r+0x8be>
 8013862:	2201      	movs	r2, #1
 8013864:	e7e2      	b.n	801382c <_dtoa_r+0x90c>
 8013866:	9b06      	ldr	r3, [sp, #24]
 8013868:	2b00      	cmp	r3, #0
 801386a:	db04      	blt.n	8013876 <_dtoa_r+0x956>
 801386c:	9907      	ldr	r1, [sp, #28]
 801386e:	430b      	orrs	r3, r1
 8013870:	9908      	ldr	r1, [sp, #32]
 8013872:	430b      	orrs	r3, r1
 8013874:	d120      	bne.n	80138b8 <_dtoa_r+0x998>
 8013876:	2a00      	cmp	r2, #0
 8013878:	ddee      	ble.n	8013858 <_dtoa_r+0x938>
 801387a:	9901      	ldr	r1, [sp, #4]
 801387c:	2201      	movs	r2, #1
 801387e:	4648      	mov	r0, r9
 8013880:	f000 fbb2 	bl	8013fe8 <__lshift>
 8013884:	4621      	mov	r1, r4
 8013886:	9001      	str	r0, [sp, #4]
 8013888:	f000 fc1a 	bl	80140c0 <__mcmp>
 801388c:	2800      	cmp	r0, #0
 801388e:	dc03      	bgt.n	8013898 <_dtoa_r+0x978>
 8013890:	d1e2      	bne.n	8013858 <_dtoa_r+0x938>
 8013892:	f01a 0f01 	tst.w	sl, #1
 8013896:	d0df      	beq.n	8013858 <_dtoa_r+0x938>
 8013898:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801389c:	d1d9      	bne.n	8013852 <_dtoa_r+0x932>
 801389e:	2339      	movs	r3, #57	@ 0x39
 80138a0:	f88b 3000 	strb.w	r3, [fp]
 80138a4:	4633      	mov	r3, r6
 80138a6:	461e      	mov	r6, r3
 80138a8:	3b01      	subs	r3, #1
 80138aa:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80138ae:	2a39      	cmp	r2, #57	@ 0x39
 80138b0:	d053      	beq.n	801395a <_dtoa_r+0xa3a>
 80138b2:	3201      	adds	r2, #1
 80138b4:	701a      	strb	r2, [r3, #0]
 80138b6:	e60c      	b.n	80134d2 <_dtoa_r+0x5b2>
 80138b8:	2a00      	cmp	r2, #0
 80138ba:	dd07      	ble.n	80138cc <_dtoa_r+0x9ac>
 80138bc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80138c0:	d0ed      	beq.n	801389e <_dtoa_r+0x97e>
 80138c2:	f10a 0301 	add.w	r3, sl, #1
 80138c6:	f88b 3000 	strb.w	r3, [fp]
 80138ca:	e602      	b.n	80134d2 <_dtoa_r+0x5b2>
 80138cc:	9b05      	ldr	r3, [sp, #20]
 80138ce:	9a05      	ldr	r2, [sp, #20]
 80138d0:	f803 ac01 	strb.w	sl, [r3, #-1]
 80138d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80138d6:	4293      	cmp	r3, r2
 80138d8:	d029      	beq.n	801392e <_dtoa_r+0xa0e>
 80138da:	9901      	ldr	r1, [sp, #4]
 80138dc:	2300      	movs	r3, #0
 80138de:	220a      	movs	r2, #10
 80138e0:	4648      	mov	r0, r9
 80138e2:	f000 f9d5 	bl	8013c90 <__multadd>
 80138e6:	45a8      	cmp	r8, r5
 80138e8:	9001      	str	r0, [sp, #4]
 80138ea:	f04f 0300 	mov.w	r3, #0
 80138ee:	f04f 020a 	mov.w	r2, #10
 80138f2:	4641      	mov	r1, r8
 80138f4:	4648      	mov	r0, r9
 80138f6:	d107      	bne.n	8013908 <_dtoa_r+0x9e8>
 80138f8:	f000 f9ca 	bl	8013c90 <__multadd>
 80138fc:	4680      	mov	r8, r0
 80138fe:	4605      	mov	r5, r0
 8013900:	9b05      	ldr	r3, [sp, #20]
 8013902:	3301      	adds	r3, #1
 8013904:	9305      	str	r3, [sp, #20]
 8013906:	e775      	b.n	80137f4 <_dtoa_r+0x8d4>
 8013908:	f000 f9c2 	bl	8013c90 <__multadd>
 801390c:	4629      	mov	r1, r5
 801390e:	4680      	mov	r8, r0
 8013910:	2300      	movs	r3, #0
 8013912:	220a      	movs	r2, #10
 8013914:	4648      	mov	r0, r9
 8013916:	f000 f9bb 	bl	8013c90 <__multadd>
 801391a:	4605      	mov	r5, r0
 801391c:	e7f0      	b.n	8013900 <_dtoa_r+0x9e0>
 801391e:	f1bb 0f00 	cmp.w	fp, #0
 8013922:	bfcc      	ite	gt
 8013924:	465e      	movgt	r6, fp
 8013926:	2601      	movle	r6, #1
 8013928:	443e      	add	r6, r7
 801392a:	f04f 0800 	mov.w	r8, #0
 801392e:	9901      	ldr	r1, [sp, #4]
 8013930:	2201      	movs	r2, #1
 8013932:	4648      	mov	r0, r9
 8013934:	f000 fb58 	bl	8013fe8 <__lshift>
 8013938:	4621      	mov	r1, r4
 801393a:	9001      	str	r0, [sp, #4]
 801393c:	f000 fbc0 	bl	80140c0 <__mcmp>
 8013940:	2800      	cmp	r0, #0
 8013942:	dcaf      	bgt.n	80138a4 <_dtoa_r+0x984>
 8013944:	d102      	bne.n	801394c <_dtoa_r+0xa2c>
 8013946:	f01a 0f01 	tst.w	sl, #1
 801394a:	d1ab      	bne.n	80138a4 <_dtoa_r+0x984>
 801394c:	4633      	mov	r3, r6
 801394e:	461e      	mov	r6, r3
 8013950:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013954:	2a30      	cmp	r2, #48	@ 0x30
 8013956:	d0fa      	beq.n	801394e <_dtoa_r+0xa2e>
 8013958:	e5bb      	b.n	80134d2 <_dtoa_r+0x5b2>
 801395a:	429f      	cmp	r7, r3
 801395c:	d1a3      	bne.n	80138a6 <_dtoa_r+0x986>
 801395e:	9b04      	ldr	r3, [sp, #16]
 8013960:	3301      	adds	r3, #1
 8013962:	9304      	str	r3, [sp, #16]
 8013964:	2331      	movs	r3, #49	@ 0x31
 8013966:	703b      	strb	r3, [r7, #0]
 8013968:	e5b3      	b.n	80134d2 <_dtoa_r+0x5b2>
 801396a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801396c:	4f16      	ldr	r7, [pc, #88]	@ (80139c8 <_dtoa_r+0xaa8>)
 801396e:	b11b      	cbz	r3, 8013978 <_dtoa_r+0xa58>
 8013970:	f107 0308 	add.w	r3, r7, #8
 8013974:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013976:	6013      	str	r3, [r2, #0]
 8013978:	4638      	mov	r0, r7
 801397a:	b011      	add	sp, #68	@ 0x44
 801397c:	ecbd 8b02 	vpop	{d8}
 8013980:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013984:	9b07      	ldr	r3, [sp, #28]
 8013986:	2b01      	cmp	r3, #1
 8013988:	f77f ae36 	ble.w	80135f8 <_dtoa_r+0x6d8>
 801398c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801398e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013990:	2001      	movs	r0, #1
 8013992:	e656      	b.n	8013642 <_dtoa_r+0x722>
 8013994:	f1bb 0f00 	cmp.w	fp, #0
 8013998:	f77f aed7 	ble.w	801374a <_dtoa_r+0x82a>
 801399c:	463e      	mov	r6, r7
 801399e:	9801      	ldr	r0, [sp, #4]
 80139a0:	4621      	mov	r1, r4
 80139a2:	f7ff fa32 	bl	8012e0a <quorem>
 80139a6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80139aa:	f806 ab01 	strb.w	sl, [r6], #1
 80139ae:	1bf2      	subs	r2, r6, r7
 80139b0:	4593      	cmp	fp, r2
 80139b2:	ddb4      	ble.n	801391e <_dtoa_r+0x9fe>
 80139b4:	9901      	ldr	r1, [sp, #4]
 80139b6:	2300      	movs	r3, #0
 80139b8:	220a      	movs	r2, #10
 80139ba:	4648      	mov	r0, r9
 80139bc:	f000 f968 	bl	8013c90 <__multadd>
 80139c0:	9001      	str	r0, [sp, #4]
 80139c2:	e7ec      	b.n	801399e <_dtoa_r+0xa7e>
 80139c4:	08014c44 	.word	0x08014c44
 80139c8:	08014bc8 	.word	0x08014bc8

080139cc <_free_r>:
 80139cc:	b538      	push	{r3, r4, r5, lr}
 80139ce:	4605      	mov	r5, r0
 80139d0:	2900      	cmp	r1, #0
 80139d2:	d041      	beq.n	8013a58 <_free_r+0x8c>
 80139d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80139d8:	1f0c      	subs	r4, r1, #4
 80139da:	2b00      	cmp	r3, #0
 80139dc:	bfb8      	it	lt
 80139de:	18e4      	addlt	r4, r4, r3
 80139e0:	f000 f8e8 	bl	8013bb4 <__malloc_lock>
 80139e4:	4a1d      	ldr	r2, [pc, #116]	@ (8013a5c <_free_r+0x90>)
 80139e6:	6813      	ldr	r3, [r2, #0]
 80139e8:	b933      	cbnz	r3, 80139f8 <_free_r+0x2c>
 80139ea:	6063      	str	r3, [r4, #4]
 80139ec:	6014      	str	r4, [r2, #0]
 80139ee:	4628      	mov	r0, r5
 80139f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80139f4:	f000 b8e4 	b.w	8013bc0 <__malloc_unlock>
 80139f8:	42a3      	cmp	r3, r4
 80139fa:	d908      	bls.n	8013a0e <_free_r+0x42>
 80139fc:	6820      	ldr	r0, [r4, #0]
 80139fe:	1821      	adds	r1, r4, r0
 8013a00:	428b      	cmp	r3, r1
 8013a02:	bf01      	itttt	eq
 8013a04:	6819      	ldreq	r1, [r3, #0]
 8013a06:	685b      	ldreq	r3, [r3, #4]
 8013a08:	1809      	addeq	r1, r1, r0
 8013a0a:	6021      	streq	r1, [r4, #0]
 8013a0c:	e7ed      	b.n	80139ea <_free_r+0x1e>
 8013a0e:	461a      	mov	r2, r3
 8013a10:	685b      	ldr	r3, [r3, #4]
 8013a12:	b10b      	cbz	r3, 8013a18 <_free_r+0x4c>
 8013a14:	42a3      	cmp	r3, r4
 8013a16:	d9fa      	bls.n	8013a0e <_free_r+0x42>
 8013a18:	6811      	ldr	r1, [r2, #0]
 8013a1a:	1850      	adds	r0, r2, r1
 8013a1c:	42a0      	cmp	r0, r4
 8013a1e:	d10b      	bne.n	8013a38 <_free_r+0x6c>
 8013a20:	6820      	ldr	r0, [r4, #0]
 8013a22:	4401      	add	r1, r0
 8013a24:	1850      	adds	r0, r2, r1
 8013a26:	4283      	cmp	r3, r0
 8013a28:	6011      	str	r1, [r2, #0]
 8013a2a:	d1e0      	bne.n	80139ee <_free_r+0x22>
 8013a2c:	6818      	ldr	r0, [r3, #0]
 8013a2e:	685b      	ldr	r3, [r3, #4]
 8013a30:	6053      	str	r3, [r2, #4]
 8013a32:	4408      	add	r0, r1
 8013a34:	6010      	str	r0, [r2, #0]
 8013a36:	e7da      	b.n	80139ee <_free_r+0x22>
 8013a38:	d902      	bls.n	8013a40 <_free_r+0x74>
 8013a3a:	230c      	movs	r3, #12
 8013a3c:	602b      	str	r3, [r5, #0]
 8013a3e:	e7d6      	b.n	80139ee <_free_r+0x22>
 8013a40:	6820      	ldr	r0, [r4, #0]
 8013a42:	1821      	adds	r1, r4, r0
 8013a44:	428b      	cmp	r3, r1
 8013a46:	bf04      	itt	eq
 8013a48:	6819      	ldreq	r1, [r3, #0]
 8013a4a:	685b      	ldreq	r3, [r3, #4]
 8013a4c:	6063      	str	r3, [r4, #4]
 8013a4e:	bf04      	itt	eq
 8013a50:	1809      	addeq	r1, r1, r0
 8013a52:	6021      	streq	r1, [r4, #0]
 8013a54:	6054      	str	r4, [r2, #4]
 8013a56:	e7ca      	b.n	80139ee <_free_r+0x22>
 8013a58:	bd38      	pop	{r3, r4, r5, pc}
 8013a5a:	bf00      	nop
 8013a5c:	24002774 	.word	0x24002774

08013a60 <malloc>:
 8013a60:	4b02      	ldr	r3, [pc, #8]	@ (8013a6c <malloc+0xc>)
 8013a62:	4601      	mov	r1, r0
 8013a64:	6818      	ldr	r0, [r3, #0]
 8013a66:	f000 b825 	b.w	8013ab4 <_malloc_r>
 8013a6a:	bf00      	nop
 8013a6c:	24000138 	.word	0x24000138

08013a70 <sbrk_aligned>:
 8013a70:	b570      	push	{r4, r5, r6, lr}
 8013a72:	4e0f      	ldr	r6, [pc, #60]	@ (8013ab0 <sbrk_aligned+0x40>)
 8013a74:	460c      	mov	r4, r1
 8013a76:	6831      	ldr	r1, [r6, #0]
 8013a78:	4605      	mov	r5, r0
 8013a7a:	b911      	cbnz	r1, 8013a82 <sbrk_aligned+0x12>
 8013a7c:	f000 fcd4 	bl	8014428 <_sbrk_r>
 8013a80:	6030      	str	r0, [r6, #0]
 8013a82:	4621      	mov	r1, r4
 8013a84:	4628      	mov	r0, r5
 8013a86:	f000 fccf 	bl	8014428 <_sbrk_r>
 8013a8a:	1c43      	adds	r3, r0, #1
 8013a8c:	d103      	bne.n	8013a96 <sbrk_aligned+0x26>
 8013a8e:	f04f 34ff 	mov.w	r4, #4294967295
 8013a92:	4620      	mov	r0, r4
 8013a94:	bd70      	pop	{r4, r5, r6, pc}
 8013a96:	1cc4      	adds	r4, r0, #3
 8013a98:	f024 0403 	bic.w	r4, r4, #3
 8013a9c:	42a0      	cmp	r0, r4
 8013a9e:	d0f8      	beq.n	8013a92 <sbrk_aligned+0x22>
 8013aa0:	1a21      	subs	r1, r4, r0
 8013aa2:	4628      	mov	r0, r5
 8013aa4:	f000 fcc0 	bl	8014428 <_sbrk_r>
 8013aa8:	3001      	adds	r0, #1
 8013aaa:	d1f2      	bne.n	8013a92 <sbrk_aligned+0x22>
 8013aac:	e7ef      	b.n	8013a8e <sbrk_aligned+0x1e>
 8013aae:	bf00      	nop
 8013ab0:	24002770 	.word	0x24002770

08013ab4 <_malloc_r>:
 8013ab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ab8:	1ccd      	adds	r5, r1, #3
 8013aba:	f025 0503 	bic.w	r5, r5, #3
 8013abe:	3508      	adds	r5, #8
 8013ac0:	2d0c      	cmp	r5, #12
 8013ac2:	bf38      	it	cc
 8013ac4:	250c      	movcc	r5, #12
 8013ac6:	2d00      	cmp	r5, #0
 8013ac8:	4606      	mov	r6, r0
 8013aca:	db01      	blt.n	8013ad0 <_malloc_r+0x1c>
 8013acc:	42a9      	cmp	r1, r5
 8013ace:	d904      	bls.n	8013ada <_malloc_r+0x26>
 8013ad0:	230c      	movs	r3, #12
 8013ad2:	6033      	str	r3, [r6, #0]
 8013ad4:	2000      	movs	r0, #0
 8013ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ada:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013bb0 <_malloc_r+0xfc>
 8013ade:	f000 f869 	bl	8013bb4 <__malloc_lock>
 8013ae2:	f8d8 3000 	ldr.w	r3, [r8]
 8013ae6:	461c      	mov	r4, r3
 8013ae8:	bb44      	cbnz	r4, 8013b3c <_malloc_r+0x88>
 8013aea:	4629      	mov	r1, r5
 8013aec:	4630      	mov	r0, r6
 8013aee:	f7ff ffbf 	bl	8013a70 <sbrk_aligned>
 8013af2:	1c43      	adds	r3, r0, #1
 8013af4:	4604      	mov	r4, r0
 8013af6:	d158      	bne.n	8013baa <_malloc_r+0xf6>
 8013af8:	f8d8 4000 	ldr.w	r4, [r8]
 8013afc:	4627      	mov	r7, r4
 8013afe:	2f00      	cmp	r7, #0
 8013b00:	d143      	bne.n	8013b8a <_malloc_r+0xd6>
 8013b02:	2c00      	cmp	r4, #0
 8013b04:	d04b      	beq.n	8013b9e <_malloc_r+0xea>
 8013b06:	6823      	ldr	r3, [r4, #0]
 8013b08:	4639      	mov	r1, r7
 8013b0a:	4630      	mov	r0, r6
 8013b0c:	eb04 0903 	add.w	r9, r4, r3
 8013b10:	f000 fc8a 	bl	8014428 <_sbrk_r>
 8013b14:	4581      	cmp	r9, r0
 8013b16:	d142      	bne.n	8013b9e <_malloc_r+0xea>
 8013b18:	6821      	ldr	r1, [r4, #0]
 8013b1a:	1a6d      	subs	r5, r5, r1
 8013b1c:	4629      	mov	r1, r5
 8013b1e:	4630      	mov	r0, r6
 8013b20:	f7ff ffa6 	bl	8013a70 <sbrk_aligned>
 8013b24:	3001      	adds	r0, #1
 8013b26:	d03a      	beq.n	8013b9e <_malloc_r+0xea>
 8013b28:	6823      	ldr	r3, [r4, #0]
 8013b2a:	442b      	add	r3, r5
 8013b2c:	6023      	str	r3, [r4, #0]
 8013b2e:	f8d8 3000 	ldr.w	r3, [r8]
 8013b32:	685a      	ldr	r2, [r3, #4]
 8013b34:	bb62      	cbnz	r2, 8013b90 <_malloc_r+0xdc>
 8013b36:	f8c8 7000 	str.w	r7, [r8]
 8013b3a:	e00f      	b.n	8013b5c <_malloc_r+0xa8>
 8013b3c:	6822      	ldr	r2, [r4, #0]
 8013b3e:	1b52      	subs	r2, r2, r5
 8013b40:	d420      	bmi.n	8013b84 <_malloc_r+0xd0>
 8013b42:	2a0b      	cmp	r2, #11
 8013b44:	d917      	bls.n	8013b76 <_malloc_r+0xc2>
 8013b46:	1961      	adds	r1, r4, r5
 8013b48:	42a3      	cmp	r3, r4
 8013b4a:	6025      	str	r5, [r4, #0]
 8013b4c:	bf18      	it	ne
 8013b4e:	6059      	strne	r1, [r3, #4]
 8013b50:	6863      	ldr	r3, [r4, #4]
 8013b52:	bf08      	it	eq
 8013b54:	f8c8 1000 	streq.w	r1, [r8]
 8013b58:	5162      	str	r2, [r4, r5]
 8013b5a:	604b      	str	r3, [r1, #4]
 8013b5c:	4630      	mov	r0, r6
 8013b5e:	f000 f82f 	bl	8013bc0 <__malloc_unlock>
 8013b62:	f104 000b 	add.w	r0, r4, #11
 8013b66:	1d23      	adds	r3, r4, #4
 8013b68:	f020 0007 	bic.w	r0, r0, #7
 8013b6c:	1ac2      	subs	r2, r0, r3
 8013b6e:	bf1c      	itt	ne
 8013b70:	1a1b      	subne	r3, r3, r0
 8013b72:	50a3      	strne	r3, [r4, r2]
 8013b74:	e7af      	b.n	8013ad6 <_malloc_r+0x22>
 8013b76:	6862      	ldr	r2, [r4, #4]
 8013b78:	42a3      	cmp	r3, r4
 8013b7a:	bf0c      	ite	eq
 8013b7c:	f8c8 2000 	streq.w	r2, [r8]
 8013b80:	605a      	strne	r2, [r3, #4]
 8013b82:	e7eb      	b.n	8013b5c <_malloc_r+0xa8>
 8013b84:	4623      	mov	r3, r4
 8013b86:	6864      	ldr	r4, [r4, #4]
 8013b88:	e7ae      	b.n	8013ae8 <_malloc_r+0x34>
 8013b8a:	463c      	mov	r4, r7
 8013b8c:	687f      	ldr	r7, [r7, #4]
 8013b8e:	e7b6      	b.n	8013afe <_malloc_r+0x4a>
 8013b90:	461a      	mov	r2, r3
 8013b92:	685b      	ldr	r3, [r3, #4]
 8013b94:	42a3      	cmp	r3, r4
 8013b96:	d1fb      	bne.n	8013b90 <_malloc_r+0xdc>
 8013b98:	2300      	movs	r3, #0
 8013b9a:	6053      	str	r3, [r2, #4]
 8013b9c:	e7de      	b.n	8013b5c <_malloc_r+0xa8>
 8013b9e:	230c      	movs	r3, #12
 8013ba0:	6033      	str	r3, [r6, #0]
 8013ba2:	4630      	mov	r0, r6
 8013ba4:	f000 f80c 	bl	8013bc0 <__malloc_unlock>
 8013ba8:	e794      	b.n	8013ad4 <_malloc_r+0x20>
 8013baa:	6005      	str	r5, [r0, #0]
 8013bac:	e7d6      	b.n	8013b5c <_malloc_r+0xa8>
 8013bae:	bf00      	nop
 8013bb0:	24002774 	.word	0x24002774

08013bb4 <__malloc_lock>:
 8013bb4:	4801      	ldr	r0, [pc, #4]	@ (8013bbc <__malloc_lock+0x8>)
 8013bb6:	f7ff b926 	b.w	8012e06 <__retarget_lock_acquire_recursive>
 8013bba:	bf00      	nop
 8013bbc:	2400276c 	.word	0x2400276c

08013bc0 <__malloc_unlock>:
 8013bc0:	4801      	ldr	r0, [pc, #4]	@ (8013bc8 <__malloc_unlock+0x8>)
 8013bc2:	f7ff b921 	b.w	8012e08 <__retarget_lock_release_recursive>
 8013bc6:	bf00      	nop
 8013bc8:	2400276c 	.word	0x2400276c

08013bcc <_Balloc>:
 8013bcc:	b570      	push	{r4, r5, r6, lr}
 8013bce:	69c6      	ldr	r6, [r0, #28]
 8013bd0:	4604      	mov	r4, r0
 8013bd2:	460d      	mov	r5, r1
 8013bd4:	b976      	cbnz	r6, 8013bf4 <_Balloc+0x28>
 8013bd6:	2010      	movs	r0, #16
 8013bd8:	f7ff ff42 	bl	8013a60 <malloc>
 8013bdc:	4602      	mov	r2, r0
 8013bde:	61e0      	str	r0, [r4, #28]
 8013be0:	b920      	cbnz	r0, 8013bec <_Balloc+0x20>
 8013be2:	4b18      	ldr	r3, [pc, #96]	@ (8013c44 <_Balloc+0x78>)
 8013be4:	4818      	ldr	r0, [pc, #96]	@ (8013c48 <_Balloc+0x7c>)
 8013be6:	216b      	movs	r1, #107	@ 0x6b
 8013be8:	f000 fc3c 	bl	8014464 <__assert_func>
 8013bec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013bf0:	6006      	str	r6, [r0, #0]
 8013bf2:	60c6      	str	r6, [r0, #12]
 8013bf4:	69e6      	ldr	r6, [r4, #28]
 8013bf6:	68f3      	ldr	r3, [r6, #12]
 8013bf8:	b183      	cbz	r3, 8013c1c <_Balloc+0x50>
 8013bfa:	69e3      	ldr	r3, [r4, #28]
 8013bfc:	68db      	ldr	r3, [r3, #12]
 8013bfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013c02:	b9b8      	cbnz	r0, 8013c34 <_Balloc+0x68>
 8013c04:	2101      	movs	r1, #1
 8013c06:	fa01 f605 	lsl.w	r6, r1, r5
 8013c0a:	1d72      	adds	r2, r6, #5
 8013c0c:	0092      	lsls	r2, r2, #2
 8013c0e:	4620      	mov	r0, r4
 8013c10:	f000 fc46 	bl	80144a0 <_calloc_r>
 8013c14:	b160      	cbz	r0, 8013c30 <_Balloc+0x64>
 8013c16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013c1a:	e00e      	b.n	8013c3a <_Balloc+0x6e>
 8013c1c:	2221      	movs	r2, #33	@ 0x21
 8013c1e:	2104      	movs	r1, #4
 8013c20:	4620      	mov	r0, r4
 8013c22:	f000 fc3d 	bl	80144a0 <_calloc_r>
 8013c26:	69e3      	ldr	r3, [r4, #28]
 8013c28:	60f0      	str	r0, [r6, #12]
 8013c2a:	68db      	ldr	r3, [r3, #12]
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	d1e4      	bne.n	8013bfa <_Balloc+0x2e>
 8013c30:	2000      	movs	r0, #0
 8013c32:	bd70      	pop	{r4, r5, r6, pc}
 8013c34:	6802      	ldr	r2, [r0, #0]
 8013c36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013c3a:	2300      	movs	r3, #0
 8013c3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013c40:	e7f7      	b.n	8013c32 <_Balloc+0x66>
 8013c42:	bf00      	nop
 8013c44:	08014bd5 	.word	0x08014bd5
 8013c48:	08014c55 	.word	0x08014c55

08013c4c <_Bfree>:
 8013c4c:	b570      	push	{r4, r5, r6, lr}
 8013c4e:	69c6      	ldr	r6, [r0, #28]
 8013c50:	4605      	mov	r5, r0
 8013c52:	460c      	mov	r4, r1
 8013c54:	b976      	cbnz	r6, 8013c74 <_Bfree+0x28>
 8013c56:	2010      	movs	r0, #16
 8013c58:	f7ff ff02 	bl	8013a60 <malloc>
 8013c5c:	4602      	mov	r2, r0
 8013c5e:	61e8      	str	r0, [r5, #28]
 8013c60:	b920      	cbnz	r0, 8013c6c <_Bfree+0x20>
 8013c62:	4b09      	ldr	r3, [pc, #36]	@ (8013c88 <_Bfree+0x3c>)
 8013c64:	4809      	ldr	r0, [pc, #36]	@ (8013c8c <_Bfree+0x40>)
 8013c66:	218f      	movs	r1, #143	@ 0x8f
 8013c68:	f000 fbfc 	bl	8014464 <__assert_func>
 8013c6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c70:	6006      	str	r6, [r0, #0]
 8013c72:	60c6      	str	r6, [r0, #12]
 8013c74:	b13c      	cbz	r4, 8013c86 <_Bfree+0x3a>
 8013c76:	69eb      	ldr	r3, [r5, #28]
 8013c78:	6862      	ldr	r2, [r4, #4]
 8013c7a:	68db      	ldr	r3, [r3, #12]
 8013c7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013c80:	6021      	str	r1, [r4, #0]
 8013c82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013c86:	bd70      	pop	{r4, r5, r6, pc}
 8013c88:	08014bd5 	.word	0x08014bd5
 8013c8c:	08014c55 	.word	0x08014c55

08013c90 <__multadd>:
 8013c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c94:	690d      	ldr	r5, [r1, #16]
 8013c96:	4607      	mov	r7, r0
 8013c98:	460c      	mov	r4, r1
 8013c9a:	461e      	mov	r6, r3
 8013c9c:	f101 0c14 	add.w	ip, r1, #20
 8013ca0:	2000      	movs	r0, #0
 8013ca2:	f8dc 3000 	ldr.w	r3, [ip]
 8013ca6:	b299      	uxth	r1, r3
 8013ca8:	fb02 6101 	mla	r1, r2, r1, r6
 8013cac:	0c1e      	lsrs	r6, r3, #16
 8013cae:	0c0b      	lsrs	r3, r1, #16
 8013cb0:	fb02 3306 	mla	r3, r2, r6, r3
 8013cb4:	b289      	uxth	r1, r1
 8013cb6:	3001      	adds	r0, #1
 8013cb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013cbc:	4285      	cmp	r5, r0
 8013cbe:	f84c 1b04 	str.w	r1, [ip], #4
 8013cc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013cc6:	dcec      	bgt.n	8013ca2 <__multadd+0x12>
 8013cc8:	b30e      	cbz	r6, 8013d0e <__multadd+0x7e>
 8013cca:	68a3      	ldr	r3, [r4, #8]
 8013ccc:	42ab      	cmp	r3, r5
 8013cce:	dc19      	bgt.n	8013d04 <__multadd+0x74>
 8013cd0:	6861      	ldr	r1, [r4, #4]
 8013cd2:	4638      	mov	r0, r7
 8013cd4:	3101      	adds	r1, #1
 8013cd6:	f7ff ff79 	bl	8013bcc <_Balloc>
 8013cda:	4680      	mov	r8, r0
 8013cdc:	b928      	cbnz	r0, 8013cea <__multadd+0x5a>
 8013cde:	4602      	mov	r2, r0
 8013ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8013d14 <__multadd+0x84>)
 8013ce2:	480d      	ldr	r0, [pc, #52]	@ (8013d18 <__multadd+0x88>)
 8013ce4:	21ba      	movs	r1, #186	@ 0xba
 8013ce6:	f000 fbbd 	bl	8014464 <__assert_func>
 8013cea:	6922      	ldr	r2, [r4, #16]
 8013cec:	3202      	adds	r2, #2
 8013cee:	f104 010c 	add.w	r1, r4, #12
 8013cf2:	0092      	lsls	r2, r2, #2
 8013cf4:	300c      	adds	r0, #12
 8013cf6:	f000 fba7 	bl	8014448 <memcpy>
 8013cfa:	4621      	mov	r1, r4
 8013cfc:	4638      	mov	r0, r7
 8013cfe:	f7ff ffa5 	bl	8013c4c <_Bfree>
 8013d02:	4644      	mov	r4, r8
 8013d04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013d08:	3501      	adds	r5, #1
 8013d0a:	615e      	str	r6, [r3, #20]
 8013d0c:	6125      	str	r5, [r4, #16]
 8013d0e:	4620      	mov	r0, r4
 8013d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d14:	08014c44 	.word	0x08014c44
 8013d18:	08014c55 	.word	0x08014c55

08013d1c <__hi0bits>:
 8013d1c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013d20:	4603      	mov	r3, r0
 8013d22:	bf36      	itet	cc
 8013d24:	0403      	lslcc	r3, r0, #16
 8013d26:	2000      	movcs	r0, #0
 8013d28:	2010      	movcc	r0, #16
 8013d2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013d2e:	bf3c      	itt	cc
 8013d30:	021b      	lslcc	r3, r3, #8
 8013d32:	3008      	addcc	r0, #8
 8013d34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013d38:	bf3c      	itt	cc
 8013d3a:	011b      	lslcc	r3, r3, #4
 8013d3c:	3004      	addcc	r0, #4
 8013d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013d42:	bf3c      	itt	cc
 8013d44:	009b      	lslcc	r3, r3, #2
 8013d46:	3002      	addcc	r0, #2
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	db05      	blt.n	8013d58 <__hi0bits+0x3c>
 8013d4c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013d50:	f100 0001 	add.w	r0, r0, #1
 8013d54:	bf08      	it	eq
 8013d56:	2020      	moveq	r0, #32
 8013d58:	4770      	bx	lr

08013d5a <__lo0bits>:
 8013d5a:	6803      	ldr	r3, [r0, #0]
 8013d5c:	4602      	mov	r2, r0
 8013d5e:	f013 0007 	ands.w	r0, r3, #7
 8013d62:	d00b      	beq.n	8013d7c <__lo0bits+0x22>
 8013d64:	07d9      	lsls	r1, r3, #31
 8013d66:	d421      	bmi.n	8013dac <__lo0bits+0x52>
 8013d68:	0798      	lsls	r0, r3, #30
 8013d6a:	bf49      	itett	mi
 8013d6c:	085b      	lsrmi	r3, r3, #1
 8013d6e:	089b      	lsrpl	r3, r3, #2
 8013d70:	2001      	movmi	r0, #1
 8013d72:	6013      	strmi	r3, [r2, #0]
 8013d74:	bf5c      	itt	pl
 8013d76:	6013      	strpl	r3, [r2, #0]
 8013d78:	2002      	movpl	r0, #2
 8013d7a:	4770      	bx	lr
 8013d7c:	b299      	uxth	r1, r3
 8013d7e:	b909      	cbnz	r1, 8013d84 <__lo0bits+0x2a>
 8013d80:	0c1b      	lsrs	r3, r3, #16
 8013d82:	2010      	movs	r0, #16
 8013d84:	b2d9      	uxtb	r1, r3
 8013d86:	b909      	cbnz	r1, 8013d8c <__lo0bits+0x32>
 8013d88:	3008      	adds	r0, #8
 8013d8a:	0a1b      	lsrs	r3, r3, #8
 8013d8c:	0719      	lsls	r1, r3, #28
 8013d8e:	bf04      	itt	eq
 8013d90:	091b      	lsreq	r3, r3, #4
 8013d92:	3004      	addeq	r0, #4
 8013d94:	0799      	lsls	r1, r3, #30
 8013d96:	bf04      	itt	eq
 8013d98:	089b      	lsreq	r3, r3, #2
 8013d9a:	3002      	addeq	r0, #2
 8013d9c:	07d9      	lsls	r1, r3, #31
 8013d9e:	d403      	bmi.n	8013da8 <__lo0bits+0x4e>
 8013da0:	085b      	lsrs	r3, r3, #1
 8013da2:	f100 0001 	add.w	r0, r0, #1
 8013da6:	d003      	beq.n	8013db0 <__lo0bits+0x56>
 8013da8:	6013      	str	r3, [r2, #0]
 8013daa:	4770      	bx	lr
 8013dac:	2000      	movs	r0, #0
 8013dae:	4770      	bx	lr
 8013db0:	2020      	movs	r0, #32
 8013db2:	4770      	bx	lr

08013db4 <__i2b>:
 8013db4:	b510      	push	{r4, lr}
 8013db6:	460c      	mov	r4, r1
 8013db8:	2101      	movs	r1, #1
 8013dba:	f7ff ff07 	bl	8013bcc <_Balloc>
 8013dbe:	4602      	mov	r2, r0
 8013dc0:	b928      	cbnz	r0, 8013dce <__i2b+0x1a>
 8013dc2:	4b05      	ldr	r3, [pc, #20]	@ (8013dd8 <__i2b+0x24>)
 8013dc4:	4805      	ldr	r0, [pc, #20]	@ (8013ddc <__i2b+0x28>)
 8013dc6:	f240 1145 	movw	r1, #325	@ 0x145
 8013dca:	f000 fb4b 	bl	8014464 <__assert_func>
 8013dce:	2301      	movs	r3, #1
 8013dd0:	6144      	str	r4, [r0, #20]
 8013dd2:	6103      	str	r3, [r0, #16]
 8013dd4:	bd10      	pop	{r4, pc}
 8013dd6:	bf00      	nop
 8013dd8:	08014c44 	.word	0x08014c44
 8013ddc:	08014c55 	.word	0x08014c55

08013de0 <__multiply>:
 8013de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013de4:	4614      	mov	r4, r2
 8013de6:	690a      	ldr	r2, [r1, #16]
 8013de8:	6923      	ldr	r3, [r4, #16]
 8013dea:	429a      	cmp	r2, r3
 8013dec:	bfa8      	it	ge
 8013dee:	4623      	movge	r3, r4
 8013df0:	460f      	mov	r7, r1
 8013df2:	bfa4      	itt	ge
 8013df4:	460c      	movge	r4, r1
 8013df6:	461f      	movge	r7, r3
 8013df8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8013dfc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8013e00:	68a3      	ldr	r3, [r4, #8]
 8013e02:	6861      	ldr	r1, [r4, #4]
 8013e04:	eb0a 0609 	add.w	r6, sl, r9
 8013e08:	42b3      	cmp	r3, r6
 8013e0a:	b085      	sub	sp, #20
 8013e0c:	bfb8      	it	lt
 8013e0e:	3101      	addlt	r1, #1
 8013e10:	f7ff fedc 	bl	8013bcc <_Balloc>
 8013e14:	b930      	cbnz	r0, 8013e24 <__multiply+0x44>
 8013e16:	4602      	mov	r2, r0
 8013e18:	4b44      	ldr	r3, [pc, #272]	@ (8013f2c <__multiply+0x14c>)
 8013e1a:	4845      	ldr	r0, [pc, #276]	@ (8013f30 <__multiply+0x150>)
 8013e1c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013e20:	f000 fb20 	bl	8014464 <__assert_func>
 8013e24:	f100 0514 	add.w	r5, r0, #20
 8013e28:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013e2c:	462b      	mov	r3, r5
 8013e2e:	2200      	movs	r2, #0
 8013e30:	4543      	cmp	r3, r8
 8013e32:	d321      	bcc.n	8013e78 <__multiply+0x98>
 8013e34:	f107 0114 	add.w	r1, r7, #20
 8013e38:	f104 0214 	add.w	r2, r4, #20
 8013e3c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013e40:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8013e44:	9302      	str	r3, [sp, #8]
 8013e46:	1b13      	subs	r3, r2, r4
 8013e48:	3b15      	subs	r3, #21
 8013e4a:	f023 0303 	bic.w	r3, r3, #3
 8013e4e:	3304      	adds	r3, #4
 8013e50:	f104 0715 	add.w	r7, r4, #21
 8013e54:	42ba      	cmp	r2, r7
 8013e56:	bf38      	it	cc
 8013e58:	2304      	movcc	r3, #4
 8013e5a:	9301      	str	r3, [sp, #4]
 8013e5c:	9b02      	ldr	r3, [sp, #8]
 8013e5e:	9103      	str	r1, [sp, #12]
 8013e60:	428b      	cmp	r3, r1
 8013e62:	d80c      	bhi.n	8013e7e <__multiply+0x9e>
 8013e64:	2e00      	cmp	r6, #0
 8013e66:	dd03      	ble.n	8013e70 <__multiply+0x90>
 8013e68:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d05b      	beq.n	8013f28 <__multiply+0x148>
 8013e70:	6106      	str	r6, [r0, #16]
 8013e72:	b005      	add	sp, #20
 8013e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e78:	f843 2b04 	str.w	r2, [r3], #4
 8013e7c:	e7d8      	b.n	8013e30 <__multiply+0x50>
 8013e7e:	f8b1 a000 	ldrh.w	sl, [r1]
 8013e82:	f1ba 0f00 	cmp.w	sl, #0
 8013e86:	d024      	beq.n	8013ed2 <__multiply+0xf2>
 8013e88:	f104 0e14 	add.w	lr, r4, #20
 8013e8c:	46a9      	mov	r9, r5
 8013e8e:	f04f 0c00 	mov.w	ip, #0
 8013e92:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013e96:	f8d9 3000 	ldr.w	r3, [r9]
 8013e9a:	fa1f fb87 	uxth.w	fp, r7
 8013e9e:	b29b      	uxth	r3, r3
 8013ea0:	fb0a 330b 	mla	r3, sl, fp, r3
 8013ea4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8013ea8:	f8d9 7000 	ldr.w	r7, [r9]
 8013eac:	4463      	add	r3, ip
 8013eae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013eb2:	fb0a c70b 	mla	r7, sl, fp, ip
 8013eb6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8013eba:	b29b      	uxth	r3, r3
 8013ebc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013ec0:	4572      	cmp	r2, lr
 8013ec2:	f849 3b04 	str.w	r3, [r9], #4
 8013ec6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8013eca:	d8e2      	bhi.n	8013e92 <__multiply+0xb2>
 8013ecc:	9b01      	ldr	r3, [sp, #4]
 8013ece:	f845 c003 	str.w	ip, [r5, r3]
 8013ed2:	9b03      	ldr	r3, [sp, #12]
 8013ed4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013ed8:	3104      	adds	r1, #4
 8013eda:	f1b9 0f00 	cmp.w	r9, #0
 8013ede:	d021      	beq.n	8013f24 <__multiply+0x144>
 8013ee0:	682b      	ldr	r3, [r5, #0]
 8013ee2:	f104 0c14 	add.w	ip, r4, #20
 8013ee6:	46ae      	mov	lr, r5
 8013ee8:	f04f 0a00 	mov.w	sl, #0
 8013eec:	f8bc b000 	ldrh.w	fp, [ip]
 8013ef0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8013ef4:	fb09 770b 	mla	r7, r9, fp, r7
 8013ef8:	4457      	add	r7, sl
 8013efa:	b29b      	uxth	r3, r3
 8013efc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8013f00:	f84e 3b04 	str.w	r3, [lr], #4
 8013f04:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013f08:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f0c:	f8be 3000 	ldrh.w	r3, [lr]
 8013f10:	fb09 330a 	mla	r3, r9, sl, r3
 8013f14:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013f18:	4562      	cmp	r2, ip
 8013f1a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013f1e:	d8e5      	bhi.n	8013eec <__multiply+0x10c>
 8013f20:	9f01      	ldr	r7, [sp, #4]
 8013f22:	51eb      	str	r3, [r5, r7]
 8013f24:	3504      	adds	r5, #4
 8013f26:	e799      	b.n	8013e5c <__multiply+0x7c>
 8013f28:	3e01      	subs	r6, #1
 8013f2a:	e79b      	b.n	8013e64 <__multiply+0x84>
 8013f2c:	08014c44 	.word	0x08014c44
 8013f30:	08014c55 	.word	0x08014c55

08013f34 <__pow5mult>:
 8013f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f38:	4615      	mov	r5, r2
 8013f3a:	f012 0203 	ands.w	r2, r2, #3
 8013f3e:	4607      	mov	r7, r0
 8013f40:	460e      	mov	r6, r1
 8013f42:	d007      	beq.n	8013f54 <__pow5mult+0x20>
 8013f44:	4c25      	ldr	r4, [pc, #148]	@ (8013fdc <__pow5mult+0xa8>)
 8013f46:	3a01      	subs	r2, #1
 8013f48:	2300      	movs	r3, #0
 8013f4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013f4e:	f7ff fe9f 	bl	8013c90 <__multadd>
 8013f52:	4606      	mov	r6, r0
 8013f54:	10ad      	asrs	r5, r5, #2
 8013f56:	d03d      	beq.n	8013fd4 <__pow5mult+0xa0>
 8013f58:	69fc      	ldr	r4, [r7, #28]
 8013f5a:	b97c      	cbnz	r4, 8013f7c <__pow5mult+0x48>
 8013f5c:	2010      	movs	r0, #16
 8013f5e:	f7ff fd7f 	bl	8013a60 <malloc>
 8013f62:	4602      	mov	r2, r0
 8013f64:	61f8      	str	r0, [r7, #28]
 8013f66:	b928      	cbnz	r0, 8013f74 <__pow5mult+0x40>
 8013f68:	4b1d      	ldr	r3, [pc, #116]	@ (8013fe0 <__pow5mult+0xac>)
 8013f6a:	481e      	ldr	r0, [pc, #120]	@ (8013fe4 <__pow5mult+0xb0>)
 8013f6c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013f70:	f000 fa78 	bl	8014464 <__assert_func>
 8013f74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013f78:	6004      	str	r4, [r0, #0]
 8013f7a:	60c4      	str	r4, [r0, #12]
 8013f7c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013f80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013f84:	b94c      	cbnz	r4, 8013f9a <__pow5mult+0x66>
 8013f86:	f240 2171 	movw	r1, #625	@ 0x271
 8013f8a:	4638      	mov	r0, r7
 8013f8c:	f7ff ff12 	bl	8013db4 <__i2b>
 8013f90:	2300      	movs	r3, #0
 8013f92:	f8c8 0008 	str.w	r0, [r8, #8]
 8013f96:	4604      	mov	r4, r0
 8013f98:	6003      	str	r3, [r0, #0]
 8013f9a:	f04f 0900 	mov.w	r9, #0
 8013f9e:	07eb      	lsls	r3, r5, #31
 8013fa0:	d50a      	bpl.n	8013fb8 <__pow5mult+0x84>
 8013fa2:	4631      	mov	r1, r6
 8013fa4:	4622      	mov	r2, r4
 8013fa6:	4638      	mov	r0, r7
 8013fa8:	f7ff ff1a 	bl	8013de0 <__multiply>
 8013fac:	4631      	mov	r1, r6
 8013fae:	4680      	mov	r8, r0
 8013fb0:	4638      	mov	r0, r7
 8013fb2:	f7ff fe4b 	bl	8013c4c <_Bfree>
 8013fb6:	4646      	mov	r6, r8
 8013fb8:	106d      	asrs	r5, r5, #1
 8013fba:	d00b      	beq.n	8013fd4 <__pow5mult+0xa0>
 8013fbc:	6820      	ldr	r0, [r4, #0]
 8013fbe:	b938      	cbnz	r0, 8013fd0 <__pow5mult+0x9c>
 8013fc0:	4622      	mov	r2, r4
 8013fc2:	4621      	mov	r1, r4
 8013fc4:	4638      	mov	r0, r7
 8013fc6:	f7ff ff0b 	bl	8013de0 <__multiply>
 8013fca:	6020      	str	r0, [r4, #0]
 8013fcc:	f8c0 9000 	str.w	r9, [r0]
 8013fd0:	4604      	mov	r4, r0
 8013fd2:	e7e4      	b.n	8013f9e <__pow5mult+0x6a>
 8013fd4:	4630      	mov	r0, r6
 8013fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fda:	bf00      	nop
 8013fdc:	08014cb0 	.word	0x08014cb0
 8013fe0:	08014bd5 	.word	0x08014bd5
 8013fe4:	08014c55 	.word	0x08014c55

08013fe8 <__lshift>:
 8013fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fec:	460c      	mov	r4, r1
 8013fee:	6849      	ldr	r1, [r1, #4]
 8013ff0:	6923      	ldr	r3, [r4, #16]
 8013ff2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013ff6:	68a3      	ldr	r3, [r4, #8]
 8013ff8:	4607      	mov	r7, r0
 8013ffa:	4691      	mov	r9, r2
 8013ffc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014000:	f108 0601 	add.w	r6, r8, #1
 8014004:	42b3      	cmp	r3, r6
 8014006:	db0b      	blt.n	8014020 <__lshift+0x38>
 8014008:	4638      	mov	r0, r7
 801400a:	f7ff fddf 	bl	8013bcc <_Balloc>
 801400e:	4605      	mov	r5, r0
 8014010:	b948      	cbnz	r0, 8014026 <__lshift+0x3e>
 8014012:	4602      	mov	r2, r0
 8014014:	4b28      	ldr	r3, [pc, #160]	@ (80140b8 <__lshift+0xd0>)
 8014016:	4829      	ldr	r0, [pc, #164]	@ (80140bc <__lshift+0xd4>)
 8014018:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801401c:	f000 fa22 	bl	8014464 <__assert_func>
 8014020:	3101      	adds	r1, #1
 8014022:	005b      	lsls	r3, r3, #1
 8014024:	e7ee      	b.n	8014004 <__lshift+0x1c>
 8014026:	2300      	movs	r3, #0
 8014028:	f100 0114 	add.w	r1, r0, #20
 801402c:	f100 0210 	add.w	r2, r0, #16
 8014030:	4618      	mov	r0, r3
 8014032:	4553      	cmp	r3, sl
 8014034:	db33      	blt.n	801409e <__lshift+0xb6>
 8014036:	6920      	ldr	r0, [r4, #16]
 8014038:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801403c:	f104 0314 	add.w	r3, r4, #20
 8014040:	f019 091f 	ands.w	r9, r9, #31
 8014044:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014048:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801404c:	d02b      	beq.n	80140a6 <__lshift+0xbe>
 801404e:	f1c9 0e20 	rsb	lr, r9, #32
 8014052:	468a      	mov	sl, r1
 8014054:	2200      	movs	r2, #0
 8014056:	6818      	ldr	r0, [r3, #0]
 8014058:	fa00 f009 	lsl.w	r0, r0, r9
 801405c:	4310      	orrs	r0, r2
 801405e:	f84a 0b04 	str.w	r0, [sl], #4
 8014062:	f853 2b04 	ldr.w	r2, [r3], #4
 8014066:	459c      	cmp	ip, r3
 8014068:	fa22 f20e 	lsr.w	r2, r2, lr
 801406c:	d8f3      	bhi.n	8014056 <__lshift+0x6e>
 801406e:	ebac 0304 	sub.w	r3, ip, r4
 8014072:	3b15      	subs	r3, #21
 8014074:	f023 0303 	bic.w	r3, r3, #3
 8014078:	3304      	adds	r3, #4
 801407a:	f104 0015 	add.w	r0, r4, #21
 801407e:	4584      	cmp	ip, r0
 8014080:	bf38      	it	cc
 8014082:	2304      	movcc	r3, #4
 8014084:	50ca      	str	r2, [r1, r3]
 8014086:	b10a      	cbz	r2, 801408c <__lshift+0xa4>
 8014088:	f108 0602 	add.w	r6, r8, #2
 801408c:	3e01      	subs	r6, #1
 801408e:	4638      	mov	r0, r7
 8014090:	612e      	str	r6, [r5, #16]
 8014092:	4621      	mov	r1, r4
 8014094:	f7ff fdda 	bl	8013c4c <_Bfree>
 8014098:	4628      	mov	r0, r5
 801409a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801409e:	f842 0f04 	str.w	r0, [r2, #4]!
 80140a2:	3301      	adds	r3, #1
 80140a4:	e7c5      	b.n	8014032 <__lshift+0x4a>
 80140a6:	3904      	subs	r1, #4
 80140a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80140ac:	f841 2f04 	str.w	r2, [r1, #4]!
 80140b0:	459c      	cmp	ip, r3
 80140b2:	d8f9      	bhi.n	80140a8 <__lshift+0xc0>
 80140b4:	e7ea      	b.n	801408c <__lshift+0xa4>
 80140b6:	bf00      	nop
 80140b8:	08014c44 	.word	0x08014c44
 80140bc:	08014c55 	.word	0x08014c55

080140c0 <__mcmp>:
 80140c0:	690a      	ldr	r2, [r1, #16]
 80140c2:	4603      	mov	r3, r0
 80140c4:	6900      	ldr	r0, [r0, #16]
 80140c6:	1a80      	subs	r0, r0, r2
 80140c8:	b530      	push	{r4, r5, lr}
 80140ca:	d10e      	bne.n	80140ea <__mcmp+0x2a>
 80140cc:	3314      	adds	r3, #20
 80140ce:	3114      	adds	r1, #20
 80140d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80140d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80140d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80140dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80140e0:	4295      	cmp	r5, r2
 80140e2:	d003      	beq.n	80140ec <__mcmp+0x2c>
 80140e4:	d205      	bcs.n	80140f2 <__mcmp+0x32>
 80140e6:	f04f 30ff 	mov.w	r0, #4294967295
 80140ea:	bd30      	pop	{r4, r5, pc}
 80140ec:	42a3      	cmp	r3, r4
 80140ee:	d3f3      	bcc.n	80140d8 <__mcmp+0x18>
 80140f0:	e7fb      	b.n	80140ea <__mcmp+0x2a>
 80140f2:	2001      	movs	r0, #1
 80140f4:	e7f9      	b.n	80140ea <__mcmp+0x2a>
	...

080140f8 <__mdiff>:
 80140f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140fc:	4689      	mov	r9, r1
 80140fe:	4606      	mov	r6, r0
 8014100:	4611      	mov	r1, r2
 8014102:	4648      	mov	r0, r9
 8014104:	4614      	mov	r4, r2
 8014106:	f7ff ffdb 	bl	80140c0 <__mcmp>
 801410a:	1e05      	subs	r5, r0, #0
 801410c:	d112      	bne.n	8014134 <__mdiff+0x3c>
 801410e:	4629      	mov	r1, r5
 8014110:	4630      	mov	r0, r6
 8014112:	f7ff fd5b 	bl	8013bcc <_Balloc>
 8014116:	4602      	mov	r2, r0
 8014118:	b928      	cbnz	r0, 8014126 <__mdiff+0x2e>
 801411a:	4b3f      	ldr	r3, [pc, #252]	@ (8014218 <__mdiff+0x120>)
 801411c:	f240 2137 	movw	r1, #567	@ 0x237
 8014120:	483e      	ldr	r0, [pc, #248]	@ (801421c <__mdiff+0x124>)
 8014122:	f000 f99f 	bl	8014464 <__assert_func>
 8014126:	2301      	movs	r3, #1
 8014128:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801412c:	4610      	mov	r0, r2
 801412e:	b003      	add	sp, #12
 8014130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014134:	bfbc      	itt	lt
 8014136:	464b      	movlt	r3, r9
 8014138:	46a1      	movlt	r9, r4
 801413a:	4630      	mov	r0, r6
 801413c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014140:	bfba      	itte	lt
 8014142:	461c      	movlt	r4, r3
 8014144:	2501      	movlt	r5, #1
 8014146:	2500      	movge	r5, #0
 8014148:	f7ff fd40 	bl	8013bcc <_Balloc>
 801414c:	4602      	mov	r2, r0
 801414e:	b918      	cbnz	r0, 8014158 <__mdiff+0x60>
 8014150:	4b31      	ldr	r3, [pc, #196]	@ (8014218 <__mdiff+0x120>)
 8014152:	f240 2145 	movw	r1, #581	@ 0x245
 8014156:	e7e3      	b.n	8014120 <__mdiff+0x28>
 8014158:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801415c:	6926      	ldr	r6, [r4, #16]
 801415e:	60c5      	str	r5, [r0, #12]
 8014160:	f109 0310 	add.w	r3, r9, #16
 8014164:	f109 0514 	add.w	r5, r9, #20
 8014168:	f104 0e14 	add.w	lr, r4, #20
 801416c:	f100 0b14 	add.w	fp, r0, #20
 8014170:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014174:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014178:	9301      	str	r3, [sp, #4]
 801417a:	46d9      	mov	r9, fp
 801417c:	f04f 0c00 	mov.w	ip, #0
 8014180:	9b01      	ldr	r3, [sp, #4]
 8014182:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014186:	f853 af04 	ldr.w	sl, [r3, #4]!
 801418a:	9301      	str	r3, [sp, #4]
 801418c:	fa1f f38a 	uxth.w	r3, sl
 8014190:	4619      	mov	r1, r3
 8014192:	b283      	uxth	r3, r0
 8014194:	1acb      	subs	r3, r1, r3
 8014196:	0c00      	lsrs	r0, r0, #16
 8014198:	4463      	add	r3, ip
 801419a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801419e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80141a2:	b29b      	uxth	r3, r3
 80141a4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80141a8:	4576      	cmp	r6, lr
 80141aa:	f849 3b04 	str.w	r3, [r9], #4
 80141ae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80141b2:	d8e5      	bhi.n	8014180 <__mdiff+0x88>
 80141b4:	1b33      	subs	r3, r6, r4
 80141b6:	3b15      	subs	r3, #21
 80141b8:	f023 0303 	bic.w	r3, r3, #3
 80141bc:	3415      	adds	r4, #21
 80141be:	3304      	adds	r3, #4
 80141c0:	42a6      	cmp	r6, r4
 80141c2:	bf38      	it	cc
 80141c4:	2304      	movcc	r3, #4
 80141c6:	441d      	add	r5, r3
 80141c8:	445b      	add	r3, fp
 80141ca:	461e      	mov	r6, r3
 80141cc:	462c      	mov	r4, r5
 80141ce:	4544      	cmp	r4, r8
 80141d0:	d30e      	bcc.n	80141f0 <__mdiff+0xf8>
 80141d2:	f108 0103 	add.w	r1, r8, #3
 80141d6:	1b49      	subs	r1, r1, r5
 80141d8:	f021 0103 	bic.w	r1, r1, #3
 80141dc:	3d03      	subs	r5, #3
 80141de:	45a8      	cmp	r8, r5
 80141e0:	bf38      	it	cc
 80141e2:	2100      	movcc	r1, #0
 80141e4:	440b      	add	r3, r1
 80141e6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80141ea:	b191      	cbz	r1, 8014212 <__mdiff+0x11a>
 80141ec:	6117      	str	r7, [r2, #16]
 80141ee:	e79d      	b.n	801412c <__mdiff+0x34>
 80141f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80141f4:	46e6      	mov	lr, ip
 80141f6:	0c08      	lsrs	r0, r1, #16
 80141f8:	fa1c fc81 	uxtah	ip, ip, r1
 80141fc:	4471      	add	r1, lr
 80141fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014202:	b289      	uxth	r1, r1
 8014204:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014208:	f846 1b04 	str.w	r1, [r6], #4
 801420c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014210:	e7dd      	b.n	80141ce <__mdiff+0xd6>
 8014212:	3f01      	subs	r7, #1
 8014214:	e7e7      	b.n	80141e6 <__mdiff+0xee>
 8014216:	bf00      	nop
 8014218:	08014c44 	.word	0x08014c44
 801421c:	08014c55 	.word	0x08014c55

08014220 <__d2b>:
 8014220:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014224:	460f      	mov	r7, r1
 8014226:	2101      	movs	r1, #1
 8014228:	ec59 8b10 	vmov	r8, r9, d0
 801422c:	4616      	mov	r6, r2
 801422e:	f7ff fccd 	bl	8013bcc <_Balloc>
 8014232:	4604      	mov	r4, r0
 8014234:	b930      	cbnz	r0, 8014244 <__d2b+0x24>
 8014236:	4602      	mov	r2, r0
 8014238:	4b23      	ldr	r3, [pc, #140]	@ (80142c8 <__d2b+0xa8>)
 801423a:	4824      	ldr	r0, [pc, #144]	@ (80142cc <__d2b+0xac>)
 801423c:	f240 310f 	movw	r1, #783	@ 0x30f
 8014240:	f000 f910 	bl	8014464 <__assert_func>
 8014244:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014248:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801424c:	b10d      	cbz	r5, 8014252 <__d2b+0x32>
 801424e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014252:	9301      	str	r3, [sp, #4]
 8014254:	f1b8 0300 	subs.w	r3, r8, #0
 8014258:	d023      	beq.n	80142a2 <__d2b+0x82>
 801425a:	4668      	mov	r0, sp
 801425c:	9300      	str	r3, [sp, #0]
 801425e:	f7ff fd7c 	bl	8013d5a <__lo0bits>
 8014262:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014266:	b1d0      	cbz	r0, 801429e <__d2b+0x7e>
 8014268:	f1c0 0320 	rsb	r3, r0, #32
 801426c:	fa02 f303 	lsl.w	r3, r2, r3
 8014270:	430b      	orrs	r3, r1
 8014272:	40c2      	lsrs	r2, r0
 8014274:	6163      	str	r3, [r4, #20]
 8014276:	9201      	str	r2, [sp, #4]
 8014278:	9b01      	ldr	r3, [sp, #4]
 801427a:	61a3      	str	r3, [r4, #24]
 801427c:	2b00      	cmp	r3, #0
 801427e:	bf0c      	ite	eq
 8014280:	2201      	moveq	r2, #1
 8014282:	2202      	movne	r2, #2
 8014284:	6122      	str	r2, [r4, #16]
 8014286:	b1a5      	cbz	r5, 80142b2 <__d2b+0x92>
 8014288:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801428c:	4405      	add	r5, r0
 801428e:	603d      	str	r5, [r7, #0]
 8014290:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014294:	6030      	str	r0, [r6, #0]
 8014296:	4620      	mov	r0, r4
 8014298:	b003      	add	sp, #12
 801429a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801429e:	6161      	str	r1, [r4, #20]
 80142a0:	e7ea      	b.n	8014278 <__d2b+0x58>
 80142a2:	a801      	add	r0, sp, #4
 80142a4:	f7ff fd59 	bl	8013d5a <__lo0bits>
 80142a8:	9b01      	ldr	r3, [sp, #4]
 80142aa:	6163      	str	r3, [r4, #20]
 80142ac:	3020      	adds	r0, #32
 80142ae:	2201      	movs	r2, #1
 80142b0:	e7e8      	b.n	8014284 <__d2b+0x64>
 80142b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80142b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80142ba:	6038      	str	r0, [r7, #0]
 80142bc:	6918      	ldr	r0, [r3, #16]
 80142be:	f7ff fd2d 	bl	8013d1c <__hi0bits>
 80142c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80142c6:	e7e5      	b.n	8014294 <__d2b+0x74>
 80142c8:	08014c44 	.word	0x08014c44
 80142cc:	08014c55 	.word	0x08014c55

080142d0 <__sflush_r>:
 80142d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80142d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142d8:	0716      	lsls	r6, r2, #28
 80142da:	4605      	mov	r5, r0
 80142dc:	460c      	mov	r4, r1
 80142de:	d454      	bmi.n	801438a <__sflush_r+0xba>
 80142e0:	684b      	ldr	r3, [r1, #4]
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	dc02      	bgt.n	80142ec <__sflush_r+0x1c>
 80142e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	dd48      	ble.n	801437e <__sflush_r+0xae>
 80142ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80142ee:	2e00      	cmp	r6, #0
 80142f0:	d045      	beq.n	801437e <__sflush_r+0xae>
 80142f2:	2300      	movs	r3, #0
 80142f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80142f8:	682f      	ldr	r7, [r5, #0]
 80142fa:	6a21      	ldr	r1, [r4, #32]
 80142fc:	602b      	str	r3, [r5, #0]
 80142fe:	d030      	beq.n	8014362 <__sflush_r+0x92>
 8014300:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014302:	89a3      	ldrh	r3, [r4, #12]
 8014304:	0759      	lsls	r1, r3, #29
 8014306:	d505      	bpl.n	8014314 <__sflush_r+0x44>
 8014308:	6863      	ldr	r3, [r4, #4]
 801430a:	1ad2      	subs	r2, r2, r3
 801430c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801430e:	b10b      	cbz	r3, 8014314 <__sflush_r+0x44>
 8014310:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014312:	1ad2      	subs	r2, r2, r3
 8014314:	2300      	movs	r3, #0
 8014316:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014318:	6a21      	ldr	r1, [r4, #32]
 801431a:	4628      	mov	r0, r5
 801431c:	47b0      	blx	r6
 801431e:	1c43      	adds	r3, r0, #1
 8014320:	89a3      	ldrh	r3, [r4, #12]
 8014322:	d106      	bne.n	8014332 <__sflush_r+0x62>
 8014324:	6829      	ldr	r1, [r5, #0]
 8014326:	291d      	cmp	r1, #29
 8014328:	d82b      	bhi.n	8014382 <__sflush_r+0xb2>
 801432a:	4a2a      	ldr	r2, [pc, #168]	@ (80143d4 <__sflush_r+0x104>)
 801432c:	410a      	asrs	r2, r1
 801432e:	07d6      	lsls	r6, r2, #31
 8014330:	d427      	bmi.n	8014382 <__sflush_r+0xb2>
 8014332:	2200      	movs	r2, #0
 8014334:	6062      	str	r2, [r4, #4]
 8014336:	04d9      	lsls	r1, r3, #19
 8014338:	6922      	ldr	r2, [r4, #16]
 801433a:	6022      	str	r2, [r4, #0]
 801433c:	d504      	bpl.n	8014348 <__sflush_r+0x78>
 801433e:	1c42      	adds	r2, r0, #1
 8014340:	d101      	bne.n	8014346 <__sflush_r+0x76>
 8014342:	682b      	ldr	r3, [r5, #0]
 8014344:	b903      	cbnz	r3, 8014348 <__sflush_r+0x78>
 8014346:	6560      	str	r0, [r4, #84]	@ 0x54
 8014348:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801434a:	602f      	str	r7, [r5, #0]
 801434c:	b1b9      	cbz	r1, 801437e <__sflush_r+0xae>
 801434e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014352:	4299      	cmp	r1, r3
 8014354:	d002      	beq.n	801435c <__sflush_r+0x8c>
 8014356:	4628      	mov	r0, r5
 8014358:	f7ff fb38 	bl	80139cc <_free_r>
 801435c:	2300      	movs	r3, #0
 801435e:	6363      	str	r3, [r4, #52]	@ 0x34
 8014360:	e00d      	b.n	801437e <__sflush_r+0xae>
 8014362:	2301      	movs	r3, #1
 8014364:	4628      	mov	r0, r5
 8014366:	47b0      	blx	r6
 8014368:	4602      	mov	r2, r0
 801436a:	1c50      	adds	r0, r2, #1
 801436c:	d1c9      	bne.n	8014302 <__sflush_r+0x32>
 801436e:	682b      	ldr	r3, [r5, #0]
 8014370:	2b00      	cmp	r3, #0
 8014372:	d0c6      	beq.n	8014302 <__sflush_r+0x32>
 8014374:	2b1d      	cmp	r3, #29
 8014376:	d001      	beq.n	801437c <__sflush_r+0xac>
 8014378:	2b16      	cmp	r3, #22
 801437a:	d11e      	bne.n	80143ba <__sflush_r+0xea>
 801437c:	602f      	str	r7, [r5, #0]
 801437e:	2000      	movs	r0, #0
 8014380:	e022      	b.n	80143c8 <__sflush_r+0xf8>
 8014382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014386:	b21b      	sxth	r3, r3
 8014388:	e01b      	b.n	80143c2 <__sflush_r+0xf2>
 801438a:	690f      	ldr	r7, [r1, #16]
 801438c:	2f00      	cmp	r7, #0
 801438e:	d0f6      	beq.n	801437e <__sflush_r+0xae>
 8014390:	0793      	lsls	r3, r2, #30
 8014392:	680e      	ldr	r6, [r1, #0]
 8014394:	bf08      	it	eq
 8014396:	694b      	ldreq	r3, [r1, #20]
 8014398:	600f      	str	r7, [r1, #0]
 801439a:	bf18      	it	ne
 801439c:	2300      	movne	r3, #0
 801439e:	eba6 0807 	sub.w	r8, r6, r7
 80143a2:	608b      	str	r3, [r1, #8]
 80143a4:	f1b8 0f00 	cmp.w	r8, #0
 80143a8:	dde9      	ble.n	801437e <__sflush_r+0xae>
 80143aa:	6a21      	ldr	r1, [r4, #32]
 80143ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80143ae:	4643      	mov	r3, r8
 80143b0:	463a      	mov	r2, r7
 80143b2:	4628      	mov	r0, r5
 80143b4:	47b0      	blx	r6
 80143b6:	2800      	cmp	r0, #0
 80143b8:	dc08      	bgt.n	80143cc <__sflush_r+0xfc>
 80143ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80143be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80143c2:	81a3      	strh	r3, [r4, #12]
 80143c4:	f04f 30ff 	mov.w	r0, #4294967295
 80143c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143cc:	4407      	add	r7, r0
 80143ce:	eba8 0800 	sub.w	r8, r8, r0
 80143d2:	e7e7      	b.n	80143a4 <__sflush_r+0xd4>
 80143d4:	dfbffffe 	.word	0xdfbffffe

080143d8 <_fflush_r>:
 80143d8:	b538      	push	{r3, r4, r5, lr}
 80143da:	690b      	ldr	r3, [r1, #16]
 80143dc:	4605      	mov	r5, r0
 80143de:	460c      	mov	r4, r1
 80143e0:	b913      	cbnz	r3, 80143e8 <_fflush_r+0x10>
 80143e2:	2500      	movs	r5, #0
 80143e4:	4628      	mov	r0, r5
 80143e6:	bd38      	pop	{r3, r4, r5, pc}
 80143e8:	b118      	cbz	r0, 80143f2 <_fflush_r+0x1a>
 80143ea:	6a03      	ldr	r3, [r0, #32]
 80143ec:	b90b      	cbnz	r3, 80143f2 <_fflush_r+0x1a>
 80143ee:	f7fe fc13 	bl	8012c18 <__sinit>
 80143f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80143f6:	2b00      	cmp	r3, #0
 80143f8:	d0f3      	beq.n	80143e2 <_fflush_r+0xa>
 80143fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80143fc:	07d0      	lsls	r0, r2, #31
 80143fe:	d404      	bmi.n	801440a <_fflush_r+0x32>
 8014400:	0599      	lsls	r1, r3, #22
 8014402:	d402      	bmi.n	801440a <_fflush_r+0x32>
 8014404:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014406:	f7fe fcfe 	bl	8012e06 <__retarget_lock_acquire_recursive>
 801440a:	4628      	mov	r0, r5
 801440c:	4621      	mov	r1, r4
 801440e:	f7ff ff5f 	bl	80142d0 <__sflush_r>
 8014412:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014414:	07da      	lsls	r2, r3, #31
 8014416:	4605      	mov	r5, r0
 8014418:	d4e4      	bmi.n	80143e4 <_fflush_r+0xc>
 801441a:	89a3      	ldrh	r3, [r4, #12]
 801441c:	059b      	lsls	r3, r3, #22
 801441e:	d4e1      	bmi.n	80143e4 <_fflush_r+0xc>
 8014420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014422:	f7fe fcf1 	bl	8012e08 <__retarget_lock_release_recursive>
 8014426:	e7dd      	b.n	80143e4 <_fflush_r+0xc>

08014428 <_sbrk_r>:
 8014428:	b538      	push	{r3, r4, r5, lr}
 801442a:	4d06      	ldr	r5, [pc, #24]	@ (8014444 <_sbrk_r+0x1c>)
 801442c:	2300      	movs	r3, #0
 801442e:	4604      	mov	r4, r0
 8014430:	4608      	mov	r0, r1
 8014432:	602b      	str	r3, [r5, #0]
 8014434:	f7ed faf0 	bl	8001a18 <_sbrk>
 8014438:	1c43      	adds	r3, r0, #1
 801443a:	d102      	bne.n	8014442 <_sbrk_r+0x1a>
 801443c:	682b      	ldr	r3, [r5, #0]
 801443e:	b103      	cbz	r3, 8014442 <_sbrk_r+0x1a>
 8014440:	6023      	str	r3, [r4, #0]
 8014442:	bd38      	pop	{r3, r4, r5, pc}
 8014444:	24002768 	.word	0x24002768

08014448 <memcpy>:
 8014448:	440a      	add	r2, r1
 801444a:	4291      	cmp	r1, r2
 801444c:	f100 33ff 	add.w	r3, r0, #4294967295
 8014450:	d100      	bne.n	8014454 <memcpy+0xc>
 8014452:	4770      	bx	lr
 8014454:	b510      	push	{r4, lr}
 8014456:	f811 4b01 	ldrb.w	r4, [r1], #1
 801445a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801445e:	4291      	cmp	r1, r2
 8014460:	d1f9      	bne.n	8014456 <memcpy+0xe>
 8014462:	bd10      	pop	{r4, pc}

08014464 <__assert_func>:
 8014464:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014466:	4614      	mov	r4, r2
 8014468:	461a      	mov	r2, r3
 801446a:	4b09      	ldr	r3, [pc, #36]	@ (8014490 <__assert_func+0x2c>)
 801446c:	681b      	ldr	r3, [r3, #0]
 801446e:	4605      	mov	r5, r0
 8014470:	68d8      	ldr	r0, [r3, #12]
 8014472:	b954      	cbnz	r4, 801448a <__assert_func+0x26>
 8014474:	4b07      	ldr	r3, [pc, #28]	@ (8014494 <__assert_func+0x30>)
 8014476:	461c      	mov	r4, r3
 8014478:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801447c:	9100      	str	r1, [sp, #0]
 801447e:	462b      	mov	r3, r5
 8014480:	4905      	ldr	r1, [pc, #20]	@ (8014498 <__assert_func+0x34>)
 8014482:	f000 f841 	bl	8014508 <fiprintf>
 8014486:	f000 f851 	bl	801452c <abort>
 801448a:	4b04      	ldr	r3, [pc, #16]	@ (801449c <__assert_func+0x38>)
 801448c:	e7f4      	b.n	8014478 <__assert_func+0x14>
 801448e:	bf00      	nop
 8014490:	24000138 	.word	0x24000138
 8014494:	08014df5 	.word	0x08014df5
 8014498:	08014dc7 	.word	0x08014dc7
 801449c:	08014dba 	.word	0x08014dba

080144a0 <_calloc_r>:
 80144a0:	b570      	push	{r4, r5, r6, lr}
 80144a2:	fba1 5402 	umull	r5, r4, r1, r2
 80144a6:	b93c      	cbnz	r4, 80144b8 <_calloc_r+0x18>
 80144a8:	4629      	mov	r1, r5
 80144aa:	f7ff fb03 	bl	8013ab4 <_malloc_r>
 80144ae:	4606      	mov	r6, r0
 80144b0:	b928      	cbnz	r0, 80144be <_calloc_r+0x1e>
 80144b2:	2600      	movs	r6, #0
 80144b4:	4630      	mov	r0, r6
 80144b6:	bd70      	pop	{r4, r5, r6, pc}
 80144b8:	220c      	movs	r2, #12
 80144ba:	6002      	str	r2, [r0, #0]
 80144bc:	e7f9      	b.n	80144b2 <_calloc_r+0x12>
 80144be:	462a      	mov	r2, r5
 80144c0:	4621      	mov	r1, r4
 80144c2:	f7fe fc22 	bl	8012d0a <memset>
 80144c6:	e7f5      	b.n	80144b4 <_calloc_r+0x14>

080144c8 <__ascii_mbtowc>:
 80144c8:	b082      	sub	sp, #8
 80144ca:	b901      	cbnz	r1, 80144ce <__ascii_mbtowc+0x6>
 80144cc:	a901      	add	r1, sp, #4
 80144ce:	b142      	cbz	r2, 80144e2 <__ascii_mbtowc+0x1a>
 80144d0:	b14b      	cbz	r3, 80144e6 <__ascii_mbtowc+0x1e>
 80144d2:	7813      	ldrb	r3, [r2, #0]
 80144d4:	600b      	str	r3, [r1, #0]
 80144d6:	7812      	ldrb	r2, [r2, #0]
 80144d8:	1e10      	subs	r0, r2, #0
 80144da:	bf18      	it	ne
 80144dc:	2001      	movne	r0, #1
 80144de:	b002      	add	sp, #8
 80144e0:	4770      	bx	lr
 80144e2:	4610      	mov	r0, r2
 80144e4:	e7fb      	b.n	80144de <__ascii_mbtowc+0x16>
 80144e6:	f06f 0001 	mvn.w	r0, #1
 80144ea:	e7f8      	b.n	80144de <__ascii_mbtowc+0x16>

080144ec <__ascii_wctomb>:
 80144ec:	4603      	mov	r3, r0
 80144ee:	4608      	mov	r0, r1
 80144f0:	b141      	cbz	r1, 8014504 <__ascii_wctomb+0x18>
 80144f2:	2aff      	cmp	r2, #255	@ 0xff
 80144f4:	d904      	bls.n	8014500 <__ascii_wctomb+0x14>
 80144f6:	228a      	movs	r2, #138	@ 0x8a
 80144f8:	601a      	str	r2, [r3, #0]
 80144fa:	f04f 30ff 	mov.w	r0, #4294967295
 80144fe:	4770      	bx	lr
 8014500:	700a      	strb	r2, [r1, #0]
 8014502:	2001      	movs	r0, #1
 8014504:	4770      	bx	lr
	...

08014508 <fiprintf>:
 8014508:	b40e      	push	{r1, r2, r3}
 801450a:	b503      	push	{r0, r1, lr}
 801450c:	4601      	mov	r1, r0
 801450e:	ab03      	add	r3, sp, #12
 8014510:	4805      	ldr	r0, [pc, #20]	@ (8014528 <fiprintf+0x20>)
 8014512:	f853 2b04 	ldr.w	r2, [r3], #4
 8014516:	6800      	ldr	r0, [r0, #0]
 8014518:	9301      	str	r3, [sp, #4]
 801451a:	f000 f837 	bl	801458c <_vfiprintf_r>
 801451e:	b002      	add	sp, #8
 8014520:	f85d eb04 	ldr.w	lr, [sp], #4
 8014524:	b003      	add	sp, #12
 8014526:	4770      	bx	lr
 8014528:	24000138 	.word	0x24000138

0801452c <abort>:
 801452c:	b508      	push	{r3, lr}
 801452e:	2006      	movs	r0, #6
 8014530:	f000 fa00 	bl	8014934 <raise>
 8014534:	2001      	movs	r0, #1
 8014536:	f7ed f9f7 	bl	8001928 <_exit>

0801453a <__sfputc_r>:
 801453a:	6893      	ldr	r3, [r2, #8]
 801453c:	3b01      	subs	r3, #1
 801453e:	2b00      	cmp	r3, #0
 8014540:	b410      	push	{r4}
 8014542:	6093      	str	r3, [r2, #8]
 8014544:	da08      	bge.n	8014558 <__sfputc_r+0x1e>
 8014546:	6994      	ldr	r4, [r2, #24]
 8014548:	42a3      	cmp	r3, r4
 801454a:	db01      	blt.n	8014550 <__sfputc_r+0x16>
 801454c:	290a      	cmp	r1, #10
 801454e:	d103      	bne.n	8014558 <__sfputc_r+0x1e>
 8014550:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014554:	f000 b932 	b.w	80147bc <__swbuf_r>
 8014558:	6813      	ldr	r3, [r2, #0]
 801455a:	1c58      	adds	r0, r3, #1
 801455c:	6010      	str	r0, [r2, #0]
 801455e:	7019      	strb	r1, [r3, #0]
 8014560:	4608      	mov	r0, r1
 8014562:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014566:	4770      	bx	lr

08014568 <__sfputs_r>:
 8014568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801456a:	4606      	mov	r6, r0
 801456c:	460f      	mov	r7, r1
 801456e:	4614      	mov	r4, r2
 8014570:	18d5      	adds	r5, r2, r3
 8014572:	42ac      	cmp	r4, r5
 8014574:	d101      	bne.n	801457a <__sfputs_r+0x12>
 8014576:	2000      	movs	r0, #0
 8014578:	e007      	b.n	801458a <__sfputs_r+0x22>
 801457a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801457e:	463a      	mov	r2, r7
 8014580:	4630      	mov	r0, r6
 8014582:	f7ff ffda 	bl	801453a <__sfputc_r>
 8014586:	1c43      	adds	r3, r0, #1
 8014588:	d1f3      	bne.n	8014572 <__sfputs_r+0xa>
 801458a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801458c <_vfiprintf_r>:
 801458c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014590:	460d      	mov	r5, r1
 8014592:	b09d      	sub	sp, #116	@ 0x74
 8014594:	4614      	mov	r4, r2
 8014596:	4698      	mov	r8, r3
 8014598:	4606      	mov	r6, r0
 801459a:	b118      	cbz	r0, 80145a4 <_vfiprintf_r+0x18>
 801459c:	6a03      	ldr	r3, [r0, #32]
 801459e:	b90b      	cbnz	r3, 80145a4 <_vfiprintf_r+0x18>
 80145a0:	f7fe fb3a 	bl	8012c18 <__sinit>
 80145a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80145a6:	07d9      	lsls	r1, r3, #31
 80145a8:	d405      	bmi.n	80145b6 <_vfiprintf_r+0x2a>
 80145aa:	89ab      	ldrh	r3, [r5, #12]
 80145ac:	059a      	lsls	r2, r3, #22
 80145ae:	d402      	bmi.n	80145b6 <_vfiprintf_r+0x2a>
 80145b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80145b2:	f7fe fc28 	bl	8012e06 <__retarget_lock_acquire_recursive>
 80145b6:	89ab      	ldrh	r3, [r5, #12]
 80145b8:	071b      	lsls	r3, r3, #28
 80145ba:	d501      	bpl.n	80145c0 <_vfiprintf_r+0x34>
 80145bc:	692b      	ldr	r3, [r5, #16]
 80145be:	b99b      	cbnz	r3, 80145e8 <_vfiprintf_r+0x5c>
 80145c0:	4629      	mov	r1, r5
 80145c2:	4630      	mov	r0, r6
 80145c4:	f000 f938 	bl	8014838 <__swsetup_r>
 80145c8:	b170      	cbz	r0, 80145e8 <_vfiprintf_r+0x5c>
 80145ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80145cc:	07dc      	lsls	r4, r3, #31
 80145ce:	d504      	bpl.n	80145da <_vfiprintf_r+0x4e>
 80145d0:	f04f 30ff 	mov.w	r0, #4294967295
 80145d4:	b01d      	add	sp, #116	@ 0x74
 80145d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145da:	89ab      	ldrh	r3, [r5, #12]
 80145dc:	0598      	lsls	r0, r3, #22
 80145de:	d4f7      	bmi.n	80145d0 <_vfiprintf_r+0x44>
 80145e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80145e2:	f7fe fc11 	bl	8012e08 <__retarget_lock_release_recursive>
 80145e6:	e7f3      	b.n	80145d0 <_vfiprintf_r+0x44>
 80145e8:	2300      	movs	r3, #0
 80145ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80145ec:	2320      	movs	r3, #32
 80145ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80145f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80145f6:	2330      	movs	r3, #48	@ 0x30
 80145f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80147a8 <_vfiprintf_r+0x21c>
 80145fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014600:	f04f 0901 	mov.w	r9, #1
 8014604:	4623      	mov	r3, r4
 8014606:	469a      	mov	sl, r3
 8014608:	f813 2b01 	ldrb.w	r2, [r3], #1
 801460c:	b10a      	cbz	r2, 8014612 <_vfiprintf_r+0x86>
 801460e:	2a25      	cmp	r2, #37	@ 0x25
 8014610:	d1f9      	bne.n	8014606 <_vfiprintf_r+0x7a>
 8014612:	ebba 0b04 	subs.w	fp, sl, r4
 8014616:	d00b      	beq.n	8014630 <_vfiprintf_r+0xa4>
 8014618:	465b      	mov	r3, fp
 801461a:	4622      	mov	r2, r4
 801461c:	4629      	mov	r1, r5
 801461e:	4630      	mov	r0, r6
 8014620:	f7ff ffa2 	bl	8014568 <__sfputs_r>
 8014624:	3001      	adds	r0, #1
 8014626:	f000 80a7 	beq.w	8014778 <_vfiprintf_r+0x1ec>
 801462a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801462c:	445a      	add	r2, fp
 801462e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014630:	f89a 3000 	ldrb.w	r3, [sl]
 8014634:	2b00      	cmp	r3, #0
 8014636:	f000 809f 	beq.w	8014778 <_vfiprintf_r+0x1ec>
 801463a:	2300      	movs	r3, #0
 801463c:	f04f 32ff 	mov.w	r2, #4294967295
 8014640:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014644:	f10a 0a01 	add.w	sl, sl, #1
 8014648:	9304      	str	r3, [sp, #16]
 801464a:	9307      	str	r3, [sp, #28]
 801464c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014650:	931a      	str	r3, [sp, #104]	@ 0x68
 8014652:	4654      	mov	r4, sl
 8014654:	2205      	movs	r2, #5
 8014656:	f814 1b01 	ldrb.w	r1, [r4], #1
 801465a:	4853      	ldr	r0, [pc, #332]	@ (80147a8 <_vfiprintf_r+0x21c>)
 801465c:	f7eb fe40 	bl	80002e0 <memchr>
 8014660:	9a04      	ldr	r2, [sp, #16]
 8014662:	b9d8      	cbnz	r0, 801469c <_vfiprintf_r+0x110>
 8014664:	06d1      	lsls	r1, r2, #27
 8014666:	bf44      	itt	mi
 8014668:	2320      	movmi	r3, #32
 801466a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801466e:	0713      	lsls	r3, r2, #28
 8014670:	bf44      	itt	mi
 8014672:	232b      	movmi	r3, #43	@ 0x2b
 8014674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014678:	f89a 3000 	ldrb.w	r3, [sl]
 801467c:	2b2a      	cmp	r3, #42	@ 0x2a
 801467e:	d015      	beq.n	80146ac <_vfiprintf_r+0x120>
 8014680:	9a07      	ldr	r2, [sp, #28]
 8014682:	4654      	mov	r4, sl
 8014684:	2000      	movs	r0, #0
 8014686:	f04f 0c0a 	mov.w	ip, #10
 801468a:	4621      	mov	r1, r4
 801468c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014690:	3b30      	subs	r3, #48	@ 0x30
 8014692:	2b09      	cmp	r3, #9
 8014694:	d94b      	bls.n	801472e <_vfiprintf_r+0x1a2>
 8014696:	b1b0      	cbz	r0, 80146c6 <_vfiprintf_r+0x13a>
 8014698:	9207      	str	r2, [sp, #28]
 801469a:	e014      	b.n	80146c6 <_vfiprintf_r+0x13a>
 801469c:	eba0 0308 	sub.w	r3, r0, r8
 80146a0:	fa09 f303 	lsl.w	r3, r9, r3
 80146a4:	4313      	orrs	r3, r2
 80146a6:	9304      	str	r3, [sp, #16]
 80146a8:	46a2      	mov	sl, r4
 80146aa:	e7d2      	b.n	8014652 <_vfiprintf_r+0xc6>
 80146ac:	9b03      	ldr	r3, [sp, #12]
 80146ae:	1d19      	adds	r1, r3, #4
 80146b0:	681b      	ldr	r3, [r3, #0]
 80146b2:	9103      	str	r1, [sp, #12]
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	bfbb      	ittet	lt
 80146b8:	425b      	neglt	r3, r3
 80146ba:	f042 0202 	orrlt.w	r2, r2, #2
 80146be:	9307      	strge	r3, [sp, #28]
 80146c0:	9307      	strlt	r3, [sp, #28]
 80146c2:	bfb8      	it	lt
 80146c4:	9204      	strlt	r2, [sp, #16]
 80146c6:	7823      	ldrb	r3, [r4, #0]
 80146c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80146ca:	d10a      	bne.n	80146e2 <_vfiprintf_r+0x156>
 80146cc:	7863      	ldrb	r3, [r4, #1]
 80146ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80146d0:	d132      	bne.n	8014738 <_vfiprintf_r+0x1ac>
 80146d2:	9b03      	ldr	r3, [sp, #12]
 80146d4:	1d1a      	adds	r2, r3, #4
 80146d6:	681b      	ldr	r3, [r3, #0]
 80146d8:	9203      	str	r2, [sp, #12]
 80146da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80146de:	3402      	adds	r4, #2
 80146e0:	9305      	str	r3, [sp, #20]
 80146e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80147b8 <_vfiprintf_r+0x22c>
 80146e6:	7821      	ldrb	r1, [r4, #0]
 80146e8:	2203      	movs	r2, #3
 80146ea:	4650      	mov	r0, sl
 80146ec:	f7eb fdf8 	bl	80002e0 <memchr>
 80146f0:	b138      	cbz	r0, 8014702 <_vfiprintf_r+0x176>
 80146f2:	9b04      	ldr	r3, [sp, #16]
 80146f4:	eba0 000a 	sub.w	r0, r0, sl
 80146f8:	2240      	movs	r2, #64	@ 0x40
 80146fa:	4082      	lsls	r2, r0
 80146fc:	4313      	orrs	r3, r2
 80146fe:	3401      	adds	r4, #1
 8014700:	9304      	str	r3, [sp, #16]
 8014702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014706:	4829      	ldr	r0, [pc, #164]	@ (80147ac <_vfiprintf_r+0x220>)
 8014708:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801470c:	2206      	movs	r2, #6
 801470e:	f7eb fde7 	bl	80002e0 <memchr>
 8014712:	2800      	cmp	r0, #0
 8014714:	d03f      	beq.n	8014796 <_vfiprintf_r+0x20a>
 8014716:	4b26      	ldr	r3, [pc, #152]	@ (80147b0 <_vfiprintf_r+0x224>)
 8014718:	bb1b      	cbnz	r3, 8014762 <_vfiprintf_r+0x1d6>
 801471a:	9b03      	ldr	r3, [sp, #12]
 801471c:	3307      	adds	r3, #7
 801471e:	f023 0307 	bic.w	r3, r3, #7
 8014722:	3308      	adds	r3, #8
 8014724:	9303      	str	r3, [sp, #12]
 8014726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014728:	443b      	add	r3, r7
 801472a:	9309      	str	r3, [sp, #36]	@ 0x24
 801472c:	e76a      	b.n	8014604 <_vfiprintf_r+0x78>
 801472e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014732:	460c      	mov	r4, r1
 8014734:	2001      	movs	r0, #1
 8014736:	e7a8      	b.n	801468a <_vfiprintf_r+0xfe>
 8014738:	2300      	movs	r3, #0
 801473a:	3401      	adds	r4, #1
 801473c:	9305      	str	r3, [sp, #20]
 801473e:	4619      	mov	r1, r3
 8014740:	f04f 0c0a 	mov.w	ip, #10
 8014744:	4620      	mov	r0, r4
 8014746:	f810 2b01 	ldrb.w	r2, [r0], #1
 801474a:	3a30      	subs	r2, #48	@ 0x30
 801474c:	2a09      	cmp	r2, #9
 801474e:	d903      	bls.n	8014758 <_vfiprintf_r+0x1cc>
 8014750:	2b00      	cmp	r3, #0
 8014752:	d0c6      	beq.n	80146e2 <_vfiprintf_r+0x156>
 8014754:	9105      	str	r1, [sp, #20]
 8014756:	e7c4      	b.n	80146e2 <_vfiprintf_r+0x156>
 8014758:	fb0c 2101 	mla	r1, ip, r1, r2
 801475c:	4604      	mov	r4, r0
 801475e:	2301      	movs	r3, #1
 8014760:	e7f0      	b.n	8014744 <_vfiprintf_r+0x1b8>
 8014762:	ab03      	add	r3, sp, #12
 8014764:	9300      	str	r3, [sp, #0]
 8014766:	462a      	mov	r2, r5
 8014768:	4b12      	ldr	r3, [pc, #72]	@ (80147b4 <_vfiprintf_r+0x228>)
 801476a:	a904      	add	r1, sp, #16
 801476c:	4630      	mov	r0, r6
 801476e:	f7fd fe1f 	bl	80123b0 <_printf_float>
 8014772:	4607      	mov	r7, r0
 8014774:	1c78      	adds	r0, r7, #1
 8014776:	d1d6      	bne.n	8014726 <_vfiprintf_r+0x19a>
 8014778:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801477a:	07d9      	lsls	r1, r3, #31
 801477c:	d405      	bmi.n	801478a <_vfiprintf_r+0x1fe>
 801477e:	89ab      	ldrh	r3, [r5, #12]
 8014780:	059a      	lsls	r2, r3, #22
 8014782:	d402      	bmi.n	801478a <_vfiprintf_r+0x1fe>
 8014784:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014786:	f7fe fb3f 	bl	8012e08 <__retarget_lock_release_recursive>
 801478a:	89ab      	ldrh	r3, [r5, #12]
 801478c:	065b      	lsls	r3, r3, #25
 801478e:	f53f af1f 	bmi.w	80145d0 <_vfiprintf_r+0x44>
 8014792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014794:	e71e      	b.n	80145d4 <_vfiprintf_r+0x48>
 8014796:	ab03      	add	r3, sp, #12
 8014798:	9300      	str	r3, [sp, #0]
 801479a:	462a      	mov	r2, r5
 801479c:	4b05      	ldr	r3, [pc, #20]	@ (80147b4 <_vfiprintf_r+0x228>)
 801479e:	a904      	add	r1, sp, #16
 80147a0:	4630      	mov	r0, r6
 80147a2:	f7fe f88d 	bl	80128c0 <_printf_i>
 80147a6:	e7e4      	b.n	8014772 <_vfiprintf_r+0x1e6>
 80147a8:	08014ef7 	.word	0x08014ef7
 80147ac:	08014f01 	.word	0x08014f01
 80147b0:	080123b1 	.word	0x080123b1
 80147b4:	08014569 	.word	0x08014569
 80147b8:	08014efd 	.word	0x08014efd

080147bc <__swbuf_r>:
 80147bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147be:	460e      	mov	r6, r1
 80147c0:	4614      	mov	r4, r2
 80147c2:	4605      	mov	r5, r0
 80147c4:	b118      	cbz	r0, 80147ce <__swbuf_r+0x12>
 80147c6:	6a03      	ldr	r3, [r0, #32]
 80147c8:	b90b      	cbnz	r3, 80147ce <__swbuf_r+0x12>
 80147ca:	f7fe fa25 	bl	8012c18 <__sinit>
 80147ce:	69a3      	ldr	r3, [r4, #24]
 80147d0:	60a3      	str	r3, [r4, #8]
 80147d2:	89a3      	ldrh	r3, [r4, #12]
 80147d4:	071a      	lsls	r2, r3, #28
 80147d6:	d501      	bpl.n	80147dc <__swbuf_r+0x20>
 80147d8:	6923      	ldr	r3, [r4, #16]
 80147da:	b943      	cbnz	r3, 80147ee <__swbuf_r+0x32>
 80147dc:	4621      	mov	r1, r4
 80147de:	4628      	mov	r0, r5
 80147e0:	f000 f82a 	bl	8014838 <__swsetup_r>
 80147e4:	b118      	cbz	r0, 80147ee <__swbuf_r+0x32>
 80147e6:	f04f 37ff 	mov.w	r7, #4294967295
 80147ea:	4638      	mov	r0, r7
 80147ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80147ee:	6823      	ldr	r3, [r4, #0]
 80147f0:	6922      	ldr	r2, [r4, #16]
 80147f2:	1a98      	subs	r0, r3, r2
 80147f4:	6963      	ldr	r3, [r4, #20]
 80147f6:	b2f6      	uxtb	r6, r6
 80147f8:	4283      	cmp	r3, r0
 80147fa:	4637      	mov	r7, r6
 80147fc:	dc05      	bgt.n	801480a <__swbuf_r+0x4e>
 80147fe:	4621      	mov	r1, r4
 8014800:	4628      	mov	r0, r5
 8014802:	f7ff fde9 	bl	80143d8 <_fflush_r>
 8014806:	2800      	cmp	r0, #0
 8014808:	d1ed      	bne.n	80147e6 <__swbuf_r+0x2a>
 801480a:	68a3      	ldr	r3, [r4, #8]
 801480c:	3b01      	subs	r3, #1
 801480e:	60a3      	str	r3, [r4, #8]
 8014810:	6823      	ldr	r3, [r4, #0]
 8014812:	1c5a      	adds	r2, r3, #1
 8014814:	6022      	str	r2, [r4, #0]
 8014816:	701e      	strb	r6, [r3, #0]
 8014818:	6962      	ldr	r2, [r4, #20]
 801481a:	1c43      	adds	r3, r0, #1
 801481c:	429a      	cmp	r2, r3
 801481e:	d004      	beq.n	801482a <__swbuf_r+0x6e>
 8014820:	89a3      	ldrh	r3, [r4, #12]
 8014822:	07db      	lsls	r3, r3, #31
 8014824:	d5e1      	bpl.n	80147ea <__swbuf_r+0x2e>
 8014826:	2e0a      	cmp	r6, #10
 8014828:	d1df      	bne.n	80147ea <__swbuf_r+0x2e>
 801482a:	4621      	mov	r1, r4
 801482c:	4628      	mov	r0, r5
 801482e:	f7ff fdd3 	bl	80143d8 <_fflush_r>
 8014832:	2800      	cmp	r0, #0
 8014834:	d0d9      	beq.n	80147ea <__swbuf_r+0x2e>
 8014836:	e7d6      	b.n	80147e6 <__swbuf_r+0x2a>

08014838 <__swsetup_r>:
 8014838:	b538      	push	{r3, r4, r5, lr}
 801483a:	4b29      	ldr	r3, [pc, #164]	@ (80148e0 <__swsetup_r+0xa8>)
 801483c:	4605      	mov	r5, r0
 801483e:	6818      	ldr	r0, [r3, #0]
 8014840:	460c      	mov	r4, r1
 8014842:	b118      	cbz	r0, 801484c <__swsetup_r+0x14>
 8014844:	6a03      	ldr	r3, [r0, #32]
 8014846:	b90b      	cbnz	r3, 801484c <__swsetup_r+0x14>
 8014848:	f7fe f9e6 	bl	8012c18 <__sinit>
 801484c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014850:	0719      	lsls	r1, r3, #28
 8014852:	d422      	bmi.n	801489a <__swsetup_r+0x62>
 8014854:	06da      	lsls	r2, r3, #27
 8014856:	d407      	bmi.n	8014868 <__swsetup_r+0x30>
 8014858:	2209      	movs	r2, #9
 801485a:	602a      	str	r2, [r5, #0]
 801485c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014860:	81a3      	strh	r3, [r4, #12]
 8014862:	f04f 30ff 	mov.w	r0, #4294967295
 8014866:	e033      	b.n	80148d0 <__swsetup_r+0x98>
 8014868:	0758      	lsls	r0, r3, #29
 801486a:	d512      	bpl.n	8014892 <__swsetup_r+0x5a>
 801486c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801486e:	b141      	cbz	r1, 8014882 <__swsetup_r+0x4a>
 8014870:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014874:	4299      	cmp	r1, r3
 8014876:	d002      	beq.n	801487e <__swsetup_r+0x46>
 8014878:	4628      	mov	r0, r5
 801487a:	f7ff f8a7 	bl	80139cc <_free_r>
 801487e:	2300      	movs	r3, #0
 8014880:	6363      	str	r3, [r4, #52]	@ 0x34
 8014882:	89a3      	ldrh	r3, [r4, #12]
 8014884:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014888:	81a3      	strh	r3, [r4, #12]
 801488a:	2300      	movs	r3, #0
 801488c:	6063      	str	r3, [r4, #4]
 801488e:	6923      	ldr	r3, [r4, #16]
 8014890:	6023      	str	r3, [r4, #0]
 8014892:	89a3      	ldrh	r3, [r4, #12]
 8014894:	f043 0308 	orr.w	r3, r3, #8
 8014898:	81a3      	strh	r3, [r4, #12]
 801489a:	6923      	ldr	r3, [r4, #16]
 801489c:	b94b      	cbnz	r3, 80148b2 <__swsetup_r+0x7a>
 801489e:	89a3      	ldrh	r3, [r4, #12]
 80148a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80148a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80148a8:	d003      	beq.n	80148b2 <__swsetup_r+0x7a>
 80148aa:	4621      	mov	r1, r4
 80148ac:	4628      	mov	r0, r5
 80148ae:	f000 f883 	bl	80149b8 <__smakebuf_r>
 80148b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148b6:	f013 0201 	ands.w	r2, r3, #1
 80148ba:	d00a      	beq.n	80148d2 <__swsetup_r+0x9a>
 80148bc:	2200      	movs	r2, #0
 80148be:	60a2      	str	r2, [r4, #8]
 80148c0:	6962      	ldr	r2, [r4, #20]
 80148c2:	4252      	negs	r2, r2
 80148c4:	61a2      	str	r2, [r4, #24]
 80148c6:	6922      	ldr	r2, [r4, #16]
 80148c8:	b942      	cbnz	r2, 80148dc <__swsetup_r+0xa4>
 80148ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80148ce:	d1c5      	bne.n	801485c <__swsetup_r+0x24>
 80148d0:	bd38      	pop	{r3, r4, r5, pc}
 80148d2:	0799      	lsls	r1, r3, #30
 80148d4:	bf58      	it	pl
 80148d6:	6962      	ldrpl	r2, [r4, #20]
 80148d8:	60a2      	str	r2, [r4, #8]
 80148da:	e7f4      	b.n	80148c6 <__swsetup_r+0x8e>
 80148dc:	2000      	movs	r0, #0
 80148de:	e7f7      	b.n	80148d0 <__swsetup_r+0x98>
 80148e0:	24000138 	.word	0x24000138

080148e4 <_raise_r>:
 80148e4:	291f      	cmp	r1, #31
 80148e6:	b538      	push	{r3, r4, r5, lr}
 80148e8:	4605      	mov	r5, r0
 80148ea:	460c      	mov	r4, r1
 80148ec:	d904      	bls.n	80148f8 <_raise_r+0x14>
 80148ee:	2316      	movs	r3, #22
 80148f0:	6003      	str	r3, [r0, #0]
 80148f2:	f04f 30ff 	mov.w	r0, #4294967295
 80148f6:	bd38      	pop	{r3, r4, r5, pc}
 80148f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80148fa:	b112      	cbz	r2, 8014902 <_raise_r+0x1e>
 80148fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014900:	b94b      	cbnz	r3, 8014916 <_raise_r+0x32>
 8014902:	4628      	mov	r0, r5
 8014904:	f000 f830 	bl	8014968 <_getpid_r>
 8014908:	4622      	mov	r2, r4
 801490a:	4601      	mov	r1, r0
 801490c:	4628      	mov	r0, r5
 801490e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014912:	f000 b817 	b.w	8014944 <_kill_r>
 8014916:	2b01      	cmp	r3, #1
 8014918:	d00a      	beq.n	8014930 <_raise_r+0x4c>
 801491a:	1c59      	adds	r1, r3, #1
 801491c:	d103      	bne.n	8014926 <_raise_r+0x42>
 801491e:	2316      	movs	r3, #22
 8014920:	6003      	str	r3, [r0, #0]
 8014922:	2001      	movs	r0, #1
 8014924:	e7e7      	b.n	80148f6 <_raise_r+0x12>
 8014926:	2100      	movs	r1, #0
 8014928:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801492c:	4620      	mov	r0, r4
 801492e:	4798      	blx	r3
 8014930:	2000      	movs	r0, #0
 8014932:	e7e0      	b.n	80148f6 <_raise_r+0x12>

08014934 <raise>:
 8014934:	4b02      	ldr	r3, [pc, #8]	@ (8014940 <raise+0xc>)
 8014936:	4601      	mov	r1, r0
 8014938:	6818      	ldr	r0, [r3, #0]
 801493a:	f7ff bfd3 	b.w	80148e4 <_raise_r>
 801493e:	bf00      	nop
 8014940:	24000138 	.word	0x24000138

08014944 <_kill_r>:
 8014944:	b538      	push	{r3, r4, r5, lr}
 8014946:	4d07      	ldr	r5, [pc, #28]	@ (8014964 <_kill_r+0x20>)
 8014948:	2300      	movs	r3, #0
 801494a:	4604      	mov	r4, r0
 801494c:	4608      	mov	r0, r1
 801494e:	4611      	mov	r1, r2
 8014950:	602b      	str	r3, [r5, #0]
 8014952:	f7ec ffd9 	bl	8001908 <_kill>
 8014956:	1c43      	adds	r3, r0, #1
 8014958:	d102      	bne.n	8014960 <_kill_r+0x1c>
 801495a:	682b      	ldr	r3, [r5, #0]
 801495c:	b103      	cbz	r3, 8014960 <_kill_r+0x1c>
 801495e:	6023      	str	r3, [r4, #0]
 8014960:	bd38      	pop	{r3, r4, r5, pc}
 8014962:	bf00      	nop
 8014964:	24002768 	.word	0x24002768

08014968 <_getpid_r>:
 8014968:	f7ec bfc6 	b.w	80018f8 <_getpid>

0801496c <__swhatbuf_r>:
 801496c:	b570      	push	{r4, r5, r6, lr}
 801496e:	460c      	mov	r4, r1
 8014970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014974:	2900      	cmp	r1, #0
 8014976:	b096      	sub	sp, #88	@ 0x58
 8014978:	4615      	mov	r5, r2
 801497a:	461e      	mov	r6, r3
 801497c:	da0d      	bge.n	801499a <__swhatbuf_r+0x2e>
 801497e:	89a3      	ldrh	r3, [r4, #12]
 8014980:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014984:	f04f 0100 	mov.w	r1, #0
 8014988:	bf14      	ite	ne
 801498a:	2340      	movne	r3, #64	@ 0x40
 801498c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014990:	2000      	movs	r0, #0
 8014992:	6031      	str	r1, [r6, #0]
 8014994:	602b      	str	r3, [r5, #0]
 8014996:	b016      	add	sp, #88	@ 0x58
 8014998:	bd70      	pop	{r4, r5, r6, pc}
 801499a:	466a      	mov	r2, sp
 801499c:	f000 f848 	bl	8014a30 <_fstat_r>
 80149a0:	2800      	cmp	r0, #0
 80149a2:	dbec      	blt.n	801497e <__swhatbuf_r+0x12>
 80149a4:	9901      	ldr	r1, [sp, #4]
 80149a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80149aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80149ae:	4259      	negs	r1, r3
 80149b0:	4159      	adcs	r1, r3
 80149b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80149b6:	e7eb      	b.n	8014990 <__swhatbuf_r+0x24>

080149b8 <__smakebuf_r>:
 80149b8:	898b      	ldrh	r3, [r1, #12]
 80149ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80149bc:	079d      	lsls	r5, r3, #30
 80149be:	4606      	mov	r6, r0
 80149c0:	460c      	mov	r4, r1
 80149c2:	d507      	bpl.n	80149d4 <__smakebuf_r+0x1c>
 80149c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80149c8:	6023      	str	r3, [r4, #0]
 80149ca:	6123      	str	r3, [r4, #16]
 80149cc:	2301      	movs	r3, #1
 80149ce:	6163      	str	r3, [r4, #20]
 80149d0:	b003      	add	sp, #12
 80149d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80149d4:	ab01      	add	r3, sp, #4
 80149d6:	466a      	mov	r2, sp
 80149d8:	f7ff ffc8 	bl	801496c <__swhatbuf_r>
 80149dc:	9f00      	ldr	r7, [sp, #0]
 80149de:	4605      	mov	r5, r0
 80149e0:	4639      	mov	r1, r7
 80149e2:	4630      	mov	r0, r6
 80149e4:	f7ff f866 	bl	8013ab4 <_malloc_r>
 80149e8:	b948      	cbnz	r0, 80149fe <__smakebuf_r+0x46>
 80149ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80149ee:	059a      	lsls	r2, r3, #22
 80149f0:	d4ee      	bmi.n	80149d0 <__smakebuf_r+0x18>
 80149f2:	f023 0303 	bic.w	r3, r3, #3
 80149f6:	f043 0302 	orr.w	r3, r3, #2
 80149fa:	81a3      	strh	r3, [r4, #12]
 80149fc:	e7e2      	b.n	80149c4 <__smakebuf_r+0xc>
 80149fe:	89a3      	ldrh	r3, [r4, #12]
 8014a00:	6020      	str	r0, [r4, #0]
 8014a02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014a06:	81a3      	strh	r3, [r4, #12]
 8014a08:	9b01      	ldr	r3, [sp, #4]
 8014a0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014a0e:	b15b      	cbz	r3, 8014a28 <__smakebuf_r+0x70>
 8014a10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014a14:	4630      	mov	r0, r6
 8014a16:	f000 f81d 	bl	8014a54 <_isatty_r>
 8014a1a:	b128      	cbz	r0, 8014a28 <__smakebuf_r+0x70>
 8014a1c:	89a3      	ldrh	r3, [r4, #12]
 8014a1e:	f023 0303 	bic.w	r3, r3, #3
 8014a22:	f043 0301 	orr.w	r3, r3, #1
 8014a26:	81a3      	strh	r3, [r4, #12]
 8014a28:	89a3      	ldrh	r3, [r4, #12]
 8014a2a:	431d      	orrs	r5, r3
 8014a2c:	81a5      	strh	r5, [r4, #12]
 8014a2e:	e7cf      	b.n	80149d0 <__smakebuf_r+0x18>

08014a30 <_fstat_r>:
 8014a30:	b538      	push	{r3, r4, r5, lr}
 8014a32:	4d07      	ldr	r5, [pc, #28]	@ (8014a50 <_fstat_r+0x20>)
 8014a34:	2300      	movs	r3, #0
 8014a36:	4604      	mov	r4, r0
 8014a38:	4608      	mov	r0, r1
 8014a3a:	4611      	mov	r1, r2
 8014a3c:	602b      	str	r3, [r5, #0]
 8014a3e:	f7ec ffc3 	bl	80019c8 <_fstat>
 8014a42:	1c43      	adds	r3, r0, #1
 8014a44:	d102      	bne.n	8014a4c <_fstat_r+0x1c>
 8014a46:	682b      	ldr	r3, [r5, #0]
 8014a48:	b103      	cbz	r3, 8014a4c <_fstat_r+0x1c>
 8014a4a:	6023      	str	r3, [r4, #0]
 8014a4c:	bd38      	pop	{r3, r4, r5, pc}
 8014a4e:	bf00      	nop
 8014a50:	24002768 	.word	0x24002768

08014a54 <_isatty_r>:
 8014a54:	b538      	push	{r3, r4, r5, lr}
 8014a56:	4d06      	ldr	r5, [pc, #24]	@ (8014a70 <_isatty_r+0x1c>)
 8014a58:	2300      	movs	r3, #0
 8014a5a:	4604      	mov	r4, r0
 8014a5c:	4608      	mov	r0, r1
 8014a5e:	602b      	str	r3, [r5, #0]
 8014a60:	f7ec ffc2 	bl	80019e8 <_isatty>
 8014a64:	1c43      	adds	r3, r0, #1
 8014a66:	d102      	bne.n	8014a6e <_isatty_r+0x1a>
 8014a68:	682b      	ldr	r3, [r5, #0]
 8014a6a:	b103      	cbz	r3, 8014a6e <_isatty_r+0x1a>
 8014a6c:	6023      	str	r3, [r4, #0]
 8014a6e:	bd38      	pop	{r3, r4, r5, pc}
 8014a70:	24002768 	.word	0x24002768

08014a74 <lrintf>:
 8014a74:	ee10 3a10 	vmov	r3, s0
 8014a78:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014a7c:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 8014a80:	281e      	cmp	r0, #30
 8014a82:	b082      	sub	sp, #8
 8014a84:	dc2f      	bgt.n	8014ae6 <lrintf+0x72>
 8014a86:	1c41      	adds	r1, r0, #1
 8014a88:	da02      	bge.n	8014a90 <lrintf+0x1c>
 8014a8a:	2000      	movs	r0, #0
 8014a8c:	b002      	add	sp, #8
 8014a8e:	4770      	bx	lr
 8014a90:	2816      	cmp	r0, #22
 8014a92:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8014a96:	dd0a      	ble.n	8014aae <lrintf+0x3a>
 8014a98:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8014a9c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8014aa0:	3a96      	subs	r2, #150	@ 0x96
 8014aa2:	fa03 f002 	lsl.w	r0, r3, r2
 8014aa6:	2900      	cmp	r1, #0
 8014aa8:	d0f0      	beq.n	8014a8c <lrintf+0x18>
 8014aaa:	4240      	negs	r0, r0
 8014aac:	e7ee      	b.n	8014a8c <lrintf+0x18>
 8014aae:	4b10      	ldr	r3, [pc, #64]	@ (8014af0 <lrintf+0x7c>)
 8014ab0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8014ab4:	ed93 7a00 	vldr	s14, [r3]
 8014ab8:	ee37 0a00 	vadd.f32	s0, s14, s0
 8014abc:	ed8d 0a01 	vstr	s0, [sp, #4]
 8014ac0:	eddd 7a01 	vldr	s15, [sp, #4]
 8014ac4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014ac8:	ee17 3a90 	vmov	r3, s15
 8014acc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8014ad0:	d0db      	beq.n	8014a8a <lrintf+0x16>
 8014ad2:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8014ad6:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 8014ada:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8014ade:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8014ae2:	40d8      	lsrs	r0, r3
 8014ae4:	e7df      	b.n	8014aa6 <lrintf+0x32>
 8014ae6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014aea:	ee17 0a90 	vmov	r0, s15
 8014aee:	e7cd      	b.n	8014a8c <lrintf+0x18>
 8014af0:	08014f08 	.word	0x08014f08

08014af4 <_init>:
 8014af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014af6:	bf00      	nop
 8014af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014afa:	bc08      	pop	{r3}
 8014afc:	469e      	mov	lr, r3
 8014afe:	4770      	bx	lr

08014b00 <_fini>:
 8014b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b02:	bf00      	nop
 8014b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014b06:	bc08      	pop	{r3}
 8014b08:	469e      	mov	lr, r3
 8014b0a:	4770      	bx	lr
