// Seed: 3410161418
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2
);
  type_9(
      1, id_2, 1
  );
  logic id_3 = 1;
  type_11(
      1, 1'd0, 1
  );
  tri1 id_4;
  defparam id_5.id_6 = id_4[1];
endmodule
