--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.231 ns
From           : KEY[0]
To             : ptr_out[3]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.493 ns
From           : I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]
To             : I2C_SCLK
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.644 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'VGA_Audio_PLL:p1|altpll:altpll_component|_clk1'
Slack          : 53.009 ns
Required Time  : 18.00 MHz ( period = 55.555 ns )
Actual Time    : 392.77 MHz ( period = 2.546 ns )
From           : AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]
To             : AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]
From Clock     : VGA_Audio_PLL:p1|altpll:altpll_component|_clk1
To Clock       : VGA_Audio_PLL:p1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'CLOCK_50'
Slack          : N/A
Required Time  : None
Actual Time    : 117.83 MHz ( period = 8.487 ns )
From           : out_data[0]
To             : write_data[6]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 119.16 MHz ( period = 8.392 ns )
From           : sld_signaltap:auto_signaltap_0|bypass_reg_out
To             : sld_hub:sld_hub_inst|hub_tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'VGA_Audio_PLL:p1|altpll:altpll_component|_clk1'
Slack          : 0.391 ns
Required Time  : 18.00 MHz ( period = 55.555 ns )
Actual Time    : N/A
From           : AUDIO_DAC_ADC:u4|SEL_Cont[3]
To             : AUDIO_DAC_ADC:u4|SEL_Cont[3]
From Clock     : VGA_Audio_PLL:p1|altpll:altpll_component|_clk1
To Clock       : VGA_Audio_PLL:p1|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

