// Seed: 1239132648
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input supply1 id_3
);
  assign id_1 = id_2;
  reg id_5 = 1;
  always id_5 <= 1'h0;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    input tri id_6
    , id_18,
    output wand id_7,
    input tri1 id_8,
    output tri id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri1 id_16
);
  int id_19;
  module_0(
      id_4, id_2, id_6, id_4
  );
endmodule
