#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/interrupt.h>
#include <linux/semaphore.h>
#include <linux/device.h>
#include <linux/platform_device.h>
#include <linux/xlog.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_irq.h>

#define MET_USER_EVENT_SUPPORT
//#include <linux/met_drv.h>

#include "mach/mt_reg_base.h"
#include "mach/emi_bwl.h"
#include "mach/sync_write.h"

void __iomem *DRAMC_BASE_ADDR = NULL;
extern void __iomem *EMI_BASE_ADDR;
DEFINE_SEMAPHORE(emi_bwl_sem);

static struct platform_driver mem_bw_ctrl = {
    .driver     = {
        .name = "mem_bw_ctrl",
        .owner = THIS_MODULE,
    },
};

static struct platform_driver ddr_type = {
    .driver     = {
        .name = "ddr_type",
        .owner = THIS_MODULE,
    },
};

/* define EMI bandwiwth limiter control table */
static struct emi_bwl_ctrl ctrl_tbl[NR_CON_SCE];

/* current concurrency scenario */
static int cur_con_sce = 0x0FFFFFFF;

/* define concurrency scenario strings */
static const char *con_sce_str[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) #con_sce,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};

/****************** For LPDDR2-1066******************/

static const unsigned int emi_arba_lpddr2_1066_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arba,
#include "mach/con_sce_lpddr2_1066.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbb_lpddr2_1066_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbb,
#include "mach/con_sce_lpddr2_1066.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbc_lpddr2_1066_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbc,
#include "mach/con_sce_lpddr2_1066.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbd_lpddr2_1066_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbd,
#include "mach/con_sce_lpddr2_1066.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbe_lpddr2_1066_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbe,
#include "mach/con_sce_lpddr2_1066.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbf_lpddr2_1066_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbf,
#include "mach/con_sce_lpddr2_1066.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbg2_lpddr2_1066_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbg2,
#include "mach/con_sce_lpddr2_1066.h"
#undef X_CON_SCE
};


/****************** For LPDDR3-1600******************/

static const unsigned int emi_arba_lpddr3_1600_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arba,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbb_lpddr3_1600_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbb,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbc_lpddr3_1600_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbc,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbd_lpddr3_1600_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbd,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbe_lpddr3_1600_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbe,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbf_lpddr3_1600_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbf,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};
static const unsigned int emi_arbg2_lpddr3_1600_val[] =
{
#define X_CON_SCE(con_sce, arba, arbb, arbc, arbd, arbe, arbf, arbg2) arbg2,
#include "mach/con_sce_lpddr3_1600.h"
#undef X_CON_SCE
};


int get_dram_type(void)
{
    unsigned int value = readl(IOMEM(DRAMC_BASE_ADDR + DRAMC_ACTIM1));

    if((value >> 28) & 0x1)
        return LPDDR3_1600;
    else 
        return LPDDR2_1066; 
}


/*
 * mtk_mem_bw_ctrl: set EMI bandwidth limiter for memory bandwidth control
 * @sce: concurrency scenario ID
 * @op: either ENABLE_CON_SCE or DISABLE_CON_SCE
 * Return 0 for success; return negative values for failure.
 */
int mtk_mem_bw_ctrl(int sce, int op)
{
    int i, highest;

    if (sce >= NR_CON_SCE) {
        return -1;
    }

    if (op != ENABLE_CON_SCE && op != DISABLE_CON_SCE) {
        return -1;
    }
    if (in_interrupt()) {
     return -1;
    }

    down(&emi_bwl_sem);

    if (op == ENABLE_CON_SCE) {
        ctrl_tbl[sce].ref_cnt++;
    }
    else if (op == DISABLE_CON_SCE) {
        if (ctrl_tbl[sce].ref_cnt != 0) {
            ctrl_tbl[sce].ref_cnt--;
        }
    }

    /* find the scenario with the highest priority */
    highest = -1;
    for (i = 0; i < NR_CON_SCE; i++) {
            if (ctrl_tbl[i].ref_cnt != 0) {
                    highest = i;
                    break;
            }
    }
    if (highest == -1) {
            highest = CON_SCE_NORMAL;
    }

    /* set new EMI bandwidth limiter value */
    if (highest != cur_con_sce) {

        if(get_dram_type() == LPDDR3_1600) {
            writel(emi_arba_lpddr3_1600_val[highest], EMI_ARBA);
            writel(emi_arbb_lpddr3_1600_val[highest], EMI_ARBB);
            writel(emi_arbc_lpddr3_1600_val[highest], EMI_ARBC);
            writel(emi_arbd_lpddr3_1600_val[highest], EMI_ARBD);
            writel(emi_arbe_lpddr3_1600_val[highest], EMI_ARBE);
            writel(emi_arbf_lpddr3_1600_val[highest], EMI_ARBF);
		mt_reg_sync_writel(emi_arbg2_lpddr3_1600_val[highest], EMI_ARBG_2ND);

        } else if(get_dram_type() == LPDDR2_1066) {
            writel(emi_arba_lpddr2_1066_val[highest], EMI_ARBA);
            writel(emi_arbb_lpddr2_1066_val[highest], EMI_ARBB);
            writel(emi_arbc_lpddr2_1066_val[highest], EMI_ARBC);
            writel(emi_arbd_lpddr2_1066_val[highest], EMI_ARBD);
            writel(emi_arbe_lpddr2_1066_val[highest], EMI_ARBE);
            writel(emi_arbf_lpddr2_1066_val[highest], EMI_ARBF);
		mt_reg_sync_writel(emi_arbg2_lpddr2_1066_val[highest], EMI_ARBG_2ND);
        
        }

        cur_con_sce = highest;
    }

    up(&emi_bwl_sem);

    //met_show_bw_limiter();

    return 0;
}

/*
 * ddr_type_show: sysfs ddr_type file show function.
 * @driver:
 * @buf: the string of ddr type
 * Return the number of read bytes.
 */
static ssize_t ddr_type_show(struct device_driver *driver, char *buf)
{
    if(get_dram_type() == LPDDR3_1600) {
        sprintf(buf, "LPDDR3_1600\n");
    } else if(get_dram_type() == LPDDR2_1066) {
        sprintf(buf, "LPDDR2_1066\n");
    }
    return strlen(buf);
}

/*
 * ddr_type_store: sysfs ddr_type file store function.
 * @driver:
 * @buf:
 * @count:
 * Return the number of write bytes.
 */
static ssize_t ddr_type_store(struct device_driver *driver, const char *buf, size_t count)
{
    /*do nothing*/
    return count;
}

DRIVER_ATTR(ddr_type, 0644, ddr_type_show, ddr_type_store);

/*
 * con_sce_show: sysfs con_sce file show function.
 * @driver:
 * @buf:
 * Return the number of read bytes.
 */
static ssize_t con_sce_show(struct device_driver *driver, char *buf)
{
	char *ptr = buf;
	int i = 0;
	if (cur_con_sce >= NR_CON_SCE) {
		ptr += sprintf(ptr, "none\n");
	} else {
		ptr += sprintf(ptr, "current scenario: %s\n", con_sce_str[cur_con_sce]);
	}
#if 1
		ptr += sprintf(ptr, "%s\n", con_sce_str[cur_con_sce]);
		ptr += sprintf(ptr, "EMI_ARBA = 0x%x \n",  readl(IOMEM(EMI_ARBA)));
		ptr += sprintf(ptr, "EMI_ARBC = 0x%x \n",  readl(IOMEM(EMI_ARBB)));
		ptr += sprintf(ptr, "EMI_ARBC = 0x%x \n",  readl(IOMEM(EMI_ARBC)));
		ptr += sprintf(ptr, "EMI_ARBD = 0x%x \n",  readl(IOMEM(EMI_ARBD)));
		ptr += sprintf(ptr, "EMI_ARBE = 0x%x \n",  readl(IOMEM(EMI_ARBE)));
		ptr += sprintf(ptr, "EMI_ARBF = 0x%x \n",  readl(IOMEM(EMI_ARBF)));
		ptr += sprintf(ptr, "EMI_ARBG = 0x%x \n",  readl(IOMEM(EMI_ARBG_2ND)));
		for (i = 0; i < NR_CON_SCE; i++){
			ptr += sprintf(ptr, "%s = 0x%x \n", con_sce_str[i], ctrl_tbl[i].ref_cnt);
		}
		pr_notice("[EMI BWL] EMI_ARBA = 0x%x \n", readl(IOMEM(EMI_ARBA)));
		pr_notice("[EMI BWL] EMI_ARBB = 0x%x \n", readl(IOMEM(EMI_ARBB)));
		pr_notice("[EMI BWL] EMI_ARBC = 0x%x \n", readl(IOMEM(EMI_ARBC)));
		pr_notice("[EMI BWL] EMI_ARBD = 0x%x \n", readl(IOMEM(EMI_ARBD)));
		pr_notice("[EMI BWL] EMI_ARBE = 0x%x \n", readl(IOMEM(EMI_ARBE)));
		pr_notice("[EMI BWL] EMI_ARBF = 0x%x \n", readl(IOMEM(EMI_ARBF)));
		pr_notice("[EMI BWL] EMI_ARBG = 0x%x \n", readl(IOMEM(EMI_ARBG_2ND)));
#endif

    return strlen(buf);
}

/*
 * con_sce_store: sysfs con_sce file store function.
 * @driver:
 * @buf:
 * @count:
 * Return the number of write bytes.
 */
static ssize_t con_sce_store(struct device_driver *driver, const char *buf, size_t count)
{
  int i;

    for (i = 0; i < NR_CON_SCE; i++) {
        if (!strncmp(buf, con_sce_str[i], strlen(con_sce_str[i]))) {
            if (!strncmp(buf + strlen(con_sce_str[i]) + 1, EN_CON_SCE_STR, strlen(EN_CON_SCE_STR))) {
                mtk_mem_bw_ctrl(i, ENABLE_CON_SCE);
                printk("concurrency scenario %s ON\n", con_sce_str[i]);
                break;
            }
            else if (!strncmp(buf + strlen(con_sce_str[i]) + 1, DIS_CON_SCE_STR, strlen(DIS_CON_SCE_STR))) {
                mtk_mem_bw_ctrl(i, DISABLE_CON_SCE);
                printk("concurrency scenario %s OFF\n", con_sce_str[i]);
                break;
            }
        }
    }

    return count;
}

DRIVER_ATTR(concurrency_scenario, 0644, con_sce_show, con_sce_store);

/*
 * emi_bwl_mod_init: module init function.
 */
static int __init emi_bwl_mod_init(void)
{
    int ret;
    struct device_node *node;

    node = of_find_compatible_node(NULL, NULL, "mediatek,DRAMC0");
    if(node) {
        DRAMC_BASE_ADDR = of_iomap(node, 0);
        printk("get DRAMC_BASE_ADDR @ %p\n", DRAMC_BASE_ADDR);
    } else {
        printk("can't find compatible node\n");
        return -1;
    }

    ret = mtk_mem_bw_ctrl(CON_SCE_NORMAL, ENABLE_CON_SCE);
    if (ret) {
        xlog_printk(ANDROID_LOG_ERROR, "EMI/BWL", "fail to set EMI bandwidth limiter\n");
    }

    /* Register BW ctrl interface */
    ret = platform_driver_register(&mem_bw_ctrl);
    if (ret) {
        xlog_printk(ANDROID_LOG_ERROR, "EMI/BWL", "fail to register EMI_BW_LIMITER driver\n");
    }

    ret = driver_create_file(&mem_bw_ctrl.driver, &driver_attr_concurrency_scenario);
    if (ret) {
        xlog_printk(ANDROID_LOG_ERROR, "EMI/BWL", "fail to create EMI_BW_LIMITER sysfs file\n");
    }

    /* Register DRAM type information interface */
    ret = platform_driver_register(&ddr_type);
    if (ret) {
        xlog_printk(ANDROID_LOG_ERROR, "EMI/BWL", "fail to register DRAM_TYPE driver\n");
    }

    ret = driver_create_file(&ddr_type.driver, &driver_attr_ddr_type);
    if (ret) {
        xlog_printk(ANDROID_LOG_ERROR, "EMI/BWL", "fail to create DRAM_TYPE sysfs file\n");
    }

    return 0;
}

/*
 * emi_bwl_mod_exit: module exit function.
 */
static void __exit emi_bwl_mod_exit(void)
{
}

//EXPORT_SYMBOL(get_dram_type);

late_initcall(emi_bwl_mod_init);
module_exit(emi_bwl_mod_exit);

