

================================================================
== Vitis HLS Report for 'systolic_array_k_64_Loop_data_drain_C_proc'
================================================================
* Date:           Tue Sep  5 11:40:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.461 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain_C  |        4|        4|         2|          1|          1|     4|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     80|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     102|    180|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_43_24_1_1_U2451  |mux_43_24_1_1  |        0|   0|  0|  20|    0|
    |mux_43_24_1_1_U2452  |mux_43_24_1_1  |        0|   0|  0|  20|    0|
    |mux_43_24_1_1_U2453  |mux_43_24_1_1  |        0|   0|  0|  20|    0|
    |mux_43_24_1_1_U2454  |mux_43_24_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  80|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln161_fu_216_p2               |         +|   0|  0|  11|           3|           1|
    |ap_condition_133                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln161_fu_210_p2              |      icmp|   0|  0|   9|           3|           4|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  28|          10|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_4     |   9|          2|    3|          6|
    |block_C_drainer_0_blk_n  |   9|          2|    1|          2|
    |block_C_drainer_1_blk_n  |   9|          2|    1|          2|
    |block_C_drainer_2_blk_n  |   9|          2|    1|          2|
    |block_C_drainer_3_blk_n  |   9|          2|    1|          2|
    |n_fu_74                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |n_fu_74                  |   3|   0|    3|          0|
    |tmp_31_i_reg_303         |  24|   0|   24|          0|
    |tmp_32_i_reg_308         |  24|   0|   24|          0|
    |tmp_i_1055_reg_298       |  24|   0|   24|          0|
    |tmp_i_reg_293            |  24|   0|   24|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  systolic_array_k_64_Loop_data_drain_C_proc|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  systolic_array_k_64_Loop_data_drain_C_proc|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  systolic_array_k_64_Loop_data_drain_C_proc|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  systolic_array_k_64_Loop_data_drain_C_proc|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  systolic_array_k_64_Loop_data_drain_C_proc|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  systolic_array_k_64_Loop_data_drain_C_proc|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  systolic_array_k_64_Loop_data_drain_C_proc|  return value|
|block_C_drainer_0_din             |  out|   24|     ap_fifo|                           block_C_drainer_0|       pointer|
|block_C_drainer_0_num_data_valid  |   in|    2|     ap_fifo|                           block_C_drainer_0|       pointer|
|block_C_drainer_0_fifo_cap        |   in|    2|     ap_fifo|                           block_C_drainer_0|       pointer|
|block_C_drainer_0_full_n          |   in|    1|     ap_fifo|                           block_C_drainer_0|       pointer|
|block_C_drainer_0_write           |  out|    1|     ap_fifo|                           block_C_drainer_0|       pointer|
|block_C_drainer_1_din             |  out|   24|     ap_fifo|                           block_C_drainer_1|       pointer|
|block_C_drainer_1_num_data_valid  |   in|    2|     ap_fifo|                           block_C_drainer_1|       pointer|
|block_C_drainer_1_fifo_cap        |   in|    2|     ap_fifo|                           block_C_drainer_1|       pointer|
|block_C_drainer_1_full_n          |   in|    1|     ap_fifo|                           block_C_drainer_1|       pointer|
|block_C_drainer_1_write           |  out|    1|     ap_fifo|                           block_C_drainer_1|       pointer|
|block_C_drainer_2_din             |  out|   24|     ap_fifo|                           block_C_drainer_2|       pointer|
|block_C_drainer_2_num_data_valid  |   in|    2|     ap_fifo|                           block_C_drainer_2|       pointer|
|block_C_drainer_2_fifo_cap        |   in|    2|     ap_fifo|                           block_C_drainer_2|       pointer|
|block_C_drainer_2_full_n          |   in|    1|     ap_fifo|                           block_C_drainer_2|       pointer|
|block_C_drainer_2_write           |  out|    1|     ap_fifo|                           block_C_drainer_2|       pointer|
|block_C_drainer_3_din             |  out|   24|     ap_fifo|                           block_C_drainer_3|       pointer|
|block_C_drainer_3_num_data_valid  |   in|    2|     ap_fifo|                           block_C_drainer_3|       pointer|
|block_C_drainer_3_fifo_cap        |   in|    2|     ap_fifo|                           block_C_drainer_3|       pointer|
|block_C_drainer_3_full_n          |   in|    1|     ap_fifo|                           block_C_drainer_3|       pointer|
|block_C_drainer_3_write           |  out|    1|     ap_fifo|                           block_C_drainer_3|       pointer|
|p_read                            |   in|   24|     ap_none|                                      p_read|        scalar|
|p_read1                           |   in|   24|     ap_none|                                     p_read1|        scalar|
|p_read2                           |   in|   24|     ap_none|                                     p_read2|        scalar|
|p_read3                           |   in|   24|     ap_none|                                     p_read3|        scalar|
|p_read4                           |   in|   24|     ap_none|                                     p_read4|        scalar|
|p_read5                           |   in|   24|     ap_none|                                     p_read5|        scalar|
|p_read6                           |   in|   24|     ap_none|                                     p_read6|        scalar|
|p_read7                           |   in|   24|     ap_none|                                     p_read7|        scalar|
|p_read8                           |   in|   24|     ap_none|                                     p_read8|        scalar|
|p_read9                           |   in|   24|     ap_none|                                     p_read9|        scalar|
|p_read10                          |   in|   24|     ap_none|                                    p_read10|        scalar|
|p_read11                          |   in|   24|     ap_none|                                    p_read11|        scalar|
|p_read12                          |   in|   24|     ap_none|                                    p_read12|        scalar|
|p_read13                          |   in|   24|     ap_none|                                    p_read13|        scalar|
|p_read14                          |   in|   24|     ap_none|                                    p_read14|        scalar|
|p_read15                          |   in|   24|     ap_none|                                    p_read15|        scalar|
+----------------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3, void @empty_40, i32 0, i32 0, void @empty_39, i32 0, i32 0, void @empty_39, void @empty_39, void @empty_39, i32 0, i32 0, i32 0, i32 0, void @empty_39, void @empty_39, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%p_read1531 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read15"   --->   Operation 10 'read' 'p_read1531' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read1430 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read14"   --->   Operation 11 'read' 'p_read1430' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read1329 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read13"   --->   Operation 12 'read' 'p_read1329' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read1228 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read12"   --->   Operation 13 'read' 'p_read1228' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read1127 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read11"   --->   Operation 14 'read' 'p_read1127' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read1026 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read10"   --->   Operation 15 'read' 'p_read1026' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_read925 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read9"   --->   Operation 16 'read' 'p_read925' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_read824 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read8"   --->   Operation 17 'read' 'p_read824' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read723 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read7"   --->   Operation 18 'read' 'p_read723' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read622 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read6"   --->   Operation 19 'read' 'p_read622' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read521 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read5"   --->   Operation 20 'read' 'p_read521' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read420 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read4"   --->   Operation 21 'read' 'p_read420' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read319 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read3"   --->   Operation 22 'read' 'p_read319' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read218 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read2"   --->   Operation 23 'read' 'p_read218' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read117 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read1"   --->   Operation 24 'read' 'p_read117' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read16 = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %p_read"   --->   Operation 25 'read' 'p_read16' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %n"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond127.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%n_4 = load i3 %n" [systolic_array.cpp:161]   --->   Operation 28 'load' 'n_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln161 = icmp_eq  i3 %n_4, i3 4" [systolic_array.cpp:161]   --->   Operation 29 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln161 = add i3 %n_4, i3 1" [systolic_array.cpp:161]   --->   Operation 31 'add' 'add_ln161' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc142.i, void %systolic_array_k_64_Loop_data_drain_C_proc.exit" [systolic_array.cpp:161]   --->   Operation 32 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%tmp_i = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i3, i24 %p_read16, i24 %p_read117, i24 %p_read218, i24 %p_read319, i3 %n_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'mux' 'tmp_i' <Predicate = (!icmp_ln161)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%tmp_i_1055 = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i3, i24 %p_read420, i24 %p_read521, i24 %p_read622, i24 %p_read723, i3 %n_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'mux' 'tmp_i_1055' <Predicate = (!icmp_ln161)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.82ns)   --->   "%tmp_31_i = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i3, i24 %p_read824, i24 %p_read925, i24 %p_read1026, i24 %p_read1127, i3 %n_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'mux' 'tmp_31_i' <Predicate = (!icmp_ln161)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%tmp_32_i = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i3, i24 %p_read1228, i24 %p_read1329, i24 %p_read1430, i24 %p_read1531, i3 %n_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'mux' 'tmp_32_i' <Predicate = (!icmp_ln161)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln161 = store i3 %add_ln161, i3 %n" [systolic_array.cpp:161]   --->   Operation 37 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [systolic_array.cpp:162]   --->   Operation 38 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [systolic_array.cpp:163]   --->   Operation 39 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_0, i24 %tmp_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 41 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_1, i24 %tmp_i_1055" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 41 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_2, i24 %tmp_31_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %block_C_drainer_3, i24 %tmp_32_i" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.cond127.i" [systolic_array.cpp:161]   --->   Operation 44 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_C_drainer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_C_drainer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_C_drainer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ block_C_drainer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
p_read1531         (read             ) [ 000]
p_read1430         (read             ) [ 000]
p_read1329         (read             ) [ 000]
p_read1228         (read             ) [ 000]
p_read1127         (read             ) [ 000]
p_read1026         (read             ) [ 000]
p_read925          (read             ) [ 000]
p_read824          (read             ) [ 000]
p_read723          (read             ) [ 000]
p_read622          (read             ) [ 000]
p_read521          (read             ) [ 000]
p_read420          (read             ) [ 000]
p_read319          (read             ) [ 000]
p_read218          (read             ) [ 000]
p_read117          (read             ) [ 000]
p_read16           (read             ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
n_4                (load             ) [ 000]
icmp_ln161         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln161          (add              ) [ 000]
br_ln161           (br               ) [ 000]
tmp_i              (mux              ) [ 011]
tmp_i_1055         (mux              ) [ 011]
tmp_31_i           (mux              ) [ 011]
tmp_32_i           (mux              ) [ 011]
store_ln161        (store            ) [ 000]
specpipeline_ln162 (specpipeline     ) [ 000]
specloopname_ln163 (specloopname     ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
write_ln174        (write            ) [ 000]
br_ln161           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_C_drainer_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="block_C_drainer_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="block_C_drainer_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="block_C_drainer_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i24.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="n_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read1531_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="24" slack="0"/>
<pin id="80" dir="0" index="1" bw="24" slack="0"/>
<pin id="81" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1531/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read1430_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="0"/>
<pin id="87" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1430/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read1329_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="0"/>
<pin id="93" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1329/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read1228_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="0"/>
<pin id="99" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1228/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read1127_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1127/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read1026_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="24" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1026/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read925_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read925/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read824_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read824/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read723_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read723/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read622_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read622/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read521_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read521/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read420_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read420/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read319_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read319/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read218_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read218/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read117_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read16_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="0"/>
<pin id="171" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln174_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="0" index="2" bw="24" slack="1"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln174_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="0"/>
<pin id="184" dir="0" index="2" bw="24" slack="1"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln174_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="0" index="2" bw="24" slack="1"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln174_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="0"/>
<pin id="198" dir="0" index="2" bw="24" slack="1"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="n_4_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln161_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln161_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_i_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="24" slack="0"/>
<pin id="226" dir="0" index="3" bw="24" slack="0"/>
<pin id="227" dir="0" index="4" bw="24" slack="0"/>
<pin id="228" dir="0" index="5" bw="3" slack="0"/>
<pin id="229" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_i_1055_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="0"/>
<pin id="239" dir="0" index="2" bw="24" slack="0"/>
<pin id="240" dir="0" index="3" bw="24" slack="0"/>
<pin id="241" dir="0" index="4" bw="24" slack="0"/>
<pin id="242" dir="0" index="5" bw="3" slack="0"/>
<pin id="243" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_i_1055/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_31_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="0" index="2" bw="24" slack="0"/>
<pin id="254" dir="0" index="3" bw="24" slack="0"/>
<pin id="255" dir="0" index="4" bw="24" slack="0"/>
<pin id="256" dir="0" index="5" bw="3" slack="0"/>
<pin id="257" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_31_i/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_32_i_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="24" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="0" index="2" bw="24" slack="0"/>
<pin id="268" dir="0" index="3" bw="24" slack="0"/>
<pin id="269" dir="0" index="4" bw="24" slack="0"/>
<pin id="270" dir="0" index="5" bw="3" slack="0"/>
<pin id="271" dir="1" index="6" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_32_i/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln161_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="n_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="1"/>
<pin id="295" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="298" class="1005" name="tmp_i_1055_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="24" slack="1"/>
<pin id="300" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_1055 "/>
</bind>
</comp>

<comp id="303" class="1005" name="tmp_31_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="1"/>
<pin id="305" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31_i "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_32_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="24" slack="1"/>
<pin id="310" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="52" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="72" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="72" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="168" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="162" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="156" pin="2"/><net_sink comp="222" pin=3"/></net>

<net id="234"><net_src comp="150" pin="2"/><net_sink comp="222" pin=4"/></net>

<net id="235"><net_src comp="207" pin="1"/><net_sink comp="222" pin=5"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="144" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="138" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="132" pin="2"/><net_sink comp="236" pin=3"/></net>

<net id="248"><net_src comp="126" pin="2"/><net_sink comp="236" pin=4"/></net>

<net id="249"><net_src comp="207" pin="1"/><net_sink comp="236" pin=5"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="120" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="114" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="108" pin="2"/><net_sink comp="250" pin=3"/></net>

<net id="262"><net_src comp="102" pin="2"/><net_sink comp="250" pin=4"/></net>

<net id="263"><net_src comp="207" pin="1"/><net_sink comp="250" pin=5"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="96" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="90" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="84" pin="2"/><net_sink comp="264" pin=3"/></net>

<net id="276"><net_src comp="78" pin="2"/><net_sink comp="264" pin=4"/></net>

<net id="277"><net_src comp="207" pin="1"/><net_sink comp="264" pin=5"/></net>

<net id="282"><net_src comp="216" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="74" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="296"><net_src comp="222" pin="6"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="301"><net_src comp="236" pin="6"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="306"><net_src comp="250" pin="6"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="311"><net_src comp="264" pin="6"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: block_C_drainer_0 | {2 }
	Port: block_C_drainer_1 | {2 }
	Port: block_C_drainer_2 | {2 }
	Port: block_C_drainer_3 | {2 }
 - Input state : 
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read1 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read2 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read3 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : block_C_drainer_0 | {}
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read4 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read5 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read6 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read7 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : block_C_drainer_1 | {}
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read8 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read9 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read10 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read11 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : block_C_drainer_2 | {}
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read12 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read13 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read14 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : p_read15 | {1 }
	Port: systolic_array_k_64_Loop_data_drain_C_proc : block_C_drainer_3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		n_4 : 1
		icmp_ln161 : 2
		add_ln161 : 2
		br_ln161 : 3
		tmp_i : 2
		tmp_i_1055 : 2
		tmp_31_i : 2
		tmp_32_i : 2
		store_ln161 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |       tmp_i_fu_222       |    0    |    20   |
|    mux   |     tmp_i_1055_fu_236    |    0    |    20   |
|          |      tmp_31_i_fu_250     |    0    |    20   |
|          |      tmp_32_i_fu_264     |    0    |    20   |
|----------|--------------------------|---------|---------|
|    add   |     add_ln161_fu_216     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln161_fu_210    |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |   p_read1531_read_fu_78  |    0    |    0    |
|          |   p_read1430_read_fu_84  |    0    |    0    |
|          |   p_read1329_read_fu_90  |    0    |    0    |
|          |   p_read1228_read_fu_96  |    0    |    0    |
|          |  p_read1127_read_fu_102  |    0    |    0    |
|          |  p_read1026_read_fu_108  |    0    |    0    |
|          |   p_read925_read_fu_114  |    0    |    0    |
|   read   |   p_read824_read_fu_120  |    0    |    0    |
|          |   p_read723_read_fu_126  |    0    |    0    |
|          |   p_read622_read_fu_132  |    0    |    0    |
|          |   p_read521_read_fu_138  |    0    |    0    |
|          |   p_read420_read_fu_144  |    0    |    0    |
|          |   p_read319_read_fu_150  |    0    |    0    |
|          |   p_read218_read_fu_156  |    0    |    0    |
|          |   p_read117_read_fu_162  |    0    |    0    |
|          |   p_read16_read_fu_168   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln174_write_fu_174 |    0    |    0    |
|   write  | write_ln174_write_fu_181 |    0    |    0    |
|          | write_ln174_write_fu_188 |    0    |    0    |
|          | write_ln174_write_fu_195 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    99   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     n_reg_283    |    3   |
| tmp_31_i_reg_303 |   24   |
| tmp_32_i_reg_308 |   24   |
|tmp_i_1055_reg_298|   24   |
|   tmp_i_reg_293  |   24   |
+------------------+--------+
|       Total      |   99   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   99   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   99   |    -   |
+-----------+--------+--------+
|   Total   |   99   |   99   |
+-----------+--------+--------+
