$date
	Wed Sep 13 03:37:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module wire_tb $end
$var wire 1 ! out $end
$var reg 1 " in $end
$scope module wir $end
$var wire 1 " in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1"
1!
$end
#20
0!
0"
#50
1!
1"
#60
