# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# ** Error: cnl_sc2_generator.sv(100): near "inside": syntax error, unexpected inside
# ** Error: cnl_sc2_generator.sv(100): (vlog-2163) Macro `MAX_PADDING is undefined.
# 
# ** Error: cnl_sc2_generator.sv(101): near "inside": syntax error, unexpected inside
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc2_driver.sv(149): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(150): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(151): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(152): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(153): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(154): near ";": syntax error, unexpected ';'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# ** Error: cnl_sc2_generator.sv(100): near "inside": syntax error, unexpected inside
# ** Error: cnl_sc2_generator.sv(101): near "inside": syntax error, unexpected inside
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc2_driver.sv(149): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(150): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(151): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(152): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(153): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(154): near ";": syntax error, unexpected ';'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc2_driver.sv(149): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(150): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(151): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(152): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(153): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(154): near ";": syntax error, unexpected ';'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc2_driver.sv(150): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(151): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(152): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(153): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(154): near ";": syntax error, unexpected ';'
# ** Error: cnl_sc2_driver.sv(155): near ";": syntax error, unexpected ';'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Fatal: (vsim-8274) cnl_sc2_driver.sv(154): Virtual interface elem. 'cropd_input_col_end_cfg' not found in 'cnn_layer_accel_quad_intf'.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench File: ./cnl_sc2_testbench.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 46
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: ../cnn_layer_accel_quad_intf.sv(148): (vlog-2730) Undefined variable: 'C_CLG2_ROW_BUF_BRAM_DEPTH'.
# 
# ** Error: ../cnn_layer_accel_quad_intf.sv(224): (vlog-2143) Unable to find 'gray_code' in scope cnn_layer_accel_quad_intf.
# 
# ** Error: ../cnn_layer_accel_quad_intf.sv(83): Identifier must be declared with a port mode: pded_num_input_cols_cfg.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: ../cnn_layer_accel_quad_intf.sv(239): (vlog-2143) Unable to find 'gray_code' in scope cnn_layer_accel_quad_intf.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 10
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Fatal: (vsim-8274) cnl_sc2_driver.sv(149): Virtual interface elem. 'upsample_cfg' not found in 'cnn_layer_accel_quad_intf'.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench File: ./cnl_sc2_testbench.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 46
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(493): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Created Random Test ------------------------------------------
# // Test Index:            0
# // Num Input Rows:        490
# // Num Input Cols:        490
# // Input Depth:           8
# // Num Kernels:           43
# // Kernel size:           3
# // Stride                 2
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       244
# // Num Output Cols:       244
# // Num Sim Output Rows:   244
# // Num Sim Output Cols:   245
# // Created Random Test ------------------------------------------
# 
# 
# Break key hit 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::createSolution at cnl_sc2_scoreboard.sv line 196
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(493): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/CE_CYCLE_COUNTER_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_A_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_B_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_CE_CYCLE_CNT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_C_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_INPUT_MUX_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_KERNAL_SIZE_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_MODE_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_NUM_CE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PACKET_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PFB_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DATAOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_PIXEL_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_P_INPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_P_OUTPUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_RELU_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WEIGHTIN_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WEIGHT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WHT_DOUT_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/C_WHT_TBL_ADDR_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_carryout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_carryout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_cascade_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/awe_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_in_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cascade_out_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce0_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_datain
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce1_pixel_dataout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/ce_wht_table_dout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/clk_core
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/clk_if
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_mode
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/config_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/convolution_stride_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_col_end_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_col_start_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_row_end_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/crpd_input_row_start_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/gray_code_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/idx
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_accept_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_in_progress
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_fetch_request
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_parameters
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/job_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_config_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_group_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/kernel_size_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/next_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_cols_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_input_rows_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_kernel_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_output_cols_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/num_output_rows_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_depth
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/output_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/padding_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_cols_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pded_num_input_rows_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pfb_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pipeline_flushed
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pix_seq_data_full_count_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/pixel_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/quad_wht_ctrl_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/relu_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/relu_out
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/result_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/upsample_cfg
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_data
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_data_arr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_ready
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/weight_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_config_wren
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_seq_addr0
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_seq_addr1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/wht_sequence_selector
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/C_NUM_CE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_ACTIVE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_AWE_CE_PRIM_BUFFER
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_IDLE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_SEND_COMPLETE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_JOB_DONE
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ST_WAIT_PFB_LOAD
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_execute_w
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/ce_move_one_row_down_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/convolution_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/cycle_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/gray_code
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/graycode_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/idx
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_accept
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_complete_acked
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_acked
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_complete
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_in_progress
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_fetch_request
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/job_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/kernel_size
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_awe_ce1_cyc_counter
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/last_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/move_one_row_down
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_kernel
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/next_state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/num_output_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/output_stride
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_full_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pfb_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pipeline_flushed
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_dout_valid
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_d1
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/pix_seq_data_full_count
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/return_state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/row_matric_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/rst_addr_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/state_s
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl/wht_sequence_selector
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(493): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_A_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_B_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_PORT_A_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_PORT_B_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wren
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(117): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(493): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(91): (vlog-2730) Undefined variable: 'C_PORT_B_RAM_PERF'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_A_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_B_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_PORT_A_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_PORT_B_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wren
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(91): (vlog-2730) Undefined variable: 'C_PORT_B_RAM_PERF'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
run -all
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (4 or 4) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(116): [PCDPC] - Port size (512 or 512) does not match connection size (16) for port 'dout'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(493): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_PORT_A_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 231
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_PORT_B_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 232
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_A_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_B_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RD_PORT_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wren
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(493): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(410): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Too few port connections. Expected 17, found 16.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(306): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(380): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(493): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12176 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12180 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12184 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12188 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12192 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12196 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12200 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12204 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12208 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12212 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13612 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
run -all
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13712 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13732 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13752 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13772 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13792 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13812 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13832 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13852 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13872 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13892 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13912 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13932 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13952 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13972 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 13992 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15708 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15728 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15748 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15768 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15788 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 15808 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17248 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17268 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17288 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17308 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17328 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17348 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17368 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17388 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17408 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17428 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17448 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17468 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17488 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17508 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17528 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17548 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17568 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17588 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17608 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(98): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 17628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(152): near ")": syntax error, unexpected ')'
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(165): near "end": syntax error, unexpected end
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 23
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(65): (vlog-2730) Undefined variable: 'C_CLG2_RAM_A_DEPTH'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(69): (vlog-2730) Undefined variable: 'C_CLG2_RAM_B_DEPTH'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(107): near "assign": syntax error, unexpected assign, expecting ';' or ','
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): (vlog-2730) Undefined variable: 'clka'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(116): (vlog-2730) Undefined variable: 'doutb'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(38): Identifier must be declared with a port mode: wrAddr.
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42): Identifier must be declared with a port mode: rdAddr.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(65): (vlog-2730) Undefined variable: 'C_CLG2_RAM_A_DEPTH'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(69): (vlog-2730) Undefined variable: 'C_CLG2_RAM_B_DEPTH'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(107): near "assign": syntax error, unexpected assign, expecting ';' or ','
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): (vlog-2730) Undefined variable: 'clka'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(116): (vlog-2730) Undefined variable: 'doutb'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(38): Identifier must be declared with a port mode: wrAddr.
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(42): Identifier must be declared with a port mode: rdAddr.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(107): near "assign": syntax error, unexpected assign, expecting ';' or ','
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): (vlog-2730) Undefined variable: 'clka'.
# 
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(116): (vlog-2730) Undefined variable: 'doutb'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(68): 'rd_clk' already declared in this scope (xilinx_simple_dual_port_no_change_2_clock_ram).
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_quad.v(169): (vlog-2730) Undefined variable: 'C_CLG2_ROW_BUF_BRAM_DEPTH'.
# 
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_quad.v(304): near ")": syntax error, unexpected ')', expecting .* or '.'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 28
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): near ")": syntax error, unexpected ')', expecting .* or '.'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 28
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Too few port connections. Expected 20, found 17.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'rst'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(307): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_A_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 229
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_B_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 230
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 232
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_A_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 234
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 236
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_B_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 238
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_RD_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_WR_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RD_PORT_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wren
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11096 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11100 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11104 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11108 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11112 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11116 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11120 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11124 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11128 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11132 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11156 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11160 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11164 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11168 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11172 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11616 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11620 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11624 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11628 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11632 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11636 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11640 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11644 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11648 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11652 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11656 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11660 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11664 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11668 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11672 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11676 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11680 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11684 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11688 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 11692 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12136 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12140 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12144 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12148 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(97): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 12152 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(495): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
run -all
run -all
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_RD_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_WR_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RD_PORT_RAM_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wren
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(495): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(495): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
run -all
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(495): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(412): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(382): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(495): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
# Break key hit 
quit -sim
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
run -all
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(391): (vlog-2623) Undefined variable: rst_addr0.
# 
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(391): (vlog-2730) Undefined variable: 'rst_addr_r0'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 27
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RD_PORT_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 239
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_RD_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_WR_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_WIDTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RD_PORT_RAM_HIGH_PERF
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wren
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(90): (vlog-2730) Undefined variable: 'C_RD_PORT_RAM_HIGH_PERF'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(90): (vlog-2730) Undefined variable: 'C_RD_PORT_RAM_HIGH_PERF'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 26
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RD_PORT_RAM_PERF'.
# Executing ONERROR command at macro ./wave.do line 239
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_d
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row_r
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_cols
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_rows
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en
add wave -position end  sim:/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(135): Instantiation of 'sig_ext_bit' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 46
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Error: (vlog-7) Failed to open design unit file "../../hardware/verilog_2/sig_ext_bit.v" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 39
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# ** Error: ../../hardware/verilog_2/sig_ext_bit.v(29): near ")": syntax error, unexpected ')'
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 39
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# ** Error: ../../hardware/verilog_2/sig_ext_bit.v(42): (vlog-2730) Undefined variable: 'C_DATA_WIDTH'.
# 
# ** Error: ../../hardware/verilog_2/sig_ext_bit.v(33): Identifier must be declared with a port mode: data_in.
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 39
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# ** Error: ../../hardware/verilog_2/sig_ext_bit.v(58): (vlog-2110) Illegal reference to memory "ext_reg".
# 
# ** Error: ../../hardware/verilog_2/sig_ext_bit.v(58): Illegal operation on unpacked types
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 39
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.sig_ext_bit
# Loading work.sig_ext_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do wave.do
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_d'.
# Executing ONERROR command at macro ./wave.do line 206
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.sig_ext_bit
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/wave.do
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# ** Error: ./cnl_sc2_testbench.sv(35): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: cnl_sc2_generator.sv(41): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: cnl_sc2_generator.sv(152): (vlog-2163) Macro `MIN_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_generator.sv(152): (vlog-2163) Macro `MAX_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_generator.sv(163): (vlog-2163) Macro `MIN_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_generator.sv(163): (vlog-2163) Macro `MAX_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_generator.sv(306): (vlog-2163) Macro `MIN_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_generator.sv(306): (vlog-2163) Macro `MAX_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_generator.sv(315): (vlog-2163) Macro `MIN_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_generator.sv(315): (vlog-2163) Macro `MAX_RND_VALUE is undefined.
# 
# ** Error: cnl_sc2_environment.sv(39): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Error: cnl_sc2_agent.sv(40): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: cnl_sc2_driver.sv(40): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: cnl_sc2_scoreboard.sv(40): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: cnl_sc2_DUTOutput.sv(40): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: cnl_sc2_monitor.sv(40): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: cnl_sc2_assertion.sv(39): Cannot find `include file "cnn_layer_accel_verif_defs.sv" in directories:
#     C:/IkennaWorkSpace//soc_it_common/hardware/include, C:/IkennaWorkSpace//cnn_layer_accel/verification/, C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/, C:/IkennaWorkSpace//verif_lib/, C:/Modelsim10.1c/ovm-2.1.2/../verilog_src/ovm-2.1.2/src, C:/Modelsim10.1c/uvm-1.1b/../verilog_src/uvm-1.1b/src
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 11
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/cnn_layer_accel/verifi..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.sig_ext_bit
# Loading work.sig_ext_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# ** Error: ../../hardware/verilog_2/cnn_layer_accel_quad.v(319): (vlog-2730) Undefined variable: 'pfb_empty'.
# 
# ** Error: C:/Modelsim10.1c/win64/vlog failed.
# Error in macro ./startsim_sc2.do line 28
# C:/Modelsim10.1c/win64/vlog failed.
#     while executing
# "vlog -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+$env(SOC_IT_ROOT)/soc_it_common/hardware/include +incdir+$env(SOC_IT_ROOT)/c..."
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 48
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module fifo_generator_vlog_beh
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1249): (vlog-2623) Undefined variable: wr_rst_busy_i.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1331): (vlog-2623) Undefined variable: wr_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1332): (vlog-2623) Undefined variable: rd_eop_ad.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(1574): (vlog-2623) Undefined variable: rd_rst_busy_axis.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2099): (vlog-2623) Undefined variable: rd_rst_busy_wach.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2319): (vlog-2623) Undefined variable: rd_rst_busy_wdch.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2486): (vlog-2623) Undefined variable: rd_rst_busy_wrch.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(2866): (vlog-2623) Undefined variable: rd_rst_busy_rach.
# 
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(3099): (vlog-2623) Undefined variable: rd_rst_busy_rdch.
# 
# -- Compiling module fifo_generator_v13_1_3_CONV_VER
# -- Compiling module fifo_generator_v13_1_3_sync_stage
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_as
# -- Compiling module fifo_generator_v13_1_3_beh_ver_ll_afifo
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_ss
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/simulation/fifo_generator_vlog_beh.v(7858): (vlog-2623) Undefined variable: srst_wrst_busy.
# 
# -- Compiling module fifo_generator_v13_1_3_bhv_ver_preload0
# -- Compiling module fifo_generator_v13_1_3_axic_reg_slice
# 
# Top level modules:
# 	fifo_generator_vlog_beh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# ** Error: (vsim-3033) ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/sim/prefetch_buffer_fifo.v(519): Instantiation of 'fifo_generator_v13_1_3' failed. The design unit was not found.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_prefetch_buffer_fifo
#         Searched libraries:
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
#             C:/IkennaWorkSpace/simulation/verif_lib
#             C:/IkennaWorkSpace/simulation/soc_it_common
#             C:/IkennaWorkSpace/simulation/soc_it_capi
#             C:/IkennaWorkSpace/simulation/secureip
#             C:/IkennaWorkSpace/simulation/unisims_ver
#             C:/IkennaWorkSpace/simulation/simprims_ver
#             C:/IkennaWorkSpace/simulation/unimacro_ver
#             C:/IkennaWorkSpace/simulation/unifast_ver
#             C:/IkennaWorkSpace/simulation/blk_mem_gen_v8_3_5
#             C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./startsim_sc2.do PAUSED at line 49
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.fifo_generator_vlog_beh
# Loading work.fifo_generator_vlog_beh
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.fifo_generator_v13_1_3_sync_stage
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/C_CLG2_ROW_BUF_BRAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 202
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_dataout'.
# Executing ONERROR command at macro ./wave.do line 203
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rdAddr'.
# Executing ONERROR command at macro ./wave.do line 205
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden'.
# Executing ONERROR command at macro ./wave.do line 207
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_rden_r'.
# Executing ONERROR command at macro ./wave.do line 209
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/bram_wrAddr'.
# Executing ONERROR command at macro ./wave.do line 211
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_end'.
# Executing ONERROR command at macro ./wave.do line 213
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_col_start'.
# Executing ONERROR command at macro ./wave.do line 215
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_end'.
# Executing ONERROR command at macro ./wave.do line 217
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/crpd_input_row_start'.
# Executing ONERROR command at macro ./wave.do line 219
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/din'.
# Executing ONERROR command at macro ./wave.do line 221
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/dout'.
# Executing ONERROR command at macro ./wave.do line 223
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col'.
# Executing ONERROR command at macro ./wave.do line 225
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_col_r'.
# Executing ONERROR command at macro ./wave.do line 227
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row'.
# Executing ONERROR command at macro ./wave.do line 229
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/input_row_r'.
# Executing ONERROR command at macro ./wave.do line 231
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_complete_ack'.
# Executing ONERROR command at macro ./wave.do line 233
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/job_fetch_ack'.
# Executing ONERROR command at macro ./wave.do line 235
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/padding'.
# Executing ONERROR command at macro ./wave.do line 237
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_cols'.
# Executing ONERROR command at macro ./wave.do line 239
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/pded_num_input_rows'.
# Executing ONERROR command at macro ./wave.do line 241
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_clk'.
# Executing ONERROR command at macro ./wave.do line 243
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rd_en'.
# Executing ONERROR command at macro ./wave.do line 245
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst'.
# Executing ONERROR command at macro ./wave.do line 247
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/rst_addr'.
# Executing ONERROR command at macro ./wave.do line 249
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/upsample'.
# Executing ONERROR command at macro ./wave.do line 251
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_clk'.
# Executing ONERROR command at macro ./wave.do line 253
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/wr_en'.
# Executing ONERROR command at macro ./wave.do line 255
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/zero_dout'.
# Executing ONERROR command at macro ./wave.do line 257
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/BRAM'.
# Executing ONERROR command at macro ./wave.do line 259
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_RD_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 261
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_CLG2_RAM_WR_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 263
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 265
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 267
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_RD_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 269
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_DEPTH'.
# Executing ONERROR command at macro ./wave.do line 271
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/C_RAM_WR_WIDTH'.
# Executing ONERROR command at macro ./wave.do line 273
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/din'.
# Executing ONERROR command at macro ./wave.do line 275
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/dout'.
# Executing ONERROR command at macro ./wave.do line 277
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rdAddr'.
# Executing ONERROR command at macro ./wave.do line 279
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rd_clk'.
# Executing ONERROR command at macro ./wave.do line 281
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/rden'.
# Executing ONERROR command at macro ./wave.do line 283
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wrAddr'.
# Executing ONERROR command at macro ./wave.do line 285
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wr_clk'.
# Executing ONERROR command at macro ./wave.do line 287
# ** Error: (vish-4014) No objects found matching '/cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/wren'.
# Executing ONERROR command at macro ./wave.do line 289
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              $0d0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# // Created Random Test ------------------------------------------
# // Test Index:            1
# // Num Input Rows:        36
# // Num Input Cols:        36
# // Input Depth:           8
# // Num Kernels:           59
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Sim Output Rows:   37
# // Num Sim Output Cols:   36
# // Created Random Test ------------------------------------------
# 
# 
# // Running Test -------------------------------------------------
# // Test Index:            1
# // Num Input Rows:        36
# // Num Input Cols:        36
# // Input Depth:           8
# // Num Kernels:           59
# // Kernel size:           3
# // Stride                 1
# // Padding:               1
# // Upsample               0
# // Num Output Rows:       36
# // Num Output Cols:       36
# // Num Sim Output Rows:   37
# // Num Sim Output Cols:   36
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.prefetch_buffer_fifo
# Loading work.prefetch_buffer_fifo
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# Loading work.fifo_generator_vlog_beh
# Loading work.fifo_generator_v13_1_3_CONV_VER
# Loading work.fifo_generator_v13_1_3_bhv_ver_as
# Loading work.fifo_generator_v13_1_3_bhv_ver_preload0
# Loading work.fifo_generator_v13_1_3_sync_stage
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 0 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(115): Index xxxxxxxxx into array dimension [511:0] is out of bounds.
#    Time: 4 ns  Iteration: 1  Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram/genblk1
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'wrAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(123): [PCDPC] - Port size (2 or 2) does not match connection size (9) for port 'rdAddr'. The port definition is at: ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer/i0_xilinx_simple_dual_port_no_change_2_clock_ram
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# Break in Function cnl_sc2_testbench/cnl_sc2_scoreboard::checkSolution at cnl_sc2_scoreboard.sv line 279
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: [8] ../../hardware/ip_2/xcku115/prefetch_buffer_fifo/hdl/fifo_generator_v13_1_rfs.v(55): in protected region.
# 
# Top level modules:
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module prefetch_buffer_fifo
# 
# Top level modules:
# 	prefetch_buffer_fifo
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(423): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(393): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(506): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(411): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3017) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Too few port connections. Expected 20, found 18.
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_col'.
# 
# ** Warning: (vsim-3722) ../../hardware/verilog_2/cnn_layer_accel_quad.v(308): [TFMPC] - Missing connection for port 'input_row'.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(381): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(494): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(413): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(413): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(496): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
do wave.do
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        50
# // Num Input Cols:        50
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       48
# // Num Output Cols:       48
# // Num Sim Output Rows:   49
# // Num Sim Output Cols:   50
# // Running Test -------------------------------------------------
# 
# 
do startsim_sc2.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module glbl
# ** Warning: [8] C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v(6): (vlog-2605) empty port name in port list.
# 
# 
# Top level modules:
# 	glbl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module clock_gen
# 
# Top level modules:
# 	clock_gen
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnl_sc2_testbench
# -- Compiling interface cnn_layer_accel_quad_intf
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	cnl_sc2_testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_environment_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: ./cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling interface cnn_layer_accel_quad_intf
# -- Compiling package cnl_sc2_driver_sv_unit
# ** Warning: cnl_sc2_generator.sv(101): (vlog-2579) Enum type mismatch between operands of inside expression.
# 
# -- Compiling interface cnn_layer_accel_quad_intf
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_rowbuffers
# 
# Top level modules:
# 	cnn_layer_accel_awe_rowbuffers
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_prefetch_buffer
# 
# Top level modules:
# 	cnn_layer_accel_prefetch_buffer
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling package xilinx_simple_dual_port_no_change_ram_v_unit
# -- Compiling module xilinx_simple_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_true_dual_port_no_change_ram
# 
# Top level modules:
# 	xilinx_true_dual_port_no_change_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module xilinx_simple_dual_port_no_change_2_clock_ram
# 
# Top level modules:
# 	xilinx_simple_dual_port_no_change_2_clock_ram
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad_bram_ctrl
# 
# Top level modules:
# 	cnn_layer_accel_quad_bram_ctrl
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_quad
# 
# Top level modules:
# 	cnn_layer_accel_quad
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bit
# 
# Top level modules:
# 	SRL_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module SRL_bus
# 
# Top level modules:
# 	SRL_bus
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_table_top
# 
# Top level modules:
# 	cnn_layer_accel_weight_table_top
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table0
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_weight_sequence_table1
# 
# Top level modules:
# 	cnn_layer_accel_weight_sequence_table1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_awe_dsps
# 
# Top level modules:
# 	cnn_layer_accel_awe_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_dsps
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(314): (vlog-2576) [BSOB] - Bit-select into 'dsp_0_C_stage_reg' is out of bounds.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(489): (vlog-2249) Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(492): (vlog-2576) [BSOB] - Bit-select into 'dsp_1_C_stage_reg' is out of bounds.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_dsps
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_0
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_0
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module cnn_layer_accel_ce_macc_1
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(173): (vlog-2623) Undefined variable: MULTSIGNOUT.
# 
# ** Warning: [8] ../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v(188): (vlog-2623) Undefined variable: MULTSIGNIN.
# 
# 
# Top level modules:
# 	cnn_layer_accel_ce_macc_1
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module awe_dsp_input_mux
# 
# Top level modules:
# 	awe_dsp_input_mux
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module sig_ext_bit
# 
# Top level modules:
# 	sig_ext_bit
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module STATE_LOGIC_v8_3
# -- Compiling module beh_vlog_muxf7_v8_3
# -- Compiling module beh_vlog_ff_clr_v8_3
# -- Compiling module beh_vlog_ff_pre_v8_3
# -- Compiling module beh_vlog_ff_ce_clr_v8_3
# -- Compiling module write_netlist_v8_3
# -- Compiling module read_netlist_v8_3
# -- Compiling module blk_mem_axi_write_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_read_wrapper_beh_v8_3
# -- Compiling module blk_mem_axi_regs_fwd_v8_3
# -- Compiling module blk_mem_gen_v8_3_5_output_stage
# -- Compiling module blk_mem_gen_v8_3_5_softecc_output_reg_stage
# -- Compiling module blk_mem_gen_v8_3_5_mem_module
# -- Compiling module blk_mem_gen_v8_3_5
# 
# Top level modules:
# 	blk_mem_gen_v8_3_5
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module pixel_sequence_data_bram
# 
# Top level modules:
# 	pixel_sequence_data_bram
# vsim +notimingchecks +nowarnTSCALE -L work -L C:/IkennaWorkSpace//simulation//verif_lib -L C:/IkennaWorkSpace//simulation//soc_it_common -L C:/IkennaWorkSpace//simulation//soc_it_capi -L C:/IkennaWorkSpace//simulation//secureip -L C:/IkennaWorkSpace//simulation//unisims_ver -L C:/IkennaWorkSpace//simulation//simprims_ver -L C:/IkennaWorkSpace//simulation//unimacro_ver -L C:/IkennaWorkSpace//simulation//unifast_ver -L C:/IkennaWorkSpace//simulation//blk_mem_gen_v8_3_5 -fsmdebug -c -t 1ns -novopt work.glbl work.cnl_sc2_testbench 
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.glbl
# Loading sv_std.std
# Loading work.glbl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnl_sc2_testbench
# Loading work.cnl_sc2_testbench
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.clock_gen
# Loading work.clock_gen
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad
# Loading work.cnn_layer_accel_quad
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.pixel_sequence_data_bram
# Loading work.pixel_sequence_data_bram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5
# Loading work.blk_mem_gen_v8_3_5
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table0
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_weight_sequence_table1
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_quad_bram_ctrl
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bit
# Loading work.SRL_bit
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.blk_mem_axi_regs_fwd_v8_3
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_prefetch_buffer
# Loading work.cnn_layer_accel_prefetch_buffer
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_weight_table_top
# Loading work.cnn_layer_accel_weight_table_top
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.SRL_bus
# Loading work.SRL_bus
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_true_dual_port_no_change_ram
# Loading work.xilinx_true_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_rowbuffers
# Loading work.cnn_layer_accel_awe_rowbuffers
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_awe_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.awe_dsp_input_mux
# Loading work.awe_dsp_input_mux
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_0
# Loading C:/IkennaWorkSpace//simulation//unisims_ver.DSP48E2
# Refreshing C:/IkennaWorkSpace/cnn_layer_accel/verification/scenario2/work.cnn_layer_accel_ce_macc_1
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(413): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(413): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(496): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
do wave.do
restart
# Loading sv_std.std
# Loading work.glbl
# Loading work.cnl_sc2_testbench
# Loading work.clock_gen
# Loading work.cnn_layer_accel_quad
# Loading work.pixel_sequence_data_bram
# Loading work.blk_mem_gen_v8_3_5
# Loading work.cnn_layer_accel_weight_sequence_table0
# Loading work.cnn_layer_accel_weight_sequence_table1
# Loading work.cnn_layer_accel_quad_bram_ctrl
# Loading work.SRL_bit
# Loading work.blk_mem_gen_v8_3_5_mem_module
# Loading work.blk_mem_gen_v8_3_5_output_stage
# Loading work.blk_mem_gen_v8_3_5_softecc_output_reg_stage
# Loading work.blk_mem_axi_regs_fwd_v8_3
# Loading work.cnn_layer_accel_prefetch_buffer
# Loading work.xilinx_simple_dual_port_no_change_2_clock_ram
# Loading work.cnn_layer_accel_weight_table_top
# Loading work.SRL_bus
# Loading work.xilinx_true_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_rowbuffers
# Loading work.xilinx_simple_dual_port_no_change_ram_v_unit
# Loading work.xilinx_simple_dual_port_no_change_ram
# Loading work.cnn_layer_accel_awe_dsps
# Loading work.cnn_layer_accel_ce_dsps
# Loading work.awe_dsp_input_mux
# Loading work.cnn_layer_accel_ce_macc_0
# Loading work.cnn_layer_accel_ce_macc_1
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(413): [PCDPC] - Port size (48 or 48) does not match connection size (32) for port 'cascade_datain'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(413): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'cascade_datain_valid'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v(40).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[0]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (1 or 1) does not match connection size (5) for port 'padding'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(39).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(41).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_cols'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'pded_num_input_rows'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(44).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_start'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(46).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_col_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(47).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(310): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'crpd_input_row_end'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v(48).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/AWE_BUF_WHT[1]/i0_cnn_layer_accel_prefetch_buffer
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_row'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(42).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (9 or 9) does not match connection size (10) for port 'input_col'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(43).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(383): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v(45).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/i0_cnn_layer_accel_awe_rowbuffers
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-8607) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(312): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3015) ../../hardware/verilog_2/cnn_layer_accel_quad.v(496): [PCDPC] - Port size (3 or 3) does not match connection size (7) for port 'convolution_stride'. The port definition is at: ../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v(38).
# 
#         Region: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/i0_cnn_layer_accel_quad_bram_ctrl
run -all
# Block Memory Generator module cnl_sc2_testbench.i0_cnn_layer_accel_quad.i0_pixel_sequence_data_bram.inst.native_mem_module.blk_mem_gen_v8_3_5_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# // Created Specific Test ----------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Created Specific Test ----------------------------------------
# 
# 
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 0 ns  Iteration: 5  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[0]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[1]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[2]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i1_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(532): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(664): Index xxxzx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(665): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(671): Index xxxxz into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# ** Warning: (vsim-8233) ../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v(672): Index xxxxx into array dimension [12:0] is out of bounds.
#    Time: 4 ns  Iteration: 2  Instance: /cnl_sc2_testbench/i0_cnn_layer_accel_quad/AWE[3]/genblk2/i0_cnn_layer_accel_awe_dsps/i0_cnn_layer_accel_ce_dsps
# // Running Test -------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Running Test -------------------------------------------------
# 
# 
# // Finished Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // UpSample:              0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Finished Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // DUT ready for next test
# //---------------------------------------------------------------
# 
# 
# // Checking Test ------------------------------------------------
# // Test Index:            0
# // Num Input Rows:        20
# // Num Input Cols:        20
# // Input Depth:           8
# // Num Kernels:           3
# // Kernel size:           3
# // Stride                 1
# // Padding:               0
# // Upsample               0
# // Num Output Rows:       18
# // Num Output Cols:       18
# // Num Sim Output Rows:   19
# // Num Sim Output Cols:   20
# // Checking Test ------------------------------------------------
# 
# 
# //---------------------------------------------------------------
# // Test Passed
# //---------------------------------------------------------------
# 
# 
# Break in Task cnl_sc2_testbench/cnl_sc2_environment::run at cnl_sc2_environment.sv line 198
