                             :::::::::::::::::::::::::::::::::::::::::::::::::::
                             ::                                               ::
                             ::  Covered -- Verilog Coverage Detailed Report  ::
                             ::                                               ::
                             :::::::::::::::::::::::::::::::::::::::::::::::::::


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   GENERAL INFORMATION   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
* Report generated from CDD file : total_cov.cdd

* Reported by                    : Module

* Report generated from CDD file that was merged from the following files:
    Filename                                           Leading Hierarchy
    -----------------------------------------------------------------------------------------------------------------
    TP_001_tb.cdd                                      *                                                             
    TP_002_tb.cdd                                      *                                                             

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   LINE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%
  axi2apb_tb              TP_001_tb.v                0/    0/    0      100%
  axi2apb_top             axi2apb_top.v              0/    0/    0      100%
  bridge_stm              bridge_stm.v              58/    1/   59       98%
  bridge_status           bridge_status.v           18/    0/   18      100%
  bridge_decoder          bridge_decoder.v          12/    0/   12      100%
  bridge_decoder.psel_    bridge_decoder.v           2/    0/    2      100%
  axi2apb_tb.READ_DATA    TP_001_tb.v                0/   10/   10        0%
  axi2apb_tb.WRITE_DAT    TP_001_tb.v                0/   12/   12        0%
  axi2apb_tb.MIX_TRANS    TP_001_tb.v                0/   20/   20        0%
  axi2apb_tb.READ_WAIT    TP_001_tb.v                0/   10/   10        0%
  axi2apb_tb.WRITE_WAI    TP_001_tb.v                0/   12/   12        0%
  axi2apb_tb.READ_DATA    TP_001_tb.v                0/   10/   10        0%
  axi2apb_tb.WRITE_DAT    TP_001_tb.v                0/   15/   15        0%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                       90/   90/  180       50%
---------------------------------------------------------------------------------------------------------------------

    Module: bridge_stm, File: /home/miyatsu/Downloads/axi2apb/iverilog/bridge_stm.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          171:    AXI_next_state = 3'b101


    Task: axi2apb_tb.READ_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          168:    ARVALID = 1'b1
          169:    ARADDR = read_addr
          171:    ARVALID = 1'b0
          172:    ARADDR = 32'h0
          173:    RREADY = 1'b1
          174:    pready = 1'b1
          175:    prdata = pr_data
          177:    pready = 1'b0
          178:    prdata = 32'h0
          180:    RREADY = 1'b0


    Task: axi2apb_tb.WRITE_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          190:    WVALID = 1'b1
          191:    WDATA = write_data
          192:    AWVALID = 1'b1
          193:    AWADDR = write_addr
          196:    AWVALID = 1'b0
          197:    AWADDR = 32'h0
          199:    WVALID = 1'b0
          200:    WDATA = 32'h0
          202:    BREADY = 1'b1
          203:    pready = 1'b1
          205:    pready = 1'b0
          207:    BREADY = 1'b0


    Task: axi2apb_tb.MIX_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          218:    ARVALID = 1'b1
          219:    ARADDR = read_addr
          220:    AWVALID = 1'b1
          221:    AWADDR = write_addr
          222:    WVALID = 1'b1
          223:    WDATA = write_data
          225:    ARVALID = 1'b0
          226:    ARADDR = 1'b0
          228:    AWVALID = 1'b0
          229:    AWADDR = 1'b0
          230:    WVALID = 1'b0
          231:    WDATA = 1'b0
          232:    BREADY = 1'b1
          233:    RREADY = 1'b1
          235:    pready = 1'b1
          236:    prdata = pr_data
          238:    pready = 1'b0
          239:    prdata = 32'h0
          241:    RREADY = 1'b0
          242:    BREADY = 1'b0


    Task: axi2apb_tb.READ_WAIT_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          252:    ARVALID = 1'b1
          253:    ARADDR = read_addr
          255:    ARVALID = 1'b0
          256:    ARADDR = 1'b0
          257:    RREADY = 1'b1
          260:    pready = 1'b1
          261:    prdata = pr_data
          263:    pready = 1'b0
          264:    prdata = 32'h0
          266:    RREADY = 1'b0


    Task: axi2apb_tb.WRITE_WAIT_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          276:    AWVALID = 1'b1
          277:    AWADDR = write_addr
          278:    WVALID = 1'b1
          279:    WDATA = write_data
          281:    AWVALID = 1'b0
          282:    AWADDR = 1'b0
          283:    WVALID = 1'b0
          284:    WDATA = 1'b0
          285:    BREADY = 1'b1
          288:    pready = 1'b1
          290:    pready = 1'b0
          292:    BREADY = 1'b0


    Task: axi2apb_tb.READ_DATA_FAIL, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          302:    ARVALID = 1'b1
          303:    ARADDR = read_addr_tout
          306:    ARVALID = 1'b0
          307:    ARADDR = 1'b0
          308:    RREADY = 1'b1
          310:    RREADY = 1'b0
          313:    ARVALID = 1'b1
          314:    ARADDR = read_addr_slverr
          316:    ARVALID = 1'b0
          317:    ARADDR = 1'b0


    Task: axi2apb_tb.WRITE_DATA_FAIL, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Lines

          328:    AWVALID = 1'b1
          329:    AWADDR = write_addr_tout
          330:    WVALID = 1'b1
          331:    WDATA = write_data_tout
          334:    AWVALID = 1'b0
          335:    AWADDR = 1'b0
          336:    WVALID = 1'b0
          337:    WDATA = 1'b0
          338:    BREADY = 1'b1
          340:    BREADY = 1'b0
          343:    AWVALID = 1'b1
          344:    AWADDR = write_addr_slverr
          346:    AWVALID = 1'b0
          347:    AWADDR = 1'b0
          348:    BREADY = 1'b0



~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   TOGGLE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                           Toggle 0 -> 1                       Toggle 1 -> 0
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%             0/    0/    0      100%
  axi2apb_tb              TP_001_tb.v               75/  162/  237       32%            75/  162/  237       32%
  axi2apb_top             axi2apb_top.v             92/  162/  254       36%            92/  162/  254       36%
  bridge_stm              bridge_stm.v              28/    2/   30       93%            28/    2/   30       93%
  bridge_status           bridge_status.v          105/  213/  318       33%           105/  213/  318       33%
  bridge_decoder          bridge_decoder.v          34/   72/  106       32%            34/   72/  106       32%
  bridge_decoder.psel_    bridge_decoder.v           7/   13/   20       35%             7/   13/   20       35%
  axi2apb_tb.READ_DATA    TP_001_tb.v                0/   64/   64        0%             0/   64/   64        0%
  axi2apb_tb.WRITE_DAT    TP_001_tb.v                0/   64/   64        0%             0/   64/   64        0%
  axi2apb_tb.MIX_TRANS    TP_001_tb.v                0/  128/  128        0%             0/  128/  128        0%
  axi2apb_tb.READ_WAIT    TP_001_tb.v                0/   64/   64        0%             0/   64/   64        0%
  axi2apb_tb.WRITE_WAI    TP_001_tb.v                0/   64/   64        0%             0/   64/   64        0%
  axi2apb_tb.READ_DATA    TP_001_tb.v                0/   64/   64        0%             0/   64/   64        0%
  axi2apb_tb.WRITE_DAT    TP_001_tb.v                0/   96/   96        0%             0/   96/   96        0%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                      341/ 1168/ 1509       23%           341/ 1168/ 1509       23%
---------------------------------------------------------------------------------------------------------------------

    Module: axi2apb_tb, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      AWADDR                    0->1: 32'he003_101c
      ......................... 1->0: 32'he003_101c ...
      AWPROT                    0->1: 3'h0
      ......................... 1->0: 3'h0 ...
      WDATA                     0->1: 32'h0000_12ff
      ......................... 1->0: 32'h0000_12ff ...
      BRESP                     0->1: 2'h2
      ......................... 1->0: 2'h2 ...
      ARADDR                    0->1: 32'hb003_1018
      ......................... 1->0: 32'hb003_1018 ...
      ARPROT                    0->1: 3'h0
      ......................... 1->0: 3'h0 ...
      RDATA                     0->1: 32'h0000_127e
      ......................... 1->0: 32'h0000_127e ...
      RRESP                     0->1: 2'h2
      ......................... 1->0: 2'h2 ...
      pclk                      0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      prst_n                    0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      pslverr                   0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      prdata                    0->1: 32'h0000_12fe
      ......................... 1->0: 32'h0000_12fe ...
      paddr                     0->1: 16'h101c
      ......................... 1->0: 16'h101c ...
      pwdata                    0->1: 32'h0000_127f
      ......................... 1->0: 32'h0000_127f ...


    Module: axi2apb_top, File: /home/miyatsu/Downloads/axi2apb/iverilog/axi2apb_top.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      AWADDR                    0->1: 32'he003_101c
      ......................... 1->0: 32'he003_101c ...
      AWPROT                    0->1: 3'h0
      ......................... 1->0: 3'h0 ...
      WDATA                     0->1: 32'h0000_12ff
      ......................... 1->0: 32'h0000_12ff ...
      BRESP                     0->1: 2'h2
      ......................... 1->0: 2'h2 ...
      ARADDR                    0->1: 32'hb003_1018
      ......................... 1->0: 32'hb003_1018 ...
      ARPROT                    0->1: 3'h0
      ......................... 1->0: 3'h0 ...
      RDATA                     0->1: 32'h0000_127e
      ......................... 1->0: 32'h0000_127e ...
      RRESP                     0->1: 2'h2
      ......................... 1->0: 2'h2 ...
      PCLK                      0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      PRST_n                    0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      PSLVERR                   0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      PRDATA                    0->1: 32'h0000_12fe
      ......................... 1->0: 32'h0000_12fe ...
      PADDR                     0->1: 16'h101c
      ......................... 1->0: 16'h101c ...
      PWDATA                    0->1: 32'h0000_127f
      ......................... 1->0: 32'h0000_127f ...


    Module: bridge_stm, File: /home/miyatsu/Downloads/axi2apb/iverilog/bridge_stm.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      PSLVERR                   0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      cnt                       0->1: 5'h0f
      ......................... 1->0: 5'h0f ...


    Module: bridge_status, File: /home/miyatsu/Downloads/axi2apb/iverilog/bridge_status.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      RDATA                     0->1: 32'h0000_127e
      ......................... 1->0: 32'h0000_127e ...
      BRESP                     0->1: 2'h2
      ......................... 1->0: 2'h2 ...
      RRESP                     0->1: 2'h2
      ......................... 1->0: 2'h2 ...
      PWDATA                    0->1: 32'h0000_127f
      ......................... 1->0: 32'h0000_127f ...
      PADDR                     0->1: 16'h101c
      ......................... 1->0: 16'h101c ...
      AWADDR                    0->1: 32'he003_101c
      ......................... 1->0: 32'he003_101c ...
      ARADDR                    0->1: 32'hb003_1018
      ......................... 1->0: 32'hb003_1018 ...
      WDATA                     0->1: 32'h0000_12ff
      ......................... 1->0: 32'h0000_12ff ...
      PSLVERR                   0->1: 1'h0
      ......................... 1->0: 1'h0 ...
      PRDATA                    0->1: 32'h0000_12fe
      ......................... 1->0: 32'h0000_12fe ...
      AW_LSB                    0->1: 16'h101c
      ......................... 1->0: 16'h101c ...
      AR_LSB                    0->1: 16'h1018
      ......................... 1->0: 16'h1018 ...
      w_addr                    0->1: 16'h101c
      ......................... 1->0: 16'h101c ...
      w_data                    0->1: 32'h0000_12ff
      ......................... 1->0: 32'h0000_12ff ...


    Module: bridge_decoder, File: /home/miyatsu/Downloads/axi2apb/iverilog/bridge_decoder.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      AWADDR                    0->1: 32'he003_101c
      ......................... 1->0: 32'he003_101c ...
      ARADDR                    0->1: 32'hb003_1018
      ......................... 1->0: 32'hb003_1018 ...
      AW_MSB                    0->1: 16'he003
      ......................... 1->0: 16'he003 ...
      AR_MSB                    0->1: 16'hb003
      ......................... 1->0: 16'hb003 ...
      psel_result               0->1: 4'h2
      ......................... 1->0: 4'h2 ...


    Function: bridge_decoder.psel_select, File: /home/miyatsu/Downloads/axi2apb/iverilog/bridge_decoder.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      psel_select               0->1: 4'h2
      ......................... 1->0: 4'h2 ...
      address                   0->1: 16'hf003
      ......................... 1->0: 16'hf003 ...


    Task: axi2apb_tb.READ_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      read_addr                 0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      pr_data                   0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...


    Task: axi2apb_tb.WRITE_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      write_addr                0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      write_data                0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...


    Task: axi2apb_tb.MIX_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      read_addr                 0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      pr_data                   0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      write_addr                0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      write_data                0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...


    Task: axi2apb_tb.READ_WAIT_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      read_addr                 0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      pr_data                   0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...


    Task: axi2apb_tb.WRITE_WAIT_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      write_addr                0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      write_data                0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...


    Task: axi2apb_tb.READ_DATA_FAIL, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      read_addr_tout            0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      read_addr_slverr          0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...


    Task: axi2apb_tb.WRITE_DATA_FAIL, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      write_addr_tout           0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      write_data_tout           0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...
      write_addr_slverr         0->1: 32'h0000_0000
      ......................... 1->0: 32'h0000_0000 ...



~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   COMBINATIONAL LOGIC COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                                            Logic Combinations
Module/Task/Function                Filename                          Hit/Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                             NA                                  0/   0/   0      100%
  axi2apb_tb                        TP_001_tb.v                         0/   0/   0      100%
  axi2apb_top                       axi2apb_top.v                       0/   0/   0      100%
  bridge_stm                        bridge_stm.v                       83/  20/ 103       81%
  bridge_status                     bridge_status.v                    40/   2/  42       95%
  bridge_decoder                    bridge_decoder.v                   25/   0/  25      100%
  bridge_decoder.psel_select        bridge_decoder.v                    2/   0/   2      100%
  axi2apb_tb.READ_DATA              TP_001_tb.v                         0/   4/   4        0%
  axi2apb_tb.WRITE_DATA             TP_001_tb.v                         0/   4/   4        0%
  axi2apb_tb.MIX_TRANSFER           TP_001_tb.v                         0/   8/   8        0%
  axi2apb_tb.READ_WAIT_TRANSFER     TP_001_tb.v                         0/   4/   4        0%
  axi2apb_tb.WRITE_WAIT_TRANSFER    TP_001_tb.v                         0/   4/   4        0%
  axi2apb_tb.READ_DATA_FAIL         TP_001_tb.v                         0/   4/   4        0%
  axi2apb_tb.WRITE_DATA_FAIL        TP_001_tb.v                         0/   6/   6        0%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                                         150/  56/ 206       73%
---------------------------------------------------------------------------------------------------------------------

    Module: bridge_stm, File: /home/miyatsu/Downloads/axi2apb/iverilog/bridge_stm.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            107:    cnt <= cnt + 1'b1
                           |---1----|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - +
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            127:    AXI_present_state <= AXI_next_state
                                         |-----1------|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            128:    APB_present_state <= APB_next_state
                                         |-----1------|

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            136:    case( AXI_present_state ) 
                          |-------1-------|   
                    3'b1 :

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            140:    if( !ARVALID && AWVALID || WVALID )
                        |--------1--------|            

        Expression 1   (2/3)
        ^^^^^^^^^^^^^ - &&
         LR | LR | LR 
        =0-=|=-0=|=11=
         *          

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            155:    if( PREADY || tout || PSLVERR )
                        |-1--|    |2-|    |--3--|  
                        |-----------4-----------|  

        Expression 4   (3/4)
        ^^^^^^^^^^^^^ - ||
         1 | 2 | 3 | All
        =1=|=1=|=1=|==0==
                 *       

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            166:    if( avalidend && SLVERR_sign )
                        |----------1-----------|  

        Expression 1   (2/3)
        ^^^^^^^^^^^^^ - &&
         LR | LR | LR 
        =0-=|=-0=|=11=
         *          

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            168:    if( (AWVALID & WVALID) || (avalidend & dvalidend) )
                        |-------1--------|    |----------2----------|  
                        |---------------------3---------------------|  

        Expression 1   (1/3)
        ^^^^^^^^^^^^^ - &
         LR | LR | LR 
        =0-=|=-0=|=11=
         *    *     

        Expression 2   (1/3)
        ^^^^^^^^^^^^^ - &
         LR | LR | LR 
        =0-=|=-0=|=11=
         *    *     

        Expression 3   (2/3)
        ^^^^^^^^^^^^^ - ||
         LR | LR | LR 
        =1-=|=-1=|=00=
                   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            175:    if( PREADY || tout || PSLVERR )
                        |-1--|    |2-|    |--3--|  
                        |-----------4-----------|  

        Expression 4   (3/4)
        ^^^^^^^^^^^^^ - ||
         1 | 2 | 3 | All
        =1=|=1=|=1=|==0==
                 *       

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            192:    case( APB_present_state ) 
                          |-------1-------|   
                    3'b1 :

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *    

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            197:    if( (ARVALID == 1'b0) && ((AWVALID & WVALID) || (avalidend & WVALID) || (dvalidend & AWVALID)) )
                        |-------1-------|    |---------------------------------5---------------------------------|  
                        |-------------------------------------------6--------------------------------------------|  

        Expression 1   (1/2)
        ^^^^^^^^^^^^^ - ==
         E | E 
        =0=|=1=
         *    

        Expression 5   (2/4)
        ^^^^^^^^^^^^^ - ||
         2 | 3 | 4 | All
        =1=|=1=|=1=|==0==
             *   *       

        Expression 6   (2/3)
        ^^^^^^^^^^^^^ - &&
         LR | LR | LR 
        =0-=|=-0=|=11=
         *          

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            210:    if( PREADY || tout || PSLVERR )
                        |-1--|    |2-|    |--3--|  
                        |-----------4-----------|  

        Expression 4   (3/4)
        ^^^^^^^^^^^^^ - ||
         1 | 2 | 3 | All
        =1=|=1=|=1=|==0==
                 *       

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            221:    if( PREADY || tout || PSLVERR )
                        |-1--|    |2-|    |--3--|  
                        |-----------4-----------|  

        Expression 4   (3/4)
        ^^^^^^^^^^^^^ - ||
         1 | 2 | 3 | All
        =1=|=1=|=1=|==0==
                 *       


    Module: bridge_status, File: /home/miyatsu/Downloads/axi2apb/iverilog/bridge_status.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            225:    if( (AXI_next_state == 3'b111) && (tout || PSLVERR) )
                                                      |-------1-------|  

        Expression 1   (2/3)
        ^^^^^^^^^^^^^ - ||
         LR | LR | LR 
        =1-=|=-1=|=00=
              *     

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            251:    if( (AXI_next_state == 3'b100) && (tout || PSLVERR) )
                                                      |-------1-------|  

        Expression 1   (2/3)
        ^^^^^^^^^^^^^ - ||
         LR | LR | LR 
        =1-=|=-1=|=00=
              *     


    Task: axi2apb_tb.READ_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            169:    ARADDR = read_addr
                             |---1---|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            175:    prdata = pr_data
                             |--1--|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *


    Task: axi2apb_tb.WRITE_DATA, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            191:    WDATA = write_data
                            |---1----|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            193:    AWADDR = write_addr
                             |---1----|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *


    Task: axi2apb_tb.MIX_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            219:    ARADDR = read_addr
                             |---1---|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            221:    AWADDR = write_addr
                             |---1----|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            223:    WDATA = write_data
                            |---1----|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            236:    prdata = pr_data
                             |--1--|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *


    Task: axi2apb_tb.READ_WAIT_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            253:    ARADDR = read_addr
                             |---1---|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            261:    prdata = pr_data
                             |--1--|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *


    Task: axi2apb_tb.WRITE_WAIT_TRANSFER, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            277:    AWADDR = write_addr
                             |---1----|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            279:    WDATA = write_data
                            |---1----|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *


    Task: axi2apb_tb.READ_DATA_FAIL, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            303:    ARADDR = read_addr_tout
                             |-----1------|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            314:    ARADDR = read_addr_slverr
                             |------1-------|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *


    Task: axi2apb_tb.WRITE_DATA_FAIL, File: TP_001_tb.v
    -------------------------------------------------------------------------------------------------------------
    Missed Combinations  (* = missed value)

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            329:    AWADDR = write_addr_tout
                             |------1------|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            331:    WDATA = write_data_tout
                            |------1------|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *

      =========================================================================================================
       Line #     Expression
      =========================================================================================================
            344:    AWADDR = write_addr_slverr
                             |-------1-------|

        Expression 1   (0/2)
        ^^^^^^^^^^^^^ - 
         E | E 
        =0=|=1=
         *   *



~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   FINITE STATE MACHINE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                               State                             Arc
Module/Task/Function      Filename                Hit/Miss/Total    Percent Hit    Hit/Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                        0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb              TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  axi2apb_top             axi2apb_top.v             0/   0/   0      100%            0/   0/   0      100%
  bridge_stm              bridge_stm.v              0/   0/   0      100%            0/   0/   0      100%
  bridge_status           bridge_status.v           0/   0/   0      100%            0/   0/   0      100%
  bridge_decoder          bridge_decoder.v          0/   0/   0      100%            0/   0/   0      100%
  bridge_decoder.psel_    bridge_decoder.v          0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb.READ_DATA    TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb.WRITE_DAT    TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb.MIX_TRANS    TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb.READ_WAIT    TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb.WRITE_WAI    TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb.READ_DATA    TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
  axi2apb_tb.WRITE_DAT    TP_001_tb.v               0/   0/   0      100%            0/   0/   0      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                       0/   0/   0      100%            0/   0/   0      100%


