// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_64_768_Pipeline_exp_and_bucket (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmp,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        p_reload253,
        exp_buf_address0,
        exp_buf_ce0,
        exp_buf_we0,
        exp_buf_d0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        p_reload252,
        exp_buf_1_address0,
        exp_buf_1_ce0,
        exp_buf_1_we0,
        exp_buf_1_d0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        p_reload251,
        exp_buf_2_address0,
        exp_buf_2_ce0,
        exp_buf_2_we0,
        exp_buf_2_d0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        p_reload250,
        exp_buf_3_address0,
        exp_buf_3_ce0,
        exp_buf_3_we0,
        exp_buf_3_d0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        p_reload249,
        exp_buf_4_address0,
        exp_buf_4_ce0,
        exp_buf_4_we0,
        exp_buf_4_d0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        p_reload248,
        exp_buf_5_address0,
        exp_buf_5_ce0,
        exp_buf_5_we0,
        exp_buf_5_d0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        p_reload247,
        exp_buf_6_address0,
        exp_buf_6_ce0,
        exp_buf_6_we0,
        exp_buf_6_d0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        p_reload246,
        exp_buf_7_address0,
        exp_buf_7_ce0,
        exp_buf_7_we0,
        exp_buf_7_d0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        p_reload245,
        exp_buf_8_address0,
        exp_buf_8_ce0,
        exp_buf_8_we0,
        exp_buf_8_d0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        p_reload244,
        exp_buf_9_address0,
        exp_buf_9_ce0,
        exp_buf_9_we0,
        exp_buf_9_d0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        p_reload243,
        exp_buf_10_address0,
        exp_buf_10_ce0,
        exp_buf_10_we0,
        exp_buf_10_d0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        p_reload242,
        exp_buf_11_address0,
        exp_buf_11_ce0,
        exp_buf_11_we0,
        exp_buf_11_d0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        p_reload241,
        exp_buf_12_address0,
        exp_buf_12_ce0,
        exp_buf_12_we0,
        exp_buf_12_d0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        p_reload240,
        exp_buf_13_address0,
        exp_buf_13_ce0,
        exp_buf_13_we0,
        exp_buf_13_d0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        p_reload239,
        exp_buf_14_address0,
        exp_buf_14_ce0,
        exp_buf_14_we0,
        exp_buf_14_d0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        p_reload238,
        exp_buf_15_address0,
        exp_buf_15_ce0,
        exp_buf_15_we0,
        exp_buf_15_d0,
        x_16_address0,
        x_16_ce0,
        x_16_q0,
        p_reload237,
        exp_buf_16_address0,
        exp_buf_16_ce0,
        exp_buf_16_we0,
        exp_buf_16_d0,
        x_17_address0,
        x_17_ce0,
        x_17_q0,
        p_reload236,
        exp_buf_17_address0,
        exp_buf_17_ce0,
        exp_buf_17_we0,
        exp_buf_17_d0,
        x_18_address0,
        x_18_ce0,
        x_18_q0,
        p_reload235,
        exp_buf_18_address0,
        exp_buf_18_ce0,
        exp_buf_18_we0,
        exp_buf_18_d0,
        x_19_address0,
        x_19_ce0,
        x_19_q0,
        p_reload234,
        exp_buf_19_address0,
        exp_buf_19_ce0,
        exp_buf_19_we0,
        exp_buf_19_d0,
        x_20_address0,
        x_20_ce0,
        x_20_q0,
        p_reload233,
        exp_buf_20_address0,
        exp_buf_20_ce0,
        exp_buf_20_we0,
        exp_buf_20_d0,
        x_21_address0,
        x_21_ce0,
        x_21_q0,
        p_reload232,
        exp_buf_21_address0,
        exp_buf_21_ce0,
        exp_buf_21_we0,
        exp_buf_21_d0,
        x_22_address0,
        x_22_ce0,
        x_22_q0,
        p_reload231,
        exp_buf_22_address0,
        exp_buf_22_ce0,
        exp_buf_22_we0,
        exp_buf_22_d0,
        x_23_address0,
        x_23_ce0,
        x_23_q0,
        p_reload230,
        exp_buf_23_address0,
        exp_buf_23_ce0,
        exp_buf_23_we0,
        exp_buf_23_d0,
        x_24_address0,
        x_24_ce0,
        x_24_q0,
        p_reload229,
        exp_buf_24_address0,
        exp_buf_24_ce0,
        exp_buf_24_we0,
        exp_buf_24_d0,
        x_25_address0,
        x_25_ce0,
        x_25_q0,
        p_reload228,
        exp_buf_25_address0,
        exp_buf_25_ce0,
        exp_buf_25_we0,
        exp_buf_25_d0,
        x_26_address0,
        x_26_ce0,
        x_26_q0,
        p_reload227,
        exp_buf_26_address0,
        exp_buf_26_ce0,
        exp_buf_26_we0,
        exp_buf_26_d0,
        x_27_address0,
        x_27_ce0,
        x_27_q0,
        p_reload226,
        exp_buf_27_address0,
        exp_buf_27_ce0,
        exp_buf_27_we0,
        exp_buf_27_d0,
        x_28_address0,
        x_28_ce0,
        x_28_q0,
        p_reload225,
        exp_buf_28_address0,
        exp_buf_28_ce0,
        exp_buf_28_we0,
        exp_buf_28_d0,
        x_29_address0,
        x_29_ce0,
        x_29_q0,
        p_reload224,
        exp_buf_29_address0,
        exp_buf_29_ce0,
        exp_buf_29_we0,
        exp_buf_29_d0,
        x_30_address0,
        x_30_ce0,
        x_30_q0,
        p_reload223,
        exp_buf_30_address0,
        exp_buf_30_ce0,
        exp_buf_30_we0,
        exp_buf_30_d0,
        x_31_address0,
        x_31_ce0,
        x_31_q0,
        p_reload222,
        exp_buf_31_address0,
        exp_buf_31_ce0,
        exp_buf_31_we0,
        exp_buf_31_d0,
        x_32_address0,
        x_32_ce0,
        x_32_q0,
        p_reload221,
        exp_buf_32_address0,
        exp_buf_32_ce0,
        exp_buf_32_we0,
        exp_buf_32_d0,
        x_33_address0,
        x_33_ce0,
        x_33_q0,
        p_reload220,
        exp_buf_33_address0,
        exp_buf_33_ce0,
        exp_buf_33_we0,
        exp_buf_33_d0,
        x_34_address0,
        x_34_ce0,
        x_34_q0,
        p_reload219,
        exp_buf_34_address0,
        exp_buf_34_ce0,
        exp_buf_34_we0,
        exp_buf_34_d0,
        x_35_address0,
        x_35_ce0,
        x_35_q0,
        p_reload218,
        exp_buf_35_address0,
        exp_buf_35_ce0,
        exp_buf_35_we0,
        exp_buf_35_d0,
        x_36_address0,
        x_36_ce0,
        x_36_q0,
        p_reload217,
        exp_buf_36_address0,
        exp_buf_36_ce0,
        exp_buf_36_we0,
        exp_buf_36_d0,
        x_37_address0,
        x_37_ce0,
        x_37_q0,
        p_reload216,
        exp_buf_37_address0,
        exp_buf_37_ce0,
        exp_buf_37_we0,
        exp_buf_37_d0,
        x_38_address0,
        x_38_ce0,
        x_38_q0,
        p_reload215,
        exp_buf_38_address0,
        exp_buf_38_ce0,
        exp_buf_38_we0,
        exp_buf_38_d0,
        x_39_address0,
        x_39_ce0,
        x_39_q0,
        p_reload214,
        exp_buf_39_address0,
        exp_buf_39_ce0,
        exp_buf_39_we0,
        exp_buf_39_d0,
        x_40_address0,
        x_40_ce0,
        x_40_q0,
        p_reload213,
        exp_buf_40_address0,
        exp_buf_40_ce0,
        exp_buf_40_we0,
        exp_buf_40_d0,
        x_41_address0,
        x_41_ce0,
        x_41_q0,
        p_reload212,
        exp_buf_41_address0,
        exp_buf_41_ce0,
        exp_buf_41_we0,
        exp_buf_41_d0,
        x_42_address0,
        x_42_ce0,
        x_42_q0,
        p_reload211,
        exp_buf_42_address0,
        exp_buf_42_ce0,
        exp_buf_42_we0,
        exp_buf_42_d0,
        x_43_address0,
        x_43_ce0,
        x_43_q0,
        p_reload210,
        exp_buf_43_address0,
        exp_buf_43_ce0,
        exp_buf_43_we0,
        exp_buf_43_d0,
        x_44_address0,
        x_44_ce0,
        x_44_q0,
        p_reload209,
        exp_buf_44_address0,
        exp_buf_44_ce0,
        exp_buf_44_we0,
        exp_buf_44_d0,
        x_45_address0,
        x_45_ce0,
        x_45_q0,
        p_reload208,
        exp_buf_45_address0,
        exp_buf_45_ce0,
        exp_buf_45_we0,
        exp_buf_45_d0,
        x_46_address0,
        x_46_ce0,
        x_46_q0,
        p_reload207,
        exp_buf_46_address0,
        exp_buf_46_ce0,
        exp_buf_46_we0,
        exp_buf_46_d0,
        x_47_address0,
        x_47_ce0,
        x_47_q0,
        p_reload206,
        exp_buf_47_address0,
        exp_buf_47_ce0,
        exp_buf_47_we0,
        exp_buf_47_d0,
        x_48_address0,
        x_48_ce0,
        x_48_q0,
        p_reload205,
        exp_buf_48_address0,
        exp_buf_48_ce0,
        exp_buf_48_we0,
        exp_buf_48_d0,
        x_49_address0,
        x_49_ce0,
        x_49_q0,
        p_reload204,
        exp_buf_49_address0,
        exp_buf_49_ce0,
        exp_buf_49_we0,
        exp_buf_49_d0,
        x_50_address0,
        x_50_ce0,
        x_50_q0,
        p_reload203,
        exp_buf_50_address0,
        exp_buf_50_ce0,
        exp_buf_50_we0,
        exp_buf_50_d0,
        x_51_address0,
        x_51_ce0,
        x_51_q0,
        p_reload202,
        exp_buf_51_address0,
        exp_buf_51_ce0,
        exp_buf_51_we0,
        exp_buf_51_d0,
        x_52_address0,
        x_52_ce0,
        x_52_q0,
        p_reload201,
        exp_buf_52_address0,
        exp_buf_52_ce0,
        exp_buf_52_we0,
        exp_buf_52_d0,
        x_53_address0,
        x_53_ce0,
        x_53_q0,
        p_reload200,
        exp_buf_53_address0,
        exp_buf_53_ce0,
        exp_buf_53_we0,
        exp_buf_53_d0,
        x_54_address0,
        x_54_ce0,
        x_54_q0,
        p_reload199,
        exp_buf_54_address0,
        exp_buf_54_ce0,
        exp_buf_54_we0,
        exp_buf_54_d0,
        x_55_address0,
        x_55_ce0,
        x_55_q0,
        p_reload198,
        exp_buf_55_address0,
        exp_buf_55_ce0,
        exp_buf_55_we0,
        exp_buf_55_d0,
        x_56_address0,
        x_56_ce0,
        x_56_q0,
        p_reload197,
        exp_buf_56_address0,
        exp_buf_56_ce0,
        exp_buf_56_we0,
        exp_buf_56_d0,
        x_57_address0,
        x_57_ce0,
        x_57_q0,
        p_reload196,
        exp_buf_57_address0,
        exp_buf_57_ce0,
        exp_buf_57_we0,
        exp_buf_57_d0,
        x_58_address0,
        x_58_ce0,
        x_58_q0,
        p_reload195,
        exp_buf_58_address0,
        exp_buf_58_ce0,
        exp_buf_58_we0,
        exp_buf_58_d0,
        x_59_address0,
        x_59_ce0,
        x_59_q0,
        p_reload194,
        exp_buf_59_address0,
        exp_buf_59_ce0,
        exp_buf_59_we0,
        exp_buf_59_d0,
        x_60_address0,
        x_60_ce0,
        x_60_q0,
        p_reload193,
        exp_buf_60_address0,
        exp_buf_60_ce0,
        exp_buf_60_we0,
        exp_buf_60_d0,
        x_61_address0,
        x_61_ce0,
        x_61_q0,
        p_reload192,
        exp_buf_61_address0,
        exp_buf_61_ce0,
        exp_buf_61_we0,
        exp_buf_61_d0,
        x_62_address0,
        x_62_ce0,
        x_62_q0,
        p_reload191,
        exp_buf_62_address0,
        exp_buf_62_ce0,
        exp_buf_62_we0,
        exp_buf_62_d0,
        x_63_address0,
        x_63_ce0,
        x_63_q0,
        p_reload,
        exp_buf_63_address0,
        exp_buf_63_ce0,
        exp_buf_63_we0,
        exp_buf_63_d0,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld,
        p_out20,
        p_out20_ap_vld,
        p_out21,
        p_out21_ap_vld,
        p_out22,
        p_out22_ap_vld,
        p_out23,
        p_out23_ap_vld,
        p_out24,
        p_out24_ap_vld,
        p_out25,
        p_out25_ap_vld,
        p_out26,
        p_out26_ap_vld,
        p_out27,
        p_out27_ap_vld,
        p_out28,
        p_out28_ap_vld,
        p_out29,
        p_out29_ap_vld,
        p_out30,
        p_out30_ap_vld,
        p_out31,
        p_out31_ap_vld,
        p_out32,
        p_out32_ap_vld,
        p_out33,
        p_out33_ap_vld,
        p_out34,
        p_out34_ap_vld,
        p_out35,
        p_out35_ap_vld,
        p_out36,
        p_out36_ap_vld,
        p_out37,
        p_out37_ap_vld,
        p_out38,
        p_out38_ap_vld,
        p_out39,
        p_out39_ap_vld,
        p_out40,
        p_out40_ap_vld,
        p_out41,
        p_out41_ap_vld,
        p_out42,
        p_out42_ap_vld,
        p_out43,
        p_out43_ap_vld,
        p_out44,
        p_out44_ap_vld,
        p_out45,
        p_out45_ap_vld,
        p_out46,
        p_out46_ap_vld,
        p_out47,
        p_out47_ap_vld,
        p_out48,
        p_out48_ap_vld,
        p_out49,
        p_out49_ap_vld,
        p_out50,
        p_out50_ap_vld,
        p_out51,
        p_out51_ap_vld,
        p_out52,
        p_out52_ap_vld,
        p_out53,
        p_out53_ap_vld,
        p_out54,
        p_out54_ap_vld,
        p_out55,
        p_out55_ap_vld,
        p_out56,
        p_out56_ap_vld,
        p_out57,
        p_out57_ap_vld,
        p_out58,
        p_out58_ap_vld,
        p_out59,
        p_out59_ap_vld,
        p_out60,
        p_out60_ap_vld,
        p_out61,
        p_out61_ap_vld,
        p_out62,
        p_out62_ap_vld,
        p_out63,
        p_out63_ap_vld,
        tmp_f32_to_bf16_rne_fu_1246_p_din1,
        tmp_f32_to_bf16_rne_fu_1246_p_dout0,
        tmp_f32_to_bf16_rne_fu_1246_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] tmp;
output  [9:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
input  [31:0] p_reload253;
output  [9:0] exp_buf_address0;
output   exp_buf_ce0;
output   exp_buf_we0;
output  [31:0] exp_buf_d0;
output  [9:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
input  [31:0] p_reload252;
output  [9:0] exp_buf_1_address0;
output   exp_buf_1_ce0;
output   exp_buf_1_we0;
output  [31:0] exp_buf_1_d0;
output  [9:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
input  [31:0] p_reload251;
output  [9:0] exp_buf_2_address0;
output   exp_buf_2_ce0;
output   exp_buf_2_we0;
output  [31:0] exp_buf_2_d0;
output  [9:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
input  [31:0] p_reload250;
output  [9:0] exp_buf_3_address0;
output   exp_buf_3_ce0;
output   exp_buf_3_we0;
output  [31:0] exp_buf_3_d0;
output  [9:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
input  [31:0] p_reload249;
output  [9:0] exp_buf_4_address0;
output   exp_buf_4_ce0;
output   exp_buf_4_we0;
output  [31:0] exp_buf_4_d0;
output  [9:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
input  [31:0] p_reload248;
output  [9:0] exp_buf_5_address0;
output   exp_buf_5_ce0;
output   exp_buf_5_we0;
output  [31:0] exp_buf_5_d0;
output  [9:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
input  [31:0] p_reload247;
output  [9:0] exp_buf_6_address0;
output   exp_buf_6_ce0;
output   exp_buf_6_we0;
output  [31:0] exp_buf_6_d0;
output  [9:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
input  [31:0] p_reload246;
output  [9:0] exp_buf_7_address0;
output   exp_buf_7_ce0;
output   exp_buf_7_we0;
output  [31:0] exp_buf_7_d0;
output  [9:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
input  [31:0] p_reload245;
output  [9:0] exp_buf_8_address0;
output   exp_buf_8_ce0;
output   exp_buf_8_we0;
output  [31:0] exp_buf_8_d0;
output  [9:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
input  [31:0] p_reload244;
output  [9:0] exp_buf_9_address0;
output   exp_buf_9_ce0;
output   exp_buf_9_we0;
output  [31:0] exp_buf_9_d0;
output  [9:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
input  [31:0] p_reload243;
output  [9:0] exp_buf_10_address0;
output   exp_buf_10_ce0;
output   exp_buf_10_we0;
output  [31:0] exp_buf_10_d0;
output  [9:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
input  [31:0] p_reload242;
output  [9:0] exp_buf_11_address0;
output   exp_buf_11_ce0;
output   exp_buf_11_we0;
output  [31:0] exp_buf_11_d0;
output  [9:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
input  [31:0] p_reload241;
output  [9:0] exp_buf_12_address0;
output   exp_buf_12_ce0;
output   exp_buf_12_we0;
output  [31:0] exp_buf_12_d0;
output  [9:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
input  [31:0] p_reload240;
output  [9:0] exp_buf_13_address0;
output   exp_buf_13_ce0;
output   exp_buf_13_we0;
output  [31:0] exp_buf_13_d0;
output  [9:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
input  [31:0] p_reload239;
output  [9:0] exp_buf_14_address0;
output   exp_buf_14_ce0;
output   exp_buf_14_we0;
output  [31:0] exp_buf_14_d0;
output  [9:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
input  [31:0] p_reload238;
output  [9:0] exp_buf_15_address0;
output   exp_buf_15_ce0;
output   exp_buf_15_we0;
output  [31:0] exp_buf_15_d0;
output  [9:0] x_16_address0;
output   x_16_ce0;
input  [31:0] x_16_q0;
input  [31:0] p_reload237;
output  [9:0] exp_buf_16_address0;
output   exp_buf_16_ce0;
output   exp_buf_16_we0;
output  [31:0] exp_buf_16_d0;
output  [9:0] x_17_address0;
output   x_17_ce0;
input  [31:0] x_17_q0;
input  [31:0] p_reload236;
output  [9:0] exp_buf_17_address0;
output   exp_buf_17_ce0;
output   exp_buf_17_we0;
output  [31:0] exp_buf_17_d0;
output  [9:0] x_18_address0;
output   x_18_ce0;
input  [31:0] x_18_q0;
input  [31:0] p_reload235;
output  [9:0] exp_buf_18_address0;
output   exp_buf_18_ce0;
output   exp_buf_18_we0;
output  [31:0] exp_buf_18_d0;
output  [9:0] x_19_address0;
output   x_19_ce0;
input  [31:0] x_19_q0;
input  [31:0] p_reload234;
output  [9:0] exp_buf_19_address0;
output   exp_buf_19_ce0;
output   exp_buf_19_we0;
output  [31:0] exp_buf_19_d0;
output  [9:0] x_20_address0;
output   x_20_ce0;
input  [31:0] x_20_q0;
input  [31:0] p_reload233;
output  [9:0] exp_buf_20_address0;
output   exp_buf_20_ce0;
output   exp_buf_20_we0;
output  [31:0] exp_buf_20_d0;
output  [9:0] x_21_address0;
output   x_21_ce0;
input  [31:0] x_21_q0;
input  [31:0] p_reload232;
output  [9:0] exp_buf_21_address0;
output   exp_buf_21_ce0;
output   exp_buf_21_we0;
output  [31:0] exp_buf_21_d0;
output  [9:0] x_22_address0;
output   x_22_ce0;
input  [31:0] x_22_q0;
input  [31:0] p_reload231;
output  [9:0] exp_buf_22_address0;
output   exp_buf_22_ce0;
output   exp_buf_22_we0;
output  [31:0] exp_buf_22_d0;
output  [9:0] x_23_address0;
output   x_23_ce0;
input  [31:0] x_23_q0;
input  [31:0] p_reload230;
output  [9:0] exp_buf_23_address0;
output   exp_buf_23_ce0;
output   exp_buf_23_we0;
output  [31:0] exp_buf_23_d0;
output  [9:0] x_24_address0;
output   x_24_ce0;
input  [31:0] x_24_q0;
input  [31:0] p_reload229;
output  [9:0] exp_buf_24_address0;
output   exp_buf_24_ce0;
output   exp_buf_24_we0;
output  [31:0] exp_buf_24_d0;
output  [9:0] x_25_address0;
output   x_25_ce0;
input  [31:0] x_25_q0;
input  [31:0] p_reload228;
output  [9:0] exp_buf_25_address0;
output   exp_buf_25_ce0;
output   exp_buf_25_we0;
output  [31:0] exp_buf_25_d0;
output  [9:0] x_26_address0;
output   x_26_ce0;
input  [31:0] x_26_q0;
input  [31:0] p_reload227;
output  [9:0] exp_buf_26_address0;
output   exp_buf_26_ce0;
output   exp_buf_26_we0;
output  [31:0] exp_buf_26_d0;
output  [9:0] x_27_address0;
output   x_27_ce0;
input  [31:0] x_27_q0;
input  [31:0] p_reload226;
output  [9:0] exp_buf_27_address0;
output   exp_buf_27_ce0;
output   exp_buf_27_we0;
output  [31:0] exp_buf_27_d0;
output  [9:0] x_28_address0;
output   x_28_ce0;
input  [31:0] x_28_q0;
input  [31:0] p_reload225;
output  [9:0] exp_buf_28_address0;
output   exp_buf_28_ce0;
output   exp_buf_28_we0;
output  [31:0] exp_buf_28_d0;
output  [9:0] x_29_address0;
output   x_29_ce0;
input  [31:0] x_29_q0;
input  [31:0] p_reload224;
output  [9:0] exp_buf_29_address0;
output   exp_buf_29_ce0;
output   exp_buf_29_we0;
output  [31:0] exp_buf_29_d0;
output  [9:0] x_30_address0;
output   x_30_ce0;
input  [31:0] x_30_q0;
input  [31:0] p_reload223;
output  [9:0] exp_buf_30_address0;
output   exp_buf_30_ce0;
output   exp_buf_30_we0;
output  [31:0] exp_buf_30_d0;
output  [9:0] x_31_address0;
output   x_31_ce0;
input  [31:0] x_31_q0;
input  [31:0] p_reload222;
output  [9:0] exp_buf_31_address0;
output   exp_buf_31_ce0;
output   exp_buf_31_we0;
output  [31:0] exp_buf_31_d0;
output  [9:0] x_32_address0;
output   x_32_ce0;
input  [31:0] x_32_q0;
input  [31:0] p_reload221;
output  [9:0] exp_buf_32_address0;
output   exp_buf_32_ce0;
output   exp_buf_32_we0;
output  [31:0] exp_buf_32_d0;
output  [9:0] x_33_address0;
output   x_33_ce0;
input  [31:0] x_33_q0;
input  [31:0] p_reload220;
output  [9:0] exp_buf_33_address0;
output   exp_buf_33_ce0;
output   exp_buf_33_we0;
output  [31:0] exp_buf_33_d0;
output  [9:0] x_34_address0;
output   x_34_ce0;
input  [31:0] x_34_q0;
input  [31:0] p_reload219;
output  [9:0] exp_buf_34_address0;
output   exp_buf_34_ce0;
output   exp_buf_34_we0;
output  [31:0] exp_buf_34_d0;
output  [9:0] x_35_address0;
output   x_35_ce0;
input  [31:0] x_35_q0;
input  [31:0] p_reload218;
output  [9:0] exp_buf_35_address0;
output   exp_buf_35_ce0;
output   exp_buf_35_we0;
output  [31:0] exp_buf_35_d0;
output  [9:0] x_36_address0;
output   x_36_ce0;
input  [31:0] x_36_q0;
input  [31:0] p_reload217;
output  [9:0] exp_buf_36_address0;
output   exp_buf_36_ce0;
output   exp_buf_36_we0;
output  [31:0] exp_buf_36_d0;
output  [9:0] x_37_address0;
output   x_37_ce0;
input  [31:0] x_37_q0;
input  [31:0] p_reload216;
output  [9:0] exp_buf_37_address0;
output   exp_buf_37_ce0;
output   exp_buf_37_we0;
output  [31:0] exp_buf_37_d0;
output  [9:0] x_38_address0;
output   x_38_ce0;
input  [31:0] x_38_q0;
input  [31:0] p_reload215;
output  [9:0] exp_buf_38_address0;
output   exp_buf_38_ce0;
output   exp_buf_38_we0;
output  [31:0] exp_buf_38_d0;
output  [9:0] x_39_address0;
output   x_39_ce0;
input  [31:0] x_39_q0;
input  [31:0] p_reload214;
output  [9:0] exp_buf_39_address0;
output   exp_buf_39_ce0;
output   exp_buf_39_we0;
output  [31:0] exp_buf_39_d0;
output  [9:0] x_40_address0;
output   x_40_ce0;
input  [31:0] x_40_q0;
input  [31:0] p_reload213;
output  [9:0] exp_buf_40_address0;
output   exp_buf_40_ce0;
output   exp_buf_40_we0;
output  [31:0] exp_buf_40_d0;
output  [9:0] x_41_address0;
output   x_41_ce0;
input  [31:0] x_41_q0;
input  [31:0] p_reload212;
output  [9:0] exp_buf_41_address0;
output   exp_buf_41_ce0;
output   exp_buf_41_we0;
output  [31:0] exp_buf_41_d0;
output  [9:0] x_42_address0;
output   x_42_ce0;
input  [31:0] x_42_q0;
input  [31:0] p_reload211;
output  [9:0] exp_buf_42_address0;
output   exp_buf_42_ce0;
output   exp_buf_42_we0;
output  [31:0] exp_buf_42_d0;
output  [9:0] x_43_address0;
output   x_43_ce0;
input  [31:0] x_43_q0;
input  [31:0] p_reload210;
output  [9:0] exp_buf_43_address0;
output   exp_buf_43_ce0;
output   exp_buf_43_we0;
output  [31:0] exp_buf_43_d0;
output  [9:0] x_44_address0;
output   x_44_ce0;
input  [31:0] x_44_q0;
input  [31:0] p_reload209;
output  [9:0] exp_buf_44_address0;
output   exp_buf_44_ce0;
output   exp_buf_44_we0;
output  [31:0] exp_buf_44_d0;
output  [9:0] x_45_address0;
output   x_45_ce0;
input  [31:0] x_45_q0;
input  [31:0] p_reload208;
output  [9:0] exp_buf_45_address0;
output   exp_buf_45_ce0;
output   exp_buf_45_we0;
output  [31:0] exp_buf_45_d0;
output  [9:0] x_46_address0;
output   x_46_ce0;
input  [31:0] x_46_q0;
input  [31:0] p_reload207;
output  [9:0] exp_buf_46_address0;
output   exp_buf_46_ce0;
output   exp_buf_46_we0;
output  [31:0] exp_buf_46_d0;
output  [9:0] x_47_address0;
output   x_47_ce0;
input  [31:0] x_47_q0;
input  [31:0] p_reload206;
output  [9:0] exp_buf_47_address0;
output   exp_buf_47_ce0;
output   exp_buf_47_we0;
output  [31:0] exp_buf_47_d0;
output  [9:0] x_48_address0;
output   x_48_ce0;
input  [31:0] x_48_q0;
input  [31:0] p_reload205;
output  [9:0] exp_buf_48_address0;
output   exp_buf_48_ce0;
output   exp_buf_48_we0;
output  [31:0] exp_buf_48_d0;
output  [9:0] x_49_address0;
output   x_49_ce0;
input  [31:0] x_49_q0;
input  [31:0] p_reload204;
output  [9:0] exp_buf_49_address0;
output   exp_buf_49_ce0;
output   exp_buf_49_we0;
output  [31:0] exp_buf_49_d0;
output  [9:0] x_50_address0;
output   x_50_ce0;
input  [31:0] x_50_q0;
input  [31:0] p_reload203;
output  [9:0] exp_buf_50_address0;
output   exp_buf_50_ce0;
output   exp_buf_50_we0;
output  [31:0] exp_buf_50_d0;
output  [9:0] x_51_address0;
output   x_51_ce0;
input  [31:0] x_51_q0;
input  [31:0] p_reload202;
output  [9:0] exp_buf_51_address0;
output   exp_buf_51_ce0;
output   exp_buf_51_we0;
output  [31:0] exp_buf_51_d0;
output  [9:0] x_52_address0;
output   x_52_ce0;
input  [31:0] x_52_q0;
input  [31:0] p_reload201;
output  [9:0] exp_buf_52_address0;
output   exp_buf_52_ce0;
output   exp_buf_52_we0;
output  [31:0] exp_buf_52_d0;
output  [9:0] x_53_address0;
output   x_53_ce0;
input  [31:0] x_53_q0;
input  [31:0] p_reload200;
output  [9:0] exp_buf_53_address0;
output   exp_buf_53_ce0;
output   exp_buf_53_we0;
output  [31:0] exp_buf_53_d0;
output  [9:0] x_54_address0;
output   x_54_ce0;
input  [31:0] x_54_q0;
input  [31:0] p_reload199;
output  [9:0] exp_buf_54_address0;
output   exp_buf_54_ce0;
output   exp_buf_54_we0;
output  [31:0] exp_buf_54_d0;
output  [9:0] x_55_address0;
output   x_55_ce0;
input  [31:0] x_55_q0;
input  [31:0] p_reload198;
output  [9:0] exp_buf_55_address0;
output   exp_buf_55_ce0;
output   exp_buf_55_we0;
output  [31:0] exp_buf_55_d0;
output  [9:0] x_56_address0;
output   x_56_ce0;
input  [31:0] x_56_q0;
input  [31:0] p_reload197;
output  [9:0] exp_buf_56_address0;
output   exp_buf_56_ce0;
output   exp_buf_56_we0;
output  [31:0] exp_buf_56_d0;
output  [9:0] x_57_address0;
output   x_57_ce0;
input  [31:0] x_57_q0;
input  [31:0] p_reload196;
output  [9:0] exp_buf_57_address0;
output   exp_buf_57_ce0;
output   exp_buf_57_we0;
output  [31:0] exp_buf_57_d0;
output  [9:0] x_58_address0;
output   x_58_ce0;
input  [31:0] x_58_q0;
input  [31:0] p_reload195;
output  [9:0] exp_buf_58_address0;
output   exp_buf_58_ce0;
output   exp_buf_58_we0;
output  [31:0] exp_buf_58_d0;
output  [9:0] x_59_address0;
output   x_59_ce0;
input  [31:0] x_59_q0;
input  [31:0] p_reload194;
output  [9:0] exp_buf_59_address0;
output   exp_buf_59_ce0;
output   exp_buf_59_we0;
output  [31:0] exp_buf_59_d0;
output  [9:0] x_60_address0;
output   x_60_ce0;
input  [31:0] x_60_q0;
input  [31:0] p_reload193;
output  [9:0] exp_buf_60_address0;
output   exp_buf_60_ce0;
output   exp_buf_60_we0;
output  [31:0] exp_buf_60_d0;
output  [9:0] x_61_address0;
output   x_61_ce0;
input  [31:0] x_61_q0;
input  [31:0] p_reload192;
output  [9:0] exp_buf_61_address0;
output   exp_buf_61_ce0;
output   exp_buf_61_we0;
output  [31:0] exp_buf_61_d0;
output  [9:0] x_62_address0;
output   x_62_ce0;
input  [31:0] x_62_q0;
input  [31:0] p_reload191;
output  [9:0] exp_buf_62_address0;
output   exp_buf_62_ce0;
output   exp_buf_62_we0;
output  [31:0] exp_buf_62_d0;
output  [9:0] x_63_address0;
output   x_63_ce0;
input  [31:0] x_63_q0;
input  [31:0] p_reload;
output  [9:0] exp_buf_63_address0;
output   exp_buf_63_ce0;
output   exp_buf_63_we0;
output  [31:0] exp_buf_63_d0;
output  [15:0] p_out;
output   p_out_ap_vld;
output  [15:0] p_out1;
output   p_out1_ap_vld;
output  [15:0] p_out2;
output   p_out2_ap_vld;
output  [15:0] p_out3;
output   p_out3_ap_vld;
output  [15:0] p_out4;
output   p_out4_ap_vld;
output  [15:0] p_out5;
output   p_out5_ap_vld;
output  [15:0] p_out6;
output   p_out6_ap_vld;
output  [15:0] p_out7;
output   p_out7_ap_vld;
output  [15:0] p_out8;
output   p_out8_ap_vld;
output  [15:0] p_out9;
output   p_out9_ap_vld;
output  [15:0] p_out10;
output   p_out10_ap_vld;
output  [15:0] p_out11;
output   p_out11_ap_vld;
output  [15:0] p_out12;
output   p_out12_ap_vld;
output  [15:0] p_out13;
output   p_out13_ap_vld;
output  [15:0] p_out14;
output   p_out14_ap_vld;
output  [15:0] p_out15;
output   p_out15_ap_vld;
output  [15:0] p_out16;
output   p_out16_ap_vld;
output  [15:0] p_out17;
output   p_out17_ap_vld;
output  [15:0] p_out18;
output   p_out18_ap_vld;
output  [15:0] p_out19;
output   p_out19_ap_vld;
output  [15:0] p_out20;
output   p_out20_ap_vld;
output  [15:0] p_out21;
output   p_out21_ap_vld;
output  [15:0] p_out22;
output   p_out22_ap_vld;
output  [15:0] p_out23;
output   p_out23_ap_vld;
output  [15:0] p_out24;
output   p_out24_ap_vld;
output  [15:0] p_out25;
output   p_out25_ap_vld;
output  [15:0] p_out26;
output   p_out26_ap_vld;
output  [15:0] p_out27;
output   p_out27_ap_vld;
output  [15:0] p_out28;
output   p_out28_ap_vld;
output  [15:0] p_out29;
output   p_out29_ap_vld;
output  [15:0] p_out30;
output   p_out30_ap_vld;
output  [15:0] p_out31;
output   p_out31_ap_vld;
output  [15:0] p_out32;
output   p_out32_ap_vld;
output  [15:0] p_out33;
output   p_out33_ap_vld;
output  [15:0] p_out34;
output   p_out34_ap_vld;
output  [15:0] p_out35;
output   p_out35_ap_vld;
output  [15:0] p_out36;
output   p_out36_ap_vld;
output  [15:0] p_out37;
output   p_out37_ap_vld;
output  [15:0] p_out38;
output   p_out38_ap_vld;
output  [15:0] p_out39;
output   p_out39_ap_vld;
output  [15:0] p_out40;
output   p_out40_ap_vld;
output  [15:0] p_out41;
output   p_out41_ap_vld;
output  [15:0] p_out42;
output   p_out42_ap_vld;
output  [15:0] p_out43;
output   p_out43_ap_vld;
output  [15:0] p_out44;
output   p_out44_ap_vld;
output  [15:0] p_out45;
output   p_out45_ap_vld;
output  [15:0] p_out46;
output   p_out46_ap_vld;
output  [15:0] p_out47;
output   p_out47_ap_vld;
output  [15:0] p_out48;
output   p_out48_ap_vld;
output  [15:0] p_out49;
output   p_out49_ap_vld;
output  [15:0] p_out50;
output   p_out50_ap_vld;
output  [15:0] p_out51;
output   p_out51_ap_vld;
output  [15:0] p_out52;
output   p_out52_ap_vld;
output  [15:0] p_out53;
output   p_out53_ap_vld;
output  [15:0] p_out54;
output   p_out54_ap_vld;
output  [15:0] p_out55;
output   p_out55_ap_vld;
output  [15:0] p_out56;
output   p_out56_ap_vld;
output  [15:0] p_out57;
output   p_out57_ap_vld;
output  [15:0] p_out58;
output   p_out58_ap_vld;
output  [15:0] p_out59;
output   p_out59_ap_vld;
output  [15:0] p_out60;
output   p_out60_ap_vld;
output  [15:0] p_out61;
output   p_out61_ap_vld;
output  [15:0] p_out62;
output   p_out62_ap_vld;
output  [15:0] p_out63;
output   p_out63_ap_vld;
output  [31:0] tmp_f32_to_bf16_rne_fu_1246_p_din1;
input  [15:0] tmp_f32_to_bf16_rne_fu_1246_p_dout0;
input   tmp_f32_to_bf16_rne_fu_1246_p_ready;

reg ap_idle;
reg x_0_ce0;
reg exp_buf_ce0;
reg exp_buf_we0;
reg x_1_ce0;
reg exp_buf_1_ce0;
reg exp_buf_1_we0;
reg x_2_ce0;
reg exp_buf_2_ce0;
reg exp_buf_2_we0;
reg x_3_ce0;
reg exp_buf_3_ce0;
reg exp_buf_3_we0;
reg x_4_ce0;
reg exp_buf_4_ce0;
reg exp_buf_4_we0;
reg x_5_ce0;
reg exp_buf_5_ce0;
reg exp_buf_5_we0;
reg x_6_ce0;
reg exp_buf_6_ce0;
reg exp_buf_6_we0;
reg x_7_ce0;
reg exp_buf_7_ce0;
reg exp_buf_7_we0;
reg x_8_ce0;
reg exp_buf_8_ce0;
reg exp_buf_8_we0;
reg x_9_ce0;
reg exp_buf_9_ce0;
reg exp_buf_9_we0;
reg x_10_ce0;
reg exp_buf_10_ce0;
reg exp_buf_10_we0;
reg x_11_ce0;
reg exp_buf_11_ce0;
reg exp_buf_11_we0;
reg x_12_ce0;
reg exp_buf_12_ce0;
reg exp_buf_12_we0;
reg x_13_ce0;
reg exp_buf_13_ce0;
reg exp_buf_13_we0;
reg x_14_ce0;
reg exp_buf_14_ce0;
reg exp_buf_14_we0;
reg x_15_ce0;
reg exp_buf_15_ce0;
reg exp_buf_15_we0;
reg x_16_ce0;
reg exp_buf_16_ce0;
reg exp_buf_16_we0;
reg x_17_ce0;
reg exp_buf_17_ce0;
reg exp_buf_17_we0;
reg x_18_ce0;
reg exp_buf_18_ce0;
reg exp_buf_18_we0;
reg x_19_ce0;
reg exp_buf_19_ce0;
reg exp_buf_19_we0;
reg x_20_ce0;
reg exp_buf_20_ce0;
reg exp_buf_20_we0;
reg x_21_ce0;
reg exp_buf_21_ce0;
reg exp_buf_21_we0;
reg x_22_ce0;
reg exp_buf_22_ce0;
reg exp_buf_22_we0;
reg x_23_ce0;
reg exp_buf_23_ce0;
reg exp_buf_23_we0;
reg x_24_ce0;
reg exp_buf_24_ce0;
reg exp_buf_24_we0;
reg x_25_ce0;
reg exp_buf_25_ce0;
reg exp_buf_25_we0;
reg x_26_ce0;
reg exp_buf_26_ce0;
reg exp_buf_26_we0;
reg x_27_ce0;
reg exp_buf_27_ce0;
reg exp_buf_27_we0;
reg x_28_ce0;
reg exp_buf_28_ce0;
reg exp_buf_28_we0;
reg x_29_ce0;
reg exp_buf_29_ce0;
reg exp_buf_29_we0;
reg x_30_ce0;
reg exp_buf_30_ce0;
reg exp_buf_30_we0;
reg x_31_ce0;
reg exp_buf_31_ce0;
reg exp_buf_31_we0;
reg x_32_ce0;
reg exp_buf_32_ce0;
reg exp_buf_32_we0;
reg x_33_ce0;
reg exp_buf_33_ce0;
reg exp_buf_33_we0;
reg x_34_ce0;
reg exp_buf_34_ce0;
reg exp_buf_34_we0;
reg x_35_ce0;
reg exp_buf_35_ce0;
reg exp_buf_35_we0;
reg x_36_ce0;
reg exp_buf_36_ce0;
reg exp_buf_36_we0;
reg x_37_ce0;
reg exp_buf_37_ce0;
reg exp_buf_37_we0;
reg x_38_ce0;
reg exp_buf_38_ce0;
reg exp_buf_38_we0;
reg x_39_ce0;
reg exp_buf_39_ce0;
reg exp_buf_39_we0;
reg x_40_ce0;
reg exp_buf_40_ce0;
reg exp_buf_40_we0;
reg x_41_ce0;
reg exp_buf_41_ce0;
reg exp_buf_41_we0;
reg x_42_ce0;
reg exp_buf_42_ce0;
reg exp_buf_42_we0;
reg x_43_ce0;
reg exp_buf_43_ce0;
reg exp_buf_43_we0;
reg x_44_ce0;
reg exp_buf_44_ce0;
reg exp_buf_44_we0;
reg x_45_ce0;
reg exp_buf_45_ce0;
reg exp_buf_45_we0;
reg x_46_ce0;
reg exp_buf_46_ce0;
reg exp_buf_46_we0;
reg x_47_ce0;
reg exp_buf_47_ce0;
reg exp_buf_47_we0;
reg x_48_ce0;
reg exp_buf_48_ce0;
reg exp_buf_48_we0;
reg x_49_ce0;
reg exp_buf_49_ce0;
reg exp_buf_49_we0;
reg x_50_ce0;
reg exp_buf_50_ce0;
reg exp_buf_50_we0;
reg x_51_ce0;
reg exp_buf_51_ce0;
reg exp_buf_51_we0;
reg x_52_ce0;
reg exp_buf_52_ce0;
reg exp_buf_52_we0;
reg x_53_ce0;
reg exp_buf_53_ce0;
reg exp_buf_53_we0;
reg x_54_ce0;
reg exp_buf_54_ce0;
reg exp_buf_54_we0;
reg x_55_ce0;
reg exp_buf_55_ce0;
reg exp_buf_55_we0;
reg x_56_ce0;
reg exp_buf_56_ce0;
reg exp_buf_56_we0;
reg x_57_ce0;
reg exp_buf_57_ce0;
reg exp_buf_57_we0;
reg x_58_ce0;
reg exp_buf_58_ce0;
reg exp_buf_58_we0;
reg x_59_ce0;
reg exp_buf_59_ce0;
reg exp_buf_59_we0;
reg x_60_ce0;
reg exp_buf_60_ce0;
reg exp_buf_60_we0;
reg x_61_ce0;
reg exp_buf_61_ce0;
reg exp_buf_61_we0;
reg x_62_ce0;
reg exp_buf_62_ce0;
reg exp_buf_62_we0;
reg x_63_ce0;
reg exp_buf_63_ce0;
reg exp_buf_63_we0;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;
reg p_out20_ap_vld;
reg p_out21_ap_vld;
reg p_out22_ap_vld;
reg p_out23_ap_vld;
reg p_out24_ap_vld;
reg p_out25_ap_vld;
reg p_out26_ap_vld;
reg p_out27_ap_vld;
reg p_out28_ap_vld;
reg p_out29_ap_vld;
reg p_out30_ap_vld;
reg p_out31_ap_vld;
reg p_out32_ap_vld;
reg p_out33_ap_vld;
reg p_out34_ap_vld;
reg p_out35_ap_vld;
reg p_out36_ap_vld;
reg p_out37_ap_vld;
reg p_out38_ap_vld;
reg p_out39_ap_vld;
reg p_out40_ap_vld;
reg p_out41_ap_vld;
reg p_out42_ap_vld;
reg p_out43_ap_vld;
reg p_out44_ap_vld;
reg p_out45_ap_vld;
reg p_out46_ap_vld;
reg p_out47_ap_vld;
reg p_out48_ap_vld;
reg p_out49_ap_vld;
reg p_out50_ap_vld;
reg p_out51_ap_vld;
reg p_out52_ap_vld;
reg p_out53_ap_vld;
reg p_out54_ap_vld;
reg p_out55_ap_vld;
reg p_out56_ap_vld;
reg p_out57_ap_vld;
reg p_out58_ap_vld;
reg p_out59_ap_vld;
reg p_out60_ap_vld;
reg p_out61_ap_vld;
reg p_out62_ap_vld;
reg p_out63_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln823_fu_4986_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln823_reg_6742;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter1_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter2_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter3_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter4_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter5_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter6_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter7_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter8_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter9_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter10_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter11_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter12_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter13_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter14_reg;
reg   [0:0] icmp_ln823_reg_6742_pp0_iter15_reg;
wire   [63:0] i_1_cast_fu_4998_p1;
reg   [63:0] i_1_cast_reg_6746;
reg   [63:0] i_1_cast_reg_6746_pp0_iter1_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter2_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter3_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter4_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter5_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter6_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter7_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter8_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter9_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter10_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter11_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter12_reg;
reg   [63:0] i_1_cast_reg_6746_pp0_iter13_reg;
reg   [31:0] x_0_load_reg_7134;
reg   [31:0] x_1_load_reg_7139;
reg   [31:0] x_2_load_reg_7144;
reg   [31:0] x_3_load_reg_7149;
reg   [31:0] x_4_load_reg_7154;
reg   [31:0] x_5_load_reg_7159;
reg   [31:0] x_6_load_reg_7164;
reg   [31:0] x_7_load_reg_7169;
reg   [31:0] x_8_load_reg_7174;
reg   [31:0] x_9_load_reg_7179;
reg   [31:0] x_10_load_reg_7184;
reg   [31:0] x_11_load_reg_7189;
reg   [31:0] x_12_load_reg_7194;
reg   [31:0] x_13_load_reg_7199;
reg   [31:0] x_14_load_reg_7204;
reg   [31:0] x_15_load_reg_7209;
reg   [31:0] x_16_load_reg_7214;
reg   [31:0] x_17_load_reg_7219;
reg   [31:0] x_18_load_reg_7224;
reg   [31:0] x_19_load_reg_7229;
reg   [31:0] x_20_load_reg_7234;
reg   [31:0] x_21_load_reg_7239;
reg   [31:0] x_22_load_reg_7244;
reg   [31:0] x_23_load_reg_7249;
reg   [31:0] x_24_load_reg_7254;
reg   [31:0] x_25_load_reg_7259;
reg   [31:0] x_26_load_reg_7264;
reg   [31:0] x_27_load_reg_7269;
reg   [31:0] x_28_load_reg_7274;
reg   [31:0] x_29_load_reg_7279;
reg   [31:0] x_30_load_reg_7284;
reg   [31:0] x_31_load_reg_7289;
reg   [31:0] x_32_load_reg_7294;
reg   [31:0] x_33_load_reg_7299;
reg   [31:0] x_34_load_reg_7304;
reg   [31:0] x_35_load_reg_7309;
reg   [31:0] x_36_load_reg_7314;
reg   [31:0] x_37_load_reg_7319;
reg   [31:0] x_38_load_reg_7324;
reg   [31:0] x_39_load_reg_7329;
reg   [31:0] x_40_load_reg_7334;
reg   [31:0] x_41_load_reg_7339;
reg   [31:0] x_42_load_reg_7344;
reg   [31:0] x_43_load_reg_7349;
reg   [31:0] x_44_load_reg_7354;
reg   [31:0] x_45_load_reg_7359;
reg   [31:0] x_46_load_reg_7364;
reg   [31:0] x_47_load_reg_7369;
reg   [31:0] x_48_load_reg_7374;
reg   [31:0] x_49_load_reg_7379;
reg   [31:0] x_50_load_reg_7384;
reg   [31:0] x_51_load_reg_7389;
reg   [31:0] x_52_load_reg_7394;
reg   [31:0] x_53_load_reg_7399;
reg   [31:0] x_54_load_reg_7404;
reg   [31:0] x_55_load_reg_7409;
reg   [31:0] x_56_load_reg_7414;
reg   [31:0] x_57_load_reg_7419;
reg   [31:0] x_58_load_reg_7424;
reg   [31:0] x_59_load_reg_7429;
reg   [31:0] x_60_load_reg_7434;
reg   [31:0] x_61_load_reg_7439;
reg   [31:0] x_62_load_reg_7444;
reg   [31:0] x_63_load_reg_7449;
wire   [31:0] grp_fu_4402_p2;
reg   [31:0] sub_i_reg_7454;
wire   [31:0] grp_fu_4406_p2;
reg   [31:0] sub_i24_1_reg_7459;
wire   [31:0] grp_fu_4410_p2;
reg   [31:0] sub_i24_2_reg_7464;
wire   [31:0] grp_fu_4414_p2;
reg   [31:0] sub_i24_3_reg_7469;
wire   [31:0] grp_fu_4418_p2;
reg   [31:0] sub_i24_4_reg_7474;
wire   [31:0] grp_fu_4422_p2;
reg   [31:0] sub_i24_5_reg_7479;
wire   [31:0] grp_fu_4426_p2;
reg   [31:0] sub_i24_6_reg_7484;
wire   [31:0] grp_fu_4430_p2;
reg   [31:0] sub_i24_7_reg_7489;
wire   [31:0] grp_fu_4434_p2;
reg   [31:0] sub_i24_8_reg_7494;
wire   [31:0] grp_fu_4438_p2;
reg   [31:0] sub_i24_9_reg_7499;
wire   [31:0] grp_fu_4442_p2;
reg   [31:0] sub_i24_s_reg_7504;
wire   [31:0] grp_fu_4446_p2;
reg   [31:0] sub_i24_10_reg_7509;
wire   [31:0] grp_fu_4450_p2;
reg   [31:0] sub_i24_11_reg_7514;
wire   [31:0] grp_fu_4454_p2;
reg   [31:0] sub_i24_12_reg_7519;
wire   [31:0] grp_fu_4458_p2;
reg   [31:0] sub_i24_13_reg_7524;
wire   [31:0] grp_fu_4462_p2;
reg   [31:0] sub_i24_14_reg_7529;
wire   [31:0] grp_fu_4466_p2;
reg   [31:0] sub_i24_15_reg_7534;
wire   [31:0] grp_fu_4470_p2;
reg   [31:0] sub_i24_16_reg_7539;
wire   [31:0] grp_fu_4474_p2;
reg   [31:0] sub_i24_17_reg_7544;
wire   [31:0] grp_fu_4478_p2;
reg   [31:0] sub_i24_18_reg_7549;
wire   [31:0] grp_fu_4482_p2;
reg   [31:0] sub_i24_19_reg_7554;
wire   [31:0] grp_fu_4486_p2;
reg   [31:0] sub_i24_20_reg_7559;
wire   [31:0] grp_fu_4490_p2;
reg   [31:0] sub_i24_21_reg_7564;
wire   [31:0] grp_fu_4494_p2;
reg   [31:0] sub_i24_22_reg_7569;
wire   [31:0] grp_fu_4498_p2;
reg   [31:0] sub_i24_23_reg_7574;
wire   [31:0] grp_fu_4502_p2;
reg   [31:0] sub_i24_24_reg_7579;
wire   [31:0] grp_fu_4506_p2;
reg   [31:0] sub_i24_25_reg_7584;
wire   [31:0] grp_fu_4510_p2;
reg   [31:0] sub_i24_26_reg_7589;
wire   [31:0] grp_fu_4514_p2;
reg   [31:0] sub_i24_27_reg_7594;
wire   [31:0] grp_fu_4518_p2;
reg   [31:0] sub_i24_28_reg_7599;
wire   [31:0] grp_fu_4522_p2;
reg   [31:0] sub_i24_29_reg_7604;
wire   [31:0] grp_fu_4526_p2;
reg   [31:0] sub_i24_30_reg_7609;
wire   [31:0] grp_fu_4530_p2;
reg   [31:0] sub_i24_31_reg_7614;
wire   [31:0] grp_fu_4534_p2;
reg   [31:0] sub_i24_32_reg_7619;
wire   [31:0] grp_fu_4538_p2;
reg   [31:0] sub_i24_33_reg_7624;
wire   [31:0] grp_fu_4542_p2;
reg   [31:0] sub_i24_34_reg_7629;
wire   [31:0] grp_fu_4546_p2;
reg   [31:0] sub_i24_35_reg_7634;
wire   [31:0] grp_fu_4550_p2;
reg   [31:0] sub_i24_36_reg_7639;
wire   [31:0] grp_fu_4554_p2;
reg   [31:0] sub_i24_37_reg_7644;
wire   [31:0] grp_fu_4558_p2;
reg   [31:0] sub_i24_38_reg_7649;
wire   [31:0] grp_fu_4562_p2;
reg   [31:0] sub_i24_39_reg_7654;
wire   [31:0] grp_fu_4566_p2;
reg   [31:0] sub_i24_40_reg_7659;
wire   [31:0] grp_fu_4570_p2;
reg   [31:0] sub_i24_41_reg_7664;
wire   [31:0] grp_fu_4574_p2;
reg   [31:0] sub_i24_42_reg_7669;
wire   [31:0] grp_fu_4578_p2;
reg   [31:0] sub_i24_43_reg_7674;
wire   [31:0] grp_fu_4582_p2;
reg   [31:0] sub_i24_44_reg_7679;
wire   [31:0] grp_fu_4586_p2;
reg   [31:0] sub_i24_45_reg_7684;
wire   [31:0] grp_fu_4590_p2;
reg   [31:0] sub_i24_46_reg_7689;
wire   [31:0] grp_fu_4594_p2;
reg   [31:0] sub_i24_47_reg_7694;
wire   [31:0] grp_fu_4598_p2;
reg   [31:0] sub_i24_48_reg_7699;
wire   [31:0] grp_fu_4602_p2;
reg   [31:0] sub_i24_49_reg_7704;
wire   [31:0] grp_fu_4606_p2;
reg   [31:0] sub_i24_50_reg_7709;
wire   [31:0] grp_fu_4610_p2;
reg   [31:0] sub_i24_51_reg_7714;
wire   [31:0] grp_fu_4614_p2;
reg   [31:0] sub_i24_52_reg_7719;
wire   [31:0] grp_fu_4618_p2;
reg   [31:0] sub_i24_53_reg_7724;
wire   [31:0] grp_fu_4622_p2;
reg   [31:0] sub_i24_54_reg_7729;
wire   [31:0] grp_fu_4626_p2;
reg   [31:0] sub_i24_55_reg_7734;
wire   [31:0] grp_fu_4630_p2;
reg   [31:0] sub_i24_56_reg_7739;
wire   [31:0] grp_fu_4634_p2;
reg   [31:0] sub_i24_57_reg_7744;
wire   [31:0] grp_fu_4638_p2;
reg   [31:0] sub_i24_58_reg_7749;
wire   [31:0] grp_fu_4642_p2;
reg   [31:0] sub_i24_59_reg_7754;
wire   [31:0] grp_fu_4646_p2;
reg   [31:0] sub_i24_60_reg_7759;
wire   [31:0] grp_fu_4650_p2;
reg   [31:0] sub_i24_61_reg_7764;
wire   [31:0] grp_fu_4654_p2;
reg   [31:0] sub_i24_62_reg_7769;
wire   [31:0] grp_f32_expf_fu_3314_ap_return;
reg   [31:0] ex_reg_7774;
wire   [31:0] grp_f32_expf_fu_3320_ap_return;
reg   [31:0] ex_1_reg_7779;
wire   [31:0] grp_f32_expf_fu_3326_ap_return;
reg   [31:0] ex_2_reg_7784;
wire   [31:0] grp_f32_expf_fu_3332_ap_return;
reg   [31:0] ex_3_reg_7789;
wire   [31:0] grp_f32_expf_fu_3338_ap_return;
reg   [31:0] ex_4_reg_7794;
wire   [31:0] grp_f32_expf_fu_3344_ap_return;
reg   [31:0] ex_5_reg_7799;
wire   [31:0] grp_f32_expf_fu_3350_ap_return;
reg   [31:0] ex_6_reg_7804;
wire   [31:0] grp_f32_expf_fu_3356_ap_return;
reg   [31:0] ex_7_reg_7809;
wire   [31:0] grp_f32_expf_fu_3362_ap_return;
reg   [31:0] ex_8_reg_7814;
wire   [31:0] grp_f32_expf_fu_3368_ap_return;
reg   [31:0] ex_9_reg_7819;
wire   [31:0] grp_f32_expf_fu_3374_ap_return;
reg   [31:0] ex_10_reg_7824;
wire   [31:0] grp_f32_expf_fu_3380_ap_return;
reg   [31:0] ex_11_reg_7829;
wire   [31:0] grp_f32_expf_fu_3386_ap_return;
reg   [31:0] ex_12_reg_7834;
wire   [31:0] grp_f32_expf_fu_3392_ap_return;
reg   [31:0] ex_13_reg_7839;
wire   [31:0] grp_f32_expf_fu_3398_ap_return;
reg   [31:0] ex_14_reg_7844;
wire   [31:0] grp_f32_expf_fu_3404_ap_return;
reg   [31:0] ex_15_reg_7849;
wire   [31:0] grp_f32_expf_fu_3410_ap_return;
reg   [31:0] ex_16_reg_7854;
wire   [31:0] grp_f32_expf_fu_3416_ap_return;
reg   [31:0] ex_17_reg_7859;
wire   [31:0] grp_f32_expf_fu_3422_ap_return;
reg   [31:0] ex_18_reg_7864;
wire   [31:0] grp_f32_expf_fu_3428_ap_return;
reg   [31:0] ex_19_reg_7869;
wire   [31:0] grp_f32_expf_fu_3434_ap_return;
reg   [31:0] ex_20_reg_7874;
wire   [31:0] grp_f32_expf_fu_3440_ap_return;
reg   [31:0] ex_21_reg_7879;
wire   [31:0] grp_f32_expf_fu_3446_ap_return;
reg   [31:0] ex_22_reg_7884;
wire   [31:0] grp_f32_expf_fu_3452_ap_return;
reg   [31:0] ex_23_reg_7889;
wire   [31:0] grp_f32_expf_fu_3458_ap_return;
reg   [31:0] ex_24_reg_7894;
wire   [31:0] grp_f32_expf_fu_3464_ap_return;
reg   [31:0] ex_25_reg_7899;
wire   [31:0] grp_f32_expf_fu_3470_ap_return;
reg   [31:0] ex_26_reg_7904;
wire   [31:0] grp_f32_expf_fu_3476_ap_return;
reg   [31:0] ex_27_reg_7909;
wire   [31:0] grp_f32_expf_fu_3482_ap_return;
reg   [31:0] ex_28_reg_7914;
wire   [31:0] grp_f32_expf_fu_3488_ap_return;
reg   [31:0] ex_29_reg_7919;
wire   [31:0] grp_f32_expf_fu_3494_ap_return;
reg   [31:0] ex_30_reg_7924;
wire   [31:0] grp_f32_expf_fu_3500_ap_return;
reg   [31:0] ex_31_reg_7929;
wire   [31:0] grp_f32_expf_fu_3506_ap_return;
reg   [31:0] ex_32_reg_7934;
wire   [31:0] grp_f32_expf_fu_3512_ap_return;
reg   [31:0] ex_33_reg_7939;
wire   [31:0] grp_f32_expf_fu_3518_ap_return;
reg   [31:0] ex_34_reg_7944;
wire   [31:0] grp_f32_expf_fu_3524_ap_return;
reg   [31:0] ex_35_reg_7949;
wire   [31:0] grp_f32_expf_fu_3530_ap_return;
reg   [31:0] ex_36_reg_7954;
wire   [31:0] grp_f32_expf_fu_3536_ap_return;
reg   [31:0] ex_37_reg_7959;
wire   [31:0] grp_f32_expf_fu_3542_ap_return;
reg   [31:0] ex_38_reg_7964;
wire   [31:0] grp_f32_expf_fu_3548_ap_return;
reg   [31:0] ex_39_reg_7969;
wire   [31:0] grp_f32_expf_fu_3554_ap_return;
reg   [31:0] ex_40_reg_7974;
wire   [31:0] grp_f32_expf_fu_3560_ap_return;
reg   [31:0] ex_41_reg_7979;
wire   [31:0] grp_f32_expf_fu_3566_ap_return;
reg   [31:0] ex_42_reg_7984;
wire   [31:0] grp_f32_expf_fu_3572_ap_return;
reg   [31:0] ex_43_reg_7989;
wire   [31:0] grp_f32_expf_fu_3578_ap_return;
reg   [31:0] ex_44_reg_7994;
wire   [31:0] grp_f32_expf_fu_3584_ap_return;
reg   [31:0] ex_45_reg_7999;
wire   [31:0] grp_f32_expf_fu_3590_ap_return;
reg   [31:0] ex_46_reg_8004;
wire   [31:0] grp_f32_expf_fu_3596_ap_return;
reg   [31:0] ex_47_reg_8009;
wire   [31:0] grp_f32_expf_fu_3602_ap_return;
reg   [31:0] ex_48_reg_8014;
wire   [31:0] grp_f32_expf_fu_3608_ap_return;
reg   [31:0] ex_49_reg_8019;
wire   [31:0] grp_f32_expf_fu_3614_ap_return;
reg   [31:0] ex_50_reg_8024;
wire   [31:0] grp_f32_expf_fu_3620_ap_return;
reg   [31:0] ex_51_reg_8029;
wire   [31:0] grp_f32_expf_fu_3626_ap_return;
reg   [31:0] ex_52_reg_8034;
wire   [31:0] grp_f32_expf_fu_3632_ap_return;
reg   [31:0] ex_53_reg_8039;
wire   [31:0] grp_f32_expf_fu_3638_ap_return;
reg   [31:0] ex_54_reg_8044;
wire   [31:0] grp_f32_expf_fu_3644_ap_return;
reg   [31:0] ex_55_reg_8049;
wire   [31:0] grp_f32_expf_fu_3650_ap_return;
reg   [31:0] ex_56_reg_8054;
wire   [31:0] grp_f32_expf_fu_3656_ap_return;
reg   [31:0] ex_57_reg_8059;
wire   [31:0] grp_f32_expf_fu_3662_ap_return;
reg   [31:0] ex_58_reg_8064;
wire   [31:0] grp_f32_expf_fu_3668_ap_return;
reg   [31:0] ex_59_reg_8069;
wire   [31:0] grp_f32_expf_fu_3674_ap_return;
reg   [31:0] ex_60_reg_8074;
wire   [31:0] grp_f32_expf_fu_3680_ap_return;
reg   [31:0] ex_61_reg_8079;
wire   [31:0] grp_f32_expf_fu_3686_ap_return;
reg   [31:0] ex_62_reg_8084;
wire   [31:0] grp_f32_expf_fu_3692_ap_return;
reg   [31:0] ex_63_reg_8089;
wire   [15:0] addend_bf16_f32_to_bf16_rne_fu_3698_ap_return;
reg   [15:0] addend_bf16_reg_8094;
wire   [15:0] addend_bf16_1_f32_to_bf16_rne_fu_3703_ap_return;
reg   [15:0] addend_bf16_1_reg_8099;
wire   [15:0] addend_bf16_2_f32_to_bf16_rne_fu_3708_ap_return;
reg   [15:0] addend_bf16_2_reg_8104;
wire   [15:0] addend_bf16_3_f32_to_bf16_rne_fu_3713_ap_return;
reg   [15:0] addend_bf16_3_reg_8109;
wire   [15:0] addend_bf16_4_f32_to_bf16_rne_fu_3718_ap_return;
reg   [15:0] addend_bf16_4_reg_8114;
wire   [15:0] addend_bf16_5_f32_to_bf16_rne_fu_3723_ap_return;
reg   [15:0] addend_bf16_5_reg_8119;
wire   [15:0] addend_bf16_6_f32_to_bf16_rne_fu_3728_ap_return;
reg   [15:0] addend_bf16_6_reg_8124;
wire   [15:0] addend_bf16_7_f32_to_bf16_rne_fu_3733_ap_return;
reg   [15:0] addend_bf16_7_reg_8129;
wire   [15:0] addend_bf16_8_f32_to_bf16_rne_fu_3738_ap_return;
reg   [15:0] addend_bf16_8_reg_8134;
wire   [15:0] addend_bf16_9_f32_to_bf16_rne_fu_3743_ap_return;
reg   [15:0] addend_bf16_9_reg_8139;
reg   [15:0] addend_bf16_10_reg_8144;
wire   [15:0] addend_bf16_11_f32_to_bf16_rne_fu_3753_ap_return;
reg   [15:0] addend_bf16_11_reg_8149;
wire   [15:0] addend_bf16_12_f32_to_bf16_rne_fu_3758_ap_return;
reg   [15:0] addend_bf16_12_reg_8154;
wire   [15:0] addend_bf16_13_f32_to_bf16_rne_fu_3763_ap_return;
reg   [15:0] addend_bf16_13_reg_8159;
wire   [15:0] addend_bf16_14_f32_to_bf16_rne_fu_3768_ap_return;
reg   [15:0] addend_bf16_14_reg_8164;
wire   [15:0] addend_bf16_15_f32_to_bf16_rne_fu_3773_ap_return;
reg   [15:0] addend_bf16_15_reg_8169;
wire   [15:0] addend_bf16_16_f32_to_bf16_rne_fu_3778_ap_return;
reg   [15:0] addend_bf16_16_reg_8174;
wire   [15:0] addend_bf16_17_f32_to_bf16_rne_fu_3783_ap_return;
reg   [15:0] addend_bf16_17_reg_8179;
wire   [15:0] addend_bf16_18_f32_to_bf16_rne_fu_3788_ap_return;
reg   [15:0] addend_bf16_18_reg_8184;
wire   [15:0] addend_bf16_19_f32_to_bf16_rne_fu_3793_ap_return;
reg   [15:0] addend_bf16_19_reg_8189;
wire   [15:0] addend_bf16_20_f32_to_bf16_rne_fu_3798_ap_return;
reg   [15:0] addend_bf16_20_reg_8194;
wire   [15:0] addend_bf16_21_f32_to_bf16_rne_fu_3803_ap_return;
reg   [15:0] addend_bf16_21_reg_8199;
wire   [15:0] addend_bf16_22_f32_to_bf16_rne_fu_3808_ap_return;
reg   [15:0] addend_bf16_22_reg_8204;
wire   [15:0] addend_bf16_23_f32_to_bf16_rne_fu_3813_ap_return;
reg   [15:0] addend_bf16_23_reg_8209;
wire   [15:0] addend_bf16_24_f32_to_bf16_rne_fu_3818_ap_return;
reg   [15:0] addend_bf16_24_reg_8214;
wire   [15:0] addend_bf16_25_f32_to_bf16_rne_fu_3823_ap_return;
reg   [15:0] addend_bf16_25_reg_8219;
wire   [15:0] addend_bf16_26_f32_to_bf16_rne_fu_3828_ap_return;
reg   [15:0] addend_bf16_26_reg_8224;
wire   [15:0] addend_bf16_27_f32_to_bf16_rne_fu_3833_ap_return;
reg   [15:0] addend_bf16_27_reg_8229;
wire   [15:0] addend_bf16_28_f32_to_bf16_rne_fu_3838_ap_return;
reg   [15:0] addend_bf16_28_reg_8234;
wire   [15:0] addend_bf16_29_f32_to_bf16_rne_fu_3843_ap_return;
reg   [15:0] addend_bf16_29_reg_8239;
wire   [15:0] addend_bf16_30_f32_to_bf16_rne_fu_3848_ap_return;
reg   [15:0] addend_bf16_30_reg_8244;
wire   [15:0] addend_bf16_31_f32_to_bf16_rne_fu_3853_ap_return;
reg   [15:0] addend_bf16_31_reg_8249;
wire   [15:0] addend_bf16_32_f32_to_bf16_rne_fu_3858_ap_return;
reg   [15:0] addend_bf16_32_reg_8254;
wire   [15:0] addend_bf16_33_f32_to_bf16_rne_fu_3863_ap_return;
reg   [15:0] addend_bf16_33_reg_8259;
wire   [15:0] addend_bf16_34_f32_to_bf16_rne_fu_3868_ap_return;
reg   [15:0] addend_bf16_34_reg_8264;
wire   [15:0] addend_bf16_35_f32_to_bf16_rne_fu_3873_ap_return;
reg   [15:0] addend_bf16_35_reg_8269;
wire   [15:0] addend_bf16_36_f32_to_bf16_rne_fu_3878_ap_return;
reg   [15:0] addend_bf16_36_reg_8274;
wire   [15:0] addend_bf16_37_f32_to_bf16_rne_fu_3883_ap_return;
reg   [15:0] addend_bf16_37_reg_8279;
wire   [15:0] addend_bf16_38_f32_to_bf16_rne_fu_3888_ap_return;
reg   [15:0] addend_bf16_38_reg_8284;
wire   [15:0] addend_bf16_39_f32_to_bf16_rne_fu_3893_ap_return;
reg   [15:0] addend_bf16_39_reg_8289;
wire   [15:0] addend_bf16_40_f32_to_bf16_rne_fu_3898_ap_return;
reg   [15:0] addend_bf16_40_reg_8294;
wire   [15:0] addend_bf16_41_f32_to_bf16_rne_fu_3903_ap_return;
reg   [15:0] addend_bf16_41_reg_8299;
wire   [15:0] addend_bf16_42_f32_to_bf16_rne_fu_3908_ap_return;
reg   [15:0] addend_bf16_42_reg_8304;
wire   [15:0] addend_bf16_43_f32_to_bf16_rne_fu_3913_ap_return;
reg   [15:0] addend_bf16_43_reg_8309;
wire   [15:0] addend_bf16_44_f32_to_bf16_rne_fu_3918_ap_return;
reg   [15:0] addend_bf16_44_reg_8314;
wire   [15:0] addend_bf16_45_f32_to_bf16_rne_fu_3923_ap_return;
reg   [15:0] addend_bf16_45_reg_8319;
wire   [15:0] addend_bf16_46_f32_to_bf16_rne_fu_3928_ap_return;
reg   [15:0] addend_bf16_46_reg_8324;
wire   [15:0] addend_bf16_47_f32_to_bf16_rne_fu_3933_ap_return;
reg   [15:0] addend_bf16_47_reg_8329;
wire   [15:0] addend_bf16_48_f32_to_bf16_rne_fu_3938_ap_return;
reg   [15:0] addend_bf16_48_reg_8334;
wire   [15:0] addend_bf16_49_f32_to_bf16_rne_fu_3943_ap_return;
reg   [15:0] addend_bf16_49_reg_8339;
wire   [15:0] addend_bf16_50_f32_to_bf16_rne_fu_3948_ap_return;
reg   [15:0] addend_bf16_50_reg_8344;
wire   [15:0] addend_bf16_51_f32_to_bf16_rne_fu_3953_ap_return;
reg   [15:0] addend_bf16_51_reg_8349;
wire   [15:0] addend_bf16_52_f32_to_bf16_rne_fu_3958_ap_return;
reg   [15:0] addend_bf16_52_reg_8354;
wire   [15:0] addend_bf16_53_f32_to_bf16_rne_fu_3963_ap_return;
reg   [15:0] addend_bf16_53_reg_8359;
wire   [15:0] addend_bf16_54_f32_to_bf16_rne_fu_3968_ap_return;
reg   [15:0] addend_bf16_54_reg_8364;
wire   [15:0] addend_bf16_55_f32_to_bf16_rne_fu_3973_ap_return;
reg   [15:0] addend_bf16_55_reg_8369;
wire   [15:0] addend_bf16_56_f32_to_bf16_rne_fu_3978_ap_return;
reg   [15:0] addend_bf16_56_reg_8374;
wire   [15:0] addend_bf16_57_f32_to_bf16_rne_fu_3983_ap_return;
reg   [15:0] addend_bf16_57_reg_8379;
wire   [15:0] addend_bf16_58_f32_to_bf16_rne_fu_3988_ap_return;
reg   [15:0] addend_bf16_58_reg_8384;
wire   [15:0] addend_bf16_59_f32_to_bf16_rne_fu_3993_ap_return;
reg   [15:0] addend_bf16_59_reg_8389;
wire   [15:0] addend_bf16_60_f32_to_bf16_rne_fu_3998_ap_return;
reg   [15:0] addend_bf16_60_reg_8394;
wire   [15:0] addend_bf16_61_f32_to_bf16_rne_fu_4003_ap_return;
reg   [15:0] addend_bf16_61_reg_8399;
wire   [15:0] addend_bf16_62_f32_to_bf16_rne_fu_4008_ap_return;
reg   [15:0] addend_bf16_62_reg_8404;
wire   [15:0] addend_bf16_63_f32_to_bf16_rne_fu_4013_ap_return;
reg   [15:0] addend_bf16_63_reg_8409;
wire    addend_bf16_f32_to_bf16_rne_fu_3698_ap_ready;
wire    addend_bf16_1_f32_to_bf16_rne_fu_3703_ap_ready;
wire    addend_bf16_2_f32_to_bf16_rne_fu_3708_ap_ready;
wire    addend_bf16_3_f32_to_bf16_rne_fu_3713_ap_ready;
wire    addend_bf16_4_f32_to_bf16_rne_fu_3718_ap_ready;
wire    addend_bf16_5_f32_to_bf16_rne_fu_3723_ap_ready;
wire    addend_bf16_6_f32_to_bf16_rne_fu_3728_ap_ready;
wire    addend_bf16_7_f32_to_bf16_rne_fu_3733_ap_ready;
wire    addend_bf16_8_f32_to_bf16_rne_fu_3738_ap_ready;
wire    addend_bf16_9_f32_to_bf16_rne_fu_3743_ap_ready;
wire    addend_bf16_11_f32_to_bf16_rne_fu_3753_ap_ready;
wire    addend_bf16_12_f32_to_bf16_rne_fu_3758_ap_ready;
wire    addend_bf16_13_f32_to_bf16_rne_fu_3763_ap_ready;
wire    addend_bf16_14_f32_to_bf16_rne_fu_3768_ap_ready;
wire    addend_bf16_15_f32_to_bf16_rne_fu_3773_ap_ready;
wire    addend_bf16_16_f32_to_bf16_rne_fu_3778_ap_ready;
wire    addend_bf16_17_f32_to_bf16_rne_fu_3783_ap_ready;
wire    addend_bf16_18_f32_to_bf16_rne_fu_3788_ap_ready;
wire    addend_bf16_19_f32_to_bf16_rne_fu_3793_ap_ready;
wire    addend_bf16_20_f32_to_bf16_rne_fu_3798_ap_ready;
wire    addend_bf16_21_f32_to_bf16_rne_fu_3803_ap_ready;
wire    addend_bf16_22_f32_to_bf16_rne_fu_3808_ap_ready;
wire    addend_bf16_23_f32_to_bf16_rne_fu_3813_ap_ready;
wire    addend_bf16_24_f32_to_bf16_rne_fu_3818_ap_ready;
wire    addend_bf16_25_f32_to_bf16_rne_fu_3823_ap_ready;
wire    addend_bf16_26_f32_to_bf16_rne_fu_3828_ap_ready;
wire    addend_bf16_27_f32_to_bf16_rne_fu_3833_ap_ready;
wire    addend_bf16_28_f32_to_bf16_rne_fu_3838_ap_ready;
wire    addend_bf16_29_f32_to_bf16_rne_fu_3843_ap_ready;
wire    addend_bf16_30_f32_to_bf16_rne_fu_3848_ap_ready;
wire    addend_bf16_31_f32_to_bf16_rne_fu_3853_ap_ready;
wire    addend_bf16_32_f32_to_bf16_rne_fu_3858_ap_ready;
wire    addend_bf16_33_f32_to_bf16_rne_fu_3863_ap_ready;
wire    addend_bf16_34_f32_to_bf16_rne_fu_3868_ap_ready;
wire    addend_bf16_35_f32_to_bf16_rne_fu_3873_ap_ready;
wire    addend_bf16_36_f32_to_bf16_rne_fu_3878_ap_ready;
wire    addend_bf16_37_f32_to_bf16_rne_fu_3883_ap_ready;
wire    addend_bf16_38_f32_to_bf16_rne_fu_3888_ap_ready;
wire    addend_bf16_39_f32_to_bf16_rne_fu_3893_ap_ready;
wire    addend_bf16_40_f32_to_bf16_rne_fu_3898_ap_ready;
wire    addend_bf16_41_f32_to_bf16_rne_fu_3903_ap_ready;
wire    addend_bf16_42_f32_to_bf16_rne_fu_3908_ap_ready;
wire    addend_bf16_43_f32_to_bf16_rne_fu_3913_ap_ready;
wire    addend_bf16_44_f32_to_bf16_rne_fu_3918_ap_ready;
wire    addend_bf16_45_f32_to_bf16_rne_fu_3923_ap_ready;
wire    addend_bf16_46_f32_to_bf16_rne_fu_3928_ap_ready;
wire    addend_bf16_47_f32_to_bf16_rne_fu_3933_ap_ready;
wire    addend_bf16_48_f32_to_bf16_rne_fu_3938_ap_ready;
wire    addend_bf16_49_f32_to_bf16_rne_fu_3943_ap_ready;
wire    addend_bf16_50_f32_to_bf16_rne_fu_3948_ap_ready;
wire    addend_bf16_51_f32_to_bf16_rne_fu_3953_ap_ready;
wire    addend_bf16_52_f32_to_bf16_rne_fu_3958_ap_ready;
wire    addend_bf16_53_f32_to_bf16_rne_fu_3963_ap_ready;
wire    addend_bf16_54_f32_to_bf16_rne_fu_3968_ap_ready;
wire    addend_bf16_55_f32_to_bf16_rne_fu_3973_ap_ready;
wire    addend_bf16_56_f32_to_bf16_rne_fu_3978_ap_ready;
wire    addend_bf16_57_f32_to_bf16_rne_fu_3983_ap_ready;
wire    addend_bf16_58_f32_to_bf16_rne_fu_3988_ap_ready;
wire    addend_bf16_59_f32_to_bf16_rne_fu_3993_ap_ready;
wire    addend_bf16_60_f32_to_bf16_rne_fu_3998_ap_ready;
wire    addend_bf16_61_f32_to_bf16_rne_fu_4003_ap_ready;
wire    addend_bf16_62_f32_to_bf16_rne_fu_4008_ap_ready;
wire    addend_bf16_63_f32_to_bf16_rne_fu_4013_ap_ready;
wire   [15:0] grp_bf16add_fast_fu_4018_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4024_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4030_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4036_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4042_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4048_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4054_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4060_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4066_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4072_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4078_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4084_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4090_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4096_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4102_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4108_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4114_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4120_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4126_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4132_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4138_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4144_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4150_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4156_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4162_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4168_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4174_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4180_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4186_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4192_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4198_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4204_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4210_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4216_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4222_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4228_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4234_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4240_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4246_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4252_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4258_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4264_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4270_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4276_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4282_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4288_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4294_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4300_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4306_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4312_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4318_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4324_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4330_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4336_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4342_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4348_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4354_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4360_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4366_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4372_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4378_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4384_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4390_ap_return;
wire   [15:0] grp_bf16add_fast_fu_4396_ap_return;
wire    ap_block_pp0_stage0;
reg   [15:0] empty_fu_552;
reg   [15:0] ap_sig_allocacmp_p_load257;
wire    ap_loop_init;
reg   [15:0] empty_108_fu_556;
reg   [15:0] ap_sig_allocacmp_p_load255;
reg   [15:0] empty_109_fu_560;
reg   [15:0] ap_sig_allocacmp_p_load253;
reg   [15:0] empty_110_fu_564;
reg   [15:0] ap_sig_allocacmp_p_load251;
reg   [15:0] empty_111_fu_568;
reg   [15:0] ap_sig_allocacmp_p_load249;
reg   [15:0] empty_112_fu_572;
reg   [15:0] ap_sig_allocacmp_p_load247;
reg   [15:0] empty_113_fu_576;
reg   [15:0] ap_sig_allocacmp_p_load245;
reg   [15:0] empty_114_fu_580;
reg   [15:0] ap_sig_allocacmp_p_load243;
reg   [15:0] empty_115_fu_584;
reg   [15:0] ap_sig_allocacmp_p_load241;
reg   [15:0] empty_116_fu_588;
reg   [15:0] ap_sig_allocacmp_p_load239;
reg   [15:0] empty_117_fu_592;
reg   [15:0] ap_sig_allocacmp_p_load237;
reg   [15:0] empty_118_fu_596;
reg   [15:0] ap_sig_allocacmp_p_load235;
reg   [15:0] empty_119_fu_600;
reg   [15:0] ap_sig_allocacmp_p_load233;
reg   [15:0] empty_120_fu_604;
reg   [15:0] ap_sig_allocacmp_p_load231;
reg   [15:0] empty_121_fu_608;
reg   [15:0] ap_sig_allocacmp_p_load229;
reg   [15:0] empty_122_fu_612;
reg   [15:0] ap_sig_allocacmp_p_load227;
reg   [15:0] empty_123_fu_616;
reg   [15:0] ap_sig_allocacmp_p_load225;
reg   [15:0] empty_124_fu_620;
reg   [15:0] ap_sig_allocacmp_p_load223;
reg   [15:0] empty_125_fu_624;
reg   [15:0] ap_sig_allocacmp_p_load221;
reg   [15:0] empty_126_fu_628;
reg   [15:0] ap_sig_allocacmp_p_load219;
reg   [15:0] empty_127_fu_632;
reg   [15:0] ap_sig_allocacmp_p_load217;
reg   [15:0] empty_128_fu_636;
reg   [15:0] ap_sig_allocacmp_p_load215;
reg   [15:0] empty_129_fu_640;
reg   [15:0] ap_sig_allocacmp_p_load213;
reg   [15:0] empty_130_fu_644;
reg   [15:0] ap_sig_allocacmp_p_load211;
reg   [15:0] empty_131_fu_648;
reg   [15:0] ap_sig_allocacmp_p_load209;
reg   [15:0] empty_132_fu_652;
reg   [15:0] ap_sig_allocacmp_p_load207;
reg   [15:0] empty_133_fu_656;
reg   [15:0] ap_sig_allocacmp_p_load205;
reg   [15:0] empty_134_fu_660;
reg   [15:0] ap_sig_allocacmp_p_load203;
reg   [15:0] empty_135_fu_664;
reg   [15:0] ap_sig_allocacmp_p_load201;
reg   [15:0] empty_136_fu_668;
reg   [15:0] ap_sig_allocacmp_p_load199;
reg   [15:0] empty_137_fu_672;
reg   [15:0] ap_sig_allocacmp_p_load197;
reg   [15:0] empty_138_fu_676;
reg   [15:0] ap_sig_allocacmp_p_load195;
reg   [15:0] empty_139_fu_680;
reg   [15:0] ap_sig_allocacmp_p_load193;
reg   [15:0] empty_140_fu_684;
reg   [15:0] ap_sig_allocacmp_p_load191;
reg   [15:0] empty_141_fu_688;
reg   [15:0] ap_sig_allocacmp_p_load189;
reg   [15:0] empty_142_fu_692;
reg   [15:0] ap_sig_allocacmp_p_load187;
reg   [15:0] empty_143_fu_696;
reg   [15:0] ap_sig_allocacmp_p_load185;
reg   [15:0] empty_144_fu_700;
reg   [15:0] ap_sig_allocacmp_p_load183;
reg   [15:0] empty_145_fu_704;
reg   [15:0] ap_sig_allocacmp_p_load181;
reg   [15:0] empty_146_fu_708;
reg   [15:0] ap_sig_allocacmp_p_load179;
reg   [15:0] empty_147_fu_712;
reg   [15:0] ap_sig_allocacmp_p_load177;
reg   [15:0] empty_148_fu_716;
reg   [15:0] ap_sig_allocacmp_p_load175;
reg   [15:0] empty_149_fu_720;
reg   [15:0] ap_sig_allocacmp_p_load173;
reg   [15:0] empty_150_fu_724;
reg   [15:0] ap_sig_allocacmp_p_load171;
reg   [15:0] empty_151_fu_728;
reg   [15:0] ap_sig_allocacmp_p_load169;
reg   [15:0] empty_152_fu_732;
reg   [15:0] ap_sig_allocacmp_p_load167;
reg   [15:0] empty_153_fu_736;
reg   [15:0] ap_sig_allocacmp_p_load165;
reg   [15:0] empty_154_fu_740;
reg   [15:0] ap_sig_allocacmp_p_load163;
reg   [15:0] empty_155_fu_744;
reg   [15:0] ap_sig_allocacmp_p_load161;
reg   [15:0] empty_156_fu_748;
reg   [15:0] ap_sig_allocacmp_p_load159;
reg   [15:0] empty_157_fu_752;
reg   [15:0] ap_sig_allocacmp_p_load157;
reg   [15:0] empty_158_fu_756;
reg   [15:0] ap_sig_allocacmp_p_load155;
reg   [15:0] empty_159_fu_760;
reg   [15:0] ap_sig_allocacmp_p_load153;
reg   [15:0] empty_160_fu_764;
reg   [15:0] ap_sig_allocacmp_p_load151;
reg   [15:0] empty_161_fu_768;
reg   [15:0] ap_sig_allocacmp_p_load149;
reg   [15:0] empty_162_fu_772;
reg   [15:0] ap_sig_allocacmp_p_load147;
reg   [15:0] empty_163_fu_776;
reg   [15:0] ap_sig_allocacmp_p_load145;
reg   [15:0] empty_164_fu_780;
reg   [15:0] ap_sig_allocacmp_p_load143;
reg   [15:0] empty_165_fu_784;
reg   [15:0] ap_sig_allocacmp_p_load141;
reg   [15:0] empty_166_fu_788;
reg   [15:0] ap_sig_allocacmp_p_load139;
reg   [15:0] empty_167_fu_792;
reg   [15:0] ap_sig_allocacmp_p_load137;
reg   [15:0] empty_168_fu_796;
reg   [15:0] ap_sig_allocacmp_p_load135;
reg   [15:0] empty_169_fu_800;
reg   [15:0] ap_sig_allocacmp_p_load133;
reg   [15:0] empty_170_fu_804;
reg   [15:0] ap_sig_allocacmp_p_load131;
reg   [9:0] idx_fu_808;
wire   [9:0] add_ln823_fu_4992_p2;
reg   [9:0] ap_sig_allocacmp_i;
wire    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_f32_expf grp_f32_expf_fu_3314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i_reg_7454),
    .ap_return(grp_f32_expf_fu_3314_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_1_reg_7459),
    .ap_return(grp_f32_expf_fu_3320_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3326(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_2_reg_7464),
    .ap_return(grp_f32_expf_fu_3326_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_3_reg_7469),
    .ap_return(grp_f32_expf_fu_3332_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3338(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_4_reg_7474),
    .ap_return(grp_f32_expf_fu_3338_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3344(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_5_reg_7479),
    .ap_return(grp_f32_expf_fu_3344_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3350(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_6_reg_7484),
    .ap_return(grp_f32_expf_fu_3350_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3356(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_7_reg_7489),
    .ap_return(grp_f32_expf_fu_3356_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3362(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_8_reg_7494),
    .ap_return(grp_f32_expf_fu_3362_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_9_reg_7499),
    .ap_return(grp_f32_expf_fu_3368_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3374(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_s_reg_7504),
    .ap_return(grp_f32_expf_fu_3374_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3380(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_10_reg_7509),
    .ap_return(grp_f32_expf_fu_3380_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3386(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_11_reg_7514),
    .ap_return(grp_f32_expf_fu_3386_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3392(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_12_reg_7519),
    .ap_return(grp_f32_expf_fu_3392_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3398(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_13_reg_7524),
    .ap_return(grp_f32_expf_fu_3398_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3404(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_14_reg_7529),
    .ap_return(grp_f32_expf_fu_3404_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_15_reg_7534),
    .ap_return(grp_f32_expf_fu_3410_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3416(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_16_reg_7539),
    .ap_return(grp_f32_expf_fu_3416_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_17_reg_7544),
    .ap_return(grp_f32_expf_fu_3422_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3428(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_18_reg_7549),
    .ap_return(grp_f32_expf_fu_3428_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3434(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_19_reg_7554),
    .ap_return(grp_f32_expf_fu_3434_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_20_reg_7559),
    .ap_return(grp_f32_expf_fu_3440_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3446(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_21_reg_7564),
    .ap_return(grp_f32_expf_fu_3446_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3452(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_22_reg_7569),
    .ap_return(grp_f32_expf_fu_3452_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3458(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_23_reg_7574),
    .ap_return(grp_f32_expf_fu_3458_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3464(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_24_reg_7579),
    .ap_return(grp_f32_expf_fu_3464_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3470(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_25_reg_7584),
    .ap_return(grp_f32_expf_fu_3470_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3476(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_26_reg_7589),
    .ap_return(grp_f32_expf_fu_3476_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3482(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_27_reg_7594),
    .ap_return(grp_f32_expf_fu_3482_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3488(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_28_reg_7599),
    .ap_return(grp_f32_expf_fu_3488_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3494(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_29_reg_7604),
    .ap_return(grp_f32_expf_fu_3494_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3500(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_30_reg_7609),
    .ap_return(grp_f32_expf_fu_3500_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3506(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_31_reg_7614),
    .ap_return(grp_f32_expf_fu_3506_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3512(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_32_reg_7619),
    .ap_return(grp_f32_expf_fu_3512_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3518(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_33_reg_7624),
    .ap_return(grp_f32_expf_fu_3518_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3524(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_34_reg_7629),
    .ap_return(grp_f32_expf_fu_3524_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3530(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_35_reg_7634),
    .ap_return(grp_f32_expf_fu_3530_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3536(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_36_reg_7639),
    .ap_return(grp_f32_expf_fu_3536_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3542(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_37_reg_7644),
    .ap_return(grp_f32_expf_fu_3542_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3548(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_38_reg_7649),
    .ap_return(grp_f32_expf_fu_3548_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3554(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_39_reg_7654),
    .ap_return(grp_f32_expf_fu_3554_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3560(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_40_reg_7659),
    .ap_return(grp_f32_expf_fu_3560_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3566(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_41_reg_7664),
    .ap_return(grp_f32_expf_fu_3566_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3572(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_42_reg_7669),
    .ap_return(grp_f32_expf_fu_3572_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3578(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_43_reg_7674),
    .ap_return(grp_f32_expf_fu_3578_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3584(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_44_reg_7679),
    .ap_return(grp_f32_expf_fu_3584_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3590(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_45_reg_7684),
    .ap_return(grp_f32_expf_fu_3590_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3596(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_46_reg_7689),
    .ap_return(grp_f32_expf_fu_3596_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3602(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_47_reg_7694),
    .ap_return(grp_f32_expf_fu_3602_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3608(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_48_reg_7699),
    .ap_return(grp_f32_expf_fu_3608_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3614(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_49_reg_7704),
    .ap_return(grp_f32_expf_fu_3614_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3620(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_50_reg_7709),
    .ap_return(grp_f32_expf_fu_3620_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3626(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_51_reg_7714),
    .ap_return(grp_f32_expf_fu_3626_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3632(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_52_reg_7719),
    .ap_return(grp_f32_expf_fu_3632_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3638(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_53_reg_7724),
    .ap_return(grp_f32_expf_fu_3638_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_54_reg_7729),
    .ap_return(grp_f32_expf_fu_3644_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3650(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_55_reg_7734),
    .ap_return(grp_f32_expf_fu_3650_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3656(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_56_reg_7739),
    .ap_return(grp_f32_expf_fu_3656_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3662(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_57_reg_7744),
    .ap_return(grp_f32_expf_fu_3662_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3668(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_58_reg_7749),
    .ap_return(grp_f32_expf_fu_3668_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3674(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_59_reg_7754),
    .ap_return(grp_f32_expf_fu_3674_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3680(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_60_reg_7759),
    .ap_return(grp_f32_expf_fu_3680_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3686(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_61_reg_7764),
    .ap_return(grp_f32_expf_fu_3686_ap_return)
);

activation_accelerator_f32_expf grp_f32_expf_fu_3692(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .v(sub_i24_62_reg_7769),
    .ap_return(grp_f32_expf_fu_3692_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_f32_to_bf16_rne_fu_3698(
    .ap_ready(addend_bf16_f32_to_bf16_rne_fu_3698_ap_ready),
    .f(ex_reg_7774),
    .ap_return(addend_bf16_f32_to_bf16_rne_fu_3698_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_1_f32_to_bf16_rne_fu_3703(
    .ap_ready(addend_bf16_1_f32_to_bf16_rne_fu_3703_ap_ready),
    .f(ex_1_reg_7779),
    .ap_return(addend_bf16_1_f32_to_bf16_rne_fu_3703_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_2_f32_to_bf16_rne_fu_3708(
    .ap_ready(addend_bf16_2_f32_to_bf16_rne_fu_3708_ap_ready),
    .f(ex_2_reg_7784),
    .ap_return(addend_bf16_2_f32_to_bf16_rne_fu_3708_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_3_f32_to_bf16_rne_fu_3713(
    .ap_ready(addend_bf16_3_f32_to_bf16_rne_fu_3713_ap_ready),
    .f(ex_3_reg_7789),
    .ap_return(addend_bf16_3_f32_to_bf16_rne_fu_3713_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_4_f32_to_bf16_rne_fu_3718(
    .ap_ready(addend_bf16_4_f32_to_bf16_rne_fu_3718_ap_ready),
    .f(ex_4_reg_7794),
    .ap_return(addend_bf16_4_f32_to_bf16_rne_fu_3718_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_5_f32_to_bf16_rne_fu_3723(
    .ap_ready(addend_bf16_5_f32_to_bf16_rne_fu_3723_ap_ready),
    .f(ex_5_reg_7799),
    .ap_return(addend_bf16_5_f32_to_bf16_rne_fu_3723_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_6_f32_to_bf16_rne_fu_3728(
    .ap_ready(addend_bf16_6_f32_to_bf16_rne_fu_3728_ap_ready),
    .f(ex_6_reg_7804),
    .ap_return(addend_bf16_6_f32_to_bf16_rne_fu_3728_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_7_f32_to_bf16_rne_fu_3733(
    .ap_ready(addend_bf16_7_f32_to_bf16_rne_fu_3733_ap_ready),
    .f(ex_7_reg_7809),
    .ap_return(addend_bf16_7_f32_to_bf16_rne_fu_3733_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_8_f32_to_bf16_rne_fu_3738(
    .ap_ready(addend_bf16_8_f32_to_bf16_rne_fu_3738_ap_ready),
    .f(ex_8_reg_7814),
    .ap_return(addend_bf16_8_f32_to_bf16_rne_fu_3738_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_9_f32_to_bf16_rne_fu_3743(
    .ap_ready(addend_bf16_9_f32_to_bf16_rne_fu_3743_ap_ready),
    .f(ex_9_reg_7819),
    .ap_return(addend_bf16_9_f32_to_bf16_rne_fu_3743_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_11_f32_to_bf16_rne_fu_3753(
    .ap_ready(addend_bf16_11_f32_to_bf16_rne_fu_3753_ap_ready),
    .f(ex_11_reg_7829),
    .ap_return(addend_bf16_11_f32_to_bf16_rne_fu_3753_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_12_f32_to_bf16_rne_fu_3758(
    .ap_ready(addend_bf16_12_f32_to_bf16_rne_fu_3758_ap_ready),
    .f(ex_12_reg_7834),
    .ap_return(addend_bf16_12_f32_to_bf16_rne_fu_3758_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_13_f32_to_bf16_rne_fu_3763(
    .ap_ready(addend_bf16_13_f32_to_bf16_rne_fu_3763_ap_ready),
    .f(ex_13_reg_7839),
    .ap_return(addend_bf16_13_f32_to_bf16_rne_fu_3763_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_14_f32_to_bf16_rne_fu_3768(
    .ap_ready(addend_bf16_14_f32_to_bf16_rne_fu_3768_ap_ready),
    .f(ex_14_reg_7844),
    .ap_return(addend_bf16_14_f32_to_bf16_rne_fu_3768_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_15_f32_to_bf16_rne_fu_3773(
    .ap_ready(addend_bf16_15_f32_to_bf16_rne_fu_3773_ap_ready),
    .f(ex_15_reg_7849),
    .ap_return(addend_bf16_15_f32_to_bf16_rne_fu_3773_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_16_f32_to_bf16_rne_fu_3778(
    .ap_ready(addend_bf16_16_f32_to_bf16_rne_fu_3778_ap_ready),
    .f(ex_16_reg_7854),
    .ap_return(addend_bf16_16_f32_to_bf16_rne_fu_3778_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_17_f32_to_bf16_rne_fu_3783(
    .ap_ready(addend_bf16_17_f32_to_bf16_rne_fu_3783_ap_ready),
    .f(ex_17_reg_7859),
    .ap_return(addend_bf16_17_f32_to_bf16_rne_fu_3783_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_18_f32_to_bf16_rne_fu_3788(
    .ap_ready(addend_bf16_18_f32_to_bf16_rne_fu_3788_ap_ready),
    .f(ex_18_reg_7864),
    .ap_return(addend_bf16_18_f32_to_bf16_rne_fu_3788_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_19_f32_to_bf16_rne_fu_3793(
    .ap_ready(addend_bf16_19_f32_to_bf16_rne_fu_3793_ap_ready),
    .f(ex_19_reg_7869),
    .ap_return(addend_bf16_19_f32_to_bf16_rne_fu_3793_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_20_f32_to_bf16_rne_fu_3798(
    .ap_ready(addend_bf16_20_f32_to_bf16_rne_fu_3798_ap_ready),
    .f(ex_20_reg_7874),
    .ap_return(addend_bf16_20_f32_to_bf16_rne_fu_3798_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_21_f32_to_bf16_rne_fu_3803(
    .ap_ready(addend_bf16_21_f32_to_bf16_rne_fu_3803_ap_ready),
    .f(ex_21_reg_7879),
    .ap_return(addend_bf16_21_f32_to_bf16_rne_fu_3803_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_22_f32_to_bf16_rne_fu_3808(
    .ap_ready(addend_bf16_22_f32_to_bf16_rne_fu_3808_ap_ready),
    .f(ex_22_reg_7884),
    .ap_return(addend_bf16_22_f32_to_bf16_rne_fu_3808_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_23_f32_to_bf16_rne_fu_3813(
    .ap_ready(addend_bf16_23_f32_to_bf16_rne_fu_3813_ap_ready),
    .f(ex_23_reg_7889),
    .ap_return(addend_bf16_23_f32_to_bf16_rne_fu_3813_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_24_f32_to_bf16_rne_fu_3818(
    .ap_ready(addend_bf16_24_f32_to_bf16_rne_fu_3818_ap_ready),
    .f(ex_24_reg_7894),
    .ap_return(addend_bf16_24_f32_to_bf16_rne_fu_3818_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_25_f32_to_bf16_rne_fu_3823(
    .ap_ready(addend_bf16_25_f32_to_bf16_rne_fu_3823_ap_ready),
    .f(ex_25_reg_7899),
    .ap_return(addend_bf16_25_f32_to_bf16_rne_fu_3823_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_26_f32_to_bf16_rne_fu_3828(
    .ap_ready(addend_bf16_26_f32_to_bf16_rne_fu_3828_ap_ready),
    .f(ex_26_reg_7904),
    .ap_return(addend_bf16_26_f32_to_bf16_rne_fu_3828_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_27_f32_to_bf16_rne_fu_3833(
    .ap_ready(addend_bf16_27_f32_to_bf16_rne_fu_3833_ap_ready),
    .f(ex_27_reg_7909),
    .ap_return(addend_bf16_27_f32_to_bf16_rne_fu_3833_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_28_f32_to_bf16_rne_fu_3838(
    .ap_ready(addend_bf16_28_f32_to_bf16_rne_fu_3838_ap_ready),
    .f(ex_28_reg_7914),
    .ap_return(addend_bf16_28_f32_to_bf16_rne_fu_3838_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_29_f32_to_bf16_rne_fu_3843(
    .ap_ready(addend_bf16_29_f32_to_bf16_rne_fu_3843_ap_ready),
    .f(ex_29_reg_7919),
    .ap_return(addend_bf16_29_f32_to_bf16_rne_fu_3843_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_30_f32_to_bf16_rne_fu_3848(
    .ap_ready(addend_bf16_30_f32_to_bf16_rne_fu_3848_ap_ready),
    .f(ex_30_reg_7924),
    .ap_return(addend_bf16_30_f32_to_bf16_rne_fu_3848_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_31_f32_to_bf16_rne_fu_3853(
    .ap_ready(addend_bf16_31_f32_to_bf16_rne_fu_3853_ap_ready),
    .f(ex_31_reg_7929),
    .ap_return(addend_bf16_31_f32_to_bf16_rne_fu_3853_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_32_f32_to_bf16_rne_fu_3858(
    .ap_ready(addend_bf16_32_f32_to_bf16_rne_fu_3858_ap_ready),
    .f(ex_32_reg_7934),
    .ap_return(addend_bf16_32_f32_to_bf16_rne_fu_3858_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_33_f32_to_bf16_rne_fu_3863(
    .ap_ready(addend_bf16_33_f32_to_bf16_rne_fu_3863_ap_ready),
    .f(ex_33_reg_7939),
    .ap_return(addend_bf16_33_f32_to_bf16_rne_fu_3863_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_34_f32_to_bf16_rne_fu_3868(
    .ap_ready(addend_bf16_34_f32_to_bf16_rne_fu_3868_ap_ready),
    .f(ex_34_reg_7944),
    .ap_return(addend_bf16_34_f32_to_bf16_rne_fu_3868_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_35_f32_to_bf16_rne_fu_3873(
    .ap_ready(addend_bf16_35_f32_to_bf16_rne_fu_3873_ap_ready),
    .f(ex_35_reg_7949),
    .ap_return(addend_bf16_35_f32_to_bf16_rne_fu_3873_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_36_f32_to_bf16_rne_fu_3878(
    .ap_ready(addend_bf16_36_f32_to_bf16_rne_fu_3878_ap_ready),
    .f(ex_36_reg_7954),
    .ap_return(addend_bf16_36_f32_to_bf16_rne_fu_3878_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_37_f32_to_bf16_rne_fu_3883(
    .ap_ready(addend_bf16_37_f32_to_bf16_rne_fu_3883_ap_ready),
    .f(ex_37_reg_7959),
    .ap_return(addend_bf16_37_f32_to_bf16_rne_fu_3883_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_38_f32_to_bf16_rne_fu_3888(
    .ap_ready(addend_bf16_38_f32_to_bf16_rne_fu_3888_ap_ready),
    .f(ex_38_reg_7964),
    .ap_return(addend_bf16_38_f32_to_bf16_rne_fu_3888_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_39_f32_to_bf16_rne_fu_3893(
    .ap_ready(addend_bf16_39_f32_to_bf16_rne_fu_3893_ap_ready),
    .f(ex_39_reg_7969),
    .ap_return(addend_bf16_39_f32_to_bf16_rne_fu_3893_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_40_f32_to_bf16_rne_fu_3898(
    .ap_ready(addend_bf16_40_f32_to_bf16_rne_fu_3898_ap_ready),
    .f(ex_40_reg_7974),
    .ap_return(addend_bf16_40_f32_to_bf16_rne_fu_3898_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_41_f32_to_bf16_rne_fu_3903(
    .ap_ready(addend_bf16_41_f32_to_bf16_rne_fu_3903_ap_ready),
    .f(ex_41_reg_7979),
    .ap_return(addend_bf16_41_f32_to_bf16_rne_fu_3903_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_42_f32_to_bf16_rne_fu_3908(
    .ap_ready(addend_bf16_42_f32_to_bf16_rne_fu_3908_ap_ready),
    .f(ex_42_reg_7984),
    .ap_return(addend_bf16_42_f32_to_bf16_rne_fu_3908_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_43_f32_to_bf16_rne_fu_3913(
    .ap_ready(addend_bf16_43_f32_to_bf16_rne_fu_3913_ap_ready),
    .f(ex_43_reg_7989),
    .ap_return(addend_bf16_43_f32_to_bf16_rne_fu_3913_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_44_f32_to_bf16_rne_fu_3918(
    .ap_ready(addend_bf16_44_f32_to_bf16_rne_fu_3918_ap_ready),
    .f(ex_44_reg_7994),
    .ap_return(addend_bf16_44_f32_to_bf16_rne_fu_3918_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_45_f32_to_bf16_rne_fu_3923(
    .ap_ready(addend_bf16_45_f32_to_bf16_rne_fu_3923_ap_ready),
    .f(ex_45_reg_7999),
    .ap_return(addend_bf16_45_f32_to_bf16_rne_fu_3923_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_46_f32_to_bf16_rne_fu_3928(
    .ap_ready(addend_bf16_46_f32_to_bf16_rne_fu_3928_ap_ready),
    .f(ex_46_reg_8004),
    .ap_return(addend_bf16_46_f32_to_bf16_rne_fu_3928_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_47_f32_to_bf16_rne_fu_3933(
    .ap_ready(addend_bf16_47_f32_to_bf16_rne_fu_3933_ap_ready),
    .f(ex_47_reg_8009),
    .ap_return(addend_bf16_47_f32_to_bf16_rne_fu_3933_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_48_f32_to_bf16_rne_fu_3938(
    .ap_ready(addend_bf16_48_f32_to_bf16_rne_fu_3938_ap_ready),
    .f(ex_48_reg_8014),
    .ap_return(addend_bf16_48_f32_to_bf16_rne_fu_3938_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_49_f32_to_bf16_rne_fu_3943(
    .ap_ready(addend_bf16_49_f32_to_bf16_rne_fu_3943_ap_ready),
    .f(ex_49_reg_8019),
    .ap_return(addend_bf16_49_f32_to_bf16_rne_fu_3943_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_50_f32_to_bf16_rne_fu_3948(
    .ap_ready(addend_bf16_50_f32_to_bf16_rne_fu_3948_ap_ready),
    .f(ex_50_reg_8024),
    .ap_return(addend_bf16_50_f32_to_bf16_rne_fu_3948_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_51_f32_to_bf16_rne_fu_3953(
    .ap_ready(addend_bf16_51_f32_to_bf16_rne_fu_3953_ap_ready),
    .f(ex_51_reg_8029),
    .ap_return(addend_bf16_51_f32_to_bf16_rne_fu_3953_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_52_f32_to_bf16_rne_fu_3958(
    .ap_ready(addend_bf16_52_f32_to_bf16_rne_fu_3958_ap_ready),
    .f(ex_52_reg_8034),
    .ap_return(addend_bf16_52_f32_to_bf16_rne_fu_3958_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_53_f32_to_bf16_rne_fu_3963(
    .ap_ready(addend_bf16_53_f32_to_bf16_rne_fu_3963_ap_ready),
    .f(ex_53_reg_8039),
    .ap_return(addend_bf16_53_f32_to_bf16_rne_fu_3963_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_54_f32_to_bf16_rne_fu_3968(
    .ap_ready(addend_bf16_54_f32_to_bf16_rne_fu_3968_ap_ready),
    .f(ex_54_reg_8044),
    .ap_return(addend_bf16_54_f32_to_bf16_rne_fu_3968_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_55_f32_to_bf16_rne_fu_3973(
    .ap_ready(addend_bf16_55_f32_to_bf16_rne_fu_3973_ap_ready),
    .f(ex_55_reg_8049),
    .ap_return(addend_bf16_55_f32_to_bf16_rne_fu_3973_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_56_f32_to_bf16_rne_fu_3978(
    .ap_ready(addend_bf16_56_f32_to_bf16_rne_fu_3978_ap_ready),
    .f(ex_56_reg_8054),
    .ap_return(addend_bf16_56_f32_to_bf16_rne_fu_3978_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_57_f32_to_bf16_rne_fu_3983(
    .ap_ready(addend_bf16_57_f32_to_bf16_rne_fu_3983_ap_ready),
    .f(ex_57_reg_8059),
    .ap_return(addend_bf16_57_f32_to_bf16_rne_fu_3983_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_58_f32_to_bf16_rne_fu_3988(
    .ap_ready(addend_bf16_58_f32_to_bf16_rne_fu_3988_ap_ready),
    .f(ex_58_reg_8064),
    .ap_return(addend_bf16_58_f32_to_bf16_rne_fu_3988_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_59_f32_to_bf16_rne_fu_3993(
    .ap_ready(addend_bf16_59_f32_to_bf16_rne_fu_3993_ap_ready),
    .f(ex_59_reg_8069),
    .ap_return(addend_bf16_59_f32_to_bf16_rne_fu_3993_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_60_f32_to_bf16_rne_fu_3998(
    .ap_ready(addend_bf16_60_f32_to_bf16_rne_fu_3998_ap_ready),
    .f(ex_60_reg_8074),
    .ap_return(addend_bf16_60_f32_to_bf16_rne_fu_3998_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_61_f32_to_bf16_rne_fu_4003(
    .ap_ready(addend_bf16_61_f32_to_bf16_rne_fu_4003_ap_ready),
    .f(ex_61_reg_8079),
    .ap_return(addend_bf16_61_f32_to_bf16_rne_fu_4003_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_62_f32_to_bf16_rne_fu_4008(
    .ap_ready(addend_bf16_62_f32_to_bf16_rne_fu_4008_ap_ready),
    .f(ex_62_reg_8084),
    .ap_return(addend_bf16_62_f32_to_bf16_rne_fu_4008_ap_return)
);

activation_accelerator_f32_to_bf16_rne addend_bf16_63_f32_to_bf16_rne_fu_4013(
    .ap_ready(addend_bf16_63_f32_to_bf16_rne_fu_4013_ap_ready),
    .f(ex_63_reg_8089),
    .ap_return(addend_bf16_63_f32_to_bf16_rne_fu_4013_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4018(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load257),
    .b_bits(addend_bf16_reg_8094),
    .ap_return(grp_bf16add_fast_fu_4018_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4024(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load255),
    .b_bits(addend_bf16_1_reg_8099),
    .ap_return(grp_bf16add_fast_fu_4024_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4030(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load253),
    .b_bits(addend_bf16_2_reg_8104),
    .ap_return(grp_bf16add_fast_fu_4030_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4036(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load251),
    .b_bits(addend_bf16_3_reg_8109),
    .ap_return(grp_bf16add_fast_fu_4036_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4042(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load249),
    .b_bits(addend_bf16_4_reg_8114),
    .ap_return(grp_bf16add_fast_fu_4042_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4048(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load247),
    .b_bits(addend_bf16_5_reg_8119),
    .ap_return(grp_bf16add_fast_fu_4048_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4054(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load245),
    .b_bits(addend_bf16_6_reg_8124),
    .ap_return(grp_bf16add_fast_fu_4054_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4060(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load243),
    .b_bits(addend_bf16_7_reg_8129),
    .ap_return(grp_bf16add_fast_fu_4060_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4066(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load241),
    .b_bits(addend_bf16_8_reg_8134),
    .ap_return(grp_bf16add_fast_fu_4066_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4072(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load239),
    .b_bits(addend_bf16_9_reg_8139),
    .ap_return(grp_bf16add_fast_fu_4072_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4078(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load237),
    .b_bits(addend_bf16_10_reg_8144),
    .ap_return(grp_bf16add_fast_fu_4078_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4084(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load235),
    .b_bits(addend_bf16_11_reg_8149),
    .ap_return(grp_bf16add_fast_fu_4084_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4090(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load233),
    .b_bits(addend_bf16_12_reg_8154),
    .ap_return(grp_bf16add_fast_fu_4090_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4096(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load231),
    .b_bits(addend_bf16_13_reg_8159),
    .ap_return(grp_bf16add_fast_fu_4096_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load229),
    .b_bits(addend_bf16_14_reg_8164),
    .ap_return(grp_bf16add_fast_fu_4102_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4108(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load227),
    .b_bits(addend_bf16_15_reg_8169),
    .ap_return(grp_bf16add_fast_fu_4108_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4114(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load225),
    .b_bits(addend_bf16_16_reg_8174),
    .ap_return(grp_bf16add_fast_fu_4114_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4120(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load223),
    .b_bits(addend_bf16_17_reg_8179),
    .ap_return(grp_bf16add_fast_fu_4120_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load221),
    .b_bits(addend_bf16_18_reg_8184),
    .ap_return(grp_bf16add_fast_fu_4126_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4132(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load219),
    .b_bits(addend_bf16_19_reg_8189),
    .ap_return(grp_bf16add_fast_fu_4132_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load217),
    .b_bits(addend_bf16_20_reg_8194),
    .ap_return(grp_bf16add_fast_fu_4138_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4144(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load215),
    .b_bits(addend_bf16_21_reg_8199),
    .ap_return(grp_bf16add_fast_fu_4144_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load213),
    .b_bits(addend_bf16_22_reg_8204),
    .ap_return(grp_bf16add_fast_fu_4150_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load211),
    .b_bits(addend_bf16_23_reg_8209),
    .ap_return(grp_bf16add_fast_fu_4156_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4162(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load209),
    .b_bits(addend_bf16_24_reg_8214),
    .ap_return(grp_bf16add_fast_fu_4162_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load207),
    .b_bits(addend_bf16_25_reg_8219),
    .ap_return(grp_bf16add_fast_fu_4168_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load205),
    .b_bits(addend_bf16_26_reg_8224),
    .ap_return(grp_bf16add_fast_fu_4174_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4180(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load203),
    .b_bits(addend_bf16_27_reg_8229),
    .ap_return(grp_bf16add_fast_fu_4180_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load201),
    .b_bits(addend_bf16_28_reg_8234),
    .ap_return(grp_bf16add_fast_fu_4186_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4192(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load199),
    .b_bits(addend_bf16_29_reg_8239),
    .ap_return(grp_bf16add_fast_fu_4192_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load197),
    .b_bits(addend_bf16_30_reg_8244),
    .ap_return(grp_bf16add_fast_fu_4198_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load195),
    .b_bits(addend_bf16_31_reg_8249),
    .ap_return(grp_bf16add_fast_fu_4204_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load193),
    .b_bits(addend_bf16_32_reg_8254),
    .ap_return(grp_bf16add_fast_fu_4210_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load191),
    .b_bits(addend_bf16_33_reg_8259),
    .ap_return(grp_bf16add_fast_fu_4216_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load189),
    .b_bits(addend_bf16_34_reg_8264),
    .ap_return(grp_bf16add_fast_fu_4222_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4228(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load187),
    .b_bits(addend_bf16_35_reg_8269),
    .ap_return(grp_bf16add_fast_fu_4228_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load185),
    .b_bits(addend_bf16_36_reg_8274),
    .ap_return(grp_bf16add_fast_fu_4234_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load183),
    .b_bits(addend_bf16_37_reg_8279),
    .ap_return(grp_bf16add_fast_fu_4240_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load181),
    .b_bits(addend_bf16_38_reg_8284),
    .ap_return(grp_bf16add_fast_fu_4246_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load179),
    .b_bits(addend_bf16_39_reg_8289),
    .ap_return(grp_bf16add_fast_fu_4252_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load177),
    .b_bits(addend_bf16_40_reg_8294),
    .ap_return(grp_bf16add_fast_fu_4258_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load175),
    .b_bits(addend_bf16_41_reg_8299),
    .ap_return(grp_bf16add_fast_fu_4264_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load173),
    .b_bits(addend_bf16_42_reg_8304),
    .ap_return(grp_bf16add_fast_fu_4270_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load171),
    .b_bits(addend_bf16_43_reg_8309),
    .ap_return(grp_bf16add_fast_fu_4276_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load169),
    .b_bits(addend_bf16_44_reg_8314),
    .ap_return(grp_bf16add_fast_fu_4282_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load167),
    .b_bits(addend_bf16_45_reg_8319),
    .ap_return(grp_bf16add_fast_fu_4288_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load165),
    .b_bits(addend_bf16_46_reg_8324),
    .ap_return(grp_bf16add_fast_fu_4294_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load163),
    .b_bits(addend_bf16_47_reg_8329),
    .ap_return(grp_bf16add_fast_fu_4300_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load161),
    .b_bits(addend_bf16_48_reg_8334),
    .ap_return(grp_bf16add_fast_fu_4306_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load159),
    .b_bits(addend_bf16_49_reg_8339),
    .ap_return(grp_bf16add_fast_fu_4312_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load157),
    .b_bits(addend_bf16_50_reg_8344),
    .ap_return(grp_bf16add_fast_fu_4318_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4324(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load155),
    .b_bits(addend_bf16_51_reg_8349),
    .ap_return(grp_bf16add_fast_fu_4324_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load153),
    .b_bits(addend_bf16_52_reg_8354),
    .ap_return(grp_bf16add_fast_fu_4330_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load151),
    .b_bits(addend_bf16_53_reg_8359),
    .ap_return(grp_bf16add_fast_fu_4336_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4342(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load149),
    .b_bits(addend_bf16_54_reg_8364),
    .ap_return(grp_bf16add_fast_fu_4342_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load147),
    .b_bits(addend_bf16_55_reg_8369),
    .ap_return(grp_bf16add_fast_fu_4348_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load145),
    .b_bits(addend_bf16_56_reg_8374),
    .ap_return(grp_bf16add_fast_fu_4354_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4360(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load143),
    .b_bits(addend_bf16_57_reg_8379),
    .ap_return(grp_bf16add_fast_fu_4360_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4366(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load141),
    .b_bits(addend_bf16_58_reg_8384),
    .ap_return(grp_bf16add_fast_fu_4366_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load139),
    .b_bits(addend_bf16_59_reg_8389),
    .ap_return(grp_bf16add_fast_fu_4372_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4378(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load137),
    .b_bits(addend_bf16_60_reg_8394),
    .ap_return(grp_bf16add_fast_fu_4378_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4384(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load135),
    .b_bits(addend_bf16_61_reg_8399),
    .ap_return(grp_bf16add_fast_fu_4384_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load133),
    .b_bits(addend_bf16_62_reg_8404),
    .ap_return(grp_bf16add_fast_fu_4390_ap_return)
);

activation_accelerator_bf16add_fast grp_bf16add_fast_fu_4396(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_bits(ap_sig_allocacmp_p_load131),
    .b_bits(addend_bf16_63_reg_8409),
    .ap_return(grp_bf16add_fast_fu_4396_ap_return)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U271(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_0_load_reg_7134),
    .din1(p_reload253),
    .ce(1'b1),
    .dout(grp_fu_4402_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U272(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_1_load_reg_7139),
    .din1(p_reload252),
    .ce(1'b1),
    .dout(grp_fu_4406_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U273(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_load_reg_7144),
    .din1(p_reload251),
    .ce(1'b1),
    .dout(grp_fu_4410_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_3_load_reg_7149),
    .din1(p_reload250),
    .ce(1'b1),
    .dout(grp_fu_4414_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U275(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_load_reg_7154),
    .din1(p_reload249),
    .ce(1'b1),
    .dout(grp_fu_4418_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U276(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_5_load_reg_7159),
    .din1(p_reload248),
    .ce(1'b1),
    .dout(grp_fu_4422_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U277(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_6_load_reg_7164),
    .din1(p_reload247),
    .ce(1'b1),
    .dout(grp_fu_4426_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U278(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_7_load_reg_7169),
    .din1(p_reload246),
    .ce(1'b1),
    .dout(grp_fu_4430_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U279(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_8_load_reg_7174),
    .din1(p_reload245),
    .ce(1'b1),
    .dout(grp_fu_4434_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U280(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_9_load_reg_7179),
    .din1(p_reload244),
    .ce(1'b1),
    .dout(grp_fu_4438_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U281(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_10_load_reg_7184),
    .din1(p_reload243),
    .ce(1'b1),
    .dout(grp_fu_4442_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U282(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_11_load_reg_7189),
    .din1(p_reload242),
    .ce(1'b1),
    .dout(grp_fu_4446_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U283(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_12_load_reg_7194),
    .din1(p_reload241),
    .ce(1'b1),
    .dout(grp_fu_4450_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_13_load_reg_7199),
    .din1(p_reload240),
    .ce(1'b1),
    .dout(grp_fu_4454_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_14_load_reg_7204),
    .din1(p_reload239),
    .ce(1'b1),
    .dout(grp_fu_4458_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_15_load_reg_7209),
    .din1(p_reload238),
    .ce(1'b1),
    .dout(grp_fu_4462_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_16_load_reg_7214),
    .din1(p_reload237),
    .ce(1'b1),
    .dout(grp_fu_4466_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_17_load_reg_7219),
    .din1(p_reload236),
    .ce(1'b1),
    .dout(grp_fu_4470_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_18_load_reg_7224),
    .din1(p_reload235),
    .ce(1'b1),
    .dout(grp_fu_4474_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U290(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_19_load_reg_7229),
    .din1(p_reload234),
    .ce(1'b1),
    .dout(grp_fu_4478_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U291(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_20_load_reg_7234),
    .din1(p_reload233),
    .ce(1'b1),
    .dout(grp_fu_4482_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U292(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_21_load_reg_7239),
    .din1(p_reload232),
    .ce(1'b1),
    .dout(grp_fu_4486_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U293(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_22_load_reg_7244),
    .din1(p_reload231),
    .ce(1'b1),
    .dout(grp_fu_4490_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U294(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_23_load_reg_7249),
    .din1(p_reload230),
    .ce(1'b1),
    .dout(grp_fu_4494_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U295(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_24_load_reg_7254),
    .din1(p_reload229),
    .ce(1'b1),
    .dout(grp_fu_4498_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U296(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_25_load_reg_7259),
    .din1(p_reload228),
    .ce(1'b1),
    .dout(grp_fu_4502_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U297(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_26_load_reg_7264),
    .din1(p_reload227),
    .ce(1'b1),
    .dout(grp_fu_4506_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U298(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_27_load_reg_7269),
    .din1(p_reload226),
    .ce(1'b1),
    .dout(grp_fu_4510_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U299(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_28_load_reg_7274),
    .din1(p_reload225),
    .ce(1'b1),
    .dout(grp_fu_4514_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U300(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_29_load_reg_7279),
    .din1(p_reload224),
    .ce(1'b1),
    .dout(grp_fu_4518_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U301(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_30_load_reg_7284),
    .din1(p_reload223),
    .ce(1'b1),
    .dout(grp_fu_4522_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_31_load_reg_7289),
    .din1(p_reload222),
    .ce(1'b1),
    .dout(grp_fu_4526_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_32_load_reg_7294),
    .din1(p_reload221),
    .ce(1'b1),
    .dout(grp_fu_4530_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U304(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_33_load_reg_7299),
    .din1(p_reload220),
    .ce(1'b1),
    .dout(grp_fu_4534_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U305(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_34_load_reg_7304),
    .din1(p_reload219),
    .ce(1'b1),
    .dout(grp_fu_4538_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U306(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_35_load_reg_7309),
    .din1(p_reload218),
    .ce(1'b1),
    .dout(grp_fu_4542_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_36_load_reg_7314),
    .din1(p_reload217),
    .ce(1'b1),
    .dout(grp_fu_4546_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_37_load_reg_7319),
    .din1(p_reload216),
    .ce(1'b1),
    .dout(grp_fu_4550_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_38_load_reg_7324),
    .din1(p_reload215),
    .ce(1'b1),
    .dout(grp_fu_4554_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_39_load_reg_7329),
    .din1(p_reload214),
    .ce(1'b1),
    .dout(grp_fu_4558_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_40_load_reg_7334),
    .din1(p_reload213),
    .ce(1'b1),
    .dout(grp_fu_4562_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_41_load_reg_7339),
    .din1(p_reload212),
    .ce(1'b1),
    .dout(grp_fu_4566_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_42_load_reg_7344),
    .din1(p_reload211),
    .ce(1'b1),
    .dout(grp_fu_4570_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_43_load_reg_7349),
    .din1(p_reload210),
    .ce(1'b1),
    .dout(grp_fu_4574_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_44_load_reg_7354),
    .din1(p_reload209),
    .ce(1'b1),
    .dout(grp_fu_4578_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U316(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_45_load_reg_7359),
    .din1(p_reload208),
    .ce(1'b1),
    .dout(grp_fu_4582_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U317(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_46_load_reg_7364),
    .din1(p_reload207),
    .ce(1'b1),
    .dout(grp_fu_4586_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U318(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_47_load_reg_7369),
    .din1(p_reload206),
    .ce(1'b1),
    .dout(grp_fu_4590_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U319(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_48_load_reg_7374),
    .din1(p_reload205),
    .ce(1'b1),
    .dout(grp_fu_4594_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U320(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_49_load_reg_7379),
    .din1(p_reload204),
    .ce(1'b1),
    .dout(grp_fu_4598_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U321(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_50_load_reg_7384),
    .din1(p_reload203),
    .ce(1'b1),
    .dout(grp_fu_4602_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U322(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_51_load_reg_7389),
    .din1(p_reload202),
    .ce(1'b1),
    .dout(grp_fu_4606_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U323(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_52_load_reg_7394),
    .din1(p_reload201),
    .ce(1'b1),
    .dout(grp_fu_4610_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U324(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_53_load_reg_7399),
    .din1(p_reload200),
    .ce(1'b1),
    .dout(grp_fu_4614_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U325(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_54_load_reg_7404),
    .din1(p_reload199),
    .ce(1'b1),
    .dout(grp_fu_4618_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U326(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_55_load_reg_7409),
    .din1(p_reload198),
    .ce(1'b1),
    .dout(grp_fu_4622_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U327(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_56_load_reg_7414),
    .din1(p_reload197),
    .ce(1'b1),
    .dout(grp_fu_4626_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U328(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_57_load_reg_7419),
    .din1(p_reload196),
    .ce(1'b1),
    .dout(grp_fu_4630_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U329(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_58_load_reg_7424),
    .din1(p_reload195),
    .ce(1'b1),
    .dout(grp_fu_4634_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U330(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_59_load_reg_7429),
    .din1(p_reload194),
    .ce(1'b1),
    .dout(grp_fu_4638_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U331(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_60_load_reg_7434),
    .din1(p_reload193),
    .ce(1'b1),
    .dout(grp_fu_4642_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U332(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_61_load_reg_7439),
    .din1(p_reload192),
    .ce(1'b1),
    .dout(grp_fu_4646_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U333(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_62_load_reg_7444),
    .din1(p_reload191),
    .ce(1'b1),
    .dout(grp_fu_4650_p2)
);

activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_4_full_dsp_1_U334(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_63_load_reg_7449),
    .din1(p_reload),
    .ce(1'b1),
    .dout(grp_fu_4654_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_108_fu_556 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_108_fu_556 <= grp_bf16add_fast_fu_4024_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_109_fu_560 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_109_fu_560 <= grp_bf16add_fast_fu_4030_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_110_fu_564 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_110_fu_564 <= grp_bf16add_fast_fu_4036_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_111_fu_568 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_111_fu_568 <= grp_bf16add_fast_fu_4042_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_112_fu_572 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_112_fu_572 <= grp_bf16add_fast_fu_4048_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_113_fu_576 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_113_fu_576 <= grp_bf16add_fast_fu_4054_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_114_fu_580 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_114_fu_580 <= grp_bf16add_fast_fu_4060_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_115_fu_584 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_115_fu_584 <= grp_bf16add_fast_fu_4066_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_116_fu_588 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_116_fu_588 <= grp_bf16add_fast_fu_4072_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_117_fu_592 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_117_fu_592 <= grp_bf16add_fast_fu_4078_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_118_fu_596 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_118_fu_596 <= grp_bf16add_fast_fu_4084_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_119_fu_600 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_119_fu_600 <= grp_bf16add_fast_fu_4090_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_120_fu_604 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_120_fu_604 <= grp_bf16add_fast_fu_4096_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_121_fu_608 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_121_fu_608 <= grp_bf16add_fast_fu_4102_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_122_fu_612 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_122_fu_612 <= grp_bf16add_fast_fu_4108_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_123_fu_616 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_123_fu_616 <= grp_bf16add_fast_fu_4114_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_124_fu_620 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_124_fu_620 <= grp_bf16add_fast_fu_4120_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_125_fu_624 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_125_fu_624 <= grp_bf16add_fast_fu_4126_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_126_fu_628 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_126_fu_628 <= grp_bf16add_fast_fu_4132_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_127_fu_632 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_127_fu_632 <= grp_bf16add_fast_fu_4138_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_128_fu_636 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_128_fu_636 <= grp_bf16add_fast_fu_4144_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_129_fu_640 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_129_fu_640 <= grp_bf16add_fast_fu_4150_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_130_fu_644 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_130_fu_644 <= grp_bf16add_fast_fu_4156_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_131_fu_648 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_131_fu_648 <= grp_bf16add_fast_fu_4162_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_132_fu_652 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_132_fu_652 <= grp_bf16add_fast_fu_4168_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_133_fu_656 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_133_fu_656 <= grp_bf16add_fast_fu_4174_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_134_fu_660 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_134_fu_660 <= grp_bf16add_fast_fu_4180_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_135_fu_664 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_135_fu_664 <= grp_bf16add_fast_fu_4186_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_136_fu_668 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_136_fu_668 <= grp_bf16add_fast_fu_4192_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_137_fu_672 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_137_fu_672 <= grp_bf16add_fast_fu_4198_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_138_fu_676 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_138_fu_676 <= grp_bf16add_fast_fu_4204_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_139_fu_680 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_139_fu_680 <= grp_bf16add_fast_fu_4210_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_140_fu_684 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_140_fu_684 <= grp_bf16add_fast_fu_4216_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_141_fu_688 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_141_fu_688 <= grp_bf16add_fast_fu_4222_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_142_fu_692 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_142_fu_692 <= grp_bf16add_fast_fu_4228_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_143_fu_696 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_143_fu_696 <= grp_bf16add_fast_fu_4234_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_144_fu_700 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_144_fu_700 <= grp_bf16add_fast_fu_4240_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_145_fu_704 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_145_fu_704 <= grp_bf16add_fast_fu_4246_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_146_fu_708 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_146_fu_708 <= grp_bf16add_fast_fu_4252_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_147_fu_712 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_147_fu_712 <= grp_bf16add_fast_fu_4258_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_148_fu_716 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_148_fu_716 <= grp_bf16add_fast_fu_4264_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_149_fu_720 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_149_fu_720 <= grp_bf16add_fast_fu_4270_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_150_fu_724 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_150_fu_724 <= grp_bf16add_fast_fu_4276_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_151_fu_728 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_151_fu_728 <= grp_bf16add_fast_fu_4282_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_152_fu_732 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_152_fu_732 <= grp_bf16add_fast_fu_4288_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_153_fu_736 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_153_fu_736 <= grp_bf16add_fast_fu_4294_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_154_fu_740 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_154_fu_740 <= grp_bf16add_fast_fu_4300_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_155_fu_744 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_155_fu_744 <= grp_bf16add_fast_fu_4306_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_156_fu_748 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_156_fu_748 <= grp_bf16add_fast_fu_4312_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_157_fu_752 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_157_fu_752 <= grp_bf16add_fast_fu_4318_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_158_fu_756 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_158_fu_756 <= grp_bf16add_fast_fu_4324_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_159_fu_760 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_159_fu_760 <= grp_bf16add_fast_fu_4330_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_160_fu_764 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_160_fu_764 <= grp_bf16add_fast_fu_4336_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_161_fu_768 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_161_fu_768 <= grp_bf16add_fast_fu_4342_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_162_fu_772 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_162_fu_772 <= grp_bf16add_fast_fu_4348_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_163_fu_776 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_163_fu_776 <= grp_bf16add_fast_fu_4354_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_164_fu_780 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_164_fu_780 <= grp_bf16add_fast_fu_4360_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_165_fu_784 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_165_fu_784 <= grp_bf16add_fast_fu_4366_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_166_fu_788 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_166_fu_788 <= grp_bf16add_fast_fu_4372_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_167_fu_792 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_167_fu_792 <= grp_bf16add_fast_fu_4378_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_168_fu_796 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_168_fu_796 <= grp_bf16add_fast_fu_4384_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_169_fu_800 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_169_fu_800 <= grp_bf16add_fast_fu_4390_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_170_fu_804 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_170_fu_804 <= grp_bf16add_fast_fu_4396_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_552 <= tmp;
        end else if ((ap_enable_reg_pp0_iter17 == 1'b1)) begin
            empty_fu_552 <= grp_bf16add_fast_fu_4018_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln823_fu_4986_p2 == 1'd0))) begin
            idx_fu_808 <= add_ln823_fu_4992_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_808 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        addend_bf16_10_reg_8144 <= tmp_f32_to_bf16_rne_fu_1246_p_dout0;
        addend_bf16_11_reg_8149 <= addend_bf16_11_f32_to_bf16_rne_fu_3753_ap_return;
        addend_bf16_12_reg_8154 <= addend_bf16_12_f32_to_bf16_rne_fu_3758_ap_return;
        addend_bf16_13_reg_8159 <= addend_bf16_13_f32_to_bf16_rne_fu_3763_ap_return;
        addend_bf16_14_reg_8164 <= addend_bf16_14_f32_to_bf16_rne_fu_3768_ap_return;
        addend_bf16_15_reg_8169 <= addend_bf16_15_f32_to_bf16_rne_fu_3773_ap_return;
        addend_bf16_16_reg_8174 <= addend_bf16_16_f32_to_bf16_rne_fu_3778_ap_return;
        addend_bf16_17_reg_8179 <= addend_bf16_17_f32_to_bf16_rne_fu_3783_ap_return;
        addend_bf16_18_reg_8184 <= addend_bf16_18_f32_to_bf16_rne_fu_3788_ap_return;
        addend_bf16_19_reg_8189 <= addend_bf16_19_f32_to_bf16_rne_fu_3793_ap_return;
        addend_bf16_1_reg_8099 <= addend_bf16_1_f32_to_bf16_rne_fu_3703_ap_return;
        addend_bf16_20_reg_8194 <= addend_bf16_20_f32_to_bf16_rne_fu_3798_ap_return;
        addend_bf16_21_reg_8199 <= addend_bf16_21_f32_to_bf16_rne_fu_3803_ap_return;
        addend_bf16_22_reg_8204 <= addend_bf16_22_f32_to_bf16_rne_fu_3808_ap_return;
        addend_bf16_23_reg_8209 <= addend_bf16_23_f32_to_bf16_rne_fu_3813_ap_return;
        addend_bf16_24_reg_8214 <= addend_bf16_24_f32_to_bf16_rne_fu_3818_ap_return;
        addend_bf16_25_reg_8219 <= addend_bf16_25_f32_to_bf16_rne_fu_3823_ap_return;
        addend_bf16_26_reg_8224 <= addend_bf16_26_f32_to_bf16_rne_fu_3828_ap_return;
        addend_bf16_27_reg_8229 <= addend_bf16_27_f32_to_bf16_rne_fu_3833_ap_return;
        addend_bf16_28_reg_8234 <= addend_bf16_28_f32_to_bf16_rne_fu_3838_ap_return;
        addend_bf16_29_reg_8239 <= addend_bf16_29_f32_to_bf16_rne_fu_3843_ap_return;
        addend_bf16_2_reg_8104 <= addend_bf16_2_f32_to_bf16_rne_fu_3708_ap_return;
        addend_bf16_30_reg_8244 <= addend_bf16_30_f32_to_bf16_rne_fu_3848_ap_return;
        addend_bf16_31_reg_8249 <= addend_bf16_31_f32_to_bf16_rne_fu_3853_ap_return;
        addend_bf16_32_reg_8254 <= addend_bf16_32_f32_to_bf16_rne_fu_3858_ap_return;
        addend_bf16_33_reg_8259 <= addend_bf16_33_f32_to_bf16_rne_fu_3863_ap_return;
        addend_bf16_34_reg_8264 <= addend_bf16_34_f32_to_bf16_rne_fu_3868_ap_return;
        addend_bf16_35_reg_8269 <= addend_bf16_35_f32_to_bf16_rne_fu_3873_ap_return;
        addend_bf16_36_reg_8274 <= addend_bf16_36_f32_to_bf16_rne_fu_3878_ap_return;
        addend_bf16_37_reg_8279 <= addend_bf16_37_f32_to_bf16_rne_fu_3883_ap_return;
        addend_bf16_38_reg_8284 <= addend_bf16_38_f32_to_bf16_rne_fu_3888_ap_return;
        addend_bf16_39_reg_8289 <= addend_bf16_39_f32_to_bf16_rne_fu_3893_ap_return;
        addend_bf16_3_reg_8109 <= addend_bf16_3_f32_to_bf16_rne_fu_3713_ap_return;
        addend_bf16_40_reg_8294 <= addend_bf16_40_f32_to_bf16_rne_fu_3898_ap_return;
        addend_bf16_41_reg_8299 <= addend_bf16_41_f32_to_bf16_rne_fu_3903_ap_return;
        addend_bf16_42_reg_8304 <= addend_bf16_42_f32_to_bf16_rne_fu_3908_ap_return;
        addend_bf16_43_reg_8309 <= addend_bf16_43_f32_to_bf16_rne_fu_3913_ap_return;
        addend_bf16_44_reg_8314 <= addend_bf16_44_f32_to_bf16_rne_fu_3918_ap_return;
        addend_bf16_45_reg_8319 <= addend_bf16_45_f32_to_bf16_rne_fu_3923_ap_return;
        addend_bf16_46_reg_8324 <= addend_bf16_46_f32_to_bf16_rne_fu_3928_ap_return;
        addend_bf16_47_reg_8329 <= addend_bf16_47_f32_to_bf16_rne_fu_3933_ap_return;
        addend_bf16_48_reg_8334 <= addend_bf16_48_f32_to_bf16_rne_fu_3938_ap_return;
        addend_bf16_49_reg_8339 <= addend_bf16_49_f32_to_bf16_rne_fu_3943_ap_return;
        addend_bf16_4_reg_8114 <= addend_bf16_4_f32_to_bf16_rne_fu_3718_ap_return;
        addend_bf16_50_reg_8344 <= addend_bf16_50_f32_to_bf16_rne_fu_3948_ap_return;
        addend_bf16_51_reg_8349 <= addend_bf16_51_f32_to_bf16_rne_fu_3953_ap_return;
        addend_bf16_52_reg_8354 <= addend_bf16_52_f32_to_bf16_rne_fu_3958_ap_return;
        addend_bf16_53_reg_8359 <= addend_bf16_53_f32_to_bf16_rne_fu_3963_ap_return;
        addend_bf16_54_reg_8364 <= addend_bf16_54_f32_to_bf16_rne_fu_3968_ap_return;
        addend_bf16_55_reg_8369 <= addend_bf16_55_f32_to_bf16_rne_fu_3973_ap_return;
        addend_bf16_56_reg_8374 <= addend_bf16_56_f32_to_bf16_rne_fu_3978_ap_return;
        addend_bf16_57_reg_8379 <= addend_bf16_57_f32_to_bf16_rne_fu_3983_ap_return;
        addend_bf16_58_reg_8384 <= addend_bf16_58_f32_to_bf16_rne_fu_3988_ap_return;
        addend_bf16_59_reg_8389 <= addend_bf16_59_f32_to_bf16_rne_fu_3993_ap_return;
        addend_bf16_5_reg_8119 <= addend_bf16_5_f32_to_bf16_rne_fu_3723_ap_return;
        addend_bf16_60_reg_8394 <= addend_bf16_60_f32_to_bf16_rne_fu_3998_ap_return;
        addend_bf16_61_reg_8399 <= addend_bf16_61_f32_to_bf16_rne_fu_4003_ap_return;
        addend_bf16_62_reg_8404 <= addend_bf16_62_f32_to_bf16_rne_fu_4008_ap_return;
        addend_bf16_63_reg_8409 <= addend_bf16_63_f32_to_bf16_rne_fu_4013_ap_return;
        addend_bf16_6_reg_8124 <= addend_bf16_6_f32_to_bf16_rne_fu_3728_ap_return;
        addend_bf16_7_reg_8129 <= addend_bf16_7_f32_to_bf16_rne_fu_3733_ap_return;
        addend_bf16_8_reg_8134 <= addend_bf16_8_f32_to_bf16_rne_fu_3738_ap_return;
        addend_bf16_9_reg_8139 <= addend_bf16_9_f32_to_bf16_rne_fu_3743_ap_return;
        addend_bf16_reg_8094 <= addend_bf16_f32_to_bf16_rne_fu_3698_ap_return;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ex_10_reg_7824 <= grp_f32_expf_fu_3374_ap_return;
        ex_11_reg_7829 <= grp_f32_expf_fu_3380_ap_return;
        ex_12_reg_7834 <= grp_f32_expf_fu_3386_ap_return;
        ex_13_reg_7839 <= grp_f32_expf_fu_3392_ap_return;
        ex_14_reg_7844 <= grp_f32_expf_fu_3398_ap_return;
        ex_15_reg_7849 <= grp_f32_expf_fu_3404_ap_return;
        ex_16_reg_7854 <= grp_f32_expf_fu_3410_ap_return;
        ex_17_reg_7859 <= grp_f32_expf_fu_3416_ap_return;
        ex_18_reg_7864 <= grp_f32_expf_fu_3422_ap_return;
        ex_19_reg_7869 <= grp_f32_expf_fu_3428_ap_return;
        ex_1_reg_7779 <= grp_f32_expf_fu_3320_ap_return;
        ex_20_reg_7874 <= grp_f32_expf_fu_3434_ap_return;
        ex_21_reg_7879 <= grp_f32_expf_fu_3440_ap_return;
        ex_22_reg_7884 <= grp_f32_expf_fu_3446_ap_return;
        ex_23_reg_7889 <= grp_f32_expf_fu_3452_ap_return;
        ex_24_reg_7894 <= grp_f32_expf_fu_3458_ap_return;
        ex_25_reg_7899 <= grp_f32_expf_fu_3464_ap_return;
        ex_26_reg_7904 <= grp_f32_expf_fu_3470_ap_return;
        ex_27_reg_7909 <= grp_f32_expf_fu_3476_ap_return;
        ex_28_reg_7914 <= grp_f32_expf_fu_3482_ap_return;
        ex_29_reg_7919 <= grp_f32_expf_fu_3488_ap_return;
        ex_2_reg_7784 <= grp_f32_expf_fu_3326_ap_return;
        ex_30_reg_7924 <= grp_f32_expf_fu_3494_ap_return;
        ex_31_reg_7929 <= grp_f32_expf_fu_3500_ap_return;
        ex_32_reg_7934 <= grp_f32_expf_fu_3506_ap_return;
        ex_33_reg_7939 <= grp_f32_expf_fu_3512_ap_return;
        ex_34_reg_7944 <= grp_f32_expf_fu_3518_ap_return;
        ex_35_reg_7949 <= grp_f32_expf_fu_3524_ap_return;
        ex_36_reg_7954 <= grp_f32_expf_fu_3530_ap_return;
        ex_37_reg_7959 <= grp_f32_expf_fu_3536_ap_return;
        ex_38_reg_7964 <= grp_f32_expf_fu_3542_ap_return;
        ex_39_reg_7969 <= grp_f32_expf_fu_3548_ap_return;
        ex_3_reg_7789 <= grp_f32_expf_fu_3332_ap_return;
        ex_40_reg_7974 <= grp_f32_expf_fu_3554_ap_return;
        ex_41_reg_7979 <= grp_f32_expf_fu_3560_ap_return;
        ex_42_reg_7984 <= grp_f32_expf_fu_3566_ap_return;
        ex_43_reg_7989 <= grp_f32_expf_fu_3572_ap_return;
        ex_44_reg_7994 <= grp_f32_expf_fu_3578_ap_return;
        ex_45_reg_7999 <= grp_f32_expf_fu_3584_ap_return;
        ex_46_reg_8004 <= grp_f32_expf_fu_3590_ap_return;
        ex_47_reg_8009 <= grp_f32_expf_fu_3596_ap_return;
        ex_48_reg_8014 <= grp_f32_expf_fu_3602_ap_return;
        ex_49_reg_8019 <= grp_f32_expf_fu_3608_ap_return;
        ex_4_reg_7794 <= grp_f32_expf_fu_3338_ap_return;
        ex_50_reg_8024 <= grp_f32_expf_fu_3614_ap_return;
        ex_51_reg_8029 <= grp_f32_expf_fu_3620_ap_return;
        ex_52_reg_8034 <= grp_f32_expf_fu_3626_ap_return;
        ex_53_reg_8039 <= grp_f32_expf_fu_3632_ap_return;
        ex_54_reg_8044 <= grp_f32_expf_fu_3638_ap_return;
        ex_55_reg_8049 <= grp_f32_expf_fu_3644_ap_return;
        ex_56_reg_8054 <= grp_f32_expf_fu_3650_ap_return;
        ex_57_reg_8059 <= grp_f32_expf_fu_3656_ap_return;
        ex_58_reg_8064 <= grp_f32_expf_fu_3662_ap_return;
        ex_59_reg_8069 <= grp_f32_expf_fu_3668_ap_return;
        ex_5_reg_7799 <= grp_f32_expf_fu_3344_ap_return;
        ex_60_reg_8074 <= grp_f32_expf_fu_3674_ap_return;
        ex_61_reg_8079 <= grp_f32_expf_fu_3680_ap_return;
        ex_62_reg_8084 <= grp_f32_expf_fu_3686_ap_return;
        ex_63_reg_8089 <= grp_f32_expf_fu_3692_ap_return;
        ex_6_reg_7804 <= grp_f32_expf_fu_3350_ap_return;
        ex_7_reg_7809 <= grp_f32_expf_fu_3356_ap_return;
        ex_8_reg_7814 <= grp_f32_expf_fu_3362_ap_return;
        ex_9_reg_7819 <= grp_f32_expf_fu_3368_ap_return;
        ex_reg_7774 <= grp_f32_expf_fu_3314_ap_return;
        i_1_cast_reg_6746_pp0_iter10_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter9_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter11_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter10_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter12_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter11_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter13_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter12_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter2_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter1_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter3_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter2_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter4_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter3_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter5_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter4_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter6_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter5_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter7_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter6_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter8_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter7_reg[9 : 0];
        i_1_cast_reg_6746_pp0_iter9_reg[9 : 0] <= i_1_cast_reg_6746_pp0_iter8_reg[9 : 0];
        icmp_ln823_reg_6742_pp0_iter10_reg <= icmp_ln823_reg_6742_pp0_iter9_reg;
        icmp_ln823_reg_6742_pp0_iter11_reg <= icmp_ln823_reg_6742_pp0_iter10_reg;
        icmp_ln823_reg_6742_pp0_iter12_reg <= icmp_ln823_reg_6742_pp0_iter11_reg;
        icmp_ln823_reg_6742_pp0_iter13_reg <= icmp_ln823_reg_6742_pp0_iter12_reg;
        icmp_ln823_reg_6742_pp0_iter14_reg <= icmp_ln823_reg_6742_pp0_iter13_reg;
        icmp_ln823_reg_6742_pp0_iter15_reg <= icmp_ln823_reg_6742_pp0_iter14_reg;
        icmp_ln823_reg_6742_pp0_iter2_reg <= icmp_ln823_reg_6742_pp0_iter1_reg;
        icmp_ln823_reg_6742_pp0_iter3_reg <= icmp_ln823_reg_6742_pp0_iter2_reg;
        icmp_ln823_reg_6742_pp0_iter4_reg <= icmp_ln823_reg_6742_pp0_iter3_reg;
        icmp_ln823_reg_6742_pp0_iter5_reg <= icmp_ln823_reg_6742_pp0_iter4_reg;
        icmp_ln823_reg_6742_pp0_iter6_reg <= icmp_ln823_reg_6742_pp0_iter5_reg;
        icmp_ln823_reg_6742_pp0_iter7_reg <= icmp_ln823_reg_6742_pp0_iter6_reg;
        icmp_ln823_reg_6742_pp0_iter8_reg <= icmp_ln823_reg_6742_pp0_iter7_reg;
        icmp_ln823_reg_6742_pp0_iter9_reg <= icmp_ln823_reg_6742_pp0_iter8_reg;
        sub_i24_10_reg_7509 <= grp_fu_4446_p2;
        sub_i24_11_reg_7514 <= grp_fu_4450_p2;
        sub_i24_12_reg_7519 <= grp_fu_4454_p2;
        sub_i24_13_reg_7524 <= grp_fu_4458_p2;
        sub_i24_14_reg_7529 <= grp_fu_4462_p2;
        sub_i24_15_reg_7534 <= grp_fu_4466_p2;
        sub_i24_16_reg_7539 <= grp_fu_4470_p2;
        sub_i24_17_reg_7544 <= grp_fu_4474_p2;
        sub_i24_18_reg_7549 <= grp_fu_4478_p2;
        sub_i24_19_reg_7554 <= grp_fu_4482_p2;
        sub_i24_1_reg_7459 <= grp_fu_4406_p2;
        sub_i24_20_reg_7559 <= grp_fu_4486_p2;
        sub_i24_21_reg_7564 <= grp_fu_4490_p2;
        sub_i24_22_reg_7569 <= grp_fu_4494_p2;
        sub_i24_23_reg_7574 <= grp_fu_4498_p2;
        sub_i24_24_reg_7579 <= grp_fu_4502_p2;
        sub_i24_25_reg_7584 <= grp_fu_4506_p2;
        sub_i24_26_reg_7589 <= grp_fu_4510_p2;
        sub_i24_27_reg_7594 <= grp_fu_4514_p2;
        sub_i24_28_reg_7599 <= grp_fu_4518_p2;
        sub_i24_29_reg_7604 <= grp_fu_4522_p2;
        sub_i24_2_reg_7464 <= grp_fu_4410_p2;
        sub_i24_30_reg_7609 <= grp_fu_4526_p2;
        sub_i24_31_reg_7614 <= grp_fu_4530_p2;
        sub_i24_32_reg_7619 <= grp_fu_4534_p2;
        sub_i24_33_reg_7624 <= grp_fu_4538_p2;
        sub_i24_34_reg_7629 <= grp_fu_4542_p2;
        sub_i24_35_reg_7634 <= grp_fu_4546_p2;
        sub_i24_36_reg_7639 <= grp_fu_4550_p2;
        sub_i24_37_reg_7644 <= grp_fu_4554_p2;
        sub_i24_38_reg_7649 <= grp_fu_4558_p2;
        sub_i24_39_reg_7654 <= grp_fu_4562_p2;
        sub_i24_3_reg_7469 <= grp_fu_4414_p2;
        sub_i24_40_reg_7659 <= grp_fu_4566_p2;
        sub_i24_41_reg_7664 <= grp_fu_4570_p2;
        sub_i24_42_reg_7669 <= grp_fu_4574_p2;
        sub_i24_43_reg_7674 <= grp_fu_4578_p2;
        sub_i24_44_reg_7679 <= grp_fu_4582_p2;
        sub_i24_45_reg_7684 <= grp_fu_4586_p2;
        sub_i24_46_reg_7689 <= grp_fu_4590_p2;
        sub_i24_47_reg_7694 <= grp_fu_4594_p2;
        sub_i24_48_reg_7699 <= grp_fu_4598_p2;
        sub_i24_49_reg_7704 <= grp_fu_4602_p2;
        sub_i24_4_reg_7474 <= grp_fu_4418_p2;
        sub_i24_50_reg_7709 <= grp_fu_4606_p2;
        sub_i24_51_reg_7714 <= grp_fu_4610_p2;
        sub_i24_52_reg_7719 <= grp_fu_4614_p2;
        sub_i24_53_reg_7724 <= grp_fu_4618_p2;
        sub_i24_54_reg_7729 <= grp_fu_4622_p2;
        sub_i24_55_reg_7734 <= grp_fu_4626_p2;
        sub_i24_56_reg_7739 <= grp_fu_4630_p2;
        sub_i24_57_reg_7744 <= grp_fu_4634_p2;
        sub_i24_58_reg_7749 <= grp_fu_4638_p2;
        sub_i24_59_reg_7754 <= grp_fu_4642_p2;
        sub_i24_5_reg_7479 <= grp_fu_4422_p2;
        sub_i24_60_reg_7759 <= grp_fu_4646_p2;
        sub_i24_61_reg_7764 <= grp_fu_4650_p2;
        sub_i24_62_reg_7769 <= grp_fu_4654_p2;
        sub_i24_6_reg_7484 <= grp_fu_4426_p2;
        sub_i24_7_reg_7489 <= grp_fu_4430_p2;
        sub_i24_8_reg_7494 <= grp_fu_4434_p2;
        sub_i24_9_reg_7499 <= grp_fu_4438_p2;
        sub_i24_s_reg_7504 <= grp_fu_4442_p2;
        sub_i_reg_7454 <= grp_fu_4402_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_1_cast_reg_6746_pp0_iter1_reg[9 : 0] <= i_1_cast_reg_6746[9 : 0];
        icmp_ln823_reg_6742 <= icmp_ln823_fu_4986_p2;
        icmp_ln823_reg_6742_pp0_iter1_reg <= icmp_ln823_reg_6742;
        x_0_load_reg_7134 <= x_0_q0;
        x_10_load_reg_7184 <= x_10_q0;
        x_11_load_reg_7189 <= x_11_q0;
        x_12_load_reg_7194 <= x_12_q0;
        x_13_load_reg_7199 <= x_13_q0;
        x_14_load_reg_7204 <= x_14_q0;
        x_15_load_reg_7209 <= x_15_q0;
        x_16_load_reg_7214 <= x_16_q0;
        x_17_load_reg_7219 <= x_17_q0;
        x_18_load_reg_7224 <= x_18_q0;
        x_19_load_reg_7229 <= x_19_q0;
        x_1_load_reg_7139 <= x_1_q0;
        x_20_load_reg_7234 <= x_20_q0;
        x_21_load_reg_7239 <= x_21_q0;
        x_22_load_reg_7244 <= x_22_q0;
        x_23_load_reg_7249 <= x_23_q0;
        x_24_load_reg_7254 <= x_24_q0;
        x_25_load_reg_7259 <= x_25_q0;
        x_26_load_reg_7264 <= x_26_q0;
        x_27_load_reg_7269 <= x_27_q0;
        x_28_load_reg_7274 <= x_28_q0;
        x_29_load_reg_7279 <= x_29_q0;
        x_2_load_reg_7144 <= x_2_q0;
        x_30_load_reg_7284 <= x_30_q0;
        x_31_load_reg_7289 <= x_31_q0;
        x_32_load_reg_7294 <= x_32_q0;
        x_33_load_reg_7299 <= x_33_q0;
        x_34_load_reg_7304 <= x_34_q0;
        x_35_load_reg_7309 <= x_35_q0;
        x_36_load_reg_7314 <= x_36_q0;
        x_37_load_reg_7319 <= x_37_q0;
        x_38_load_reg_7324 <= x_38_q0;
        x_39_load_reg_7329 <= x_39_q0;
        x_3_load_reg_7149 <= x_3_q0;
        x_40_load_reg_7334 <= x_40_q0;
        x_41_load_reg_7339 <= x_41_q0;
        x_42_load_reg_7344 <= x_42_q0;
        x_43_load_reg_7349 <= x_43_q0;
        x_44_load_reg_7354 <= x_44_q0;
        x_45_load_reg_7359 <= x_45_q0;
        x_46_load_reg_7364 <= x_46_q0;
        x_47_load_reg_7369 <= x_47_q0;
        x_48_load_reg_7374 <= x_48_q0;
        x_49_load_reg_7379 <= x_49_q0;
        x_4_load_reg_7154 <= x_4_q0;
        x_50_load_reg_7384 <= x_50_q0;
        x_51_load_reg_7389 <= x_51_q0;
        x_52_load_reg_7394 <= x_52_q0;
        x_53_load_reg_7399 <= x_53_q0;
        x_54_load_reg_7404 <= x_54_q0;
        x_55_load_reg_7409 <= x_55_q0;
        x_56_load_reg_7414 <= x_56_q0;
        x_57_load_reg_7419 <= x_57_q0;
        x_58_load_reg_7424 <= x_58_q0;
        x_59_load_reg_7429 <= x_59_q0;
        x_5_load_reg_7159 <= x_5_q0;
        x_60_load_reg_7434 <= x_60_q0;
        x_61_load_reg_7439 <= x_61_q0;
        x_62_load_reg_7444 <= x_62_q0;
        x_63_load_reg_7449 <= x_63_q0;
        x_6_load_reg_7164 <= x_6_q0;
        x_7_load_reg_7169 <= x_7_q0;
        x_8_load_reg_7174 <= x_8_q0;
        x_9_load_reg_7179 <= x_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln823_fu_4986_p2 == 1'd0))) begin
        i_1_cast_reg_6746[9 : 0] <= i_1_cast_fu_4998_p1[9 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln823_fu_4986_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_808;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load131 = grp_bf16add_fast_fu_4396_ap_return;
    end else begin
        ap_sig_allocacmp_p_load131 = empty_170_fu_804;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load133 = grp_bf16add_fast_fu_4390_ap_return;
    end else begin
        ap_sig_allocacmp_p_load133 = empty_169_fu_800;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load135 = grp_bf16add_fast_fu_4384_ap_return;
    end else begin
        ap_sig_allocacmp_p_load135 = empty_168_fu_796;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load137 = grp_bf16add_fast_fu_4378_ap_return;
    end else begin
        ap_sig_allocacmp_p_load137 = empty_167_fu_792;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load139 = grp_bf16add_fast_fu_4372_ap_return;
    end else begin
        ap_sig_allocacmp_p_load139 = empty_166_fu_788;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load141 = grp_bf16add_fast_fu_4366_ap_return;
    end else begin
        ap_sig_allocacmp_p_load141 = empty_165_fu_784;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load143 = grp_bf16add_fast_fu_4360_ap_return;
    end else begin
        ap_sig_allocacmp_p_load143 = empty_164_fu_780;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load145 = grp_bf16add_fast_fu_4354_ap_return;
    end else begin
        ap_sig_allocacmp_p_load145 = empty_163_fu_776;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load147 = grp_bf16add_fast_fu_4348_ap_return;
    end else begin
        ap_sig_allocacmp_p_load147 = empty_162_fu_772;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load149 = grp_bf16add_fast_fu_4342_ap_return;
    end else begin
        ap_sig_allocacmp_p_load149 = empty_161_fu_768;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load151 = grp_bf16add_fast_fu_4336_ap_return;
    end else begin
        ap_sig_allocacmp_p_load151 = empty_160_fu_764;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load153 = grp_bf16add_fast_fu_4330_ap_return;
    end else begin
        ap_sig_allocacmp_p_load153 = empty_159_fu_760;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load155 = grp_bf16add_fast_fu_4324_ap_return;
    end else begin
        ap_sig_allocacmp_p_load155 = empty_158_fu_756;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load157 = grp_bf16add_fast_fu_4318_ap_return;
    end else begin
        ap_sig_allocacmp_p_load157 = empty_157_fu_752;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load159 = grp_bf16add_fast_fu_4312_ap_return;
    end else begin
        ap_sig_allocacmp_p_load159 = empty_156_fu_748;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load161 = grp_bf16add_fast_fu_4306_ap_return;
    end else begin
        ap_sig_allocacmp_p_load161 = empty_155_fu_744;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load163 = grp_bf16add_fast_fu_4300_ap_return;
    end else begin
        ap_sig_allocacmp_p_load163 = empty_154_fu_740;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load165 = grp_bf16add_fast_fu_4294_ap_return;
    end else begin
        ap_sig_allocacmp_p_load165 = empty_153_fu_736;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load167 = grp_bf16add_fast_fu_4288_ap_return;
    end else begin
        ap_sig_allocacmp_p_load167 = empty_152_fu_732;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load169 = grp_bf16add_fast_fu_4282_ap_return;
    end else begin
        ap_sig_allocacmp_p_load169 = empty_151_fu_728;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load171 = grp_bf16add_fast_fu_4276_ap_return;
    end else begin
        ap_sig_allocacmp_p_load171 = empty_150_fu_724;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load173 = grp_bf16add_fast_fu_4270_ap_return;
    end else begin
        ap_sig_allocacmp_p_load173 = empty_149_fu_720;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load175 = grp_bf16add_fast_fu_4264_ap_return;
    end else begin
        ap_sig_allocacmp_p_load175 = empty_148_fu_716;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load177 = grp_bf16add_fast_fu_4258_ap_return;
    end else begin
        ap_sig_allocacmp_p_load177 = empty_147_fu_712;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load179 = grp_bf16add_fast_fu_4252_ap_return;
    end else begin
        ap_sig_allocacmp_p_load179 = empty_146_fu_708;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load181 = grp_bf16add_fast_fu_4246_ap_return;
    end else begin
        ap_sig_allocacmp_p_load181 = empty_145_fu_704;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load183 = grp_bf16add_fast_fu_4240_ap_return;
    end else begin
        ap_sig_allocacmp_p_load183 = empty_144_fu_700;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load185 = grp_bf16add_fast_fu_4234_ap_return;
    end else begin
        ap_sig_allocacmp_p_load185 = empty_143_fu_696;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load187 = grp_bf16add_fast_fu_4228_ap_return;
    end else begin
        ap_sig_allocacmp_p_load187 = empty_142_fu_692;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load189 = grp_bf16add_fast_fu_4222_ap_return;
    end else begin
        ap_sig_allocacmp_p_load189 = empty_141_fu_688;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load191 = grp_bf16add_fast_fu_4216_ap_return;
    end else begin
        ap_sig_allocacmp_p_load191 = empty_140_fu_684;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load193 = grp_bf16add_fast_fu_4210_ap_return;
    end else begin
        ap_sig_allocacmp_p_load193 = empty_139_fu_680;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load195 = grp_bf16add_fast_fu_4204_ap_return;
    end else begin
        ap_sig_allocacmp_p_load195 = empty_138_fu_676;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load197 = grp_bf16add_fast_fu_4198_ap_return;
    end else begin
        ap_sig_allocacmp_p_load197 = empty_137_fu_672;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load199 = grp_bf16add_fast_fu_4192_ap_return;
    end else begin
        ap_sig_allocacmp_p_load199 = empty_136_fu_668;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load201 = grp_bf16add_fast_fu_4186_ap_return;
    end else begin
        ap_sig_allocacmp_p_load201 = empty_135_fu_664;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load203 = grp_bf16add_fast_fu_4180_ap_return;
    end else begin
        ap_sig_allocacmp_p_load203 = empty_134_fu_660;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load205 = grp_bf16add_fast_fu_4174_ap_return;
    end else begin
        ap_sig_allocacmp_p_load205 = empty_133_fu_656;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load207 = grp_bf16add_fast_fu_4168_ap_return;
    end else begin
        ap_sig_allocacmp_p_load207 = empty_132_fu_652;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load209 = grp_bf16add_fast_fu_4162_ap_return;
    end else begin
        ap_sig_allocacmp_p_load209 = empty_131_fu_648;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load211 = grp_bf16add_fast_fu_4156_ap_return;
    end else begin
        ap_sig_allocacmp_p_load211 = empty_130_fu_644;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load213 = grp_bf16add_fast_fu_4150_ap_return;
    end else begin
        ap_sig_allocacmp_p_load213 = empty_129_fu_640;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load215 = grp_bf16add_fast_fu_4144_ap_return;
    end else begin
        ap_sig_allocacmp_p_load215 = empty_128_fu_636;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load217 = grp_bf16add_fast_fu_4138_ap_return;
    end else begin
        ap_sig_allocacmp_p_load217 = empty_127_fu_632;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load219 = grp_bf16add_fast_fu_4132_ap_return;
    end else begin
        ap_sig_allocacmp_p_load219 = empty_126_fu_628;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load221 = grp_bf16add_fast_fu_4126_ap_return;
    end else begin
        ap_sig_allocacmp_p_load221 = empty_125_fu_624;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load223 = grp_bf16add_fast_fu_4120_ap_return;
    end else begin
        ap_sig_allocacmp_p_load223 = empty_124_fu_620;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load225 = grp_bf16add_fast_fu_4114_ap_return;
    end else begin
        ap_sig_allocacmp_p_load225 = empty_123_fu_616;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load227 = grp_bf16add_fast_fu_4108_ap_return;
    end else begin
        ap_sig_allocacmp_p_load227 = empty_122_fu_612;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load229 = grp_bf16add_fast_fu_4102_ap_return;
    end else begin
        ap_sig_allocacmp_p_load229 = empty_121_fu_608;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load231 = grp_bf16add_fast_fu_4096_ap_return;
    end else begin
        ap_sig_allocacmp_p_load231 = empty_120_fu_604;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load233 = grp_bf16add_fast_fu_4090_ap_return;
    end else begin
        ap_sig_allocacmp_p_load233 = empty_119_fu_600;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load235 = grp_bf16add_fast_fu_4084_ap_return;
    end else begin
        ap_sig_allocacmp_p_load235 = empty_118_fu_596;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load237 = grp_bf16add_fast_fu_4078_ap_return;
    end else begin
        ap_sig_allocacmp_p_load237 = empty_117_fu_592;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load239 = grp_bf16add_fast_fu_4072_ap_return;
    end else begin
        ap_sig_allocacmp_p_load239 = empty_116_fu_588;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load241 = grp_bf16add_fast_fu_4066_ap_return;
    end else begin
        ap_sig_allocacmp_p_load241 = empty_115_fu_584;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load243 = grp_bf16add_fast_fu_4060_ap_return;
    end else begin
        ap_sig_allocacmp_p_load243 = empty_114_fu_580;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load245 = grp_bf16add_fast_fu_4054_ap_return;
    end else begin
        ap_sig_allocacmp_p_load245 = empty_113_fu_576;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load247 = grp_bf16add_fast_fu_4048_ap_return;
    end else begin
        ap_sig_allocacmp_p_load247 = empty_112_fu_572;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load249 = grp_bf16add_fast_fu_4042_ap_return;
    end else begin
        ap_sig_allocacmp_p_load249 = empty_111_fu_568;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load251 = grp_bf16add_fast_fu_4036_ap_return;
    end else begin
        ap_sig_allocacmp_p_load251 = empty_110_fu_564;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load253 = grp_bf16add_fast_fu_4030_ap_return;
    end else begin
        ap_sig_allocacmp_p_load253 = empty_109_fu_560;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load255 = grp_bf16add_fast_fu_4024_ap_return;
    end else begin
        ap_sig_allocacmp_p_load255 = empty_108_fu_556;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_sig_allocacmp_p_load257 = grp_bf16add_fast_fu_4018_ap_return;
    end else begin
        ap_sig_allocacmp_p_load257 = empty_fu_552;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_10_ce0 = 1'b1;
    end else begin
        exp_buf_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_10_we0 = 1'b1;
    end else begin
        exp_buf_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_11_ce0 = 1'b1;
    end else begin
        exp_buf_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_11_we0 = 1'b1;
    end else begin
        exp_buf_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_12_ce0 = 1'b1;
    end else begin
        exp_buf_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_12_we0 = 1'b1;
    end else begin
        exp_buf_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_13_ce0 = 1'b1;
    end else begin
        exp_buf_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_13_we0 = 1'b1;
    end else begin
        exp_buf_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_14_ce0 = 1'b1;
    end else begin
        exp_buf_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_14_we0 = 1'b1;
    end else begin
        exp_buf_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_15_ce0 = 1'b1;
    end else begin
        exp_buf_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_15_we0 = 1'b1;
    end else begin
        exp_buf_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_16_ce0 = 1'b1;
    end else begin
        exp_buf_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_16_we0 = 1'b1;
    end else begin
        exp_buf_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_17_ce0 = 1'b1;
    end else begin
        exp_buf_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_17_we0 = 1'b1;
    end else begin
        exp_buf_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_18_ce0 = 1'b1;
    end else begin
        exp_buf_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_18_we0 = 1'b1;
    end else begin
        exp_buf_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_19_ce0 = 1'b1;
    end else begin
        exp_buf_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_19_we0 = 1'b1;
    end else begin
        exp_buf_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_1_ce0 = 1'b1;
    end else begin
        exp_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_1_we0 = 1'b1;
    end else begin
        exp_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_20_ce0 = 1'b1;
    end else begin
        exp_buf_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_20_we0 = 1'b1;
    end else begin
        exp_buf_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_21_ce0 = 1'b1;
    end else begin
        exp_buf_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_21_we0 = 1'b1;
    end else begin
        exp_buf_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_22_ce0 = 1'b1;
    end else begin
        exp_buf_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_22_we0 = 1'b1;
    end else begin
        exp_buf_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_23_ce0 = 1'b1;
    end else begin
        exp_buf_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_23_we0 = 1'b1;
    end else begin
        exp_buf_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_24_ce0 = 1'b1;
    end else begin
        exp_buf_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_24_we0 = 1'b1;
    end else begin
        exp_buf_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_25_ce0 = 1'b1;
    end else begin
        exp_buf_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_25_we0 = 1'b1;
    end else begin
        exp_buf_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_26_ce0 = 1'b1;
    end else begin
        exp_buf_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_26_we0 = 1'b1;
    end else begin
        exp_buf_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_27_ce0 = 1'b1;
    end else begin
        exp_buf_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_27_we0 = 1'b1;
    end else begin
        exp_buf_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_28_ce0 = 1'b1;
    end else begin
        exp_buf_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_28_we0 = 1'b1;
    end else begin
        exp_buf_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_29_ce0 = 1'b1;
    end else begin
        exp_buf_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_29_we0 = 1'b1;
    end else begin
        exp_buf_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_2_ce0 = 1'b1;
    end else begin
        exp_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_2_we0 = 1'b1;
    end else begin
        exp_buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_30_ce0 = 1'b1;
    end else begin
        exp_buf_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_30_we0 = 1'b1;
    end else begin
        exp_buf_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_31_ce0 = 1'b1;
    end else begin
        exp_buf_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_31_we0 = 1'b1;
    end else begin
        exp_buf_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_32_ce0 = 1'b1;
    end else begin
        exp_buf_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_32_we0 = 1'b1;
    end else begin
        exp_buf_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_33_ce0 = 1'b1;
    end else begin
        exp_buf_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_33_we0 = 1'b1;
    end else begin
        exp_buf_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_34_ce0 = 1'b1;
    end else begin
        exp_buf_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_34_we0 = 1'b1;
    end else begin
        exp_buf_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_35_ce0 = 1'b1;
    end else begin
        exp_buf_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_35_we0 = 1'b1;
    end else begin
        exp_buf_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_36_ce0 = 1'b1;
    end else begin
        exp_buf_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_36_we0 = 1'b1;
    end else begin
        exp_buf_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_37_ce0 = 1'b1;
    end else begin
        exp_buf_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_37_we0 = 1'b1;
    end else begin
        exp_buf_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_38_ce0 = 1'b1;
    end else begin
        exp_buf_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_38_we0 = 1'b1;
    end else begin
        exp_buf_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_39_ce0 = 1'b1;
    end else begin
        exp_buf_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_39_we0 = 1'b1;
    end else begin
        exp_buf_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_3_ce0 = 1'b1;
    end else begin
        exp_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_3_we0 = 1'b1;
    end else begin
        exp_buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_40_ce0 = 1'b1;
    end else begin
        exp_buf_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_40_we0 = 1'b1;
    end else begin
        exp_buf_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_41_ce0 = 1'b1;
    end else begin
        exp_buf_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_41_we0 = 1'b1;
    end else begin
        exp_buf_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_42_ce0 = 1'b1;
    end else begin
        exp_buf_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_42_we0 = 1'b1;
    end else begin
        exp_buf_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_43_ce0 = 1'b1;
    end else begin
        exp_buf_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_43_we0 = 1'b1;
    end else begin
        exp_buf_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_44_ce0 = 1'b1;
    end else begin
        exp_buf_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_44_we0 = 1'b1;
    end else begin
        exp_buf_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_45_ce0 = 1'b1;
    end else begin
        exp_buf_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_45_we0 = 1'b1;
    end else begin
        exp_buf_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_46_ce0 = 1'b1;
    end else begin
        exp_buf_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_46_we0 = 1'b1;
    end else begin
        exp_buf_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_47_ce0 = 1'b1;
    end else begin
        exp_buf_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_47_we0 = 1'b1;
    end else begin
        exp_buf_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_48_ce0 = 1'b1;
    end else begin
        exp_buf_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_48_we0 = 1'b1;
    end else begin
        exp_buf_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_49_ce0 = 1'b1;
    end else begin
        exp_buf_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_49_we0 = 1'b1;
    end else begin
        exp_buf_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_4_ce0 = 1'b1;
    end else begin
        exp_buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_4_we0 = 1'b1;
    end else begin
        exp_buf_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_50_ce0 = 1'b1;
    end else begin
        exp_buf_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_50_we0 = 1'b1;
    end else begin
        exp_buf_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_51_ce0 = 1'b1;
    end else begin
        exp_buf_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_51_we0 = 1'b1;
    end else begin
        exp_buf_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_52_ce0 = 1'b1;
    end else begin
        exp_buf_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_52_we0 = 1'b1;
    end else begin
        exp_buf_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_53_ce0 = 1'b1;
    end else begin
        exp_buf_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_53_we0 = 1'b1;
    end else begin
        exp_buf_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_54_ce0 = 1'b1;
    end else begin
        exp_buf_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_54_we0 = 1'b1;
    end else begin
        exp_buf_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_55_ce0 = 1'b1;
    end else begin
        exp_buf_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_55_we0 = 1'b1;
    end else begin
        exp_buf_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_56_ce0 = 1'b1;
    end else begin
        exp_buf_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_56_we0 = 1'b1;
    end else begin
        exp_buf_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_57_ce0 = 1'b1;
    end else begin
        exp_buf_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_57_we0 = 1'b1;
    end else begin
        exp_buf_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_58_ce0 = 1'b1;
    end else begin
        exp_buf_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_58_we0 = 1'b1;
    end else begin
        exp_buf_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_59_ce0 = 1'b1;
    end else begin
        exp_buf_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_59_we0 = 1'b1;
    end else begin
        exp_buf_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_5_ce0 = 1'b1;
    end else begin
        exp_buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_5_we0 = 1'b1;
    end else begin
        exp_buf_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_60_ce0 = 1'b1;
    end else begin
        exp_buf_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_60_we0 = 1'b1;
    end else begin
        exp_buf_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_61_ce0 = 1'b1;
    end else begin
        exp_buf_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_61_we0 = 1'b1;
    end else begin
        exp_buf_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_62_ce0 = 1'b1;
    end else begin
        exp_buf_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_62_we0 = 1'b1;
    end else begin
        exp_buf_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_63_ce0 = 1'b1;
    end else begin
        exp_buf_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_63_we0 = 1'b1;
    end else begin
        exp_buf_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_6_ce0 = 1'b1;
    end else begin
        exp_buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_6_we0 = 1'b1;
    end else begin
        exp_buf_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_7_ce0 = 1'b1;
    end else begin
        exp_buf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_7_we0 = 1'b1;
    end else begin
        exp_buf_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_8_ce0 = 1'b1;
    end else begin
        exp_buf_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_8_we0 = 1'b1;
    end else begin
        exp_buf_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_9_ce0 = 1'b1;
    end else begin
        exp_buf_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_9_we0 = 1'b1;
    end else begin
        exp_buf_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_ce0 = 1'b1;
    end else begin
        exp_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        exp_buf_we0 = 1'b1;
    end else begin
        exp_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out20_ap_vld = 1'b1;
    end else begin
        p_out20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out21_ap_vld = 1'b1;
    end else begin
        p_out21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out22_ap_vld = 1'b1;
    end else begin
        p_out22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out23_ap_vld = 1'b1;
    end else begin
        p_out23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out24_ap_vld = 1'b1;
    end else begin
        p_out24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out25_ap_vld = 1'b1;
    end else begin
        p_out25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out26_ap_vld = 1'b1;
    end else begin
        p_out26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out27_ap_vld = 1'b1;
    end else begin
        p_out27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out28_ap_vld = 1'b1;
    end else begin
        p_out28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out29_ap_vld = 1'b1;
    end else begin
        p_out29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out30_ap_vld = 1'b1;
    end else begin
        p_out30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out31_ap_vld = 1'b1;
    end else begin
        p_out31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out32_ap_vld = 1'b1;
    end else begin
        p_out32_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out33_ap_vld = 1'b1;
    end else begin
        p_out33_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out34_ap_vld = 1'b1;
    end else begin
        p_out34_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out35_ap_vld = 1'b1;
    end else begin
        p_out35_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out36_ap_vld = 1'b1;
    end else begin
        p_out36_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out37_ap_vld = 1'b1;
    end else begin
        p_out37_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out38_ap_vld = 1'b1;
    end else begin
        p_out38_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out39_ap_vld = 1'b1;
    end else begin
        p_out39_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out40_ap_vld = 1'b1;
    end else begin
        p_out40_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out41_ap_vld = 1'b1;
    end else begin
        p_out41_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out42_ap_vld = 1'b1;
    end else begin
        p_out42_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out43_ap_vld = 1'b1;
    end else begin
        p_out43_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out44_ap_vld = 1'b1;
    end else begin
        p_out44_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out45_ap_vld = 1'b1;
    end else begin
        p_out45_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out46_ap_vld = 1'b1;
    end else begin
        p_out46_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out47_ap_vld = 1'b1;
    end else begin
        p_out47_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out48_ap_vld = 1'b1;
    end else begin
        p_out48_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out49_ap_vld = 1'b1;
    end else begin
        p_out49_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out50_ap_vld = 1'b1;
    end else begin
        p_out50_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out51_ap_vld = 1'b1;
    end else begin
        p_out51_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out52_ap_vld = 1'b1;
    end else begin
        p_out52_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out53_ap_vld = 1'b1;
    end else begin
        p_out53_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out54_ap_vld = 1'b1;
    end else begin
        p_out54_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out55_ap_vld = 1'b1;
    end else begin
        p_out55_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out56_ap_vld = 1'b1;
    end else begin
        p_out56_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out57_ap_vld = 1'b1;
    end else begin
        p_out57_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out58_ap_vld = 1'b1;
    end else begin
        p_out58_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out59_ap_vld = 1'b1;
    end else begin
        p_out59_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out60_ap_vld = 1'b1;
    end else begin
        p_out60_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out61_ap_vld = 1'b1;
    end else begin
        p_out61_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out62_ap_vld = 1'b1;
    end else begin
        p_out62_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out63_ap_vld = 1'b1;
    end else begin
        p_out63_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln823_reg_6742_pp0_iter15_reg == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_16_ce0 = 1'b1;
    end else begin
        x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_17_ce0 = 1'b1;
    end else begin
        x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_18_ce0 = 1'b1;
    end else begin
        x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_19_ce0 = 1'b1;
    end else begin
        x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_20_ce0 = 1'b1;
    end else begin
        x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_21_ce0 = 1'b1;
    end else begin
        x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_22_ce0 = 1'b1;
    end else begin
        x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_23_ce0 = 1'b1;
    end else begin
        x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_24_ce0 = 1'b1;
    end else begin
        x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_25_ce0 = 1'b1;
    end else begin
        x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_26_ce0 = 1'b1;
    end else begin
        x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_27_ce0 = 1'b1;
    end else begin
        x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_28_ce0 = 1'b1;
    end else begin
        x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_29_ce0 = 1'b1;
    end else begin
        x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_30_ce0 = 1'b1;
    end else begin
        x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_31_ce0 = 1'b1;
    end else begin
        x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_32_ce0 = 1'b1;
    end else begin
        x_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_33_ce0 = 1'b1;
    end else begin
        x_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_34_ce0 = 1'b1;
    end else begin
        x_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_35_ce0 = 1'b1;
    end else begin
        x_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_36_ce0 = 1'b1;
    end else begin
        x_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_37_ce0 = 1'b1;
    end else begin
        x_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_38_ce0 = 1'b1;
    end else begin
        x_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_39_ce0 = 1'b1;
    end else begin
        x_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_40_ce0 = 1'b1;
    end else begin
        x_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_41_ce0 = 1'b1;
    end else begin
        x_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_42_ce0 = 1'b1;
    end else begin
        x_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_43_ce0 = 1'b1;
    end else begin
        x_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_44_ce0 = 1'b1;
    end else begin
        x_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_45_ce0 = 1'b1;
    end else begin
        x_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_46_ce0 = 1'b1;
    end else begin
        x_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_47_ce0 = 1'b1;
    end else begin
        x_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_48_ce0 = 1'b1;
    end else begin
        x_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_49_ce0 = 1'b1;
    end else begin
        x_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_50_ce0 = 1'b1;
    end else begin
        x_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_51_ce0 = 1'b1;
    end else begin
        x_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_52_ce0 = 1'b1;
    end else begin
        x_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_53_ce0 = 1'b1;
    end else begin
        x_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_54_ce0 = 1'b1;
    end else begin
        x_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_55_ce0 = 1'b1;
    end else begin
        x_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_56_ce0 = 1'b1;
    end else begin
        x_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_57_ce0 = 1'b1;
    end else begin
        x_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_58_ce0 = 1'b1;
    end else begin
        x_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_59_ce0 = 1'b1;
    end else begin
        x_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_60_ce0 = 1'b1;
    end else begin
        x_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_61_ce0 = 1'b1;
    end else begin
        x_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_62_ce0 = 1'b1;
    end else begin
        x_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_63_ce0 = 1'b1;
    end else begin
        x_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln823_fu_4992_p2 = (ap_sig_allocacmp_i + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exp_buf_10_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_10_d0 = grp_f32_expf_fu_3374_ap_return;

assign exp_buf_11_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_11_d0 = grp_f32_expf_fu_3380_ap_return;

assign exp_buf_12_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_12_d0 = grp_f32_expf_fu_3386_ap_return;

assign exp_buf_13_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_13_d0 = grp_f32_expf_fu_3392_ap_return;

assign exp_buf_14_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_14_d0 = grp_f32_expf_fu_3398_ap_return;

assign exp_buf_15_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_15_d0 = grp_f32_expf_fu_3404_ap_return;

assign exp_buf_16_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_16_d0 = grp_f32_expf_fu_3410_ap_return;

assign exp_buf_17_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_17_d0 = grp_f32_expf_fu_3416_ap_return;

assign exp_buf_18_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_18_d0 = grp_f32_expf_fu_3422_ap_return;

assign exp_buf_19_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_19_d0 = grp_f32_expf_fu_3428_ap_return;

assign exp_buf_1_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_1_d0 = grp_f32_expf_fu_3320_ap_return;

assign exp_buf_20_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_20_d0 = grp_f32_expf_fu_3434_ap_return;

assign exp_buf_21_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_21_d0 = grp_f32_expf_fu_3440_ap_return;

assign exp_buf_22_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_22_d0 = grp_f32_expf_fu_3446_ap_return;

assign exp_buf_23_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_23_d0 = grp_f32_expf_fu_3452_ap_return;

assign exp_buf_24_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_24_d0 = grp_f32_expf_fu_3458_ap_return;

assign exp_buf_25_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_25_d0 = grp_f32_expf_fu_3464_ap_return;

assign exp_buf_26_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_26_d0 = grp_f32_expf_fu_3470_ap_return;

assign exp_buf_27_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_27_d0 = grp_f32_expf_fu_3476_ap_return;

assign exp_buf_28_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_28_d0 = grp_f32_expf_fu_3482_ap_return;

assign exp_buf_29_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_29_d0 = grp_f32_expf_fu_3488_ap_return;

assign exp_buf_2_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_2_d0 = grp_f32_expf_fu_3326_ap_return;

assign exp_buf_30_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_30_d0 = grp_f32_expf_fu_3494_ap_return;

assign exp_buf_31_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_31_d0 = grp_f32_expf_fu_3500_ap_return;

assign exp_buf_32_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_32_d0 = grp_f32_expf_fu_3506_ap_return;

assign exp_buf_33_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_33_d0 = grp_f32_expf_fu_3512_ap_return;

assign exp_buf_34_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_34_d0 = grp_f32_expf_fu_3518_ap_return;

assign exp_buf_35_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_35_d0 = grp_f32_expf_fu_3524_ap_return;

assign exp_buf_36_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_36_d0 = grp_f32_expf_fu_3530_ap_return;

assign exp_buf_37_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_37_d0 = grp_f32_expf_fu_3536_ap_return;

assign exp_buf_38_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_38_d0 = grp_f32_expf_fu_3542_ap_return;

assign exp_buf_39_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_39_d0 = grp_f32_expf_fu_3548_ap_return;

assign exp_buf_3_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_3_d0 = grp_f32_expf_fu_3332_ap_return;

assign exp_buf_40_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_40_d0 = grp_f32_expf_fu_3554_ap_return;

assign exp_buf_41_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_41_d0 = grp_f32_expf_fu_3560_ap_return;

assign exp_buf_42_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_42_d0 = grp_f32_expf_fu_3566_ap_return;

assign exp_buf_43_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_43_d0 = grp_f32_expf_fu_3572_ap_return;

assign exp_buf_44_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_44_d0 = grp_f32_expf_fu_3578_ap_return;

assign exp_buf_45_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_45_d0 = grp_f32_expf_fu_3584_ap_return;

assign exp_buf_46_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_46_d0 = grp_f32_expf_fu_3590_ap_return;

assign exp_buf_47_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_47_d0 = grp_f32_expf_fu_3596_ap_return;

assign exp_buf_48_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_48_d0 = grp_f32_expf_fu_3602_ap_return;

assign exp_buf_49_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_49_d0 = grp_f32_expf_fu_3608_ap_return;

assign exp_buf_4_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_4_d0 = grp_f32_expf_fu_3338_ap_return;

assign exp_buf_50_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_50_d0 = grp_f32_expf_fu_3614_ap_return;

assign exp_buf_51_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_51_d0 = grp_f32_expf_fu_3620_ap_return;

assign exp_buf_52_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_52_d0 = grp_f32_expf_fu_3626_ap_return;

assign exp_buf_53_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_53_d0 = grp_f32_expf_fu_3632_ap_return;

assign exp_buf_54_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_54_d0 = grp_f32_expf_fu_3638_ap_return;

assign exp_buf_55_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_55_d0 = grp_f32_expf_fu_3644_ap_return;

assign exp_buf_56_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_56_d0 = grp_f32_expf_fu_3650_ap_return;

assign exp_buf_57_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_57_d0 = grp_f32_expf_fu_3656_ap_return;

assign exp_buf_58_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_58_d0 = grp_f32_expf_fu_3662_ap_return;

assign exp_buf_59_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_59_d0 = grp_f32_expf_fu_3668_ap_return;

assign exp_buf_5_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_5_d0 = grp_f32_expf_fu_3344_ap_return;

assign exp_buf_60_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_60_d0 = grp_f32_expf_fu_3674_ap_return;

assign exp_buf_61_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_61_d0 = grp_f32_expf_fu_3680_ap_return;

assign exp_buf_62_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_62_d0 = grp_f32_expf_fu_3686_ap_return;

assign exp_buf_63_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_63_d0 = grp_f32_expf_fu_3692_ap_return;

assign exp_buf_6_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_6_d0 = grp_f32_expf_fu_3350_ap_return;

assign exp_buf_7_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_7_d0 = grp_f32_expf_fu_3356_ap_return;

assign exp_buf_8_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_8_d0 = grp_f32_expf_fu_3362_ap_return;

assign exp_buf_9_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_9_d0 = grp_f32_expf_fu_3368_ap_return;

assign exp_buf_address0 = i_1_cast_reg_6746_pp0_iter13_reg;

assign exp_buf_d0 = grp_f32_expf_fu_3314_ap_return;

assign i_1_cast_fu_4998_p1 = ap_sig_allocacmp_i;

assign icmp_ln823_fu_4986_p2 = ((ap_sig_allocacmp_i == 10'd768) ? 1'b1 : 1'b0);

assign p_out = empty_170_fu_804;

assign p_out1 = empty_169_fu_800;

assign p_out10 = empty_160_fu_764;

assign p_out11 = empty_159_fu_760;

assign p_out12 = empty_158_fu_756;

assign p_out13 = empty_157_fu_752;

assign p_out14 = empty_156_fu_748;

assign p_out15 = empty_155_fu_744;

assign p_out16 = empty_154_fu_740;

assign p_out17 = empty_153_fu_736;

assign p_out18 = empty_152_fu_732;

assign p_out19 = empty_151_fu_728;

assign p_out2 = empty_168_fu_796;

assign p_out20 = empty_150_fu_724;

assign p_out21 = empty_149_fu_720;

assign p_out22 = empty_148_fu_716;

assign p_out23 = empty_147_fu_712;

assign p_out24 = empty_146_fu_708;

assign p_out25 = empty_145_fu_704;

assign p_out26 = empty_144_fu_700;

assign p_out27 = empty_143_fu_696;

assign p_out28 = empty_142_fu_692;

assign p_out29 = empty_141_fu_688;

assign p_out3 = empty_167_fu_792;

assign p_out30 = empty_140_fu_684;

assign p_out31 = empty_139_fu_680;

assign p_out32 = empty_138_fu_676;

assign p_out33 = empty_137_fu_672;

assign p_out34 = empty_136_fu_668;

assign p_out35 = empty_135_fu_664;

assign p_out36 = empty_134_fu_660;

assign p_out37 = empty_133_fu_656;

assign p_out38 = empty_132_fu_652;

assign p_out39 = empty_131_fu_648;

assign p_out4 = empty_166_fu_788;

assign p_out40 = empty_130_fu_644;

assign p_out41 = empty_129_fu_640;

assign p_out42 = empty_128_fu_636;

assign p_out43 = empty_127_fu_632;

assign p_out44 = empty_126_fu_628;

assign p_out45 = empty_125_fu_624;

assign p_out46 = empty_124_fu_620;

assign p_out47 = empty_123_fu_616;

assign p_out48 = empty_122_fu_612;

assign p_out49 = empty_121_fu_608;

assign p_out5 = empty_165_fu_784;

assign p_out50 = empty_120_fu_604;

assign p_out51 = empty_119_fu_600;

assign p_out52 = empty_118_fu_596;

assign p_out53 = empty_117_fu_592;

assign p_out54 = empty_116_fu_588;

assign p_out55 = empty_115_fu_584;

assign p_out56 = empty_114_fu_580;

assign p_out57 = empty_113_fu_576;

assign p_out58 = empty_112_fu_572;

assign p_out59 = empty_111_fu_568;

assign p_out6 = empty_164_fu_780;

assign p_out60 = empty_110_fu_564;

assign p_out61 = empty_109_fu_560;

assign p_out62 = empty_108_fu_556;

assign p_out63 = empty_fu_552;

assign p_out7 = empty_163_fu_776;

assign p_out8 = empty_162_fu_772;

assign p_out9 = empty_161_fu_768;

assign tmp_f32_to_bf16_rne_fu_1246_p_din1 = ex_10_reg_7824;

assign x_0_address0 = i_1_cast_fu_4998_p1;

assign x_10_address0 = i_1_cast_fu_4998_p1;

assign x_11_address0 = i_1_cast_fu_4998_p1;

assign x_12_address0 = i_1_cast_fu_4998_p1;

assign x_13_address0 = i_1_cast_fu_4998_p1;

assign x_14_address0 = i_1_cast_fu_4998_p1;

assign x_15_address0 = i_1_cast_fu_4998_p1;

assign x_16_address0 = i_1_cast_fu_4998_p1;

assign x_17_address0 = i_1_cast_fu_4998_p1;

assign x_18_address0 = i_1_cast_fu_4998_p1;

assign x_19_address0 = i_1_cast_fu_4998_p1;

assign x_1_address0 = i_1_cast_fu_4998_p1;

assign x_20_address0 = i_1_cast_fu_4998_p1;

assign x_21_address0 = i_1_cast_fu_4998_p1;

assign x_22_address0 = i_1_cast_fu_4998_p1;

assign x_23_address0 = i_1_cast_fu_4998_p1;

assign x_24_address0 = i_1_cast_fu_4998_p1;

assign x_25_address0 = i_1_cast_fu_4998_p1;

assign x_26_address0 = i_1_cast_fu_4998_p1;

assign x_27_address0 = i_1_cast_fu_4998_p1;

assign x_28_address0 = i_1_cast_fu_4998_p1;

assign x_29_address0 = i_1_cast_fu_4998_p1;

assign x_2_address0 = i_1_cast_fu_4998_p1;

assign x_30_address0 = i_1_cast_fu_4998_p1;

assign x_31_address0 = i_1_cast_fu_4998_p1;

assign x_32_address0 = i_1_cast_fu_4998_p1;

assign x_33_address0 = i_1_cast_fu_4998_p1;

assign x_34_address0 = i_1_cast_fu_4998_p1;

assign x_35_address0 = i_1_cast_fu_4998_p1;

assign x_36_address0 = i_1_cast_fu_4998_p1;

assign x_37_address0 = i_1_cast_fu_4998_p1;

assign x_38_address0 = i_1_cast_fu_4998_p1;

assign x_39_address0 = i_1_cast_fu_4998_p1;

assign x_3_address0 = i_1_cast_fu_4998_p1;

assign x_40_address0 = i_1_cast_fu_4998_p1;

assign x_41_address0 = i_1_cast_fu_4998_p1;

assign x_42_address0 = i_1_cast_fu_4998_p1;

assign x_43_address0 = i_1_cast_fu_4998_p1;

assign x_44_address0 = i_1_cast_fu_4998_p1;

assign x_45_address0 = i_1_cast_fu_4998_p1;

assign x_46_address0 = i_1_cast_fu_4998_p1;

assign x_47_address0 = i_1_cast_fu_4998_p1;

assign x_48_address0 = i_1_cast_fu_4998_p1;

assign x_49_address0 = i_1_cast_fu_4998_p1;

assign x_4_address0 = i_1_cast_fu_4998_p1;

assign x_50_address0 = i_1_cast_fu_4998_p1;

assign x_51_address0 = i_1_cast_fu_4998_p1;

assign x_52_address0 = i_1_cast_fu_4998_p1;

assign x_53_address0 = i_1_cast_fu_4998_p1;

assign x_54_address0 = i_1_cast_fu_4998_p1;

assign x_55_address0 = i_1_cast_fu_4998_p1;

assign x_56_address0 = i_1_cast_fu_4998_p1;

assign x_57_address0 = i_1_cast_fu_4998_p1;

assign x_58_address0 = i_1_cast_fu_4998_p1;

assign x_59_address0 = i_1_cast_fu_4998_p1;

assign x_5_address0 = i_1_cast_fu_4998_p1;

assign x_60_address0 = i_1_cast_fu_4998_p1;

assign x_61_address0 = i_1_cast_fu_4998_p1;

assign x_62_address0 = i_1_cast_fu_4998_p1;

assign x_63_address0 = i_1_cast_fu_4998_p1;

assign x_6_address0 = i_1_cast_fu_4998_p1;

assign x_7_address0 = i_1_cast_fu_4998_p1;

assign x_8_address0 = i_1_cast_fu_4998_p1;

assign x_9_address0 = i_1_cast_fu_4998_p1;

always @ (posedge ap_clk) begin
    i_1_cast_reg_6746[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter1_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter2_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter3_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter4_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter5_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter6_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter7_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter8_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    i_1_cast_reg_6746_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_safe_softmax3_64_768_Pipeline_exp_and_bucket
